
---------- Begin Simulation Statistics ----------
final_tick                               1522508106500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702020                       # Number of bytes of host memory used
host_op_rate                                    59861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24069.03                       # Real time elapsed on the host
host_tick_rate                               63255887                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436601433                       # Number of instructions simulated
sim_ops                                    1440805187                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.522508                       # Number of seconds simulated
sim_ticks                                1522508106500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.906826                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183122574                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           210711381                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17662158                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282321908                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25150649                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       26587409                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1436760                       # Number of indirect misses.
system.cpu0.branchPred.lookups              360913559                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187998                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100283                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10892286                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546777                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41565912                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309747                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      112686588                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316560689                       # Number of instructions committed
system.cpu0.commit.committedOps            1318664261                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2329683792                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566027                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.383006                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1729188222     74.22%     74.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    345739446     14.84%     89.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82333887      3.53%     92.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     81311418      3.49%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31211847      1.34%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7788381      0.33%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5806555      0.25%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4738124      0.20%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41565912      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2329683792                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143376                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932466                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171064                       # Number of loads committed
system.cpu0.commit.membars                    4203728                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203734      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742071023     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833028      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271339     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185252     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318664261                       # Class of committed instruction
system.cpu0.commit.refs                     558456619                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316560689                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318664261                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.305075                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.305075                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            488774152                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6821234                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           179405963                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1455211362                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               855829277                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                987720252                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10901081                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19013060                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8123567                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  360913559                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                251576768                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1494495284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6424739                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1494090069                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35341936                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.118926                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         839181823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         208273223                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.492324                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2351348329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1307625271     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               764539482     32.51%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142727640      6.07%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               111820662      4.76%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19282485      0.82%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2721131      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  525583      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     412      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105663      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2351348329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      683423456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11029661                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345428096                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.468750                       # Inst execution rate
system.cpu0.iew.exec_refs                   622151316                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 166761920                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              382597458                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            451910191                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106200                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8589544                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           167432142                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1431274416                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            455389396                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6258142                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1422550333                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1660841                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9151225                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10901081                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13370837                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       342130                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        28432049                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        64398                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7719                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8401993                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     46739127                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     14146587                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7719                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       761501                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10268160                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                663899144                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1410846102                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836213                       # average fanout of values written-back
system.cpu0.iew.wb_producers                555161052                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.464894                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1410962113                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1742559642                       # number of integer regfile reads
system.cpu0.int_regfile_writes              910330977                       # number of integer regfile writes
system.cpu0.ipc                              0.433825                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.433825                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205610      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            787499875     55.12%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848405      0.83%     56.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100457      0.15%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           458361020     32.08%     88.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          164793056     11.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1428808475                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3289217                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002302                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 685779     20.85%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2041887     62.08%     82.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               561545     17.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1427892026                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5212520226                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1410846050                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1543891802                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1424964331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1428808475                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310085                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      112610152                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           265838                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           338                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20160278                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2351348329                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607655                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.867164                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1364013874     58.01%     58.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          669617430     28.48%     86.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          221250218      9.41%     95.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76069357      3.24%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16665476      0.71%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1506493      0.06%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1561961      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             391757      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             271763      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2351348329                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.470812                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17247092                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2313582                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           451910191                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          167432142                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3034771785                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10244429                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              411774545                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845205486                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14758384                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               868200372                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20100838                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                30296                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1778248921                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1450023604                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          942479525                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                981663417                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42788745                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10901081                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             78652073                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                97274035                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1778248877                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        156841                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5817                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33248113                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5803                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3719444562                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2884399627                       # The number of ROB writes
system.cpu0.timesIdled                       26822233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.579954                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20759823                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22918783                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2789438                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30534736                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1082405                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1107498                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           25093                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35177012                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        50389                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1986477                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114550                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3879587                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16431405                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120040744                       # Number of instructions committed
system.cpu1.commit.committedOps             122140926                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    491859360                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.248325                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.000215                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    441863771     89.84%     89.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25204284      5.12%     94.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8825562      1.79%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6803470      1.38%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1756484      0.36%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       902302      0.18%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2066334      0.42%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       557566      0.11%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3879587      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    491859360                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797327                       # Number of function calls committed.
system.cpu1.commit.int_insts                116578454                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172020                       # Number of loads committed
system.cpu1.commit.membars                    4200128                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200128      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76651198     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272020     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017436      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122140926                       # Class of committed instruction
system.cpu1.commit.refs                      41289468                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120040744                       # Number of Instructions Simulated
system.cpu1.committedOps                    122140926                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.135726                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.135726                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            395765388                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               849476                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19715338                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145278704                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26605576                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65643312                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1988076                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2130987                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5277916                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35177012                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25378963                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    464310939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               485529                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151115513                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5582074                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070856                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28178291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21842228                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.304389                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         495280268                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.309353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.728872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               395998904     79.95%     79.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64160061     12.95%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20312840      4.10%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12184377      2.46%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1751976      0.35%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  366917      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  503199      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1985      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           495280268                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1175411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2080684                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30443752                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.269157                       # Inst execution rate
system.cpu1.iew.exec_refs                    45859101                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11544791                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321681666                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34644724                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100644                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2055819                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12017610                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138530617                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34314310                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1983577                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133624725                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1759056                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6957413                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1988076                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11462089                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       178178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1165876                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        50600                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2103                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14291                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4472704                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       900162                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2103                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542248                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1538436                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79196997                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131796915                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822509                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65140247                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.265476                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131877275                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169316809                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88814853                       # number of integer regfile writes
system.cpu1.ipc                              0.241795                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.241795                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200231      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84962850     62.65%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36911714     27.22%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9533359      7.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135608302                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3099930                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022859                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 656160     21.17%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1899076     61.26%     82.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               544690     17.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134507985                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         769828504                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131796903                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154921915                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132229756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135608302                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300861                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16389690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           231730                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           175                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7274628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    495280268                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.273801                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.762368                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          412525947     83.29%     83.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53181715     10.74%     94.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17263013      3.49%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5890922      1.19%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3998211      0.81%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             976288      0.20%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             964836      0.19%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             270193      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             209143      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      495280268                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.273153                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13813970                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1456777                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34644724                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12017610                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       496455679                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2548541558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              347381675                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81673084                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13907573                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30106581                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4448179                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                36910                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182016193                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142991617                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96308726                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65868554                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30566930                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1988076                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49902409                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14635642                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182016181                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32973                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               694                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30454775                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           694                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   626551883                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280573932                       # The number of ROB writes
system.cpu1.timesIdled                          79913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10005510                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2492474                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13808591                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              44336                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2359207                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18780178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      37524200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       325320                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38818                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     61310625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11846500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    122621331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11885318                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14831842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4281206                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14462669                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3947629                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3947619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14831842                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           254                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     56303658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               56303658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1475882688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1475882688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              543                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18780322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18780322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18780322                       # Request fanout histogram
system.membus.respLayer1.occupancy        98000276111                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59501157450                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1280554125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1066578601.603852                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       188500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2600421000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1517385890000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5122216500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    219830542                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       219830542                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    219830542                       # number of overall hits
system.cpu0.icache.overall_hits::total      219830542                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31746226                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31746226                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31746226                       # number of overall misses
system.cpu0.icache.overall_misses::total     31746226                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 859437354996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 859437354996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 859437354996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 859437354996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    251576768                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    251576768                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    251576768                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    251576768                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126189                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126189                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126189                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126189                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27072.111028                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27072.111028                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27072.111028                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27072.111028                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3350                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.183099                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26445906                       # number of writebacks
system.cpu0.icache.writebacks::total         26445906                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5300287                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5300287                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5300287                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5300287                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26445939                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26445939                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26445939                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26445939                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 684323337496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 684323337496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 684323337496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 684323337496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105121                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105121                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105121                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105121                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25876.310820                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25876.310820                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25876.310820                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25876.310820                       # average overall mshr miss latency
system.cpu0.icache.replacements              26445906                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    219830542                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      219830542                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31746226                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31746226                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 859437354996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 859437354996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    251576768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    251576768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126189                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126189                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27072.111028                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27072.111028                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5300287                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5300287                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26445939                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26445939                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 684323337496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 684323337496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105121                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105121                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25876.310820                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25876.310820                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246275059                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26445906                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.312408                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        529599474                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       529599474                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    516997420                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       516997420                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    516997420                       # number of overall hits
system.cpu0.dcache.overall_hits::total      516997420                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51688384                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51688384                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51688384                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51688384                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2070345811389                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2070345811389                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2070345811389                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2070345811389                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    568685804                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    568685804                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    568685804                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    568685804                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090891                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090891                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090891                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090891                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40054.372978                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40054.372978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40054.372978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40054.372978                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23632216                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       727450                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           370299                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7410                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.819281                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.171390                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32153320                       # number of writebacks
system.cpu0.dcache.writebacks::total         32153320                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20443857                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20443857                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20443857                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20443857                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31244527                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31244527                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31244527                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31244527                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 758194426219                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 758194426219                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 758194426219                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 758194426219                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.054942                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.054942                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.054942                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.054942                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24266.471572                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24266.471572                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24266.471572                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24266.471572                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32153320                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    377171186                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      377171186                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40333216                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40333216                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1253149689000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1253149689000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    417504402                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    417504402                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.096605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.096605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31069.917385                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31069.917385                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12805712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12805712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27527504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27527504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 571609127500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 571609127500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.065933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.065933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20765.018416                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20765.018416                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139826234                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139826234                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11355168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11355168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 817196122389                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 817196122389                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181402                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181402                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.075110                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.075110                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71966.889648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71966.889648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7638145                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7638145                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3717023                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3717023                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 186585298719                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 186585298719                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024587                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024587                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50197.509867                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50197.509867                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11364500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11364500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.443680                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.443680                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6527.570362                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6527.570362                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        72750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3722                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3722                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       646000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       646000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3868                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3868                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037746                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037746                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4424.657534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4424.657534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       500000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       500000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037746                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037746                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3424.657534                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3424.657534                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190588                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190588                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909695                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909695                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92503453000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92503453000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100283                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100283                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433130                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433130                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101686.227802                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101686.227802                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909695                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909695                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91593758000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91593758000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433130                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433130                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100686.227802                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100686.227802                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999447                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          550348274                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32153990                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.116018                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999447                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1173741780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1173741780                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20885749                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28196220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               86515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              304895                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49473379                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20885749                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28196220                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              86515                       # number of overall hits
system.l2.overall_hits::.cpu1.data             304895                       # number of overall hits
system.l2.overall_hits::total                49473379                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5560190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3956460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2311489                       # number of demand (read+write) misses
system.l2.demand_misses::total               11833932                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5560190                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3956460                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5793                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2311489                       # number of overall misses
system.l2.overall_misses::total              11833932                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 422081523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 401271544584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    548249499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 257006206526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1080907523609                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 422081523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 401271544584                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    548249499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 257006206526                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1080907523609                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26445939                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32152680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           92308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2616384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             61307311                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26445939                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32152680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          92308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2616384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            61307311                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.210247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.123052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.062757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883467                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.193026                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.210247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.123052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.062757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883467                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.193026                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75911.348893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101421.863126                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94639.996375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111186.428543                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91339.676754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75911.348893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101421.863126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94639.996375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111186.428543                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91339.676754                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             264029                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9067                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.119775                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6900264                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4281206                       # number of writebacks
system.l2.writebacks::total                   4281206                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         153667                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10870                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              164662                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        153667                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10870                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             164662                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5560152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3802793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2300619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11669270                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5560152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3802793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2300619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7163000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18832270                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 366477455501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 352174342641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    486866999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 233173018097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 952311683238                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 366477455501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 352174342641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    486866999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 233173018097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 706489240590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1658800923828                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.210246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.118273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.061815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.879312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.190341                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.210246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.118273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.061815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.879312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.307178                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65911.409526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92609.390688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85325.446723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101352.296098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81608.505351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65911.409526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92609.390688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85325.446723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101352.296098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98630.356078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88082.898335                       # average overall mshr miss latency
system.l2.replacements                       30571612                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8539533                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8539533                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8539533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8539533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     52446857                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         52446857                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     52446857                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     52446857                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7163000                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7163000                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 706489240590                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 706489240590                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98630.356078                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98630.356078                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.730769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.844828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4877.551020                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       601500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       379500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       981000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.844828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19973.684211                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20020.408163                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       158000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2054434                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           103564                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2157998                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2571232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1471634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4042866                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 247475033329                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 164087632764                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  411562666093                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4625666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6200864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.555862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.934253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.651984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96247.648337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111500.300186                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101799.729720                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        87389                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9273                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            96662                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2483843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1462361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3946204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 215429225526                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 148733927324                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 364163152850                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.536970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.928366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.636396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86732.223223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101708.078459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92281.887315                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20885749                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         86515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20972264                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5560190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5565983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 422081523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    548249499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 422629772499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26445939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        92308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26538247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.210247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.062757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.209734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75911.348893                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94639.996375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75930.841416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           125                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5560152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5706                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5565858                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 366477455501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    486866999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 366964322500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.210246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.061815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.209730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65911.409526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85325.446723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65931.312387                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26141786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       201331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26343117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1385228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       839855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2225083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 153796511255                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92918573762                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 246715085017                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27527014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1041186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28568200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.050322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.806633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111026.135232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110636.447675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110879.048115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        67875                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1318950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       838258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2157208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 136745117115                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84439090773                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 221184207888                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.047915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.805099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103677.256238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100731.625315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102532.629161                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           48                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                63                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          240                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             299                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2505983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       473493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2979476                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          288                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           74                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           362                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.797297                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.825967                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10441.595833                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8025.305085                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9964.802676                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          205                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          254                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4191974                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1054484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5246458                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.711806                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.662162                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.701657                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20448.653659                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21520.081633                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20655.346457                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999936                       # Cycle average of tags in use
system.l2.tags.total_refs                   129239147                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30571720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.227408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.975440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.085918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.795024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.062796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.741332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.339426                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.546491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.215547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.177179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1008924816                       # Number of tag accesses
system.l2.tags.data_accesses               1008924816                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     355849664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     243467520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        365184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     147249728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    454953408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1201885504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    355849664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       365184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     356214848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    273997184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       273997184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5560151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3804180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2300777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7108647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18779461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4281206                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4281206                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        233725957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        159912134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           239857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96715234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    298818381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             789411563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    233725957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       239857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        233965814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179964351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179964351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179964351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       233725957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       159912134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          239857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96715234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    298818381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            969375914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3732594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5560151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3241935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2284584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7108239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006305592252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229513                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229513                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33915031                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3513000                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18779461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4281206                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18779461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4281206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 578846                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                548612                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            646113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            652102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            754166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3650818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            648557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5205468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            658887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            648012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            644604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            645176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           681639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           650998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           660104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           643162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           644626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           766183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            230197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            230088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           240434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           243104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233576                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 615404162919                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                91003075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            956665694169                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33812.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52562.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13834539                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1732868                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18779461                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4281206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8291546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2009879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1045786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  910530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  747078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  616793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  539468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  497446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  449721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  415200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 443570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 855481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 428859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 282565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 245934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 204681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 154333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  58497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 186487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 223644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 222985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 223267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 225294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 227926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 228571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 230921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 222840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 223584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  13473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6365772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.511111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.261082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.082746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4130066     64.88%     64.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1006903     15.82%     80.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       121283      1.91%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85840      1.35%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        80900      1.27%     85.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        97016      1.52%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       153086      2.40%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       101967      1.60%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       588711      9.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6365772                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.300907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.984958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    540.924093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       229507    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229513                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203260     88.56%     88.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3052      1.33%     89.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15923      6.94%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4898      2.13%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1522      0.66%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              586      0.26%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              190      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               57      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229513                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1164839360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                37046144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238884224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1201885504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            273997184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       765.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       156.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    789.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1522508088500                       # Total gap between requests
system.mem_ctrls.avgGap                      66021.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    355849664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    207483840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       365184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    146213376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    454927296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238884224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 233725956.847639292479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 136277658.630647182465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 239856.850969088759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96034546.795367106795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 298801230.717782080173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 156901774.762405842543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5560151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3804180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5706                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2300777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7108647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4281206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 138436004473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 199928787025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    247722926                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137860378393                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 480192801352                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37143175945790                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24897.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52555.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43414.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59919.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67550.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8675867.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20393460780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10839377670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38102552880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9807873660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     120185476320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     308103476550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     325187554080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       832619771940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.873786                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 840740699113                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50839880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 630927527387                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25058165580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13318727070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         91849838220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9676120860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     120185476320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     677537019090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14085623520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       951710970660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.094189                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29039553707                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50839880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1442628672793                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14813186406.976744                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   71756489490.971741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 576970183000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   248574075500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1273934031000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25279697                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25279697                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25279697                       # number of overall hits
system.cpu1.icache.overall_hits::total       25279697                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        99266                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         99266                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        99266                       # number of overall misses
system.cpu1.icache.overall_misses::total        99266                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1836885500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1836885500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1836885500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1836885500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25378963                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25378963                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25378963                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25378963                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003911                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003911                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003911                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003911                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18504.679346                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18504.679346                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18504.679346                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18504.679346                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        92276                       # number of writebacks
system.cpu1.icache.writebacks::total            92276                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6958                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6958                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6958                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6958                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        92308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        92308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        92308                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        92308                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1658986000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1658986000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1658986000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1658986000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003637                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003637                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003637                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003637                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17972.288426                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17972.288426                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17972.288426                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17972.288426                       # average overall mshr miss latency
system.cpu1.icache.replacements                 92276                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25279697                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25279697                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        99266                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        99266                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1836885500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1836885500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25378963                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25378963                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003911                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003911                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18504.679346                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18504.679346                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6958                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6958                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        92308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        92308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1658986000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1658986000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003637                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003637                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17972.288426                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17972.288426                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992691                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24974343                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            92276                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           270.648305                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346352500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992691                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50850234                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50850234                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31603744                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31603744                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31603744                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31603744                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9863082                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9863082                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9863082                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9863082                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 986016234187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 986016234187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 986016234187                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 986016234187                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41466826                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41466826                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41466826                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41466826                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.237855                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.237855                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.237855                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.237855                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99970.398116                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99970.398116                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99970.398116                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99970.398116                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13454723                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       557794                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           182584                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6419                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.690592                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.897336                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2616376                       # number of writebacks
system.cpu1.dcache.writebacks::total          2616376                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8017469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8017469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8017469                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8017469                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1845613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1845613                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1845613                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1845613                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 188813768449                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 188813768449                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 188813768449                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 188813768449                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044508                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044508                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044508                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044508                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102304.095414                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102304.095414                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102304.095414                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102304.095414                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2616376                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26766115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26766115                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5683718                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5683718                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 453776936000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 453776936000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32449833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32449833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.175154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.175154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79838.045448                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79838.045448                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4642080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4642080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1041638                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1041638                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97223941000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97223941000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032100                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032100                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93337.552009                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93337.552009                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4837629                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4837629                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4179364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4179364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 532239298187                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 532239298187                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.463499                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.463499                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 127349.352243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 127349.352243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3375389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3375389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       803975                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       803975                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91589827449                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91589827449                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089162                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089162                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 113921.238159                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 113921.238159                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7601500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7601500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45792.168675                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45792.168675                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102083                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102083                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76551.020408                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76551.020408                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       619500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       619500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.249448                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249448                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5482.300885                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5482.300885                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       507500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       507500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.249448                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.249448                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4491.150442                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4491.150442                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328145                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328145                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77352859000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77352859000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367550                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367550                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100216.826995                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100216.826995                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771855                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771855                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76581004000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76581004000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367550                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367550                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99216.826995                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99216.826995                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.662410                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35547867                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2617363                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.581558                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346364000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.662410                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.895700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.895700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89752910                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89752910                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1522508106500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          55107443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12820739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     52768345                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26290406                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13243549                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            599                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6201855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6201854                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26538247                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28569197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          362                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          362                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79337783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96460705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       276892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7850496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             183925876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3385078016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4115583936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11813376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334896640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7847371968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43817683                       # Total snoops (count)
system.tol2bus.snoopTraffic                 274124480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105127496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.116535                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.322014                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92915309     88.38%     88.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12173369     11.58%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38818      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105127496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       122620058464                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48232483865                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39670904996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3927301651                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         138578266                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1601249505000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 613062                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706356                       # Number of bytes of host memory used
host_op_rate                                   614789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2509.86                       # Real time elapsed on the host
host_tick_rate                               31372799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538701032                       # Number of instructions simulated
sim_ops                                    1543035322                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078741                       # Number of seconds simulated
sim_ticks                                 78741398500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.997670                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               29861974                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            30164320                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3204278                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         36958868                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22649                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37474                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14825                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37086321                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6325                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2023                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3171908                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14226700                       # Number of branches committed
system.cpu0.commit.bw_lim_events               666392                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         131233                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49833736                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51838902                       # Number of instructions committed
system.cpu0.commit.committedOps              51902155                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    141172043                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.367652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.963947                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    111328483     78.86%     78.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19421241     13.76%     92.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5834093      4.13%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1620586      1.15%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1204011      0.85%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       818329      0.58%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       240211      0.17%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        38697      0.03%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       666392      0.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    141172043                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41827                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51782712                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10959621                       # Number of loads committed
system.cpu0.commit.membars                      94971                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        95394      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35703673     68.79%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4379      0.01%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10961244     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5134034      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51902155                       # Class of committed instruction
system.cpu0.commit.refs                      16095900                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51838902                       # Number of Instructions Simulated
system.cpu0.committedOps                     51902155                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.023901                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.023901                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             50132906                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                33085                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26222553                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             112235773                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12755272                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81813139                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3173081                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                60145                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1162274                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37086321                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9022355                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    134990642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                63963                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          403                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     127795632                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6410902                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.236587                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10840005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29884623                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.815253                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         149036672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.861933                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780543                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                48920598     32.82%     32.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77364279     51.91%     84.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                18359528     12.32%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3971499      2.66%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   85503      0.06%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14009      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  252343      0.17%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15676      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   53237      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           149036672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1844                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1349                       # number of floating regfile writes
system.cpu0.idleCycles                        7719047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3652377                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23487414                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556764                       # Inst execution rate
system.cpu0.iew.exec_refs                    29404304                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8370292                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               35863554                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             20995539                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             77757                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2004916                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10670689                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          101706792                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21034012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2255614                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87275959                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 65013                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2993955                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3173081                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3280794                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        89504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5145                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10035918                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5534410                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           247                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1632424                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2019953                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 43687392                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81222084                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741644                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32400477                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518144                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83049303                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               126902164                       # number of integer regfile reads
system.cpu0.int_regfile_writes               51155466                       # number of integer regfile writes
system.cpu0.ipc                              0.330699                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.330699                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            96360      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59392697     66.34%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5493      0.01%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1371      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               226      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21238285     23.72%     90.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8795201      9.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            422      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           230      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89531573                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2245                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4451                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2145                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2319                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     660008                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007372                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 564341     85.51%     85.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    25      0.00%     85.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    141      0.02%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 67688     10.26%     95.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27734      4.20%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               61      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              90092976                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         329179523                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81219939                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        151509324                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 101475388                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89531573                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             231404                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49804639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           424148                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        100171                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29279994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    149036672                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600735                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.908222                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           86135793     57.80%     57.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           46062995     30.91%     88.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11500241      7.72%     96.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2585681      1.73%     98.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1868061      1.25%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             233582      0.16%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             505442      0.34%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120769      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              24108      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      149036672                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.571153                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            92382                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5025                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            20995539                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10670689                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3200                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       156755719                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      727080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               40468308                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32500577                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                405400                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15952477                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1436238                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18765                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            161667592                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             107828320                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           65475459                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78970468                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                932402                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3173081                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3721344                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32974886                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1904                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       161665688                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6750994                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             77094                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2555603                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         77237                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   242229504                       # The number of ROB reads
system.cpu0.rob.rob_writes                  211336778                       # The number of ROB writes
system.cpu0.timesIdled                          76644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  966                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.408865                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28448154                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            28617321                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2289326                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32054029                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13008                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16298                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3290                       # Number of indirect misses.
system.cpu1.branchPred.lookups               32137974                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          794                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1584                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2274248                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14052166                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1053344                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         137854                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       42352687                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50260697                       # Number of instructions committed
system.cpu1.commit.committedOps              50327980                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    127876392                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.393567                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.080352                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    101042255     79.02%     79.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17479747     13.67%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4278721      3.35%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1969216      1.54%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       649974      0.51%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1112903      0.87%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       239644      0.19%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        50588      0.04%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1053344      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    127876392                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11250                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50210696                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10805868                       # Number of loads committed
system.cpu1.commit.membars                     101102                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       101102      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35196867     69.93%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10807452     21.47%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4222139      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50327980                       # Class of committed instruction
system.cpu1.commit.refs                      15029591                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50260697                       # Number of Instructions Simulated
system.cpu1.committedOps                     50327980                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.705115                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.705115                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             46447747                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                15625                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25365001                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             100551724                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12054204                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72482893                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2274774                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                31664                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1105560                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   32137974                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10967477                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    120647060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                60125                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     113377039                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4579704                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.236376                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11428266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28461162                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.833894                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         134365178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.846702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.758537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45215511     33.65%     33.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                68046714     50.64%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18347270     13.65%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2514027      1.87%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   48729      0.04%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8929      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  105470      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   16650      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   61878      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           134365178                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1595782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2643803                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21769277                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.593721                       # Inst execution rate
system.cpu1.iew.exec_refs                    26649025                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6895644                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               33879037                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19484874                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70784                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1179388                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8276652                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           92652521                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19753381                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1688224                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80722875                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 89211                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2424127                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2274774                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2729918                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       108236                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             129                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8679006                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4052929                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       952454                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1691349                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 41256065                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75478864                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.732163                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30206177                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.555151                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76942912                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               117179957                       # number of integer regfile reads
system.cpu1.int_regfile_writes               48223218                       # number of integer regfile writes
system.cpu1.ipc                              0.369670                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.369670                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           101623      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             55343582     67.16%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 547      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19921254     24.17%     91.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7043813      8.55%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82411099                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     776287                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009420                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 678188     87.36%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96039     12.37%     99.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2060      0.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83085763                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         300361445                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75478864                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        134977066                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92425651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 82411099                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             226870                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       42324541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           397782                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         89016                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24276006                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    134365178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.613337                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.949800                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           77889079     57.97%     57.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           40920992     30.46%     88.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10339373      7.69%     96.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2053188      1.53%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2144725      1.60%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             220614      0.16%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             633625      0.47%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             140579      0.10%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23003      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      134365178                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.606138                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           115721                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           14307                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19484874                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8276652                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    521                       # number of misc regfile reads
system.cpu1.numCycles                       135960960                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    21428711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               37389867                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             31993347                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                335416                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14357742                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1376309                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4842                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            144791333                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              97033397                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           60731089                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 70578057                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                121928                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2274774                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2713945                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                28737742                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       144791333                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7050793                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             71555                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2354503                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         71960                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   219501154                       # The number of ROB reads
system.cpu1.rob.rob_writes                  191850381                       # The number of ROB writes
system.cpu1.timesIdled                          15784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1470834                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               577365                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2414564                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              16626                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                233646                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2860590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5694663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38652                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24344                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2125573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1928926                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4251388                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1953270                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2431290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       925169                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1908985                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1844                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1515                       # Transaction distribution
system.membus.trans_dist::ReadExReq            424533                       # Transaction distribution
system.membus.trans_dist::ReadExResp           424512                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2431291                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8550465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8550465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    241982144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               241982144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2823                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2860509                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2860509    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2860509                       # Request fanout histogram
system.membus.respLayer1.occupancy        14954854617                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9981533600                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    78741398500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    78741398500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 80                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         9089000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15590732.691949                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        47500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     67322500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    78377838500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    363560000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8945585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8945585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8945585                       # number of overall hits
system.cpu0.icache.overall_hits::total        8945585                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76768                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76768                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76768                       # number of overall misses
system.cpu0.icache.overall_misses::total        76768                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5785618998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5785618998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5785618998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5785618998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9022353                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9022353                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9022353                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9022353                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008509                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008509                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008509                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008509                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75364.982779                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75364.982779                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75364.982779                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75364.982779                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12264                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              161                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.173913                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71156                       # number of writebacks
system.cpu0.icache.writebacks::total            71156                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5611                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5611                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5611                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71157                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71157                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71157                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71157                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5364416498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5364416498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5364416498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5364416498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007887                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007887                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007887                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007887                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75388.457889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75388.457889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75388.457889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75388.457889                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71156                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8945585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8945585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76768                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76768                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5785618998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5785618998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9022353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9022353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008509                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008509                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75364.982779                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75364.982779                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5611                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71157                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71157                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5364416498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5364416498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007887                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007887                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75388.457889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75388.457889                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9018162                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71188                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           126.680929                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18115862                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18115862                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14723249                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14723249                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14723249                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14723249                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10910627                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10910627                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10910627                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10910627                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 822509927891                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 822509927891                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 822509927891                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 822509927891                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     25633876                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25633876                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     25633876                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25633876                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.425633                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.425633                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.425633                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.425633                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75386.128395                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75386.128395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75386.128395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75386.128395                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3579468                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3575014                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            56216                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          45216                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.673474                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.065242                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1044744                       # number of writebacks
system.cpu0.dcache.writebacks::total          1044744                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9863909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9863909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9863909                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9863909                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1046718                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1046718                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1046718                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1046718                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  98160056377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  98160056377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  98160056377                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  98160056377                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040833                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040833                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040833                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040833                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93778.894007                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93778.894007                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93778.894007                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93778.894007                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1044744                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11989329                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11989329                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      8543140                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8543140                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 658164433500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 658164433500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20532469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20532469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.416080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.416080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77040.108613                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77040.108613                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7752853                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7752853                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       790287                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       790287                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  75034387500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  75034387500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94945.744394                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94945.744394                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2733920                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2733920                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2367487                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2367487                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 164345494391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 164345494391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5101407                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5101407                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.464085                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.464085                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69417.696651                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69417.696651                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2111056                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2111056                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256431                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256431                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  23125668877                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  23125668877                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90182.812831                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90182.812831                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32536                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32536                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     27699000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     27699000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        33273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.022150                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.022150                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37583.446404                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37583.446404                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          646                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          646                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           91                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1657500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1657500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002735                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002735                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31940                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31940                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          904                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          904                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8627000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8627000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027524                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027524                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9543.141593                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9543.141593                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          902                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          902                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7726000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7726000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027463                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027463                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8565.410200                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8565.410200                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1360                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1360                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          663                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          663                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      8358500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      8358500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2023                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2023                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.327731                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.327731                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12607.088989                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12607.088989                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          663                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          663                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      7695500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      7695500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.327731                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.327731                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11607.088989                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11607.088989                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974434                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15838077                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1046410                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.135632                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974434                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999201                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999201                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         52450410                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        52450410                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               74081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               81173                       # number of demand (read+write) hits
system.l2.demand_hits::total                   165916                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7901                       # number of overall hits
system.l2.overall_hits::.cpu0.data              74081                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2761                       # number of overall hits
system.l2.overall_hits::.cpu1.data              81173                       # number of overall hits
system.l2.overall_hits::total                  165916                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            966566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            910096                       # number of demand (read+write) misses
system.l2.demand_misses::total                1952061                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63255                       # number of overall misses
system.l2.overall_misses::.cpu0.data           966566                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12144                       # number of overall misses
system.l2.overall_misses::.cpu1.data           910096                       # number of overall misses
system.l2.overall_misses::total               1952061                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5162355989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95575185805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1044383484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  88849679820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     190631605098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5162355989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95575185805                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1044383484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  88849679820                       # number of overall miss cycles
system.l2.overall_miss_latency::total    190631605098                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71156                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1040647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          991269                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2117977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71156                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1040647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         991269                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2117977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.888962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.928813                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.814760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.918112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.921663                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.888962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.928813                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.814760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.918112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.921663                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81611.824978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98881.179149                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85999.957510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97626.711710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97656.581991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81611.824978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98881.179149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85999.957510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97626.711710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97656.581991                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              61843                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1766                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.018686                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    826333                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              925170                       # number of writebacks
system.l2.writebacks::total                    925170                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          27823                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14099                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               42271                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         27823                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14099                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              42271                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       938743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       895997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1909790                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       938743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       895997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       946666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2856456                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4520407992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84460471834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    916141990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79065813850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 168962835666                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4520407992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84460471834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    916141990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79065813850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  86863581865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 255826417531                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.886545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.902076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.802885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.901705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.886545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.902076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.802885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.348672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71658.101105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89971.879241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76555.693992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88243.391273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88471.944908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71658.101105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89971.879241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76555.693992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88243.391273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91757.369405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89560.776547                       # average overall mshr miss latency
system.l2.replacements                        4784716                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1154482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154482                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       946666                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         946666                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  86863581865                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  86863581865                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91757.369405                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91757.369405                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  143                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                257                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       536000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       473500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1009500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          131                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          269                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.740458                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.594796                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.642500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5525.773196                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2959.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3928.015564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          160                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           257                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1938000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3191500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5129500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.740458                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.594796                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.642500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19979.381443                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19946.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19959.143969                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          165                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       609000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       183000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       792000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          190                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.868421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.989011                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.907473                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3690.909091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2033.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3105.882353                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          164                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           89                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          253                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3303000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1750000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5053000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.863158                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.978022                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900356                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20140.243902                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19662.921348                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19972.332016                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21716                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37568                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         230928                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         204587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              435515                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  22377115962                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  19436706445                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   41813822407                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            473083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.914045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.928089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.920589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96900.834728                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95004.601685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96010.062586                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        10104                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11276                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       220824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       203415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         424239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  19350761476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  17329274456                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36680035932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.874052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.922772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896754                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87629.793301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85191.723600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86460.782559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5162355989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1044383484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6206739473                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.888962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.814760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.876111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81611.824978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85999.957510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82318.591400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          172                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           349                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63083                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        75050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4520407992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    916141990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5436549982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.886545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.802885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71658.101105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76555.693992                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72439.040400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        52365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        65321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       735638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       705509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1441147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  73198069843                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  69412973375                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 142611043218                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       788003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       770830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.933547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.915259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.924504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99502.839499                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98387.084183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98956.624979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        17719                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12927                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        30646                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       717919                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       692582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1410501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  65109710358                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61736539394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126846249752                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.911061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.898489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.904844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90692.279154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89139.682224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89929.925432                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1000                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1039                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2074                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           91                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2165                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     67131499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       265000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     67396499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3074                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3204                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.674691                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.700000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.675718                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32368.128737                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2912.087912                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31130.022633                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          858                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          862                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1216                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1303                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     23959475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1678998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25638473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.395576                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.669231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.406679                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19703.515625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19298.827586                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19676.495012                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999282                       # Cycle average of tags in use
system.l2.tags.total_refs                     5112644                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4786658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.068103                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.013546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.189202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.597641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.234717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.620992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    49.343184                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.203337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.009338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.770987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38477050                       # Number of tag accesses
system.l2.tags.data_accesses                 38477050                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4037312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      60097024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        765888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57344896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     60526208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          182771328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4037312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       765888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4803200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59210816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59210816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         939016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         896014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       945722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2855802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       925169                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             925169                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         51273054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        763220176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9726624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        728268701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    768670727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2321159282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     51273054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9726624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60999679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      751965512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            751965512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      751965512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        51273054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       763220176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9726624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       728268701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    768670727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3073124793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    922867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    933992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    893690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    945602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000133394250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        55107                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        55107                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5584785                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             871344                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2855803                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     925169                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2855803                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   925169                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7468                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2302                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            168886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            187238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            174321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            190828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            179655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            184402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            174377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            186626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           196230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           171466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           171823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           161366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           165990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  93427251220                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14241675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            146833532470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32800.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51550.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2079845                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  818637                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2855803                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               925169                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  791290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  678816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  347659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  199517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  148249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  125182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  110554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   95401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   79467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   63113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  54409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  61993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  36020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       872707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.557938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.974288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.323711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       414803     47.53%     47.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       252334     28.91%     76.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16445      1.88%     78.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11542      1.32%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10007      1.15%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8626      0.99%     81.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6256      0.72%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5220      0.60%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       147474     16.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       872707                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.686011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.024866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.717945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20471     37.15%     37.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         18052     32.76%     69.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         11789     21.39%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         2978      5.40%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          943      1.71%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          368      0.67%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          140      0.25%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           80      0.15%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           79      0.14%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           67      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           46      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           35      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           24      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           15      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.746802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.683740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.546178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42019     76.25%     76.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1161      2.11%     78.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4087      7.42%     85.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3575      6.49%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2276      4.13%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1039      1.89%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              388      0.70%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              282      0.51%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              143      0.26%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               72      0.13%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               35      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               16      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55107                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              182293440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  477952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59063424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               182771392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59210816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2315.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2321.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78741394000                       # Total gap between requests
system.mem_ctrls.avgGap                      20825.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4037376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     59775488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       765888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57196160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     60518528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59063424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 51273867.075144723058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 759136732.883909821510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9726624.299160752445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 726379783.564550161362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 768573192.156347036362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 750093662.611288189888                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       939016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       896014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       945722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       925169                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1913030283                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45651024891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    419868738                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  42037872816                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  56811735742                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1967450678105                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30325.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48615.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35085.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46916.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60072.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2126585.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3071192460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1632358530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10049021640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2421918180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6215239680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33790474380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1781560320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58961765190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        748.802616                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4130275513                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2629120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71982002987                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3160021200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1679564535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10288090260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2395442340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6215239680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32944696410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2493794400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        59176848825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        751.534135                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5721517302                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2629120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70390761198                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                650                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    33009450.920245                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   64795616.096514                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          326    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    389004500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67980317500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10761081000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10951806                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10951806                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10951806                       # number of overall hits
system.cpu1.icache.overall_hits::total       10951806                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15671                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15671                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15671                       # number of overall misses
system.cpu1.icache.overall_misses::total        15671                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1165722000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1165722000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1165722000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1165722000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10967477                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10967477                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10967477                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10967477                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001429                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001429                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001429                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001429                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74387.212048                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74387.212048                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74387.212048                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74387.212048                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          434                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14905                       # number of writebacks
system.cpu1.icache.writebacks::total            14905                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          766                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          766                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          766                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          766                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14905                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14905                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14905                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14905                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1098730500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1098730500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1098730500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1098730500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001359                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001359                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001359                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001359                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73715.565247                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73715.565247                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73715.565247                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73715.565247                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14905                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10951806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10951806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15671                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15671                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1165722000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1165722000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10967477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10967477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001429                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001429                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74387.212048                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74387.212048                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          766                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          766                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14905                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14905                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1098730500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1098730500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001359                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001359                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73715.565247                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73715.565247                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11364373                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14937                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           760.820312                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21949859                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21949859                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12375222                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12375222                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12375222                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12375222                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10895163                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10895163                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10895163                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10895163                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 794693538026                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 794693538026                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 794693538026                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 794693538026                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23270385                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23270385                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23270385                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23270385                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.468199                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.468199                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.468199                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.468199                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72940.032015                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72940.032015                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72940.032015                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72940.032015                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2715536                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      5661925                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39159                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          74895                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.346408                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.598171                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990731                       # number of writebacks
system.cpu1.dcache.writebacks::total           990731                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9901944                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9901944                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9901944                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9901944                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       993219                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       993219                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       993219                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       993219                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91300680410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91300680410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91300680410                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91300680410                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.042682                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042682                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.042682                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042682                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91924.017170                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91924.017170                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91924.017170                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91924.017170                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990731                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10345356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10345356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8737537                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8737537                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 647078731500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 647078731500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19082893                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19082893                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.457873                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.457873                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74057.338069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74057.338069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7965297                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7965297                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       772240                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       772240                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71349313000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71349313000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040468                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040468                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92392.666788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92392.666788                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2029866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2029866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2157626                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2157626                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 147614806526                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 147614806526                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4187492                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4187492                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.515255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.515255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68415.381779                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68415.381779                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1936647                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1936647                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220979                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220979                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19951367410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19951367410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052771                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052771                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90286.259826                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90286.259826                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        34334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        34334                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          448                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          448                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27795500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27795500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        34782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        34782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012880                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012880                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 62043.526786                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 62043.526786                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          218                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          218                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          230                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          230                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14681000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14681000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006613                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006613                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63830.434783                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63830.434783                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        33998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        33998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          644                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          644                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5183000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5183000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        34642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        34642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.018590                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018590                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8048.136646                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8048.136646                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          643                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          643                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4541000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4541000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018561                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018561                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7062.208398                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7062.208398                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          911                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            911                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          673                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          673                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6761500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6761500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1584                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1584                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.424874                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.424874                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10046.805349                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10046.805349                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          672                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          672                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6088500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6088500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.424242                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.424242                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9060.267857                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9060.267857                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.728740                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13441687                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           993322                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.532054                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.728740                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47676079                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47676079                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78741398500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1648909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1186573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3859546                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1740457                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1940                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1543                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3483                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86061                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1562848                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3204                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       213468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3137167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2977264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6372614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9107968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133465088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1907840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126848064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271328960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6532526                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59502144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8654752                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.233352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.429563                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6659488     76.95%     76.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1970920     22.77%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24344      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8654752                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4247545366                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1567754985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106833800                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1490712677                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22460793                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
