{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.175573",
   "Default View_TopLeft":"2124,-34",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port clk_0 -pg 1 -lvl 0 -x 0 -y 4880 -defaultsOSRD
preplace port rst_0 -pg 1 -lvl 0 -x 0 -y 4900 -defaultsOSRD
preplace port o_ram_arvalid_0 -pg 1 -lvl 5 -x 4310 -y 3550 -defaultsOSRD
preplace port o_ram_awvalid_0 -pg 1 -lvl 5 -x 4310 -y 3770 -defaultsOSRD
preplace port o_ram_wlast_0 -pg 1 -lvl 5 -x 4310 -y 3830 -defaultsOSRD
preplace port o_ram_arlock_0 -pg 1 -lvl 5 -x 4310 -y 3430 -defaultsOSRD
preplace port o_ram_awlock_0 -pg 1 -lvl 5 -x 4310 -y 3670 -defaultsOSRD
preplace port o_ram_wvalid_0 -pg 1 -lvl 5 -x 4310 -y 3890 -defaultsOSRD
preplace port o_ram_bready_0 -pg 1 -lvl 5 -x 4310 -y 3790 -defaultsOSRD
preplace port o_ram_rready_0 -pg 1 -lvl 5 -x 4310 -y 3870 -defaultsOSRD
preplace port i_ram_arready_0 -pg 1 -lvl 0 -x 0 -y 4660 -defaultsOSRD
preplace port i_ram_awready_0 -pg 1 -lvl 0 -x 0 -y 4680 -defaultsOSRD
preplace port i_ram_wready_0 -pg 1 -lvl 0 -x 0 -y 4860 -defaultsOSRD
preplace port i_ram_bvalid_0 -pg 1 -lvl 0 -x 0 -y 4740 -defaultsOSRD
preplace port i_ram_rlast_0 -pg 1 -lvl 0 -x 0 -y 4820 -defaultsOSRD
preplace port i_ram_rvalid_0 -pg 1 -lvl 0 -x 0 -y 4840 -defaultsOSRD
preplace port dmi_reg_wr_en_0 -pg 1 -lvl 0 -x 0 -y 3710 -defaultsOSRD
preplace port dmi_reg_en_0 -pg 1 -lvl 0 -x 0 -y 3670 -defaultsOSRD
preplace port dmi_hard_reset_0 -pg 1 -lvl 0 -x 0 -y 3750 -defaultsOSRD
preplace port i_ram_init_done_0 -pg 1 -lvl 0 -x 0 -y 1450 -defaultsOSRD
preplace port i_ram_init_error_0 -pg 1 -lvl 0 -x 0 -y 1470 -defaultsOSRD
preplace port bidir_0 -pg 1 -lvl 5 -x 4310 -y 3140 -defaultsOSRD
preplace port bidir_1 -pg 1 -lvl 5 -x 4310 -y 3300 -defaultsOSRD
preplace port bidir_2 -pg 1 -lvl 5 -x 4310 -y 3450 -defaultsOSRD
preplace port bidir_3 -pg 1 -lvl 5 -x 4310 -y 1800 -defaultsOSRD
preplace port bidir_4 -pg 1 -lvl 5 -x 4310 -y 1920 -defaultsOSRD
preplace port bidir_5 -pg 1 -lvl 5 -x 4310 -y 2080 -defaultsOSRD
preplace port bidir_6 -pg 1 -lvl 5 -x 4310 -y 2220 -defaultsOSRD
preplace port bidir_7 -pg 1 -lvl 5 -x 4310 -y 2340 -defaultsOSRD
preplace port bidir_8 -pg 1 -lvl 5 -x 4310 -y 2490 -defaultsOSRD
preplace port bidir_9 -pg 1 -lvl 5 -x 4310 -y 4300 -defaultsOSRD
preplace port bidir_10 -pg 1 -lvl 5 -x 4310 -y 4010 -defaultsOSRD
preplace port bidir_11 -pg 1 -lvl 5 -x 4310 -y 4150 -defaultsOSRD
preplace port bidir_12 -pg 1 -lvl 5 -x 4310 -y 3910 -defaultsOSRD
preplace port bidir_13 -pg 1 -lvl 5 -x 4310 -y 2630 -defaultsOSRD
preplace port bidir_14 -pg 1 -lvl 5 -x 4310 -y 2750 -defaultsOSRD
preplace port bidir_15 -pg 1 -lvl 5 -x 4310 -y 2900 -defaultsOSRD
preplace port bidir_16 -pg 1 -lvl 5 -x 4310 -y 4560 -defaultsOSRD
preplace port bidir_17 -pg 1 -lvl 5 -x 4310 -y 80 -defaultsOSRD
preplace port bidir_18 -pg 1 -lvl 5 -x 4310 -y 200 -defaultsOSRD
preplace port bidir_19 -pg 1 -lvl 5 -x 4310 -y 320 -defaultsOSRD
preplace port bidir_20 -pg 1 -lvl 5 -x 4310 -y 440 -defaultsOSRD
preplace port bidir_21 -pg 1 -lvl 5 -x 4310 -y 560 -defaultsOSRD
preplace port bidir_22 -pg 1 -lvl 5 -x 4310 -y 700 -defaultsOSRD
preplace port bidir_23 -pg 1 -lvl 5 -x 4310 -y 820 -defaultsOSRD
preplace port bidir_24 -pg 1 -lvl 5 -x 4310 -y 970 -defaultsOSRD
preplace port bidir_25 -pg 1 -lvl 5 -x 4310 -y 1110 -defaultsOSRD
preplace port bidir_26 -pg 1 -lvl 5 -x 4310 -y 1250 -defaultsOSRD
preplace port bidir_27 -pg 1 -lvl 5 -x 4310 -y 4420 -defaultsOSRD
preplace port bidir_28 -pg 1 -lvl 5 -x 4310 -y 4980 -defaultsOSRD
preplace port bidir_29 -pg 1 -lvl 5 -x 4310 -y 4830 -defaultsOSRD
preplace port bidir_30 -pg 1 -lvl 5 -x 4310 -y 4710 -defaultsOSRD
preplace port bidir_31 -pg 1 -lvl 5 -x 4310 -y 3020 -defaultsOSRD
preplace portBus o_ram_awqos_0 -pg 1 -lvl 5 -x 4310 -y 3710 -defaultsOSRD
preplace portBus o_ram_arcache_0 -pg 1 -lvl 5 -x 4310 -y 3370 -defaultsOSRD
preplace portBus o_ram_arprot_0 -pg 1 -lvl 5 -x 4310 -y 3470 -defaultsOSRD
preplace portBus o_ram_awcache_0 -pg 1 -lvl 5 -x 4310 -y 3610 -defaultsOSRD
preplace portBus o_ram_wdata_0 -pg 1 -lvl 5 -x 4310 -y 3810 -defaultsOSRD
preplace portBus o_ram_awprot_0 -pg 1 -lvl 5 -x 4310 -y 3690 -defaultsOSRD
preplace portBus o_ram_arid_0 -pg 1 -lvl 5 -x 4310 -y 3390 -defaultsOSRD
preplace portBus o_ram_wstrb_0 -pg 1 -lvl 5 -x 4310 -y 3850 -defaultsOSRD
preplace portBus o_ram_araddr_0 -pg 1 -lvl 5 -x 4310 -y 3330 -defaultsOSRD
preplace portBus o_ram_awid_0 -pg 1 -lvl 5 -x 4310 -y 3630 -defaultsOSRD
preplace portBus o_ram_awaddr_0 -pg 1 -lvl 5 -x 4310 -y 3570 -defaultsOSRD
preplace portBus o_ram_arburst_0 -pg 1 -lvl 5 -x 4310 -y 3350 -defaultsOSRD
preplace portBus o_ram_awburst_0 -pg 1 -lvl 5 -x 4310 -y 3590 -defaultsOSRD
preplace portBus o_ram_arlen_0 -pg 1 -lvl 5 -x 4310 -y 3410 -defaultsOSRD
preplace portBus o_ram_arsize_0 -pg 1 -lvl 5 -x 4310 -y 3530 -defaultsOSRD
preplace portBus o_ram_awlen_0 -pg 1 -lvl 5 -x 4310 -y 3650 -defaultsOSRD
preplace portBus o_ram_awsize_0 -pg 1 -lvl 5 -x 4310 -y 3750 -defaultsOSRD
preplace portBus o_ram_arregion_0 -pg 1 -lvl 5 -x 4310 -y 3510 -defaultsOSRD
preplace portBus o_ram_arqos_0 -pg 1 -lvl 5 -x 4310 -y 3490 -defaultsOSRD
preplace portBus o_ram_awregion_0 -pg 1 -lvl 5 -x 4310 -y 3730 -defaultsOSRD
preplace portBus i_ram_rdata_0 -pg 1 -lvl 0 -x 0 -y 4780 -defaultsOSRD
preplace portBus i_ram_rresp_0 -pg 1 -lvl 0 -x 0 -y 4800 -defaultsOSRD
preplace portBus i_ram_bid_0 -pg 1 -lvl 0 -x 0 -y 4700 -defaultsOSRD
preplace portBus i_ram_rid_0 -pg 1 -lvl 0 -x 0 -y 4760 -defaultsOSRD
preplace portBus i_ram_bresp_0 -pg 1 -lvl 0 -x 0 -y 4720 -defaultsOSRD
preplace portBus dmi_reg_wdata_0 -pg 1 -lvl 0 -x 0 -y 3730 -defaultsOSRD
preplace portBus dmi_reg_addr_0 -pg 1 -lvl 0 -x 0 -y 3690 -defaultsOSRD
preplace portBus dmi_reg_rdata_0 -pg 1 -lvl 5 -x 4310 -y 4890 -defaultsOSRD
preplace portBus AN_0 -pg 1 -lvl 5 -x 4310 -y 1520 -defaultsOSRD
preplace portBus Digits_Bits_0 -pg 1 -lvl 5 -x 4310 -y 1540 -defaultsOSRD
preplace inst swerv_wrapper_verilog_0 -pg 1 -lvl 1 -x 300 -y 3660 -defaultsOSRD
preplace inst intcon_wrapper_bd_0 -pg 1 -lvl 2 -x 1700 -y 3720 -defaultsOSRD
preplace inst bootrom_wrapper_0 -pg 1 -lvl 1 -x 300 -y 5040 -defaultsOSRD
preplace inst gpio_wrapper_0 -pg 1 -lvl 3 -x 2990 -y 2590 -defaultsOSRD
preplace inst syscon_wrapper_0 -pg 1 -lvl 4 -x 4020 -y 1480 -defaultsOSRD
preplace inst bidirec_0 -pg 1 -lvl 4 -x 4020 -y 3130 -defaultsOSRD
preplace inst bidirec_1 -pg 1 -lvl 4 -x 4020 -y 3290 -defaultsOSRD
preplace inst bidirec_2 -pg 1 -lvl 4 -x 4020 -y 3500 -defaultsOSRD
preplace inst bidirec_4 -pg 1 -lvl 4 -x 4020 -y 1910 -defaultsOSRD
preplace inst bidirec_8 -pg 1 -lvl 4 -x 4020 -y 2480 -defaultsOSRD
preplace inst bidirec_16 -pg 1 -lvl 4 -x 4020 -y 4550 -defaultsOSRD
preplace inst bidirec_18 -pg 1 -lvl 4 -x 4020 -y 190 -defaultsOSRD
preplace inst bidirec_19 -pg 1 -lvl 4 -x 4020 -y 310 -defaultsOSRD
preplace inst bidirec_20 -pg 1 -lvl 4 -x 4020 -y 430 -defaultsOSRD
preplace inst bidirec_21 -pg 1 -lvl 4 -x 4020 -y 550 -defaultsOSRD
preplace inst bidirec_22 -pg 1 -lvl 4 -x 4020 -y 690 -defaultsOSRD
preplace inst bidirec_23 -pg 1 -lvl 4 -x 4020 -y 810 -defaultsOSRD
preplace inst bidirec_3 -pg 1 -lvl 4 -x 4020 -y 1790 -defaultsOSRD
preplace inst bidirec_5 -pg 1 -lvl 4 -x 4020 -y 2070 -defaultsOSRD
preplace inst bidirec_9 -pg 1 -lvl 4 -x 4020 -y 4290 -defaultsOSRD
preplace inst bidirec_17 -pg 1 -lvl 4 -x 4020 -y 70 -defaultsOSRD
preplace inst bidirec_6 -pg 1 -lvl 4 -x 4020 -y 2210 -defaultsOSRD
preplace inst bidirec_10 -pg 1 -lvl 4 -x 4020 -y 4000 -defaultsOSRD
preplace inst bidirec_24 -pg 1 -lvl 4 -x 4020 -y 960 -defaultsOSRD
preplace inst bidirec_7 -pg 1 -lvl 4 -x 4020 -y 2330 -defaultsOSRD
preplace inst bidirec_11 -pg 1 -lvl 4 -x 4020 -y 4140 -defaultsOSRD
preplace inst bidirec_25 -pg 1 -lvl 4 -x 4020 -y 1100 -defaultsOSRD
preplace inst bidirec_12 -pg 1 -lvl 4 -x 4020 -y 3860 -defaultsOSRD
preplace inst bidirec_26 -pg 1 -lvl 4 -x 4020 -y 1240 -defaultsOSRD
preplace inst bidirec_13 -pg 1 -lvl 4 -x 4020 -y 2620 -defaultsOSRD
preplace inst bidirec_27 -pg 1 -lvl 4 -x 4020 -y 4410 -defaultsOSRD
preplace inst bidirec_14 -pg 1 -lvl 4 -x 4020 -y 2740 -defaultsOSRD
preplace inst bidirec_28 -pg 1 -lvl 4 -x 4020 -y 4970 -defaultsOSRD
preplace inst bidirec_15 -pg 1 -lvl 4 -x 4020 -y 2890 -defaultsOSRD
preplace inst bidirec_29 -pg 1 -lvl 4 -x 4020 -y 4820 -defaultsOSRD
preplace inst bidirec_30 -pg 1 -lvl 4 -x 4020 -y 4700 -defaultsOSRD
preplace inst bidirec_31 -pg 1 -lvl 4 -x 4020 -y 3010 -defaultsOSRD
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arid 1 1 1 800 2690n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_araddr 1 1 1 790 2710n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arlen 1 1 1 780 2730n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arsize 1 1 1 770 2750n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arburst 1 1 1 760 2770n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arlock 1 1 1 750 2790n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arcache 1 1 1 740 2810n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arprot 1 1 1 730 2830n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arregion 1 1 1 720 2850n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arqos 1 1 1 710 2870n
preplace netloc swerv_wrapper_verilog_0_ifu_axi_arvalid 1 1 1 700 2890n
preplace netloc intcon_wrapper_bd_0_o_ifu_arready 1 1 2 690J 4850 2140
preplace netloc intcon_wrapper_bd_0_o_ifu_rid 1 1 2 680J 4870 2190
preplace netloc intcon_wrapper_bd_0_o_ifu_rdata 1 1 2 670J 4860 2070
preplace netloc intcon_wrapper_bd_0_o_ifu_rresp 1 1 2 640J 4890 2180
preplace netloc intcon_wrapper_bd_0_o_ifu_rlast 1 1 2 630J 4880 2060
preplace netloc intcon_wrapper_bd_0_o_ifu_rvalid 1 1 2 620J 4900 2130
preplace netloc swerv_wrapper_verilog_0_ifu_axi_rready 1 1 1 700 2930n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awid 1 1 1 710 2950n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awaddr 1 1 1 720 2970n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awlen 1 1 1 730 2990n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awsize 1 1 1 740 3010n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awburst 1 1 1 750 3030n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awlock 1 1 1 760 3050n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awcache 1 1 1 770 3070n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awprot 1 1 1 780 3090n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awregion 1 1 1 790 3110n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awqos 1 1 1 800 3130n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_awvalid 1 1 1 810 3150n
preplace netloc intcon_wrapper_bd_0_o_lsu_awready 1 1 2 600J 4920 2170
preplace netloc swerv_wrapper_verilog_0_lsu_axi_wdata 1 1 1 820 3170n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_wstrb 1 1 1 830 3190n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_wlast 1 1 1 840 3210n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_wvalid 1 1 1 850 3230n
preplace netloc intcon_wrapper_bd_0_o_lsu_wready 1 1 2 1000 5040 2250
preplace netloc intcon_wrapper_bd_0_o_lsu_bid 1 1 2 580J 4930 2040
preplace netloc intcon_wrapper_bd_0_o_lsu_bresp 1 1 2 560J 4940 2030
preplace netloc intcon_wrapper_bd_0_o_lsu_bvalid 1 1 2 540J 4950 2020
preplace netloc swerv_wrapper_verilog_0_lsu_axi_bready 1 1 1 N 3470
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arid 1 1 1 860 3250n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_araddr 1 1 1 880 3270n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arlen 1 1 1 890 3290n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arsize 1 1 1 950 3310n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arburst 1 1 1 970 3330n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arlock 1 1 1 980 3350n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arcache 1 1 1 990 3370n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arprot 1 1 1 1010 3390n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arregion 1 1 1 1020 3410n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arqos 1 1 1 1030 3430n
preplace netloc swerv_wrapper_verilog_0_lsu_axi_arvalid 1 1 1 1040 3450n
preplace netloc intcon_wrapper_bd_0_o_lsu_arready 1 1 2 1140J 4910 2050
preplace netloc intcon_wrapper_bd_0_o_lsu_rid 1 1 2 520J 4970 2120
preplace netloc intcon_wrapper_bd_0_o_lsu_rdata 1 1 2 1090J 4960 1970
preplace netloc intcon_wrapper_bd_0_o_lsu_rresp 1 1 2 990J 5000 2160
preplace netloc intcon_wrapper_bd_0_o_lsu_rlast 1 1 2 980J 4990 2010
preplace netloc intcon_wrapper_bd_0_o_lsu_rvalid 1 1 2 970J 5010 2110
preplace netloc swerv_wrapper_verilog_0_lsu_axi_rready 1 1 1 870 3490n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awid 1 1 1 1050 3510n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awaddr 1 1 1 1060 3530n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awlen 1 1 1 1080 3550n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awsize 1 1 1 1100 3570n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awburst 1 1 1 1120 3590n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awlock 1 1 1 1130 3610n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awcache 1 1 1 1150 3630n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awprot 1 1 1 1160 3650n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awregion 1 1 1 1170 3670n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awqos 1 1 1 1180 3690n
preplace netloc swerv_wrapper_verilog_0_sb_axi_awvalid 1 1 1 1190 3710n
preplace netloc intcon_wrapper_bd_0_o_sb_awready 1 1 2 950J 5050 2230
preplace netloc swerv_wrapper_verilog_0_sb_axi_wdata 1 1 1 650 3730n
preplace netloc swerv_wrapper_verilog_0_sb_axi_wstrb 1 1 1 1200 3750n
preplace netloc swerv_wrapper_verilog_0_sb_axi_wlast 1 1 1 1210 3770n
preplace netloc swerv_wrapper_verilog_0_sb_axi_wvalid 1 1 1 1220 3790n
preplace netloc intcon_wrapper_bd_0_o_sb_wready 1 1 2 650J 5100 2240
preplace netloc intcon_wrapper_bd_0_o_sb_bid 1 1 2 930J 5060 2150
preplace netloc intcon_wrapper_bd_0_o_sb_bresp 1 1 2 940J 5020 1930
preplace netloc intcon_wrapper_bd_0_o_sb_bvalid 1 1 2 960J 4980 1920
preplace netloc swerv_wrapper_verilog_0_sb_axi_bready 1 1 1 1230 3810n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arid 1 1 1 880 3830n
preplace netloc swerv_wrapper_verilog_0_sb_axi_araddr 1 1 1 890 3850n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arlen 1 1 1 1240 3870n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arsize 1 1 1 1250 3890n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arburst 1 1 1 1260 3910n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arlock 1 1 1 1270 3930n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arcache 1 1 1 1280 3950n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arprot 1 1 1 1290 3970n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arregion 1 1 1 1300 3990n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arqos 1 1 1 1310 4010n
preplace netloc swerv_wrapper_verilog_0_sb_axi_arvalid 1 1 1 1320 4030n
preplace netloc intcon_wrapper_bd_0_o_sb_arready 1 1 2 920J 5030 2100
preplace netloc intcon_wrapper_bd_0_o_sb_rid 1 1 2 590J 5110 2220
preplace netloc intcon_wrapper_bd_0_o_sb_rdata 1 1 2 610J 5070 1960
preplace netloc intcon_wrapper_bd_0_o_sb_rresp 1 1 2 570J 5090 2000
preplace netloc intcon_wrapper_bd_0_o_sb_rlast 1 1 2 550J 5080 1940
preplace netloc intcon_wrapper_bd_0_o_sb_rvalid 1 1 2 530J 5120 2090
preplace netloc swerv_wrapper_verilog_0_sb_axi_rready 1 1 1 1330 4050n
preplace netloc intcon_wrapper_bd_0_wb_rom_adr_o 1 0 3 20 5190 NJ 5190 2210
preplace netloc intcon_wrapper_bd_0_wb_rom_dat_o 1 0 3 50 5170 NJ 5170 1990
preplace netloc intcon_wrapper_bd_0_wb_rom_sel_o 1 0 3 30 5210 NJ 5210 2200
preplace netloc intcon_wrapper_bd_0_wb_rom_we_o 1 0 3 70 5180 NJ 5180 1950
preplace netloc intcon_wrapper_bd_0_wb_rom_cyc_o 1 0 3 60 5200 NJ 5200 1980
preplace netloc intcon_wrapper_bd_0_wb_rom_stb_o 1 0 3 40 5220 NJ 5220 2080
preplace netloc bootrom_wrapper_0_o_wb_ack 1 1 1 910 4310n
preplace netloc bootrom_wrapper_0_o_wb_rdt 1 1 1 900 4290n
preplace netloc intcon_wrapper_bd_0_wb_sys_adr_o 1 2 2 2290J 1600 3210
preplace netloc intcon_wrapper_bd_0_wb_sys_dat_o 1 2 2 2300J 1610 3220
preplace netloc intcon_wrapper_bd_0_wb_sys_sel_o 1 2 2 2330J 1620 3240
preplace netloc intcon_wrapper_bd_0_wb_sys_we_o 1 2 2 2340J 1630 3260
preplace netloc intcon_wrapper_bd_0_wb_sys_cyc_o 1 2 2 2350J 1640 3270
preplace netloc intcon_wrapper_bd_0_wb_sys_stb_o 1 2 2 2400J 1650 3290
preplace netloc syscon_wrapper_0_o_wb_rdt 1 1 4 1480 1810 NJ 1810 3810J 1990 4270
preplace netloc syscon_wrapper_0_o_wb_ack 1 1 4 1470 1800 NJ 1800 3460J 1980 4210
preplace netloc syscon_wrapper_0_o_timer_irq 1 0 5 50 1660 NJ 1660 NJ 1660 NJ 1660 4180
preplace netloc syscon_wrapper_0_o_nmi_vec 1 0 5 70 1730 NJ 1730 NJ 1730 3460J 1720 4220
preplace netloc syscon_wrapper_0_o_nmi_int 1 0 5 60 1720 NJ 1720 NJ 1720 3430J 1710 4200
preplace netloc gpio_wrapper_0_wb_dat_o 1 1 3 1450 1770 NJ 1770 3170
preplace netloc gpio_wrapper_0_wb_ack_o 1 1 3 1460 1790 NJ 1790 3150
preplace netloc gpio_wrapper_0_wb_err_o 1 1 3 1440 1780 NJ 1780 3180
preplace netloc gpio_wrapper_0_wb_inta_o 1 3 1 3310 1410n
preplace netloc intcon_wrapper_bd_0_wb_gpio_cyc_o 1 2 1 2470 2240n
preplace netloc intcon_wrapper_bd_0_wb_gpio_adr_o 1 2 1 2450 2260n
preplace netloc intcon_wrapper_bd_0_wb_gpio_dat_o 1 2 1 2460 2280n
preplace netloc intcon_wrapper_bd_0_wb_gpio_sel_o 1 2 1 2490 2300n
preplace netloc intcon_wrapper_bd_0_wb_gpio_we_o 1 2 1 2520 2320n
preplace netloc intcon_wrapper_bd_0_wb_gpio_stb_o 1 2 1 2550 2340n
preplace netloc gpio_wrapper_0_inp_0 1 3 1 3680 2000n
preplace netloc gpio_wrapper_0_inp_1 1 3 1 3660 2020n
preplace netloc gpio_wrapper_0_inp_2 1 3 1 3630 2040n
preplace netloc gpio_wrapper_0_inp_3 1 3 1 3500 1800n
preplace netloc gpio_wrapper_0_inp_4 1 3 1 3540 1920n
preplace netloc gpio_wrapper_0_inp_5 1 3 1 3560 2080n
preplace netloc gpio_wrapper_0_inp_6 1 3 1 3740 2120n
preplace netloc gpio_wrapper_0_inp_7 1 3 1 3710 2140n
preplace netloc gpio_wrapper_0_inp_8 1 3 1 3700 2160n
preplace netloc gpio_wrapper_0_inp_9 1 3 1 3500 2180n
preplace netloc gpio_wrapper_0_inp_10 1 3 1 3540 2200n
preplace netloc gpio_wrapper_0_inp_11 1 3 1 3490 2220n
preplace netloc gpio_wrapper_0_inp_12 1 3 1 3530 2240n
preplace netloc gpio_wrapper_0_inp_13 1 3 1 3640 2260n
preplace netloc gpio_wrapper_0_inp_14 1 3 1 3620 2280n
preplace netloc gpio_wrapper_0_inp_15 1 3 1 3590 2300n
preplace netloc gpio_wrapper_0_inp_16 1 3 1 3390 2320n
preplace netloc gpio_wrapper_0_inp_17 1 3 1 3190 80n
preplace netloc gpio_wrapper_0_inp_18 1 3 1 3200 200n
preplace netloc gpio_wrapper_0_inp_19 1 3 1 3230 320n
preplace netloc gpio_wrapper_0_inp_20 1 3 1 3250 440n
preplace netloc gpio_wrapper_0_inp_21 1 3 1 3280 560n
preplace netloc gpio_wrapper_0_inp_22 1 3 1 3300 700n
preplace netloc gpio_wrapper_0_inp_23 1 3 1 3350 820n
preplace netloc gpio_wrapper_0_inp_24 1 3 1 3380 970n
preplace netloc gpio_wrapper_0_inp_25 1 3 1 3420 1110n
preplace netloc gpio_wrapper_0_inp_26 1 3 1 3450 1250n
preplace netloc gpio_wrapper_0_inp_27 1 3 1 3400 2540n
preplace netloc gpio_wrapper_0_inp_28 1 3 1 3230 2560n
preplace netloc gpio_wrapper_0_inp_29 1 3 1 3250 2580n
preplace netloc gpio_wrapper_0_inp_30 1 3 1 3260 2600n
preplace netloc gpio_wrapper_0_inp_31 1 3 1 3560 2620n
preplace netloc gpio_wrapper_0_oe_0 1 3 1 3520 2640n
preplace netloc gpio_wrapper_0_oe_1 1 3 1 3480 2660n
preplace netloc gpio_wrapper_0_oe_2 1 3 1 3450 2680n
preplace netloc gpio_wrapper_0_oe_3 1 3 1 3580 1780n
preplace netloc gpio_wrapper_0_oe_4 1 3 1 3610 1900n
preplace netloc gpio_wrapper_0_oe_5 1 3 1 3650 2060n
preplace netloc gpio_wrapper_0_oe_6 1 3 1 3670 2200n
preplace netloc gpio_wrapper_0_oe_7 1 3 1 3690 2320n
preplace netloc gpio_wrapper_0_oe_8 1 3 1 3710 2470n
preplace netloc gpio_wrapper_0_oe_9 1 3 1 3320 2820n
preplace netloc gpio_wrapper_0_oe_10 1 3 1 3360 2840n
preplace netloc gpio_wrapper_0_oe_11 1 3 1 3300 2860n
preplace netloc gpio_wrapper_0_oe_12 1 3 1 3350 2880n
preplace netloc gpio_wrapper_0_oe_13 1 3 1 3180 2610n
preplace netloc gpio_wrapper_0_oe_14 1 3 1 3720 2730n
preplace netloc gpio_wrapper_0_oe_15 1 3 1 3730 2880n
preplace netloc gpio_wrapper_0_oe_16 1 3 1 3190 2960n
preplace netloc gpio_wrapper_0_oe_17 1 3 1 3340 60n
preplace netloc gpio_wrapper_0_oe_18 1 3 1 3370 180n
preplace netloc gpio_wrapper_0_oe_19 1 3 1 3410 300n
preplace netloc gpio_wrapper_0_oe_20 1 3 1 3440 420n
preplace netloc gpio_wrapper_0_oe_21 1 3 1 3470 540n
preplace netloc gpio_wrapper_0_oe_22 1 3 1 3510 680n
preplace netloc gpio_wrapper_0_oe_23 1 3 1 3550 800n
preplace netloc gpio_wrapper_0_oe_24 1 3 1 3160 950n
preplace netloc gpio_wrapper_0_oe_25 1 3 1 3570 1090n
preplace netloc gpio_wrapper_0_oe_26 1 3 1 3600 1230n
preplace netloc gpio_wrapper_0_oe_27 1 3 1 3200 3180n
preplace netloc gpio_wrapper_0_oe_28 1 3 1 3150 3200n
preplace netloc gpio_wrapper_0_oe_29 1 3 1 3170 3220n
preplace netloc gpio_wrapper_0_oe_30 1 3 1 3180 3240n
preplace netloc gpio_wrapper_0_oe_31 1 3 1 3750 3000n
preplace netloc bidirec_0_outp 1 2 3 2740 3320 3770J 3200 4180
preplace netloc bidirec_1_outp 1 2 3 2670 3600 NJ 3600 4190
preplace netloc bidirec_2_outp 1 2 3 2680 3610 NJ 3610 4180
preplace netloc bidirec_3_outp 1 2 3 2750 1680 3330J 1670 4190
preplace netloc bidirec_4_outp 1 2 3 2760 1690 3360J 1680 4180
preplace netloc bidirec_5_outp 1 2 3 2770 1820 3800J 2000 4180
preplace netloc bidirec_6_outp 1 2 3 2780 1830 3790J 2140 4180
preplace netloc bidirec_7_outp 1 2 3 2790 1840 3780J 2400 4180
preplace netloc bidirec_8_outp 1 2 3 2800 1850 3760J 2410 4180
preplace netloc bidirec_9_outp 1 2 3 2630 4070 NJ 4070 4200
preplace netloc bidirec_10_outp 1 2 3 2690 3930 NJ 3930 4180
preplace netloc bidirec_11_outp 1 2 3 2640 4210 NJ 4210 4180
preplace netloc bidirec_12_outp 1 2 3 2720 3680 NJ 3680 4180
preplace netloc bidirec_13_outp 1 2 3 2810 1860 3720J 2550 4180
preplace netloc bidirec_14_outp 1 2 3 2780 3330 3740J 2810 4180
preplace netloc bidirec_15_outp 1 2 3 2790 3340 3780J 3210 4200
preplace netloc bidirec_16_outp 1 2 3 2710 4220 NJ 4220 4190
preplace netloc bidirec_17_outp 1 2 3 2580 620 NJ 620 4260
preplace netloc bidirec_18_outp 1 2 3 2590 880 NJ 880 4250
preplace netloc bidirec_19_outp 1 2 3 2600 1030 NJ 1030 4270
preplace netloc bidirec_20_outp 1 2 3 2800 3350 3760J 2820 4280
preplace netloc bidirec_22_outp 1 2 3 2610 1310 NJ 1310 4240
preplace netloc bidirec_21_outp 1 2 3 2570 890 NJ 890 4200
preplace netloc bidirec_23_outp 1 2 3 2620 1670 3320J 1650 4230
preplace netloc bidirec_24_outp 1 2 3 2650 1700 3390J 1690 4260
preplace netloc bidirec_25_outp 1 2 3 2660 1710 3400J 1700 4250
preplace netloc bidirec_26_outp 1 2 3 2560 1170 NJ 1170 4200
preplace netloc bidirec_27_outp 1 2 3 2730 4480 NJ 4480 4180
preplace netloc bidirec_28_outp 1 2 3 2700 5040 NJ 5040 4180
preplace netloc bidirec_29_outp 1 2 3 2760 4620 NJ 4620 4190
preplace netloc bidirec_30_outp 1 2 3 2770 4630 NJ 4630 4180
preplace netloc bidirec_31_outp 1 2 3 2810 3360 3790J 3220 4190
preplace netloc clk_0_1 1 0 4 30 4770 1070 2200 2370 1370 NJ
preplace netloc rst_0_1 1 0 4 40 4790 1110 2220 2550 1390 NJ
preplace netloc intcon_wrapper_bd_0_o_ram_awqos 1 2 3 2360J 3700 NJ 3700 4280J
preplace netloc intcon_wrapper_bd_0_o_ram_arcache 1 2 3 2410J 3380 NJ 3380 4280J
preplace netloc intcon_wrapper_bd_0_o_ram_arvalid 1 2 3 NJ 3630 NJ 3630 4240J
preplace netloc intcon_wrapper_bd_0_o_ram_arprot 1 2 3 NJ 3570 3160J 3430 4250J
preplace netloc intcon_wrapper_bd_0_o_ram_awvalid 1 2 3 2320J 3760 NJ 3760 4240J
preplace netloc intcon_wrapper_bd_0_o_ram_awcache 1 2 3 2510J 3420 3280J 3640 4260J
preplace netloc intcon_wrapper_bd_0_o_ram_wdata 1 2 3 2310J 3750 NJ 3750 4230J
preplace netloc intcon_wrapper_bd_0_o_ram_awprot 1 2 3 2430J 3690 NJ 3690 NJ
preplace netloc intcon_wrapper_bd_0_o_ram_arid 1 2 3 2390J 3390 NJ 3390 NJ
preplace netloc intcon_wrapper_bd_0_o_ram_wstrb 1 2 3 2280J 3780 NJ 3780 4200J
preplace netloc intcon_wrapper_bd_0_o_ram_wlast 1 2 3 2270J 3770 NJ 3770 4210J
preplace netloc intcon_wrapper_bd_0_o_ram_arlock 1 2 3 NJ 3530 3810J 3420 4280J
preplace netloc intcon_wrapper_bd_0_o_ram_araddr 1 2 3 NJ 3450 3800J 3360 4220J
preplace netloc intcon_wrapper_bd_0_o_ram_awid 1 2 3 2530J 3650 NJ 3650 4270J
preplace netloc intcon_wrapper_bd_0_o_ram_awaddr 1 2 3 2600J 3580 NJ 3580 4230J
preplace netloc intcon_wrapper_bd_0_o_ram_awlock 1 2 3 2480J 3640 3210J 3670 NJ
preplace netloc intcon_wrapper_bd_0_o_ram_wvalid 1 2 3 2260J 3790 NJ 3790 4190J
preplace netloc intcon_wrapper_bd_0_o_ram_bready 1 2 3 NJ 3730 NJ 3730 4250J
preplace netloc intcon_wrapper_bd_0_o_ram_arburst 1 2 3 2380J 3370 NJ 3370 4250J
preplace netloc intcon_wrapper_bd_0_o_ram_awburst 1 2 3 2540J 3410 NJ 3410 4270J
preplace netloc intcon_wrapper_bd_0_o_ram_arlen 1 2 3 2420J 3400 NJ 3400 4280J
preplace netloc intcon_wrapper_bd_0_o_ram_arsize 1 2 3 NJ 3490 3270J 3570 4200J
preplace netloc intcon_wrapper_bd_0_o_ram_awlen 1 2 3 2500J 3660 NJ 3660 4280J
preplace netloc intcon_wrapper_bd_0_o_ram_awsize 1 2 3 2440J 3720 NJ 3720 4260J
preplace netloc intcon_wrapper_bd_0_o_ram_arregion 1 2 3 NJ 3590 NJ 3590 4220J
preplace netloc intcon_wrapper_bd_0_o_ram_arqos 1 2 3 2410J 3620 NJ 3620 4210J
preplace netloc intcon_wrapper_bd_0_o_ram_awregion 1 2 3 2370J 3710 NJ 3710 4270J
preplace netloc intcon_wrapper_bd_0_o_ram_rready 1 2 3 2210J 3740 NJ 3740 4220J
preplace netloc i_ram_arready_0_1 1 0 2 60J 4740 1350J
preplace netloc i_ram_awready_0_1 1 0 2 70J 4710 1340J
preplace netloc i_ram_wready_0_1 1 0 2 NJ 4860 660J
preplace netloc i_ram_rdata_0_1 1 0 2 NJ 4780 1400J
preplace netloc i_ram_rresp_0_1 1 0 2 NJ 4800 1410J
preplace netloc i_ram_bid_0_1 1 0 2 50J 4720 1360J
preplace netloc i_ram_bvalid_0_1 1 0 2 20J 4750 1380J
preplace netloc i_ram_rlast_0_1 1 0 2 NJ 4820 1420J
preplace netloc i_ram_rid_0_1 1 0 2 NJ 4760 1390J
preplace netloc i_ram_bresp_0_1 1 0 2 20J 4730 1370J
preplace netloc i_ram_rvalid_0_1 1 0 2 NJ 4840 1430J
preplace netloc dmi_reg_wr_en_0_1 1 0 1 NJ 3710
preplace netloc dmi_reg_wdata_0_1 1 0 1 NJ 3730
preplace netloc dmi_reg_en_0_1 1 0 1 NJ 3670
preplace netloc dmi_reg_addr_0_1 1 0 1 NJ 3690
preplace netloc dmi_hard_reset_0_1 1 0 1 NJ 3750
preplace netloc swerv_wrapper_verilog_0_dmi_reg_rdata 1 1 4 510J 5130 NJ 5130 NJ 5130 4250J
preplace netloc i_ram_init_done_0_1 1 0 4 NJ 1450 NJ 1450 NJ 1450 NJ
preplace netloc i_ram_init_error_0_1 1 0 4 NJ 1470 NJ 1470 NJ 1470 NJ
preplace netloc syscon_wrapper_0_AN 1 4 1 NJ 1520
preplace netloc syscon_wrapper_0_Digits_Bits 1 4 1 NJ 1540
preplace netloc bidirec_0_bidir 1 4 1 NJ 3140
preplace netloc bidirec_1_bidir 1 4 1 NJ 3300
preplace netloc bidirec_2_bidir 1 4 1 4200J 3450n
preplace netloc bidirec_3_bidir 1 4 1 NJ 1800
preplace netloc bidirec_4_bidir 1 4 1 NJ 1920
preplace netloc bidirec_5_bidir 1 4 1 NJ 2080
preplace netloc bidirec_6_bidir 1 4 1 NJ 2220
preplace netloc bidirec_7_bidir 1 4 1 NJ 2340
preplace netloc bidirec_8_bidir 1 4 1 NJ 2490
preplace netloc bidirec_9_bidir 1 4 1 NJ 4300
preplace netloc bidirec_10_bidir 1 4 1 NJ 4010
preplace netloc bidirec_11_bidir 1 4 1 NJ 4150
preplace netloc bidirec_12_bidir 1 4 1 4180J 3870n
preplace netloc bidirec_13_bidir 1 4 1 NJ 2630
preplace netloc bidirec_14_bidir 1 4 1 NJ 2750
preplace netloc bidirec_15_bidir 1 4 1 NJ 2900
preplace netloc bidirec_16_bidir 1 4 1 NJ 4560
preplace netloc bidirec_17_bidir 1 4 1 NJ 80
preplace netloc bidirec_18_bidir 1 4 1 NJ 200
preplace netloc bidirec_19_bidir 1 4 1 NJ 320
preplace netloc bidirec_20_bidir 1 4 1 NJ 440
preplace netloc bidirec_21_bidir 1 4 1 NJ 560
preplace netloc bidirec_22_bidir 1 4 1 NJ 700
preplace netloc bidirec_23_bidir 1 4 1 NJ 820
preplace netloc bidirec_24_bidir 1 4 1 NJ 970
preplace netloc bidirec_25_bidir 1 4 1 NJ 1110
preplace netloc bidirec_26_bidir 1 4 1 NJ 1250
preplace netloc bidirec_27_bidir 1 4 1 NJ 4420
preplace netloc bidirec_28_bidir 1 4 1 NJ 4980
preplace netloc bidirec_29_bidir 1 4 1 NJ 4830
preplace netloc bidirec_30_bidir 1 4 1 NJ 4710
preplace netloc bidirec_31_bidir 1 4 1 NJ 3020
levelinfo -pg 1 0 300 1700 2990 4020 4310
pagesize -pg 1 -db -bbox -sgen -220 0 4530 5240
"
}
0
