# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do shift_reg_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/EET\ 132/EET132Projects/Lab6ChrisThomas/Lab6Part2 {C:/Users/Chris/Documents/EET 132/EET132Projects/Lab6ChrisThomas/Lab6Part2/shift_reg_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:42 on Jun 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chris/Documents/EET 132/EET132Projects/Lab6ChrisThomas/Lab6Part2" C:/Users/Chris/Documents/EET 132/EET132Projects/Lab6ChrisThomas/Lab6Part2/shift_reg_top.v 
# -- Compiling module shift_reg_top
# 
# Top level modules:
# 	shift_reg_top
# End time: 10:51:42 on Jun 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/EET\ 132/EET132Projects/Lab6ChrisThomas/Lab6Part2 {C:/Users/Chris/Documents/EET 132/EET132Projects/Lab6ChrisThomas/Lab6Part2/shift_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:42 on Jun 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chris/Documents/EET 132/EET132Projects/Lab6ChrisThomas/Lab6Part2" C:/Users/Chris/Documents/EET 132/EET132Projects/Lab6ChrisThomas/Lab6Part2/shift_reg.v 
# -- Compiling module shift_reg
# 
# Top level modules:
# 	shift_reg
# End time: 10:51:42 on Jun 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.shift_reg_top
# vsim work.shift_reg_top 
# Start time: 10:51:52 on Jun 14,2020
# Loading work.shift_reg_top
# Loading work.shift_reg
vsim work.shift_reg
# End time: 10:52:04 on Jun 14,2020, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim work.shift_reg 
# Start time: 10:52:04 on Jun 14,2020
# Loading work.shift_reg
add wave -position insertpoint  \
{sim:/shift_reg/D[0]}
add wave -position insertpoint  \
sim:/shift_reg/L_R
add wave -position insertpoint  \
sim:/shift_reg/LD
add wave -position insertpoint  \
sim:/shift_reg/clk
add wave -position insertpoint  \
sim:/shift_reg/Q
force -freeze sim:/shift_reg/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/shift_reg/LD 1 0
force -freeze {sim:/shift_reg/D[0]} 1 0
restart
run
run
force -freeze sim:/shift_reg/LD 0 0
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/shift_reg/temp
restart
force -freeze sim:/shift_reg/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/shift_reg/LD 1 0
force -freeze {sim:/shift_reg/D[0]} 1 0
run
run
force -freeze sim:/shift_reg/LD 0 0
force -freeze sim:/shift_reg/L_R 0 0
force -freeze sim:/shift_reg/L_R St0 0
run
run
run
run
run
# End time: 10:55:41 on Jun 14,2020, Elapsed time: 0:03:37
# Errors: 0, Warnings: 0
