{"vcs1":{"timestamp_begin":1681613706.302584505, "rt":0.66, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681613706.999696227, "rt":1.13, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681613708.150311646, "rt":0.83, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681613706.007455109}
{"VCS_COMP_START_TIME": 1681613706.007455109}
{"VCS_COMP_END_TIME": 1681613709.734382251}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
