\doxysubsection{EFM32\+GG\+\_\+\+CMU\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields}{}\label{group___e_f_m32_g_g___c_m_u___bit_fields}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d522e7994d960d0f0d91c10b68ca707}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x000\+C062\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac51a671c2ee0e15a3f1bf3cc5b4974a0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+MASK}}~0x57\+FFFEEFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabc4fdb6e451755b26661e51e36864149}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafb2ff8218f327e6007b38651384e6822}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+MASK}}~0x3\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga365dd639ace45558967ba67ce2973040}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4555e9e75975fabdd7d833d26d81883}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+XTAL}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga43c06454eda9af61f0b7b403f563eefa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+BUFEXTCLK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c18b8a94789b412b10e8b302b2aacf9}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DIGEXTCLK}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab91305a1214764b2add618f7cdd562c1}{CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga365dd639ace45558967ba67ce2973040}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga81c165996014b3019d8040aab958d9d4}{CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+XTAL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4555e9e75975fabdd7d833d26d81883}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+XTAL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadaf213bdb61efd17a4cba7e29747fd0f}{CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+BUFEXTCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga43c06454eda9af61f0b7b403f563eefa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+BUFEXTCLK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabd732575fbe28a6a1873f95da43ddb1b}{CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DIGEXTCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c18b8a94789b412b10e8b302b2aacf9}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DIGEXTCLK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga86210f51c8c646e4a98695a132eac3d6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0840142538777312efdf7e7009474b68}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+MASK}}~0x\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f6a613ab3562f8e760b3b07a7693114}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+50\+PCENT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga49b0507c6b0ba53ce0d15eb33291c097}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+70\+PCENT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae0d16b9bee3fedddd37bb5c6366d9573}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+80\+PCENT}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3612eb618134cc61ac84fa15a2dcb76}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+DEFAULT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad95cee432a3f7de0b22f8c93303706c1}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+100\+PCENT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3082ce97004c90735a527a0ab141d520}{CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+50\+PCENT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f6a613ab3562f8e760b3b07a7693114}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+50\+PCENT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9529c39804799dc2a3a3c47f607644f5}{CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+70\+PCENT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga49b0507c6b0ba53ce0d15eb33291c097}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+70\+PCENT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac233f0df3d1e56121de3fa1427a38394}{CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+80\+PCENT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae0d16b9bee3fedddd37bb5c6366d9573}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+80\+PCENT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac21a750c5ea5c25c250f8d0a432e8e65}{CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3612eb618134cc61ac84fa15a2dcb76}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa1b5121c9ae56a8b97f04b57502d7dc1}{CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+100\+PCENT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad95cee432a3f7de0b22f8c93303706c1}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+100\+PCENT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabed289c2a6ab010722f985c1d0d2142f}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d08c81a10eb1960712d77dbc26f46ca}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+MASK}}~0x60\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga91131f4501d9e7f80d2c58ae19b363b8}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf19a2a1c5a660cef921ac1d34827ed7e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTUPTO32\+MHZ}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46f0caaa7f8b637235b242ea16f0aa66}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTABOVE32\+MHZ}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e4a4c7dd35a089228ad7bfcd7c63096}{CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga91131f4501d9e7f80d2c58ae19b363b8}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d002a020dd0a0269c61615980d3dd74}{CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTUPTO32\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf19a2a1c5a660cef921ac1d34827ed7e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTUPTO32\+MHZ}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf2b32d1671cae1f4bda82aadd2e566fd}{CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTABOVE32\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46f0caaa7f8b637235b242ea16f0aa66}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTABOVE32\+MHZ}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga92b44bd5a1e6fac03e91855e88ba53fb}{CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf46f78b8236cffe9013c8411f9fa0aab}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c0c161714043ba5d1f38713aa99ea36}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa65f1a0b6e6d3bf0debd7aef018d4ca6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5350d3f87e5d8523febbef3c99fb8c79}{CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa65f1a0b6e6d3bf0debd7aef018d4ca6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf03e46a546f16ba03f917e4570300183}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d433a9dc8844044291f30670cfd09aa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+MASK}}~0x600\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3e6ea4e989262fdd7a58bf4682de58d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+8\+CYCLES}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f3df1c405df767a63fb6e09e6ec75c2}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+256\+CYCLES}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac532d9b8710cff50fbee0be19dbc43b6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+1\+KCYCLES}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6e7e3e00ebda58e9a69de4c449126227}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+DEFAULT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3377efcefdac4e7a17748640c827ec6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+16\+KCYCLES}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac124c0ed65960193e9598ac3c2a8647c}{CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+8\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3e6ea4e989262fdd7a58bf4682de58d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+8\+CYCLES}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaad61ec4280f3ec52ee5c9c098e7dc010}{CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+256\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f3df1c405df767a63fb6e09e6ec75c2}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+256\+CYCLES}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaeceee71630f7c67961453994c0ec0acb}{CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+1\+KCYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac532d9b8710cff50fbee0be19dbc43b6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+1\+KCYCLES}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51a659780b195cdf54eb2ac14c367738}{CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6e7e3e00ebda58e9a69de4c449126227}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga947793981509e3cb1c6cc24175084401}{CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+16\+KCYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3377efcefdac4e7a17748640c827ec6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+16\+KCYCLES}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga157f3244a62029039e9c9dfa55ce179b}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga73ae5bd1033c734d991c9d23fb7f75a3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+MASK}}~0x1800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3e45a8303619e9198af282c3863d7e6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad9cee6b82c920e587d4e28f24bff8b58}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+XTAL}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaea034d8146eab41b167652da21490ee7}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+BUFEXTCLK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ecb3e25693fb7fbe5e80791d1ac18b0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DIGEXTCLK}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d7e659f41f8b36967b44cac4aba7e7f}{CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3e45a8303619e9198af282c3863d7e6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf0156d304ac6e84ad5d74bacdae69996}{CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+XTAL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad9cee6b82c920e587d4e28f24bff8b58}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+XTAL}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadf92ba4ef4102b7cdc5c0f757453879c}{CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+BUFEXTCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaea034d8146eab41b167652da21490ee7}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+BUFEXTCLK}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga559119c8e31ba83a06a90236174cdca4}{CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DIGEXTCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ecb3e25693fb7fbe5e80791d1ac18b0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DIGEXTCLK}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8450be5b8f90681c73bce8a784189793}{CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga471a724e8f02b9659143e953be0ee62b}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga891745eec40d70b2599996d6c0ea7117}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a6cfa0709b65f8973ffb90157de4fbb}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+70\+PCENT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga900b1eed784ab910c5aef133af81eaab}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c08288da9d5bf524622f5c538d5d77f}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+100\+PCENT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga78fb1166ee966982973b97193f691a87}{CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+70\+PCENT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a6cfa0709b65f8973ffb90157de4fbb}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+70\+PCENT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga41b18a3af976bc7ed84cfa47ace73657}{CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga900b1eed784ab910c5aef133af81eaab}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga80e61fa581390c15c8097addc953fdc2}{CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+100\+PCENT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c08288da9d5bf524622f5c538d5d77f}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+100\+PCENT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab738dd99612bc0ff231a64a2871dc172}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c22366fec6dd0c455fce2599144ae6b}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+MASK}}~0x1\+C000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga093a939d6b2ceb94df190f8efd721ee1}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadb6e41640737d94aad277a4d9a1ba28f}{CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga093a939d6b2ceb94df190f8efd721ee1}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f5a5d6b04e65e310ab071af0f897758}{CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR}}~(0x1\+UL $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gace1fff8ae646a60c6f10ee8b6b668e0f}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+SHIFT}}~17
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f6c471dbf30373ca6640fb987e163fa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+MASK}}~0x20000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb1def85ee414ba0a8ef5fd8127722e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga21fd39cfe5ea65b36886ee878f13b572}{CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb1def85ee414ba0a8ef5fd8127722e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+DEFAULT}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad450dc9c9f293adec959859454f92a08}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+SHIFT}}~18
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga18c13cebe59dbb58d4dff3d22d191843}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+MASK}}~0x\+C0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga374b4cfc6516aed230967fe745092f4e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+8\+CYCLES}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a2682bbeea8d6fd4c0786361599fa82}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+1\+KCYCLES}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad7a29354cd5baf9f681d6abd52ae8cc6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+16\+KCYCLES}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9153789b14957dc35de5728400c44c0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+DEFAULT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad16640b19c12f77003146554e3fcf869}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+32\+KCYCLES}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae78cefb7ec7d732041a2ed0157496290}{CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+8\+CYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga374b4cfc6516aed230967fe745092f4e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+8\+CYCLES}} $<$$<$ 18)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabce99fe367da42221025a0db2e8e28e6}{CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+1\+KCYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a2682bbeea8d6fd4c0786361599fa82}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+1\+KCYCLES}} $<$$<$ 18)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9defa16226018cf663ea65eaa481481b}{CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+16\+KCYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad7a29354cd5baf9f681d6abd52ae8cc6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+16\+KCYCLES}} $<$$<$ 18)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46c00929f3899beaf6b670625a7c002e}{CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9153789b14957dc35de5728400c44c0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+DEFAULT}} $<$$<$ 18)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c71b999607f3dd155530111a11267d7}{CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+32\+KCYCLES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad16640b19c12f77003146554e3fcf869}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+32\+KCYCLES}} $<$$<$ 18)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d34c0ff1c04f69a0abb3dc485555b68}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae49c54f76744e0cf06fe7468112e4957}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+MASK}}~0x700000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga95173ae51e53e58844c8184a4926b476}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafe4670a078c3f92300148d95a655f862}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFRCO}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2adc230616074fe4468c5423d34e714d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFXO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaecd18522fb2c711c25226d5d9f6219e3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a7aba0759029b70a08781a593564834}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK4}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2090f1cefb949d72fb50029808684bb3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK8}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaec1ac438f9f43b207e11bc4334fc6afa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK16}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga064d27e9927b99cd38664f91a3d6c9a3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+ULFRCO}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga85eb5e4a7d1bf7c674ad56c3ac07db28}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+AUXHFRCO}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e287bdef85e05e0c9e12449d79d43de}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga95173ae51e53e58844c8184a4926b476}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad0d2a98bb89556cbd89f6adcf59f2628}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafe4670a078c3f92300148d95a655f862}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFRCO}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3854e30fd5f781217594040873128ba1}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2adc230616074fe4468c5423d34e714d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFXO}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaac4d6f4e7c059fabc202dcc34bd924ee}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaecd18522fb2c711c25226d5d9f6219e3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK2}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9b26fa8e1c62169a889cdabfefc1a44a}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a7aba0759029b70a08781a593564834}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK4}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c0f44590c0e500cb6f3dc799f3691ab}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2090f1cefb949d72fb50029808684bb3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK8}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga61ac5e7a626ce2a17c0df705c521f6a2}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaec1ac438f9f43b207e11bc4334fc6afa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK16}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6b0cb73598f98d135b7d756a933bf1a0}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+ULFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga064d27e9927b99cd38664f91a3d6c9a3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+ULFRCO}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga496493a2622c4be5a0015f3555c77d09}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+AUXHFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga85eb5e4a7d1bf7c674ad56c3ac07db28}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+AUXHFRCO}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a00ad5e54dc1b809f6337e9ca1764e3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+SHIFT}}~23
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga71592a9aa407692c5c5a62235da8b110}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+MASK}}~0x7800000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e97564cf33a9212246eaebb8cb910fa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga66e815009da284c9e64606d357ef1e66}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCO}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gace4d2a3db0f7b16a205b77f7a8efcc6d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98ee6db2cd65ba74406231ab6d45a036}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFCLK}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa140ac25cd41d4cb9411868a67ed7558}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXOQ}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9c64334a5a106b5d947493cfb5ba307d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFXOQ}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae6e1d6200eff530d5bd526ce94e407dc}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCOQ}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae3a9cb6d0d31644248a473e9ace718e0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFRCOQ}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga796c4005a62447f06827ee771dc57f7c}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+AUXHFRCOQ}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4176c4030ca878a92c05f778e3d25972}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e97564cf33a9212246eaebb8cb910fa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+DEFAULT}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga126d957d8829c075f013e36e2d03a1f7}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga66e815009da284c9e64606d357ef1e66}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCO}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab42c760c980a247ccd6c382e94760266}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gace4d2a3db0f7b16a205b77f7a8efcc6d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXO}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaba411f3e917dd6869d6e0ffc748aed3d}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98ee6db2cd65ba74406231ab6d45a036}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFCLK}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa1b69ec5412dd7766863767d430e09b}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXOQ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa140ac25cd41d4cb9411868a67ed7558}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXOQ}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f310aeb9aa3d5936c250ca3b731ec39}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFXOQ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9c64334a5a106b5d947493cfb5ba307d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFXOQ}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga400cbea421fbd398bde9038765ba7efc}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCOQ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae6e1d6200eff530d5bd526ce94e407dc}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCOQ}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b7e5a894a1484cc35fdf614f4a19e95}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFRCOQ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae3a9cb6d0d31644248a473e9ace718e0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFRCOQ}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae785f58fd6c35cb01d979654923c1481}{CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+AUXHFRCOQ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga796c4005a62447f06827ee771dc57f7c}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+AUXHFRCOQ}} $<$$<$ 23)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gace451ea06e7c7bd7bd61e1aa4400a81d}{CMU\+\_\+\+CTRL\+\_\+\+DBGCLK}}~(0x1\+UL $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga94b56707548091bb59736d1a33299721}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6721ca140daf854880bad6bd31b1ef7}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+MASK}}~0x10000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dd5c10d7bb5360d7848305360d5f382}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6be8cb49405fa79c51efe13861071ceb}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+AUXHFRCO}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga38a99bd3718154667fce4bd9d79016fc}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+HFCLK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5aaa99990fbc60b177c08120d9bd53fc}{CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dd5c10d7bb5360d7848305360d5f382}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d8cc1f270b916927f634b031ee7f4cf}{CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+AUXHFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6be8cb49405fa79c51efe13861071ceb}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+AUXHFRCO}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f6c7dccb75ea810bd5004334cd60d29}{CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+HFCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga38a99bd3718154667fce4bd9d79016fc}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+HFCLK}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacf14e3f31acacfd03c976ceb4a287ca7}{CMU\+\_\+\+CTRL\+\_\+\+HFLE}}~(0x1\+UL $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga55876523bc98f347dd1b003f5270bbf7}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+SHIFT}}~30
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadba86b5aea4c4e583d03867bff1de0ab}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+MASK}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ec96498f6fa9a84e0e34f42a2eabfb2}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab596422976d393f3f031d2a7223aac12}{CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ec96498f6fa9a84e0e34f42a2eabfb2}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+DEFAULT}} $<$$<$ 30)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga163c5ecbd7eb6a923dca9636209cf405}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab52981314ea3477b16b6069d16ace091}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+MASK}}~0x0000010\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga75e7bf8104e7c0f8950bc7a91aef097f}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46cfe5cd8c30a6e527826e0218f3c0db}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+MASK}}~0x\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60d92b148994ab3b144edf1d9dbe1a48}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7adc72232fc70e0ec8cffc69022392e8}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3afbcaf954f1a0c036c57176707b81f7}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK2}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1246dec11a740e485b7bff4fcacbc48}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK4}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0846a23aa707b9c7d0b89789956f0cc2}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK8}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga312212e15607f69f8c03173bfe8700b4}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK16}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6c250c852b9167021a8eab8065f38ae3}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK32}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga71291a8f087c7ef39699da8dc30fff01}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK64}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga01b9eb84815c4cae90337a17a3044709}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK128}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga84fa0fc740100bcb11c8f680392469b6}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK256}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab5474a59cab54f261bee456e57415323}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK512}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2117112260f8935bd797d90f2f996c4a}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60d92b148994ab3b144edf1d9dbe1a48}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga86693c3ab75f7aa5277c0cecc2b83731}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7adc72232fc70e0ec8cffc69022392e8}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga745bbceef8a612f91b220a11ea2e2b1d}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3afbcaf954f1a0c036c57176707b81f7}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0a6059252baabd435388cf56c91dead}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1246dec11a740e485b7bff4fcacbc48}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bb88a6c8892b474c8382743a7a9a742}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0846a23aa707b9c7d0b89789956f0cc2}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK8}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf45838c6966e7bfe50077a2a5d5048ff}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga312212e15607f69f8c03173bfe8700b4}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK16}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaead0695bf49055793a6a32687a8ee9d6}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK32}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6c250c852b9167021a8eab8065f38ae3}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK32}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8593a922a240f743f95fc872392acf0a}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK64}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga71291a8f087c7ef39699da8dc30fff01}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK64}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga86c9de4e41b6dada4f9ffddaaef09583}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK128}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga01b9eb84815c4cae90337a17a3044709}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK128}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab501202c0512200b11511b8401afad2d}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK256}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga84fa0fc740100bcb11c8f680392469b6}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK256}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga591edc2b6cf1eb6ed96831a5e7d0295c}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK512}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab5474a59cab54f261bee456e57415323}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK512}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67f9695fe966b5be6f6eebb57b0acd75}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad50013e9998e46df7ac08dadd21c93e2}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a6ed952661fed6f9770ef442b273e7b}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3e60165ff5a2bf6e5c5beaf2685f3eb}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga498735c8fc7c4c2e0bd2b189f09709b0}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV2}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad91515bdf4b7feb2706d0ba2a8cb1935}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV4}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadbd2b5b5dfdf22cf2c7ecea242c314b3}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3e60165ff5a2bf6e5c5beaf2685f3eb}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga97a4063030f9239682fb9f0ada367430}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga498735c8fc7c4c2e0bd2b189f09709b0}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV2}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga790a3178154346990fa9d7c6cc097072}{CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad91515bdf4b7feb2706d0ba2a8cb1935}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV4}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2fdbe92646086bb6d5377aaf10113a2e}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+RESETVALUE}}~0x00000100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae82a110494cf4026fdb1394a225222e1}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+MASK}}~0x0000010\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadd3fcf4709452d2ee82a49612ab87743}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c5475cda5e51378c6579175a1e9bd3}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+MASK}}~0x\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaca0f266568387ed286a8399f29da2423}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4aa34a2dd1c06dc073c68f07ca81af15}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga55256f17f775e308d1a38f2b02d860f7}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK2}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bac981939a3ffefd5b200711b7e429f}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK4}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga18b83880a98ddd0a577b1d3495521e00}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK8}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e55861c93f95ca661f87899f14f500}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK16}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf590243450cdf18560185b80629a2eab}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK32}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9bb16b349cb78accf31f237edf265c6f}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK64}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67a3f8c6344ab4e75aa95a6e3a378212}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK128}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8676413b540e309a5587b5191d01a44e}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK256}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3b7f132ca54555521d948d61dbae9b1}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK512}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga73d1d044a17d21d32aa8c6bd252f3026}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaca0f266568387ed286a8399f29da2423}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaebe9950b6efb83944cdd189485903d34}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4aa34a2dd1c06dc073c68f07ca81af15}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab02de051326c22ae2ccbeb4ce8858e12}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga55256f17f775e308d1a38f2b02d860f7}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2b4106dd454b140c516a88483d4f4a75}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bac981939a3ffefd5b200711b7e429f}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4149268a0d63e8f53e95221182a79b6a}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga18b83880a98ddd0a577b1d3495521e00}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK8}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4db4a308bb5e7f41d1c782785a017850}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e55861c93f95ca661f87899f14f500}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK16}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9061b7e1de07c3c48132f63a6625d6e8}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK32}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf590243450cdf18560185b80629a2eab}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK32}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab4dc8530af60fdea91ce3ce0eaf61918}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK64}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9bb16b349cb78accf31f237edf265c6f}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK64}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c7b5746e805eb26937ca11c51e52ee0}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK128}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67a3f8c6344ab4e75aa95a6e3a378212}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK128}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab6905e6f7cfe7e9a9aa6cf77b039d7fa}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK256}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8676413b540e309a5587b5191d01a44e}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK256}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadc5fddbc6ad8ef2de9e534c073007e0a}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK512}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3b7f132ca54555521d948d61dbae9b1}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK512}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2708235c55da6649d937d324ca3396f}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga13989dbf4c8546fb39ff00e2746c0a63}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga59e9db9efd7ce5f3530f5ac03937ba96}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab90d79c7b99d346b7dca1e5c10dfe587}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4d8e4e58cd610a1e5e11054146977d9e}{CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab90d79c7b99d346b7dca1e5c10dfe587}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga85722832c36b2536a1458826d6f8af0f}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+RESETVALUE}}~0x00000380\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga62fff202c4a941347971ad258ee051dd}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+MASK}}~0x0001\+F7\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b408ff250c14b306e54f5d22e8a9f82}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7ed24cb7243717bf2fedc84906865af3}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b0b4489d6fd9b6f54aa14db97e4166c}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}}~0x00000080\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5194d648439b74e44f9360e0764aa9bb}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b0b4489d6fd9b6f54aa14db97e4166c}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b850b10fb56187be8cfef2dca0356fe}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga066f46576aa548846dbc6eb64d3830bb}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga968957aee531048484d700623a081581}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga642754a86750985212bcdff8dfd479ba}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a8f238c378a633cd176c88deda1cfcf}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6030ccee973a58391b01b1eea2e2dc58}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga68b27b3675939926d3b1f48a10fbab8f}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d5b65895ad5dde88bf1c4f8441f21f7}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga68305970142d91e40f95e70def6d9ce8}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacdf2aa36837ebca928e0aa001c634484}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga968957aee531048484d700623a081581}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cbc5d2130cac2485fcdae4a95deda7e}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga642754a86750985212bcdff8dfd479ba}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga24b72f8f0983aad0fe9a476328c585c8}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a8f238c378a633cd176c88deda1cfcf}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2832e2e644df9c83f509601e01df0bec}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6030ccee973a58391b01b1eea2e2dc58}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9580a7d208dd2b8194318dd36dd34f60}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga68b27b3675939926d3b1f48a10fbab8f}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c946250fae7e269354db54290a5d30f}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d5b65895ad5dde88bf1c4f8441f21f7}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1de66b2604acc99354743dc4ace896fb}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga68305970142d91e40f95e70def6d9ce8}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4955ef7eca1f5b2bd3b9721374a677c1}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5f33d17145203d8d5aa1f8551eee33a3}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+MASK}}~0x1\+F000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4821fc42fdb07d33917b1781b04e542}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8b072b73358b05f35099e88b77aacc7}{CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4821fc42fdb07d33917b1781b04e542}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1d50c379645a37a6c4e19043d69a3eb0}{\+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+RESETVALUE}}~0x00000040\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6feb50db04db8075d68d573d3d59e083}{\+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga460f9b4647761bf5fc223c0f16c0eb9c}{\+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4a53467e462e9bbf8cb4ccbfaa62dcef}{\+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+MASK}}~0x7\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga541e5eca286c71628f0671a6da90be4d}{\+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}}~0x00000040\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac630cb9b662caddf7fa11a2831da5bcc}{CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga541e5eca286c71628f0671a6da90be4d}{\+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac0620cfa5a5c7e5ca96ae663497490b5}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+RESETVALUE}}~0x00000080\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2476c3efbee2e3dc51fab0758c386f0c}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+MASK}}~0x000007\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab83ddaaffc74b212976505c024e072a5}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab40773c8af0e5f8052509f548999bb5b}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a35641c4e62c3b70e4472686aee4d38}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}}~0x00000080\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadcfadc438b1688106b79aa9d465a99ef}{CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a35641c4e62c3b70e4472686aee4d38}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabb4a90e2173ed0eed2ea68a184c234be}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cbf49373e209a2e18a0e0e242029164}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b9b655edb46675f72a0ea6af457802f}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ebda8a2cc459f0cb80700ef1ca2814f}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac577b52eb704f4c09ae876861fb00283}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f119a20d5026ab9d3ad5f416763742c}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac859bf39abd8e9344b6ad5917eae7e8d}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab8a0b6dce2264d4db8ca47e47e5baff1}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5a301beb894aa00fe598c45713c61f2}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab5cf66cd6bb667ac5206607db1f4e391}{CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b9b655edb46675f72a0ea6af457802f}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga43bc77628cdb5a208a669c6eae211267}{CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ebda8a2cc459f0cb80700ef1ca2814f}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaccdc75bfcbc2577eb9fddf3c00f431c}{CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac577b52eb704f4c09ae876861fb00283}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa06651863005c90861e59c86a06b4a31}{CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f119a20d5026ab9d3ad5f416763742c}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa07d1fab9190a472e9112ec0de89d941}{CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac859bf39abd8e9344b6ad5917eae7e8d}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafa84109595f5056d3aaab5d491e6e489}{CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab8a0b6dce2264d4db8ca47e47e5baff1}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga30e4a25a2fd2789b40ae123e3981775f}{CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5a301beb894aa00fe598c45713c61f2}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga97850ca2a80c29234cccf27dafbdea24}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga830a0d835b0bf6c0ba1bc609b833526e}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0d629279d3a1d4e79dfe6367827bd33f}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad258ad6f2135ba97a95f2979fb6619e1}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga42d6bbec5abefaaf8ad13d3a82d56e7d}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga58749639e64eb2673478020bf29d6763}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFXO}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3693c7a234a792ad38c2ec310562a8f}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFXO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga687b5479d848db6cc25b236c56dd45d5}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFRCO}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaffd4f7c09a20c2226c179803f86743a0}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFRCO}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga47a612aecac271f5f3f2800935e17dc8}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+AUXHFRCO}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga25cd44059b4132df7d01615a40cfec63}{CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga42d6bbec5abefaaf8ad13d3a82d56e7d}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ed8725ae4d542a50c0f001451d0494a}{CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga58749639e64eb2673478020bf29d6763}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFXO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae39ea3cd4b4bb3e7af228b39b3d60fce}{CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3693c7a234a792ad38c2ec310562a8f}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFXO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e2ecb87855deafd57930d89424f191c}{CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga687b5479d848db6cc25b236c56dd45d5}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFRCO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga20eaa2efe87d2322fd161cb6620758ba}{CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaffd4f7c09a20c2226c179803f86743a0}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFRCO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga716225b3f33d2409d1d1383bbb3b8aa4}{CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+AUXHFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga47a612aecac271f5f3f2800935e17dc8}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+AUXHFRCO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7889c3f5972b96f9cebd5f0926b97bce}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f1d46e32999cca4835a1e2292d25ae4}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+MASK}}~0x38\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga88b2e99abc4be19f4483385f576c3c80}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1526b3c0af4061a49959c9be1ae52246}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFCLK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac1609c23885344300402cf5a83766085}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFXO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7740af44f76e8ac0a326050a513376b1}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFXO}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaea22c41fb2c0959fa7c8ec35d86a0313}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFRCO}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac13087dc12ed3b7c116df86b89fa7889}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFRCO}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bfe481f420e11fd357b029f6f4007}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+AUXHFRCO}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab8362f6514977a7d3bfd9ccd7e3e1932}{CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga88b2e99abc4be19f4483385f576c3c80}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae4a5b0029555bc99cfaa5fe2b5b260e5}{CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFCLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1526b3c0af4061a49959c9be1ae52246}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFCLK}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5fce419a7a6e629c5f58e149b3ca628f}{CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac1609c23885344300402cf5a83766085}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFXO}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabfaacba0e79cb02f8c06c2d04564e764}{CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7740af44f76e8ac0a326050a513376b1}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFXO}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga78276a4fc44f03199db1a96b46cd7723}{CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaea22c41fb2c0959fa7c8ec35d86a0313}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFRCO}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98ff78b2dedb8176f6e0cd59afc857a5}{CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac13087dc12ed3b7c116df86b89fa7889}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFRCO}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad306c78ce65b6a1f34e5712ee7fb8090}{CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+AUXHFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bfe481f420e11fd357b029f6f4007}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+AUXHFRCO}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5014ecd72e3431e1aafda61ef6fda0d8}{CMU\+\_\+\+CALCTRL\+\_\+\+CONT}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac0bc4666b9878768e7763a7cf1d084fd}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga86d6a955288e180ea159eaa6b724ba6d}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga379099c00a9d90d2b46827e0e962325c}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadbec27161ffe42c63ba3b02a30a931e8}{CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga379099c00a9d90d2b46827e0e962325c}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadf2e4c605f22485134abf9c618d7a81a}{\+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6a94642c308de711675827cdd8b10724}{\+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+MASK}}~0x000\+FFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d7d74dbc18fa0154363a14431e5bb43}{\+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae7a30fef3fb2182e360d8e7e1c266784}{\+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+MASK}}~0x\+FFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga63bc8de7160dcb9cdc570e0f98651e9d}{\+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga995a83926aed79b90b89951375e67e6e}{CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga63bc8de7160dcb9cdc570e0f98651e9d}{\+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7dc142dc10a9456782dc841443b1e713}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9610bf09b45caebc69dc9ad296497442}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+MASK}}~0x000003\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga72e2f8371d403e9e2166a8d8ea6a85da}{CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf9c8014b5ff11abc73ed91282c2bed63}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabfada7cb23ca14ca8c26b80c7bd42bd1}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad2fbb2e696a2ea32f92a89e778dc99b5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9e416d257ea2201664a90e72fee2130}{CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad2fbb2e696a2ea32f92a89e778dc99b5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae7695c170aba19c4c699aaeb9121c184}{CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab47a06a89598959589029134f90d67bc}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga863d84c05f3ee602e3f2b54177fadfad}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga915945808700756123ec09b689282cc5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafcf6671369b9fd267b00ccbf47c3561f}{CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga915945808700756123ec09b689282cc5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga08dc237767197517422e904a6ba82db0}{CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga226cf4a864ff906cee76864416c5c54d}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac652e4ecfa57ecd4ae3832038ed74c34}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8af95bb98282a7ca7fa502c0674767e5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga96a643b3b96aae6c1d2109e63e81c3d9}{CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8af95bb98282a7ca7fa502c0674767e5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67e4e476c532b39579ca431ce6f80f61}{CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac6cd0f678f1bc1c51f4c0a0e2996a38f}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga045cc33a20ddcf8971b476a1618cecef}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga775846efa88c4108ebb53faa5bbea6cc}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7280270d2253059bfd0974bb067382b8}{CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga775846efa88c4108ebb53faa5bbea6cc}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga65e320f6e3b2ac38c2c382bfefb999f6}{CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b955f373f3f1ddf8b1101045b8b6c1e}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae111fee21a33c1210bed1047ff5e2856}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae47922f7e916f3afcb30442fbe5fa672}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab3912b20d954098d7d26e8cf1f1076ab}{CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae47922f7e916f3afcb30442fbe5fa672}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaecc7b54482a4426c8d334704b1989120}{CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabd3f71714cc36445d6ca496433d1e150}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gade430d9281f87f703e10df7feba7a1f5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac51b41c246c66e29c2b86b6e2703f8b1}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d379592a965b811cec7aa2b1ea254b7}{CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac51b41c246c66e29c2b86b6e2703f8b1}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga06b945ba012fb5893e23ae71f4d06bbe}{CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gace700665033769dd6195c22ec07ae120}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafd5c61787bc7f3773377a2426ac4cf6e}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c8f3e8e6f9557e69a82a4f11d5895d7}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga88f6972f0a9df96785d0e8d7bf81a094}{CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c8f3e8e6f9557e69a82a4f11d5895d7}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga34d67dbcf879f20866ccbfefbf75148a}{CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac6bdd37eb55ccbc79eea88b2dfb46a64}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab7477bbffbd4bc0fb494da2b3825c6da}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa14a54899a5ce5c3ae5a462be7e40004}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac108ef026b6048f6c85ae329546afd04}{CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa14a54899a5ce5c3ae5a462be7e40004}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga03f933705986f3b555aa1041f61009eb}{CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga96d211e80252071d1b7e155976a1eae7}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga797aba57547119deda5d6264ff2f24f4}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabc50222caa502dbe01015148cb9815ba}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f2ae44a7a603d570c750ca3887a2e7a}{CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabc50222caa502dbe01015148cb9815ba}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabc0f19de77d6af045b4e3696b2f4ccd6}{CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga601dda9072638b57765b1c48258caa42}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab5c6c6eb3266f8cf5327bd86e9af18d9}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga06dceee7ee3e4e3bf04b229b3a52c8e9}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad637ab79f2bab7f920b4423966cf9c6a}{CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga06dceee7ee3e4e3bf04b229b3a52c8e9}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga56efe3a69157edea08a962db9532dbd2}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga59998d82d0de68c2b526a67e947093c2}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54faef1eab3781daf55125e659ce0cb7}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafd100ed2b1e1e8348ea49d6cd1fb96a6}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9b8ff47dba7b2e7c84b94c4131da36a}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b86bf7fdb03e41bc6f9a6d837c167c9}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFRCO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaec00bd1e7b6df75e8db03f881a460280}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFXO}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga249ce20e6b857443876562f3dd018b89}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFRCO}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8fb745be8a41cc957f4b2dcc56cc5866}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFXO}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaed0cdad361d42ed5525544bc3ff6ad5e}{CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9b8ff47dba7b2e7c84b94c4131da36a}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab80bf7b97757f20372e825fe5de2285d}{CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b86bf7fdb03e41bc6f9a6d837c167c9}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFRCO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a1cc0a0023322755e200a2fc4c266d5}{CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaec00bd1e7b6df75e8db03f881a460280}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFXO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad917a8c10552ec49998571b16f3430b3}{CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga249ce20e6b857443876562f3dd018b89}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFRCO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83bdacf6ac881656abdb2fe069c292c0}{CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8fb745be8a41cc957f4b2dcc56cc5866}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFXO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae1a40206958a8f599f88bfc343a8392c}{CMU\+\_\+\+CMD\+\_\+\+CALSTART}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga09dba3347b483a83c07deab88bd3bd1c}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga02dce02fbb03e1499c21f2502cea7e99}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae2929db6ff2853e92cd1545fdb953ee4}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa66dcb82a61c2b46eac9a19ec6f535ce}{CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae2929db6ff2853e92cd1545fdb953ee4}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga123f19587e1033b872c11857661e0e55}{CMU\+\_\+\+CMD\+\_\+\+CALSTOP}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c5d55175376271fbe3d90542e696fb4}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab1f6d688836843c48dbc8cb1d9afd9ee}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3adb6c5571f3d12345cf7c9d959054e}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ddeb23966154de9fee0fa7856adca9e}{CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3adb6c5571f3d12345cf7c9d959054e}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga566ebf52130c6405d804070068a9c453}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a6abd8f293b4a9a53b94af35c66030a}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+MASK}}~0x\+E0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga14d1b926be99eae3fd07a305311b25a8}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67fe6514b5be43ae216836418b5a1d1b}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+HFCLKNODIV}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab0507d8cbb0ffe750041883ce8533514}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFXO}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5905227091853beb04f6cd193a3a5bfe}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFRCO}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga571732cdf74edde3484372bc133f45a1}{CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga14d1b926be99eae3fd07a305311b25a8}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf5cf64cddc6e02152d49d46d1e8612eb}{CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+HFCLKNODIV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67fe6514b5be43ae216836418b5a1d1b}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+HFCLKNODIV}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab54d6c59466b90a8b0e5844744136931}{CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab0507d8cbb0ffe750041883ce8533514}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFXO}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaab5cdbd0dc1685b93c9aac707edfab8b}{CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5905227091853beb04f6cd193a3a5bfe}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFRCO}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a1eb7c8973460ef81ae0c5809d926c4}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+RESETVALUE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga10fad8a53f38ec3c546906a162273855}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+MASK}}~0x0011000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad56293ef08c31c7700a2b36d4f50563a}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaabfdf134e72b08aa8eb4fa3b2455c3e5}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+MASK}}~0x3\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa39c8784e8e5b5d886a3a1fd311470a9}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1238a80b15d5fa78bf54825921b58784}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1f8a0de548c6f089bc94ba9ee22014e}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFRCO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga420fb4c22ad7a2092a95f38de3113de7}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFXO}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac26c22ee6e6d9d1ca1062f6a57868995}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+HFCORECLKLEDIV2}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2d5f70852ea2718dc7c36e0761451cf}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa39c8784e8e5b5d886a3a1fd311470a9}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DISABLED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab9ee15df5df861b9933b5f6d96a2dd86}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1238a80b15d5fa78bf54825921b58784}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga702352af415716eec53b93ef95dc8b32}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1f8a0de548c6f089bc94ba9ee22014e}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFRCO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2460b6114ea7ff7f33dd545382746314}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga420fb4c22ad7a2092a95f38de3113de7}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFXO}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga65832343686e88f28cb35b53b12389be}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+HFCORECLKLEDIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac26c22ee6e6d9d1ca1062f6a57868995}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+HFCORECLKLEDIV2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga09f29e58593feceae0d593fadabac4de}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga151a14888be8fbf262acd9f0443f2d49}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+MASK}}~0x\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fe56a05dddcc01c1775de72d27dbbce}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f9fa769f613bcd9282b3a5464e2dcaf}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab7f53b064a81866c8afe6627b445abba}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFRCO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga62e95d16bd6a9e446b3a095b900df733}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFXO}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabfcf80f97aa5f20acce32264297ce394}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+HFCORECLKLEDIV2}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e04340f4e3b426c99283b91d26ae118}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fe56a05dddcc01c1775de72d27dbbce}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DISABLED}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b4ce3b664e15a25b2faa5d51e906c3b}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f9fa769f613bcd9282b3a5464e2dcaf}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaafa044b09429d1349f64fded3c19e76c}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab7f53b064a81866c8afe6627b445abba}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFRCO}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac15bc7064adbd96f367eb5d475a671f6}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFXO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga62e95d16bd6a9e446b3a095b900df733}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFXO}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab0926647c7c8a099487a44e80e5e5081}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+HFCORECLKLEDIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabfcf80f97aa5f20acce32264297ce394}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+HFCORECLKLEDIV2}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga01bb8e1d8f6013a4862addcabd004b70}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5efcc1ebfe1080298188d2e18af242fd}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga95acf44f411e7d259cdd298d99648382}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf4f894fab3fb0ab1d3724fe39b376953}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa4401091de9c00fefa07f313aa000a3}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf6303d6dbc0c085445e43e5fe65fcfab}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+ULFRCO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa953492acf2772dda6ba98bb8333e9c0}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf4f894fab3fb0ab1d3724fe39b376953}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga27d101cf3c244b99749dbb7d1ee0e927}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa4401091de9c00fefa07f313aa000a3}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DISABLED}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ebfd2fc53b73e33cd01397055a655c1}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+ULFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf6303d6dbc0c085445e43e5fe65fcfab}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+ULFRCO}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga72f31933494494035f81885318dea5c1}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE}}~(0x1\+UL $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa49b153dea850eccb0ee8b4f5b4788d}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1adb1a31dca73f5d4751bc1576aea26b}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+MASK}}~0x100000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafebed2fa394bda0989b8e2480f050642}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga11b373f7a38c57255ee54642dd6dde43}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac8b6f16507c77011f4df0d568ef8381b}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+ULFRCO}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83da76537e860e9002cb9247dcde6d28}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafebed2fa394bda0989b8e2480f050642}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga163d6a00c8779b35b3fdae80cda43297}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga11b373f7a38c57255ee54642dd6dde43}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DISABLED}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cc3c5300cebb96855569b0b90d9c247}{CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+ULFRCO}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac8b6f16507c77011f4df0d568ef8381b}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+ULFRCO}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b8f065e92bee3af91f090cdf9ff2ad3}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x00000403\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e023bdae32a0e42cc97ae48c861503}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+MASK}}~0x0003\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaebd06b8fbb760971627127941da50b8b}{CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga386bbeef95debfbbaa8286fe454ee7cd}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6b7f8df33c8fce24861e06093452d916}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae2560af1260c5bd52001caf23e6dd9dc}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d33af5149c324c3cba8948a06f9082d}{CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae2560af1260c5bd52001caf23e6dd9dc}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad7628ca639cbc23254bcd5d51d4ce196}{CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga129a6f110dd62b40b605f3336146e187}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga510e5ed38f7c8d1fba103b994631f74c}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab7d1b2bab576b0bec27328b7c7083853}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b3732870f91dbdfe3062cfd8d725b3a}{CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab7d1b2bab576b0bec27328b7c7083853}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga867d20b59b6892d340d5e52890b15f95}{CMU\+\_\+\+STATUS\+\_\+\+HFXOENS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fd316ab7e834af28755f6d5ae7bb412}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf24135439b4922f4f9f4e4f989791df}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae568aebe1bb3744081ac8184399ad880}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga364dc852ff6abc5ad6b8a00491a3a834}{CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae568aebe1bb3744081ac8184399ad880}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga175b8367c54a1e5bbe7afe6cb37419dd}{CMU\+\_\+\+STATUS\+\_\+\+HFXORDY}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga70d5642c4108c5d59cfb3db4a778187e}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae8f8e9095589ea9513583034e31a83d3}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaef09dd913766ac10c16ba3e90323f836}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga58f8f71d0af09b56d785c40863218a10}{CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaef09dd913766ac10c16ba3e90323f836}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga03a368b7e8b085b16d18402a0154ebf8}{CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga993c61f3fe631a74da359ec678a9be39}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga639ffb4094ba5ced77876198ef88ab2c}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad8b69f2e6aee659f0e7eb28c5a5c4767}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac6314f17038e723c4bd97a1fb9669f26}{CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad8b69f2e6aee659f0e7eb28c5a5c4767}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d4be9332b8a631b28ddbc2f0963519c}{CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a22b3909cd61b95da91166a003de2f1}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga448bbfabb31cc859223c19daf9228f4a}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7ba56d1cc8b28d2693aac245bc952aa}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaca73a7b863aa1d05355339a0b0bbae8a}{CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7ba56d1cc8b28d2693aac245bc952aa}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf78ac5469319a29e6be6b27202bc6dd2}{CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0ea1c4da18c7bad441083310cd3e9ffc}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga80736a211d2dc6ac732b163295806c8d}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga25628353faa26d07ea0c576e604e2e9e}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae3c49e6a84e7cd35cbe7c4b79bafd022}{CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga25628353faa26d07ea0c576e604e2e9e}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2ebcaa6d1b0b1746119add385c98b8e0}{CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad18f06ba6684d09171b79507da5579be}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafd50215f0cd45aa282d066f337cb6805}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac2d8bb38370b7dac0910fc0dc2bd3a2c}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad8fb6acb2ab3497466ab8c1f36d6ec6c}{CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac2d8bb38370b7dac0910fc0dc2bd3a2c}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0ca1c88f9e3303793b26bcb62048c66a}{CMU\+\_\+\+STATUS\+\_\+\+LFXOENS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga84acb946652c5dc7f33f01f4858327ec}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5937f88e2c5079012c5e39d45296ccef}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga595169201afe4b03a70897292080dfa3}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab31d6404988089f9d64703eb9a75646d}{CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga595169201afe4b03a70897292080dfa3}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga78be53d4efe6c39d8903f0d4c2c5ab32}{CMU\+\_\+\+STATUS\+\_\+\+LFXORDY}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga27399af6a08a41143c2ebbbcabf40c8f}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1abab4c12ced24b1c8e0de881bd55141}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bcef9f2da2638161a02362c3c931fdc}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafc0d9b43888bb4692740c03973ed6933}{CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bcef9f2da2638161a02362c3c931fdc}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0faaa6d2bbe3b6343fdfa9ad6fa27c92}{CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac2eca229425477bae1949c5764e9558c}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa4ab6bec574d8b69b5c7a11f1695dd02}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga970f042b29a2bf874427c230d4f3e896}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga474f5bcbd904ab79655b8efe6fc35754}{CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga970f042b29a2bf874427c230d4f3e896}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6963fd7b875e85b2a97b31643270469f}{CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0fbbbd25bb2399a34e330bea0562fd54}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad668f0a92d81b683ca1f02f91756d336}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga369b7de8f81bdfdb7a60d20b3ceaf849}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab94573c982e0e448f8e271c3713d066d}{CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga369b7de8f81bdfdb7a60d20b3ceaf849}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6926ce4fab9c672ec511b8c7112fe854}{CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a797763aaec118004855328284ee902}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3edb165532c892fdcf60c7e3e702e215}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga087a494951fae68c7a285ef50350f5a0}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga084144a1e446ec272621be90e5c16435}{CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga087a494951fae68c7a285ef50350f5a0}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa7ceb79efd3fe5547479edecc773f619}{CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c13df21b5d63a5bfd2d0cd49ef4d08f}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae12933a1b519726308638ca8c4e740c8}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabca01034e9d4ee521425b03cea83e05d}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa9421ea1794e4d935c1aca99f589560c}{CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabca01034e9d4ee521425b03cea83e05d}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf61aa2f2d4ed85b9a8c05d3cfa69a936}{CMU\+\_\+\+STATUS\+\_\+\+CALBSY}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga15e826ab38465717a359129428d5c2fb}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabe668acb4203253951c7dbee285708f8}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab3deaf266dd2e4d41d78266302ca0bb2}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf2f97542738b8918df685b5d395e1d1e}{CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab3deaf266dd2e4d41d78266302ca0bb2}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaefaaf411a15999b3fb77a8549d0fdaaa}{CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5664c227265c5be397d5448638ee0eda}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6035d5d6208e0876addc9c19384b008b}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga642cbe55a479dadb44d76c8e65bb4b85}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dbec756dc2d6ba657115f12824c2c0d}{CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga642cbe55a479dadb44d76c8e65bb4b85}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f185a4720734948e30ba8a7854cd033}{CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga35531204271946b2611c053417b66662}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e29b6e9a6ce78a39c54920ab5cd56f}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae7f94d1d7dc41d037d9c08ca3917b48f}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e563f7eb1713ec2250c7169aeabe86d}{CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae7f94d1d7dc41d037d9c08ca3917b48f}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98c45a8c2ca03c6d8eb5225e9a2cdca4}{CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL}}~(0x1\+UL $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac0283875a64bcac37746b012a5d8c7ac}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+SHIFT}}~17
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6fee019ee124caf00c0fa7915d8730b}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+MASK}}~0x20000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab2992f2f6e96cecf528cce1308cafdcf}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad7994e638e886d3f3771fc1d9bb6ec33}{CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab2992f2f6e96cecf528cce1308cafdcf}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+DEFAULT}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad17c6a3a9c49b257f1ae83388c291c0f}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga467cc259fdd9921145b23bd6d3fca3ae}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga81f5d3d86c90df32eeb226c8be540d76}{CMU\+\_\+\+IF\+\_\+\+HFRCORDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac237ee70741da66059b73415fdac8b34}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3fd5704a45d12abab962dd14bfbf152}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadf96e4f58f5f5af0d2d08bf404c37e05}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa632ca63d9c206ce785ac77429fbff3f}{CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadf96e4f58f5f5af0d2d08bf404c37e05}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3b1015dede0192ae5ccf4a4805d70406}{CMU\+\_\+\+IF\+\_\+\+HFXORDY}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadc1cb5769fddce9bbdd5f3d23d5f5c22}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaabeaa995fe9ed74dfbe985f16d137397}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6dc5e131254b959e09ec422e4b0b3d89}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga61d5ad57383398e52642c6c95cdf04fd}{CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6dc5e131254b959e09ec422e4b0b3d89}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5aef5d2d8a3b68a66b36f7742a762284}{CMU\+\_\+\+IF\+\_\+\+LFRCORDY}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dfc37b4c6ed71f261dae760904c4536}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga10489f59e29f0bb1517f6c3b4587ae97}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a52d136157f89c1e2efaf1b646da4f8}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b7af75a6e42b55989529a3d76e3becc}{CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a52d136157f89c1e2efaf1b646da4f8}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab7a8f097c63b68dac8069cd69d1deff3}{CMU\+\_\+\+IF\+\_\+\+LFXORDY}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa76f642fd1e928d2b6b62987e2be730a}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9f3d4d7ac629e2888b41aef59a5919d5}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cee7d673f2598f67125d7b28e9fc51c}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a2733a482b43cb49c0948115ea8f8ed}{CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cee7d673f2598f67125d7b28e9fc51c}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf00d64a71420324cb120cfbbb3d154ff}{CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3ad548dca4663f7ab176db4b5d2a0de}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaea4f1c0bbbcd44080c7de0cffdaafbda}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga45ff6cbf5c7e1d8e228577d9795f9562}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2298ae927a726338bcf2e45318b45b2a}{CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga45ff6cbf5c7e1d8e228577d9795f9562}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa53a3adb0af6d190ed102eec3bc2fb6d}{CMU\+\_\+\+IF\+\_\+\+CALRDY}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab36b9f8bc23e2cefd6c19debe43ddce7}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae2100499e8a533331afea25df737f449}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7c600a526240b1b7e30ebef0d1c3b7d}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0987dac9a42c826a9934e5bd67d2b835}{CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7c600a526240b1b7e30ebef0d1c3b7d}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae65c5d84551539b9270d003f101f83d2}{CMU\+\_\+\+IF\+\_\+\+CALOF}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d511d8e055f8ca5365bd15e27682b35}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga32b416ab4cc1fe44b36f13127bb18759}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac319c80fcbcffed6adc2f73a17b88787}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf3fd12f6d4d3f2b2a0e5eda90625a07}{CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac319c80fcbcffed6adc2f73a17b88787}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae08672c32c58eeefa4ebca098fc86ed6}{CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b626b19ddb779e272200794e1048d5e}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3ec0c0f02d5c4fa21c0e4b066933b655}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga590ec6a87086245f06fe8976155ae290}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6d6c3ac18c9974c2cd80225fac1d453}{CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga590ec6a87086245f06fe8976155ae290}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadfb1a5b843a0f963c30f8dc3aab00f12}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gace8cf0c262ba2f1a67880486a79f0e9c}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b893f5fef39c046ca8a24d5738bdd06}{CMU\+\_\+\+IFS\+\_\+\+HFRCORDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacc794afcc9ff61d7d9ed354dcffc715c}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4120746b1e6bc4101766c59e9206c229}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac0b33949349e341785fa3d4485cd24ee}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae848b6381c667a2d212f67e8388e7055}{CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac0b33949349e341785fa3d4485cd24ee}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a8249ca4206412488caece3ce902a78}{CMU\+\_\+\+IFS\+\_\+\+HFXORDY}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga28aa968bd76e39589d87eff8e63dc829}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga25a65036c1c0db6aa954e9e376666bde}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga672c05e8ae941164ad783d116de7f82e}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d5dcb66fba7fc0bd345730ba4c36d25}{CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga672c05e8ae941164ad783d116de7f82e}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga729bc45e713ef91ebe149ffd954196f3}{CMU\+\_\+\+IFS\+\_\+\+LFRCORDY}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf4297aef8eb5ecd8d4a23e4d0970ea53}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabbfbe62359fa53136f88d8da80b71f97}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga99941caa001de22e5a289e814c598f41}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9feb30fe08a44b948b2d4ad4e5e9606}{CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga99941caa001de22e5a289e814c598f41}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga27bee612544f020cd0528adbe9e86808}{CMU\+\_\+\+IFS\+\_\+\+LFXORDY}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga487cf519652166bf741092e0ef358baa}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6efb71b9bc302631f34c58715ad7a847}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3711dd1e95421da72f52f7170ac59f93}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabc4617386c75117dc634b71a97f59ee2}{CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3711dd1e95421da72f52f7170ac59f93}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac6b66abe5b04d649e1e2cc206b939bab}{CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5194f199fdd9225140bb62f55a9871ba}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabada0cad86268ec5fdab82345404c929}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf51fcbdd395de267912c886ece56b855}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3eb3024e0d2359f46b888c390f2174a}{CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf51fcbdd395de267912c886ece56b855}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gada3c1d895e70f08bfae1154f48482c0c}{CMU\+\_\+\+IFS\+\_\+\+CALRDY}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ed6388f8b9a08ba28ef2429730a512b}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga241d8f07a9292ed988527e797da9941a}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaddfc9bab039047a24b5e9e8b5bc03d86}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa146ea0b613be60ab9e0b21c326f290f}{CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaddfc9bab039047a24b5e9e8b5bc03d86}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga27100aec1ec684dae4da8843f07d84e8}{CMU\+\_\+\+IFS\+\_\+\+CALOF}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83cbd95f82b3cc11e8c7386b857a15c7}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae2bcbb7a1f348d88eca1b4870d2cf805}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6cd7c56fe80ce0f5fb94c1fc7211d927}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3d6cf02bc31dfa4decb0e0edcd8c5d8}{CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6cd7c56fe80ce0f5fb94c1fc7211d927}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3465880f4ac99bde5ab3cd6bd4a24f6c}{CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d5238a4d4c355a23118464f231e3d02}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7ddd2df39742b0ec68b57cb499ffc228}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga168c0166b3140cfaa6b276962fb3c5a0}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2a7a7b4fd5b814a690ca6c4e6886a0a}{CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga168c0166b3140cfaa6b276962fb3c5a0}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3f26ea599f1676d8e027265a34b0ea52}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2528dd996ed0bd8558bfe3d083938875}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa83ab340782d3042901fc99701cb2983}{CMU\+\_\+\+IFC\+\_\+\+HFRCORDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga858acdc88ecfd12baf1e943e4f016dcc}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga619914e2a8415f25b3e2630fb65371dd}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0c860dd04594bc3fed22513a3899a2b9}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabb64b7b7fbf8e45565bd31d11a831e03}{CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0c860dd04594bc3fed22513a3899a2b9}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a9247b45422b8b4cc1da2cab27e19cb}{CMU\+\_\+\+IFC\+\_\+\+HFXORDY}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8cc0ae3bfb722bac0b441fb372107d3}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2af67dce817ae938cf90d4e8c3bd3303}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51cd2f93cff6c76e86fa651cd145d121}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8892767eacda30491e53a8fb2b21bdd}{CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51cd2f93cff6c76e86fa651cd145d121}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9ce01b977fdc32f57f67d6a6848cf85}{CMU\+\_\+\+IFC\+\_\+\+LFRCORDY}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga400f24f88d4664e6441ca2041c7aee5f}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6741ff2d550cb3abf3f689e25d1c2e42}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e1749f1533ef52b2701fdf24384f0d6}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b6a226aa4b4c2fa2253b2c7998125c3}{CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e1749f1533ef52b2701fdf24384f0d6}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga227397b883b3d46de60d085b597827ca}{CMU\+\_\+\+IFC\+\_\+\+LFXORDY}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf439822b95914f91c6fa0b6a4429a59f}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5206bb56a1675629ee9753a97f8f074a}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga603bcf00a0e7588a8f97adcb05752e89}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0cb1020e28bd9c86401936556e2b37b7}{CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga603bcf00a0e7588a8f97adcb05752e89}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ef33c41974076debbb71ec245142c42}{CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab1048a068ae642e579b55766a2277893}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0924492053d4fdad0a06eddffab14863}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa365585472fd2b9fac70c6fd02c0757b}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae4e219c78d1e386a412ffc43bf843856}{CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa365585472fd2b9fac70c6fd02c0757b}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga782b932bd0960247b065845b25743ad1}{CMU\+\_\+\+IFC\+\_\+\+CALRDY}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6076ebc4ff14ee45f7cb817f0b87a02e}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f78f1bb31dac0667d154114722303a0}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga694f541c8c77e4599fd9d8e4536d21f5}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6f1f8664d3c03e2b11b54b2b01205f0a}{CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga694f541c8c77e4599fd9d8e4536d21f5}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0272fdbd0be6a0e0b6951eb01c1fd000}{CMU\+\_\+\+IFC\+\_\+\+CALOF}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2103f2cd527ca31e6320a362ddbc3e5c}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8304428e937faa2d20c715cfeb65522}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaed794146ecb21b4cd88e59f5ad2d7a67}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6bf36fedfed9c745168bdf1d111b52eb}{CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaed794146ecb21b4cd88e59f5ad2d7a67}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga379445e8f5a892bc3164cc6136723729}{CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaee6bb506aa5fc918529c8e17c550d5f3}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4bf5f6a57db83b5a9bd40b25349ea8ee}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3eaf9ca6e5f5f5213e506653aac50ad}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga23ed020f41a59e7a33fde2394999f50a}{CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3eaf9ca6e5f5f5213e506653aac50ad}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2c758f5b4559502ebae420ed4cdbfed3}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga63a0bd83a25fd1b8d926a6f3bd80b71b}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadb6a242bbfe3a9ee9b8dfeda9106f54a}{CMU\+\_\+\+IEN\+\_\+\+HFRCORDY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga04e5385f8b1de08331145ec83f7b02a5}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9964c685bd86281863c2c5ffb52c4bd7}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf0e9f3252ff4e462f59089cbf53447d9}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga479df52029214abe01563e3a3d9e0670}{CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf0e9f3252ff4e462f59089cbf53447d9}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga322a983c9b5f7253705629bf80f7a163}{CMU\+\_\+\+IEN\+\_\+\+HFXORDY}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6f01b42bdb90bb936fd644c86441cca4}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1d96d1785b622fafd421a8388f4c6faa}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga091b0bc17efe01215235af07588baac7}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaedba319e0d902e3fa45febde5cd6661f}{CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga091b0bc17efe01215235af07588baac7}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8b0b9f763c29a050f0c6a84f6121392d}{CMU\+\_\+\+IEN\+\_\+\+LFRCORDY}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga251c82285e48c78a774015b7f762b3e4}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9b0d13b53cab71cab08cdc8b61327ffd}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf63f9db8fe5e32a97deba62d0dd47ec9}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaebb55d394feda07086674f4892854382}{CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf63f9db8fe5e32a97deba62d0dd47ec9}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60349f54b7b667ebd8fe2e6bfdc21603}{CMU\+\_\+\+IEN\+\_\+\+LFXORDY}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac4f7c966cdd4d78f59ce5cd62c51978e}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2f52ca052aa55bda0bd13e92aaa7d3d7}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga40755e7bcc9a6bff0d23fd3da2eb4dce}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa078fafb764a28b89819cc680462bfc8}{CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga40755e7bcc9a6bff0d23fd3da2eb4dce}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga800932f13f518dd1f26526c28e4b5e16}{CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga101840f939c195277f4fadf29e527f32}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaefb801962ff72b6616b6788855a027b1}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3a131f078a184c21f2cd6e48501a1b72}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8540a4a329ea73b7a586b177403e229f}{CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3a131f078a184c21f2cd6e48501a1b72}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf431102bafea94c28c4bf23779dfffa}{CMU\+\_\+\+IEN\+\_\+\+CALRDY}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5adc988ea0d91890b044424a202016b8}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7997312a0c4c882713c10078e14ffcac}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae02e2600a800e62ad409857abc5a2bcb}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga58636922e134f53be71b6bee96fb7ccb}{CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae02e2600a800e62ad409857abc5a2bcb}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0633adee16174e72ffb5cb3e2548f69}{CMU\+\_\+\+IEN\+\_\+\+CALOF}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa225a85d9d9786bc67cea0f9b5fe21e1}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga18008cd843b69cf22a1dd1adcb8578dd}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0e3b102059a85d073839abff6cb06636}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7fd7dc88412995262748e92509868c7}{CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0e3b102059a85d073839abff6cb06636}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad648db35c019a740db7d7a6073264b9f}{CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac9d99647bef6d91e4579c1621d195336}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaba0c58d6d93e74bb8f51866441eb1cd6}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cbb904c83bcc961380374b5c15bb62b}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b61a3a3b5bf590af4b093d93d20aa37}{CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cbb904c83bcc961380374b5c15bb62b}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae66ecf32a0aa7fb408ad3e14a7b90da5}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6dce9f8873079db0a4a629b7db0fddb}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga24c93f45c5d9228f56eb5b01c083d97d}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabf401f17ad6d1c62d0801f18ade113ed}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c437e2f62a766fdd29f88854ffcfd24}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga898b1b188b8f8d6360a6e42d0651258d}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fbebc9ab11831f7e6fdd40035b8517a}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga898b1b188b8f8d6360a6e42d0651258d}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga535145e998a06ba4cdc911904aba408e}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga44275f8e1a4184b1519c917f10f64a06}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac5770b2b366e2e6bd4e9a13c9d030f5f}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga89e3dcecf8e766dff76ae6b9adc5c268}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga24d9e4ff786208d1c3efcdd0b20e31ab}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga89e3dcecf8e766dff76ae6b9adc5c268}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ac2c5862e307be1b5612253be11d8f0}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga059b30038bbe91d88f8ae4aeae2328b0}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e360b35f9f988e5566450b17c115ea5}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaee26f5604105d46872b02bdd1028572e}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabffbcf68be2366ad25789f6cdf4df1b4}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaee26f5604105d46872b02bdd1028572e}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4734bcc381ac0f16635454dd90452b7a}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga02ef7f6b3d27241b8885e7e0e2a7d819}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga96264b715df0e80e1d6e6ce4dea6e1ab}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cfc3a4e16c15a93bef39129a4228273}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b43ab5e51ab74585abc875e88d3023b}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cfc3a4e16c15a93bef39129a4228273}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7628a8194e8dc987141c6017be0a7a7b}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8d979d9f67af8c7db77bf43ed6708af9}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5383680d4185eca2f01fb69b083990c0}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga57b35180212cb68d04cb47d0b6b3dad8}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae7f90b91019e526bf2ddc196a994eda5}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga57b35180212cb68d04cb47d0b6b3dad8}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaccd0c9e3725bfabc3045da30763e60a2}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac5a8206370d7cd6c948b99350860f543}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaeb8bd670ac4137c69dae59bf746ccec3}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad17a74a463edfcfb355b6f08fbbdafe7}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga42c35478662fb56f13783f10c6dc36d0}{CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad17a74a463edfcfb355b6f08fbbdafe7}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8405cd923c9c6e2bf3766493f29d86d}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d8dd1e9b4dd759f54d70b25dee69c1c}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+MASK}}~0x0003\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5290d8724c2a391c6645a973d45b1b35}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae54e788c8f3b834a7a5f2acc5c37186f}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaddb35eadf8cd9dedc0b8be304266aef9}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac620833eab35f935bde43d5ecb0e5f32}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1976ca47e8521e085dd4e50f1b168c89}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac620833eab35f935bde43d5ecb0e5f32}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8e2e53561f51dc5610e90fe83729ad4}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d4898e40f13db0c52c6e98e247a0e5a}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9064642234658423bb485232e7d8d9d0}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1c8b671d29f874eb729dfba51804a23a}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d685a1e72ab06be4c82715939b8c209}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1c8b671d29f874eb729dfba51804a23a}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac731e959644c4f2b65f35e726fba7c57}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae0f2f40bbcc7882b8f3effa5b00bfc69}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c6f7730f8df3126132dcbd7f852640}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadb02aab2ffb4a8badf88f957a90ee680}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac418bb8e6c76a4c5bf97a413e71762ec}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadb02aab2ffb4a8badf88f957a90ee680}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafc7f1cdd6f81f337694b8b193922c9d6}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa992aa15adca917bc330acc481c832a7}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c3c68a69bd27766646ba67f641a87f}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaee46052f6bc5e6fa10f2537180aa4a2b}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga212f03794aca98d7bcf218057a97af33}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaee46052f6bc5e6fa10f2537180aa4a2b}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9148507d5681fbd03a5158cad115b82}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8d8e75746cfc087cc2b2d6df44926890}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab5fc907e2e6445bc3a6a15d37b3895fe}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4da99f27041e8a9c2cd4b13c8e15535c}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae85128c9dd3b95d778a3a5c81ce0d5d8}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4da99f27041e8a9c2cd4b13c8e15535c}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabcb883e95e330dc94d1f3ababc9d8936}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga49d57635e89505e2f9d812015392f000}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9ad513714e3a7bf972adb3d7d1c0861d}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab2d109961576d22ade0a529ec420a585}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafeebf214b15d1902541ed0f736f32b66}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab2d109961576d22ade0a529ec420a585}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga15d3a2eb32c1ce35076115dfc23e43d6}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae926a865706cd34c30824f783865596d}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf05409cd575b18309eaefbe5c3a3d624}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga25bf863c34cdea9d877f90d2206b7ee9}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef30afed98d68c011e18deffaffe9be}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga25bf863c34cdea9d877f90d2206b7ee9}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad64f1035646f9163931bbfa1b49f244f}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6ace7447338425b365113001ba02476}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae5e90cbe63836f7921221a9931d1a849}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f5706797a676e0301ddf6cb722192b8}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6bce4f6df872496549a6af34d2d2bd45}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f5706797a676e0301ddf6cb722192b8}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2293cb9d9aba8ba115512dd669fbaae7}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac6e4a81f94efdf97b59d743340c7987e}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6178831c830a0e18e75dd3480b963b27}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51a26ac888c1a14be19537bbfd453ce3}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga84fddd1f58b00981525fcf7142b89fd7}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51a26ac888c1a14be19537bbfd453ce3}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2fb7db8974a979140020abe1f822162d}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf977a81260185ce4ef6347c595a6679c}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab74f4fbf7413d86b4d7c79b93458c7c8}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83dd447da0654a94cfff11a611459022}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadfdee28b081c1cf3e980afef64525383}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83dd447da0654a94cfff11a611459022}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9b6ed0b467bfc8de3c0ab2664417810}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf1ace5616971d5c4701b980e9eca9651}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3d76d776e09f9ddb0d09519138e3dcc}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e621ee2435cabe3b10e2e4d50f6943}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga77da48d1e9ec6624914bd88b394e83a4}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e621ee2435cabe3b10e2e4d50f6943}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bd70a53b46c6993cd7d56b13b3aec}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga498f4701d55d5403a9baefcb1d6a666d}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga80e2a01709297323caf1e03f06177a73}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab275338aadd910690ef7f541bf442e26}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gade7f98747ccf4a37259172a7aa8e925f}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab275338aadd910690ef7f541bf442e26}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafe6f2d778c6a228a73adf2c497791214}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a53f83ef5d16791474904d6b75e89ac}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef7190fffbb26ff755c04f8452b42a7}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60c010f641d4a51cfc4f8456e60a0bad}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga76d0f8a517efb938c5e338cdd24f8029}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60c010f641d4a51cfc4f8456e60a0bad}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabb6fef20a072f7c7e0e3697d251f1632}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2281b178b41457f5d633b2e3fe246cb}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bf960f3c992875f3b082e0d6850572e}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98a55ffafc43b5e319d42692c2249a10}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac790fe16dbd37d4a02413012fbc440cb}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98a55ffafc43b5e319d42692c2249a10}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0791be4b90472b30b2839bad7dd8e46}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6191a11f0c60925f507c75833817da5b}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga932f9bdcaaa4ba453e55aa74d56bf2a7}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e88702a16e941bf0fa5f1da606a47f0}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga92637f9838b1bbff7882dfdf0712ea12}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e88702a16e941bf0fa5f1da606a47f0}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bb2981e7c0b2814d9c7f4799bf4461e}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga78b6e2872d597e5c7bf73d4d344c3d6a}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga246a76a1a0cf929b61f3da48da8b9040}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2c062a9745360f4343664ffa051f4b7a}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafc5cdf6b2de12c0128ad65644a5a1379}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2c062a9745360f4343664ffa051f4b7a}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5295e1f1c1454fa811a06007336d2f5b}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c46cd51812fe4167857bf95b1cf9f93}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bba3571e0249e70cef87c55c6ce5094}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaddda3f62550ff8b7a32d1dd3ad530ac8}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac2fd0fcb9c42658d6b645bad120d6439}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaddda3f62550ff8b7a32d1dd3ad530ac8}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ae5e827cb6bd4799cd9b515cd756ec3}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0}}~(0x1\+UL $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga387c456ce3cad6e37e803179bf753c53}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+SHIFT}}~17
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa783efd5ba3a43d857c959f234fdee25}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+MASK}}~0x20000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga62971458297ee0ea68f734c8a35ab80b}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac1ed5fd470cd485c446c12ed0bd2d7ef}{CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga62971458297ee0ea68f734c8a35ab80b}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+DEFAULT}} $<$$<$ 17)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga33acd5fbe4f293982e41c12e489d278d}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9920832eaecf19b4b1c133d4bf01c52e}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+MASK}}~0x00000055\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e30cc376b1d4ed0aa35f66756caa8ff}{CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3620b9f70b18ec855fda723b44f0907b}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacef0c730bc1734c4e1ef42606bc9f00c}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb47e944b1b6e5297b8fbc071757f2e}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadc44885233159279d689649fc511344e}{CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb47e944b1b6e5297b8fbc071757f2e}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga75dd8c8c07a2ab928258402d761a2c86}{CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga33487a02949b1917cc01273a0441507d}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf836bf3dffd8e3dc5037b698ba11dd57}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e8dfbecc7d4f8e2a286cdf2735b6860}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a7751bcaf6771435e989956b1629dba}{CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e8dfbecc7d4f8e2a286cdf2735b6860}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3acf5583a7be1b2a6963df0ffa0b2b4}{CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cdeae2809aab07eac2ad1526560b60d}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac9a7dcefeefd45bfa9a47513d0cc83ae}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a78faa1a00da161849cd8204ea3f612}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab1da50341aa59c62ac5288e5a4a525df}{CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a78faa1a00da161849cd8204ea3f612}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad6863abba1719e2d06f437e7f425c6ad}{CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98b13c32834ab5a96eec75ef97743e60}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab5e5284055cf78d887b9724bea593cf9}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga79316df303faba9c21f0b554410b3188}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafbabe279bdb75d9b5eccad455a5956a2}{CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga79316df303faba9c21f0b554410b3188}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1368b286bcdd324a38ac914a836092e1}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaac3953fb69658f3a6c40df467e7e2779}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga054eadc96faf2271dc834286d0564f01}{CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0c90da9f86f01f1b821add242a710c35}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f019f8b929959c2dfe196e3a16f26eb}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga468f799887231176f84b8f46385d51bb}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e6afcc7b507a7c223f92c17a942ab25}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ebc3bb193e19c5346292a38ca0a7a61}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b3cfd8e948e6e747da5af38f1858651}{CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga468f799887231176f84b8f46385d51bb}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga018958671cacbc5078ef3f1b21e71373}{CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e6afcc7b507a7c223f92c17a942ab25}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa356cf26dedd3e60a0604e7c58aff21c}{CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ebc3bb193e19c5346292a38ca0a7a61}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e5d92e8d22b0f3203639252b88a018b}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae0b34b4c0caa5f4afc14eb382b6f2e4d}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+MASK}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5eef36420027a6b9de673fc3fbbcc58e}{CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4a7706d001f224dcc580d41265240d23}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafef9db500f56d47c01f564364809cd1d}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7392a0cf95c32400e1dfa0cffe50c67e}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e5b0a5031efa76ef6c6c9735d335647}{CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7392a0cf95c32400e1dfa0cffe50c67e}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6dcf48f37f210e67896d836eff36f539}{CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab247708889eeae611c20687c6b19172f}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga290bd6a0b54f6c3c2ca96bf8bde728e8}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga66ff28ed645e79eb0426842c245319f7}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad06dff36bf3d49aa775e4ada251b2d48}{CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga66ff28ed645e79eb0426842c245319f7}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab4103328ece11b77bfae3e264762b502}{CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga29a7b4b110d4b79eafc3291763b6e80d}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3834d719051e8588a9e9f43839f8305}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga318f871dbe9cdf6e8a0eff6d0c57c330}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga316fc37f591c38ebcf489a9ff5c83754}{CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga318f871dbe9cdf6e8a0eff6d0c57c330}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga29fb9912cfbcb2fe183868c28cbfd539}{CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab9fc483d1743a89cdf9ea0e38f50a5c8}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac805470bdd0c20e96e0169c18dee59f5}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab07e76ac64d735e24e351ddc7ae32b7c}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga036beb0bfb117836757d27f1adb11585}{CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab07e76ac64d735e24e351ddc7ae32b7c}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadfb25fdcec0d3f75b400fe0821309d86}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga00fa138b136520d79b9e0aebafbb262a}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab22a749c665a08b9d4bc3848053f99a3}{CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf030fb4fbe9ebfd3b882b9525096c520}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2668e3f159b181b687b384db95fd2415}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8518456771d6f79d7880e3f1737b73ad}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gada27b483b973fece0eb1833b97cdac9e}{CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8518456771d6f79d7880e3f1737b73ad}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga94c9522f122161f86cdc5c52f6dffe32}{CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga449a2e5b0515074d3511bf6b92291877}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga737399caaeacc5e5eed2454e72ddec90}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7565ec7bf3e837f4ca8d10133604f7cd}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ce5662660fa54ae48e674fac8be5a51}{CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7565ec7bf3e837f4ca8d10133604f7cd}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaceddb74493eb0cf495553b677c865271}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabfc0a85f4be747bcb37f523cd69c7674}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+MASK}}~0x00003\+FF3\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae0b6409a25a205d203fef3f58017a293}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf30faa38d2199d26c5e952a466304fe5}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+MASK}}~0x3\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d9923b769f02aff8b3ad40a53d576f1}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV1}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga733cc799200ba8e5e5138a0a852f3749}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV2}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1014f9e3b8203988876bd4ef697d5a68}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV4}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga78d41628887f01d14c1697e19f5c7c4e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV8}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad453387058ba347f0d24f0deb3c288ae}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d9923b769f02aff8b3ad40a53d576f1}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d1d4de6ae98c9fe9b766b13777f301f}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga733cc799200ba8e5e5138a0a852f3749}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f73175660af5ae143a2d6a259316f8a}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1014f9e3b8203988876bd4ef697d5a68}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga75a4212bac6aecd38e379bfc29475c23}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga78d41628887f01d14c1697e19f5c7c4e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV8}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga94c2e71f3b5e9612ed12122535144a72}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2949e263dd15be44be4a41f06bb9ad6d}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+MASK}}~0x\+F0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4caaa5ceacb4e658362ae8ab70092c7e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaff75f16b9b26ec6ef0e7c62341106dab}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga95739d5e05d87ad7da5063c913f3c622}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54e66ac6db781df65140fba8ae1c4201}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2cb76247c392bba972879f7fb08d2558}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga21ce88b5218e90425e6d9cca327d61d6}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad5acc4ff8f59f1047486b75ec309e6ef}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV64}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0794b0c6f26d4193ddab37ba282d0731}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV128}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7d220027d409f06c0c28cd534f0e7b7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV256}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3abaf0e29cf1df66eaeb5dc3444b0233}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV512}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf336a88f89de34ecbd87f72a219b2daa}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1024}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga18ac164fd90a352e78cfc3169d775f84}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2048}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga263a3bfbbe2138fa36e7144711aa4d27}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4096}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab27a55f6cd7c61c24994bd9db35e308c}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8192}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7bcd1eea3b1c01c43a1d92026fa6a894}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16384}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac154e2ee14f20a3a308dbe0c0c08b705}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32768}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98492b80d27fd2d27868cff64ce98dfb}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4caaa5ceacb4e658362ae8ab70092c7e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga144966922e47670439aa01c9c1d54084}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaff75f16b9b26ec6ef0e7c62341106dab}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga500825a92017a16edc1ce813461ab982}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga95739d5e05d87ad7da5063c913f3c622}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab9857a60c57a8bebdfdfb23a86caa18c}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54e66ac6db781df65140fba8ae1c4201}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga31318b0c7503c6ac2203b0da86216cf3}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2cb76247c392bba972879f7fb08d2558}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga21ac9c72f9d8b0fe36481adad9b9efa1}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga21ce88b5218e90425e6d9cca327d61d6}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c98a54d4d00c044ad9d6ec4d42ffee3}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV64}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad5acc4ff8f59f1047486b75ec309e6ef}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV64}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5325ae7b0f4226bedf408b5b39e5f859}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV128}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0794b0c6f26d4193ddab37ba282d0731}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV128}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa9a08389b0703331abb88267ad61425}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV256}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7d220027d409f06c0c28cd534f0e7b7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV256}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga33c965e855fbcc361a35ff1c9a66bb4d}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV512}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3abaf0e29cf1df66eaeb5dc3444b0233}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV512}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadd01f8988677f85b81b72cba0f40cc81}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1024}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf336a88f89de34ecbd87f72a219b2daa}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1024}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab0c14919c3296cd8d16a739effcc22be}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2048}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga18ac164fd90a352e78cfc3169d775f84}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2048}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0d7c00df336fd2a4bb7e75bb910d1e4b}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4096}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga263a3bfbbe2138fa36e7144711aa4d27}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4096}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab2624719573ddbd24c49e9a25cfc0c0f}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8192}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab27a55f6cd7c61c24994bd9db35e308c}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8192}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6385408da7fa4c343367f8e857427e09}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16384}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7bcd1eea3b1c01c43a1d92026fa6a894}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16384}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa91f8dd2511135a5729748e6656cd6bc}{CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32768}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac154e2ee14f20a3a308dbe0c0c08b705}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32768}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0acd319503c1f688a2595b5b7a48f684}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad371bf38a74f9644f5fb00ba8d4ccb8e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+MASK}}~0x\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1962040f818e32965a03ae6137fbeaba}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46a25c47f249a633a8075a149408f726}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac64ac4b6f5d70421884370777642ca43}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa7050c51e078a1db3fe844bcdf41ef7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54a2d204fd4ead6330331eebeef60fb1}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d37f39d3dfdb873bfb0bc84711685bf}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac1339b103603ee5bf6b00b1b2818b9df}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV64}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae31f330d6a2e6c840e8497f3a8b31b0e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV128}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga44a8cc94a03dbf27b7f18b9b6c68ca47}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV256}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga84e530e40f6c0ef77680fe8c3d9f898e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV512}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacabe3b03a846605117e2ab59f4d0f477}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1024}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a65e7500961453d3752837dfe982b6f}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2048}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga79641aeaf2a1bbe7b16f386c05c9c998}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4096}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d03807812ea45dd36ddf65e8b798c1b}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8192}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa88d0134ade016ce7c83434579adb6e7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16384}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6270c7952695c39e5c3b50315ea82756}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32768}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b6cbdd4b146d1605f25724a7a2cd14f}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1962040f818e32965a03ae6137fbeaba}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7144aec034a1d1fc21a37105197e550a}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46a25c47f249a633a8075a149408f726}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3101faff593b27af5634b16649d98c9}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac64ac4b6f5d70421884370777642ca43}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf36f39202b342b6b8ec950dbf1e5b90e}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa7050c51e078a1db3fe844bcdf41ef7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3a70ba5dd4de96be6bb67a4b1cf434c9}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54a2d204fd4ead6330331eebeef60fb1}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadd64d76de15f4d52f9e106bb1fd3af21}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d37f39d3dfdb873bfb0bc84711685bf}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadf9aea4a57c81e4b6b176fb33a215644}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV64}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac1339b103603ee5bf6b00b1b2818b9df}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV64}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafbfa4f7f4ea164f974ded9ca1ef54cac}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV128}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae31f330d6a2e6c840e8497f3a8b31b0e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV128}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9f60632eff79adcc539b007928768417}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV256}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga44a8cc94a03dbf27b7f18b9b6c68ca47}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV256}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga61b48dbe0ce1b05d73d2e16068e34260}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV512}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga84e530e40f6c0ef77680fe8c3d9f898e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV512}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga383d5e86501366e1f6e1e36888b7746f}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1024}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacabe3b03a846605117e2ab59f4d0f477}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1024}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c11966eeb7efe4cc93f642c645c2757}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2048}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a65e7500961453d3752837dfe982b6f}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2048}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga26ee1a4237981e2e90051d652e574867}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4096}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga79641aeaf2a1bbe7b16f386c05c9c998}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4096}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaeed8d53f764324451a77a8d3c232bced}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8192}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d03807812ea45dd36ddf65e8b798c1b}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8192}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5df8d7ab761c8b23a6a408be18752d94}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16384}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa88d0134ade016ce7c83434579adb6e7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16384}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga03f047a51f7ed8ed9cdde5efd2a05dc0}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32768}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6270c7952695c39e5c3b50315ea82756}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32768}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaba479c75d1e98f28d0c5558bb24896d5}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8693f419a56d009062db90da2af8b186}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+MASK}}~0x3000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0bf03750e645c794e5ed0dc066827616}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV16}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0754321b999ae6bf889e65e4c59ed631}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV32}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9075dad57e3f5327332f0f153cdbe39f}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV64}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f957a37db08bd66f1a33436cbbff0d3}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV128}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9048c8ba8e42eecd81f9b640cfb73a2d}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0bf03750e645c794e5ed0dc066827616}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV16}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4c9ad339a4740a6ec261b50baf033b5a}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV32}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0754321b999ae6bf889e65e4c59ed631}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV32}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaea22331f4d019dd7efc29534ddd1a16e}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV64}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9075dad57e3f5327332f0f153cdbe39f}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV64}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7836f95ac1cbf3b15821e8125138606}{CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV128}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f957a37db08bd66f1a33436cbbff0d3}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV128}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5773d159197f5d9445362b21f9e07e4d}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga49eb8673c0327d9bbe4a2988b1dc347f}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+MASK}}~0x00000033\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga15eeda323f30b0b27cc659b63f756c2b}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cd6b2890ee5d31873efad4e90bf17a9}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+MASK}}~0x3\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga36f452b4890b3c11e26987c2a2936a39}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV1}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60555dfa926b21bff2db4b09394d0c4d}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV2}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3b31c43de3bfac4fbd0f45d2592ba6d2}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV4}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad2592674624f0d2e1a3a25438ba3cfc1}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV8}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga38e9a6ff8138667943a885ac7a76ddcd}{CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga36f452b4890b3c11e26987c2a2936a39}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga582575dae547e1dbb30f9c616f4aeb0d}{CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60555dfa926b21bff2db4b09394d0c4d}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d353479449e3ad05e8e1ea22c969ac4}{CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3b31c43de3bfac4fbd0f45d2592ba6d2}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV4}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b8a08e2dd0c675ba42599d33ebb1571}{CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad2592674624f0d2e1a3a25438ba3cfc1}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV8}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1baa0371098e0c74fbc819abae4912a6}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b4f646d5c8dd9706bd6c2f9432cea9f}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+MASK}}~0x30\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1076eef9a9bb49b3542af273d03d4f5}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV1}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a7ecb4ccad4e0627d4c50bcf7889561}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV2}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54f57ee5252d7bb04428a38df3d99150}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV4}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga71dfea657661656484b96dcf180b9ced}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV8}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga59dc4c6c7a2608287f8c90c3854d7913}{CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1076eef9a9bb49b3542af273d03d4f5}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV1}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46f63c35bed381dc625f1527710b3ae1}{CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a7ecb4ccad4e0627d4c50bcf7889561}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV2}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bd452d1735755481867554f5b7d8789}{CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54f57ee5252d7bb04428a38df3d99150}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV4}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6281095899a78f6fb0f852c0beb4615d}{CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga71dfea657661656484b96dcf180b9ced}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV8}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga280d56ad42ed1bb14983d05fc7f75f4c}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad169d15bc9896b43458d4ebada276e95}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga03a6bf53ad677eff61b4902915316f0a}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5394211095dd0a150c236789d4daa99d}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga63f4d015608102be1bc14f00d9947d4e}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2299fcd2bc5938dd39d4257e9610bad}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga61abb60078c68b4175ab2fef6b064dd1}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2299fcd2bc5938dd39d4257e9610bad}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga918822a4327a1895084ea9add824905a}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga43a0342f5d27d982013a04142cc5c026}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab9b7a06392812be14bac14b706448b48}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6592bf1af1a306537f408932c48341e5}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7875cbd3598e47ff4a76464c71731935}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+LFACLK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa235c5a88480e2d43220ddc3e975875c}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+PCNT0\+S0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2661c8dc68f2bafa2876bdb9f308335c}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6592bf1af1a306537f408932c48341e5}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bc1025c2ff33e91d5dd8ee6fc5d5a5f}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+LFACLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7875cbd3598e47ff4a76464c71731935}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+LFACLK}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d897c74c22fe5e7da9baf645469c58b}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+PCNT0\+S0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa235c5a88480e2d43220ddc3e975875c}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+PCNT0\+S0}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2ea10f21768a87a5038b3babc9b270a9}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b16174bb527e5d1e488c3ca4b767ea5}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga753f98f2191f79734770740536118ad9}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac7790a223fd7024cd9d1c051002d2323}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3746085f0702f4cffce7cee6fb74523e}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac7790a223fd7024cd9d1c051002d2323}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga571f21f0735a10538ded5ad0418c27ca}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaad65f8778020f47c05c58157b7e98cf2}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga70276f66d6b60e32c673ea7a92eb689a}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga238a5477a75cfe4ccfb3309ca5f8d1cb}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga70538811b9751d041f627006ac4ca5ef}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+LFACLK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6519eb486f6a7b990a0defd28c2f3f9d}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+PCNT1\+S0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60e856caf79f258a71953dea8f3e7255}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga238a5477a75cfe4ccfb3309ca5f8d1cb}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a324547d9786cf09e2b7856a6b9b946}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+LFACLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga70538811b9751d041f627006ac4ca5ef}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+LFACLK}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d31f065d0f9e1030270afbb909223c8}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+PCNT1\+S0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6519eb486f6a7b990a0defd28c2f3f9d}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+PCNT1\+S0}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a42ce3e4fb4d3ff586a6a436f365902}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d62a41377206bdb7888d3c6d8f0d0b2}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabb236aed77f42c36a57e48b610a74cd1}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab3d9acb959db8aa447be8ed662bf23a9}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5c6770a31e1c59a6cf8368be24285fd}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab3d9acb959db8aa447be8ed662bf23a9}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga140880348c268747f6d05a0df7ed4cbc}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacaa295c12751d6fad01940ffe0de89b3}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67081ef05157f3a99a8f215d80e9cc15}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaac0bd1a1ee7c489496ca41b678434962}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3897cf1c96a2974107985a606308cbe}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+LFACLK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga07b76d0bc625cb622b16c89a36219fb4}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+PCNT2\+S0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga65bd146fd4894146810b030e3e313c80}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaac0bd1a1ee7c489496ca41b678434962}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6a7e7348964adf130f556af3cf270a6d}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+LFACLK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3897cf1c96a2974107985a606308cbe}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+LFACLK}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaabd8fbd7c596000638aa522e3ec6a036}{CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+PCNT2\+S0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga07b76d0bc625cb622b16c89a36219fb4}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+PCNT2\+S0}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7256d39139a8f54340ad80c276a9e78a}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+RESETVALUE}}~0x00000020\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga20da3de4b7287d9010c9013729e96f5e}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+MASK}}~0x0000007\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae816082a10daa5bcdd46e203ad79af9e}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga048818724794806dfb84f5cf80a61b6c}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3581c9e2714ed7e2bf97b8519e7ca0db}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e88142d256874ed2c1399e2c0b14109}{CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3581c9e2714ed7e2bf97b8519e7ca0db}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaabdf95a43f2d0106153d23343ccf236}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga75baa52bc23acc405328636ddaf09f6e}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga32497b1d4e9a28e6150382e05e51b218}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4cf5e27418092b70855912648fc6512}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac47d8e0007a2ad3743add230a91afc78}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4cf5e27418092b70855912648fc6512}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1570ed12f5f87ef0f7ec161f425944c0}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacd8409449671ffb2c4d474efdbc60793}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+MASK}}~0x70\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab98e379250449a76d8e2a1a330b58c77}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV1}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaecba3b2410bade37b0c33bbe14a7b1aa}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV2}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga365a16bc7d1aff2e653243b92777019c}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DEFAULT}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadb148ddd1f6b266a1ab6b757a15981d1}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV4}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga13efcfa8acf96f7e06a10fbe740a87e9}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV8}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67759b1b7d0995ca2219e34e850c35aa}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV16}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6913f429c31f18c80551f1c00f9a8ac3}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV32}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b3d2e3a0c3f122fb8e39f78eba47f64}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV64}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54d3385c28a92bbcf810bcb4cfc10810}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV128}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b06da7f3ea6caad49ea2bc305e2e034}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab98e379250449a76d8e2a1a330b58c77}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV1}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e4df0ad817980574b73d0603edcb76}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaecba3b2410bade37b0c33bbe14a7b1aa}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV2}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab5eea31f51c9a9c0642b0c04171c359d}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga365a16bc7d1aff2e653243b92777019c}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab1b253d317922ef15d2e0f96fcdecd1a}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadb148ddd1f6b266a1ab6b757a15981d1}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV4}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga23f5d5549f0f0e94358b91f983eef4a7}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga13efcfa8acf96f7e06a10fbe740a87e9}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV8}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga04daa26abb2478b0268e837b888bd501}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67759b1b7d0995ca2219e34e850c35aa}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV16}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa493821dd1f863e03e174990a87c2870}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV32}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6913f429c31f18c80551f1c00f9a8ac3}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV32}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga93b77aa445b44fd832489b8a11232135}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV64}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b3d2e3a0c3f122fb8e39f78eba47f64}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV64}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaca48060085a034826967fb7bf9a7493b}{CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV128}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54d3385c28a92bbcf810bcb4cfc10810}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV128}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8aa0ac2e6c15246e8463f8000be4a71}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b916e23f2d1a5cbc5c0d70e104391d6}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+MASK}}~0x0000001\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga639325f504ba7140e0713da2ff384c8e}{CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga29574999cd16b0b58896225487458385}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83b164f859f26e5520e23922bd2cc03e}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa199f22660b5d3a1cb4f49620c68900d}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a66cb959e77aa19dd87b7969a5068e5}{CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa199f22660b5d3a1cb4f49620c68900d}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaac61ba619208d271b878c01f2ad2146d}{CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9d503202a72f7bfe3c914844d8ca8ee}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf367f6eed1b6478fbe99e05bac1d480e}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9be0dff8328216c8acf920b9cbf34695}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac04af24516fa0bcf3cb977b8e4f92c59}{CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9be0dff8328216c8acf920b9cbf34695}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef1272def632943cd70f251204c63b7}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac09c7206f0688d34c3a54b17f1483ebf}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK}}~0x1\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51995f0fa0073ff4d996c69ffee51cf9}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac24ebe76f10e77798d49b33a1f02c468}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga17764a46869a2b20711d64d39d226249}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga214d3484d3a1252f1a13d012ad30f4ed}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad77c3869751c98c9d6ae7a02d78f57bd}{CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51995f0fa0073ff4d996c69ffee51cf9}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad6c0bb56d0444bfa6296c8c00823d022}{CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac24ebe76f10e77798d49b33a1f02c468}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a2be1253832c13f2f09c13c3383a735}{CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga17764a46869a2b20711d64d39d226249}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf28ecbaab931b995bd4bdf04f8764278}{CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga214d3484d3a1252f1a13d012ad30f4ed}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ba72786ca30c21dfd5a25bd46b58487}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacf2dfa49dd58745e8efdbab1e44817c5}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaaff8f3670f9514bb28cc846d6d56992}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga80dbf533decae4f849fbe786aedf28f8}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac8876c98977b2f66abadfaacc7abffe5}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad9fb0e12852005b83f6da470d218150c}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4ae9bac85e6c6d2d925d9293d472a9aa}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad885a0985c9fd8f5e4f117fe9e0f8c49}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga289b276b099ebdb3a98b138765897fed}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~0x0000580\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga614feb98aba80ff4a601e86e39ff4b16}{CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac8876c98977b2f66abadfaacc7abffe5}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad2e200ce0b507e73f3a90ad423c6d411}{CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad9fb0e12852005b83f6da470d218150c}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9ced2788efc7feb68827004e1456d60a}{CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4ae9bac85e6c6d2d925d9293d472a9aa}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaefc07f403a702b45eda006024034394b}{CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad885a0985c9fd8f5e4f117fe9e0f8c49}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b37d8e757fb13756d7f7c1770427ea1}{CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga289b276b099ebdb3a98b138765897fed}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac577b52eb704f4c09ae876861fb00283}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_11MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_11MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}{\_CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac577b52eb704f4c09ae876861fb00283} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ~0x00000001\+UL}

Mode 11MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ebda8a2cc459f0cb80700ef1ca2814f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_14MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_14MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}{\_CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ebda8a2cc459f0cb80700ef1ca2814f} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ~0x00000000\+UL}

Mode 14MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac859bf39abd8e9344b6ad5917eae7e8d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_1MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_1MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}{\_CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac859bf39abd8e9344b6ad5917eae7e8d} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ~0x00000003\+UL}

Mode 1MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5a301beb894aa00fe598c45713c61f2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_21MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_21MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}{\_CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5a301beb894aa00fe598c45713c61f2} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ~0x00000007\+UL}

Mode 21MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab8a0b6dce2264d4db8ca47e47e5baff1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_28MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_28MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}{\_CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab8a0b6dce2264d4db8ca47e47e5baff1} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ~0x00000006\+UL}

Mode 28MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f119a20d5026ab9d3ad5f416763742c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_7MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_7MHZ@{\_CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}{\_CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f119a20d5026ab9d3ad5f416763742c} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ~0x00000002\+UL}

Mode 7MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b9b655edb46675f72a0ea6af457802f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT@{\_CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT@{\_CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT}{\_CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b9b655edb46675f72a0ea6af457802f} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cbf49373e209a2e18a0e0e242029164}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_MASK@{\_CMU\_AUXHFRCOCTRL\_BAND\_MASK}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_MASK@{\_CMU\_AUXHFRCOCTRL\_BAND\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_MASK}{\_CMU\_AUXHFRCOCTRL\_BAND\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cbf49373e209a2e18a0e0e242029164} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+MASK~0x700\+UL}

Bit mask for CMU\+\_\+\+BAND \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabb4a90e2173ed0eed2ea68a184c234be}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_BAND\_SHIFT@{\_CMU\_AUXHFRCOCTRL\_BAND\_SHIFT}}
\index{\_CMU\_AUXHFRCOCTRL\_BAND\_SHIFT@{\_CMU\_AUXHFRCOCTRL\_BAND\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_BAND\_SHIFT}{\_CMU\_AUXHFRCOCTRL\_BAND\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabb4a90e2173ed0eed2ea68a184c234be} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+SHIFT~8}

Shift value for CMU\+\_\+\+BAND \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2476c3efbee2e3dc51fab0758c386f0c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_MASK@{\_CMU\_AUXHFRCOCTRL\_MASK}}
\index{\_CMU\_AUXHFRCOCTRL\_MASK@{\_CMU\_AUXHFRCOCTRL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_MASK}{\_CMU\_AUXHFRCOCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2476c3efbee2e3dc51fab0758c386f0c} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+MASK~0x000007\+FFUL}

Mask for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac0620cfa5a5c7e5ca96ae663497490b5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_RESETVALUE@{\_CMU\_AUXHFRCOCTRL\_RESETVALUE}}
\index{\_CMU\_AUXHFRCOCTRL\_RESETVALUE@{\_CMU\_AUXHFRCOCTRL\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_RESETVALUE}{\_CMU\_AUXHFRCOCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac0620cfa5a5c7e5ca96ae663497490b5} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+RESETVALUE~0x00000080\+UL}

Default value for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a35641c4e62c3b70e4472686aee4d38}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT@{\_CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT}}
\index{\_CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT@{\_CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT}{\_CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a35641c4e62c3b70e4472686aee4d38} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT~0x00000080\+UL}

Mode DEFAULT for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab40773c8af0e5f8052509f548999bb5b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_TUNING\_MASK@{\_CMU\_AUXHFRCOCTRL\_TUNING\_MASK}}
\index{\_CMU\_AUXHFRCOCTRL\_TUNING\_MASK@{\_CMU\_AUXHFRCOCTRL\_TUNING\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_TUNING\_MASK}{\_CMU\_AUXHFRCOCTRL\_TUNING\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab40773c8af0e5f8052509f548999bb5b} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+MASK~0x\+FFUL}

Bit mask for CMU\+\_\+\+TUNING \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab83ddaaffc74b212976505c024e072a5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_AUXHFRCOCTRL\_TUNING\_SHIFT@{\_CMU\_AUXHFRCOCTRL\_TUNING\_SHIFT}}
\index{\_CMU\_AUXHFRCOCTRL\_TUNING\_SHIFT@{\_CMU\_AUXHFRCOCTRL\_TUNING\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_AUXHFRCOCTRL\_TUNING\_SHIFT}{\_CMU\_AUXHFRCOCTRL\_TUNING\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab83ddaaffc74b212976505c024e072a5} 
\#define \+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+TUNING \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga63bc8de7160dcb9cdc570e0f98651e9d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCNT\_CALCNT\_DEFAULT@{\_CMU\_CALCNT\_CALCNT\_DEFAULT}}
\index{\_CMU\_CALCNT\_CALCNT\_DEFAULT@{\_CMU\_CALCNT\_CALCNT\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCNT\_CALCNT\_DEFAULT}{\_CMU\_CALCNT\_CALCNT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga63bc8de7160dcb9cdc570e0f98651e9d} 
\#define \+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CALCNT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae7a30fef3fb2182e360d8e7e1c266784}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCNT\_CALCNT\_MASK@{\_CMU\_CALCNT\_CALCNT\_MASK}}
\index{\_CMU\_CALCNT\_CALCNT\_MASK@{\_CMU\_CALCNT\_CALCNT\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCNT\_CALCNT\_MASK}{\_CMU\_CALCNT\_CALCNT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae7a30fef3fb2182e360d8e7e1c266784} 
\#define \+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+MASK~0x\+FFFFFUL}

Bit mask for CMU\+\_\+\+CALCNT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d7d74dbc18fa0154363a14431e5bb43}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCNT\_CALCNT\_SHIFT@{\_CMU\_CALCNT\_CALCNT\_SHIFT}}
\index{\_CMU\_CALCNT\_CALCNT\_SHIFT@{\_CMU\_CALCNT\_CALCNT\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCNT\_CALCNT\_SHIFT}{\_CMU\_CALCNT\_CALCNT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d7d74dbc18fa0154363a14431e5bb43} 
\#define \+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+CALCNT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6a94642c308de711675827cdd8b10724}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCNT\_MASK@{\_CMU\_CALCNT\_MASK}}
\index{\_CMU\_CALCNT\_MASK@{\_CMU\_CALCNT\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCNT\_MASK}{\_CMU\_CALCNT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6a94642c308de711675827cdd8b10724} 
\#define \+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+MASK~0x000\+FFFFFUL}

Mask for CMU\+\_\+\+CALCNT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadf2e4c605f22485134abf9c618d7a81a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCNT\_RESETVALUE@{\_CMU\_CALCNT\_RESETVALUE}}
\index{\_CMU\_CALCNT\_RESETVALUE@{\_CMU\_CALCNT\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCNT\_RESETVALUE}{\_CMU\_CALCNT\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadf2e4c605f22485134abf9c618d7a81a} 
\#define \+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+CALCNT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga379099c00a9d90d2b46827e0e962325c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_CONT\_DEFAULT@{\_CMU\_CALCTRL\_CONT\_DEFAULT}}
\index{\_CMU\_CALCTRL\_CONT\_DEFAULT@{\_CMU\_CALCTRL\_CONT\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_CONT\_DEFAULT}{\_CMU\_CALCTRL\_CONT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga379099c00a9d90d2b46827e0e962325c} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga86d6a955288e180ea159eaa6b724ba6d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_CONT\_MASK@{\_CMU\_CALCTRL\_CONT\_MASK}}
\index{\_CMU\_CALCTRL\_CONT\_MASK@{\_CMU\_CALCTRL\_CONT\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_CONT\_MASK}{\_CMU\_CALCTRL\_CONT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga86d6a955288e180ea159eaa6b724ba6d} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+CONT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac0bc4666b9878768e7763a7cf1d084fd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_CONT\_SHIFT@{\_CMU\_CALCTRL\_CONT\_SHIFT}}
\index{\_CMU\_CALCTRL\_CONT\_SHIFT@{\_CMU\_CALCTRL\_CONT\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_CONT\_SHIFT}{\_CMU\_CALCTRL\_CONT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac0bc4666b9878768e7763a7cf1d084fd} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+CONT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bfe481f420e11fd357b029f6f4007}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO@{\_CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO@{\_CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO}{\_CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bfe481f420e11fd357b029f6f4007} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+AUXHFRCO~0x00000005\+UL}

Mode AUXHFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga88b2e99abc4be19f4483385f576c3c80}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_DEFAULT@{\_CMU\_CALCTRL\_DOWNSEL\_DEFAULT}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_DEFAULT@{\_CMU\_CALCTRL\_DOWNSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_DEFAULT}{\_CMU\_CALCTRL\_DOWNSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga88b2e99abc4be19f4483385f576c3c80} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1526b3c0af4061a49959c9be1ae52246}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_HFCLK@{\_CMU\_CALCTRL\_DOWNSEL\_HFCLK}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_HFCLK@{\_CMU\_CALCTRL\_DOWNSEL\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_HFCLK}{\_CMU\_CALCTRL\_DOWNSEL\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1526b3c0af4061a49959c9be1ae52246} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFCLK~0x00000000\+UL}

Mode HFCLK for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaea22c41fb2c0959fa7c8ec35d86a0313}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_HFRCO@{\_CMU\_CALCTRL\_DOWNSEL\_HFRCO}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_HFRCO@{\_CMU\_CALCTRL\_DOWNSEL\_HFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_HFRCO}{\_CMU\_CALCTRL\_DOWNSEL\_HFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaea22c41fb2c0959fa7c8ec35d86a0313} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFRCO~0x00000003\+UL}

Mode HFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac1609c23885344300402cf5a83766085}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_HFXO@{\_CMU\_CALCTRL\_DOWNSEL\_HFXO}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_HFXO@{\_CMU\_CALCTRL\_DOWNSEL\_HFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_HFXO}{\_CMU\_CALCTRL\_DOWNSEL\_HFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac1609c23885344300402cf5a83766085} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFXO~0x00000001\+UL}

Mode HFXO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac13087dc12ed3b7c116df86b89fa7889}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_LFRCO@{\_CMU\_CALCTRL\_DOWNSEL\_LFRCO}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_LFRCO@{\_CMU\_CALCTRL\_DOWNSEL\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_LFRCO}{\_CMU\_CALCTRL\_DOWNSEL\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac13087dc12ed3b7c116df86b89fa7889} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFRCO~0x00000004\+UL}

Mode LFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7740af44f76e8ac0a326050a513376b1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_LFXO@{\_CMU\_CALCTRL\_DOWNSEL\_LFXO}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_LFXO@{\_CMU\_CALCTRL\_DOWNSEL\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_LFXO}{\_CMU\_CALCTRL\_DOWNSEL\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7740af44f76e8ac0a326050a513376b1} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFXO~0x00000002\+UL}

Mode LFXO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f1d46e32999cca4835a1e2292d25ae4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_MASK@{\_CMU\_CALCTRL\_DOWNSEL\_MASK}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_MASK@{\_CMU\_CALCTRL\_DOWNSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_MASK}{\_CMU\_CALCTRL\_DOWNSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f1d46e32999cca4835a1e2292d25ae4} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+MASK~0x38\+UL}

Bit mask for CMU\+\_\+\+DOWNSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7889c3f5972b96f9cebd5f0926b97bce}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_DOWNSEL\_SHIFT@{\_CMU\_CALCTRL\_DOWNSEL\_SHIFT}}
\index{\_CMU\_CALCTRL\_DOWNSEL\_SHIFT@{\_CMU\_CALCTRL\_DOWNSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_DOWNSEL\_SHIFT}{\_CMU\_CALCTRL\_DOWNSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7889c3f5972b96f9cebd5f0926b97bce} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+DOWNSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga830a0d835b0bf6c0ba1bc609b833526e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_MASK@{\_CMU\_CALCTRL\_MASK}}
\index{\_CMU\_CALCTRL\_MASK@{\_CMU\_CALCTRL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_MASK}{\_CMU\_CALCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga830a0d835b0bf6c0ba1bc609b833526e} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+MASK~0x0000007\+FUL}

Mask for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga97850ca2a80c29234cccf27dafbdea24}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_RESETVALUE@{\_CMU\_CALCTRL\_RESETVALUE}}
\index{\_CMU\_CALCTRL\_RESETVALUE@{\_CMU\_CALCTRL\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_RESETVALUE}{\_CMU\_CALCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga97850ca2a80c29234cccf27dafbdea24} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga47a612aecac271f5f3f2800935e17dc8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_UPSEL\_AUXHFRCO@{\_CMU\_CALCTRL\_UPSEL\_AUXHFRCO}}
\index{\_CMU\_CALCTRL\_UPSEL\_AUXHFRCO@{\_CMU\_CALCTRL\_UPSEL\_AUXHFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_UPSEL\_AUXHFRCO}{\_CMU\_CALCTRL\_UPSEL\_AUXHFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga47a612aecac271f5f3f2800935e17dc8} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+AUXHFRCO~0x00000004\+UL}

Mode AUXHFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga42d6bbec5abefaaf8ad13d3a82d56e7d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_UPSEL\_DEFAULT@{\_CMU\_CALCTRL\_UPSEL\_DEFAULT}}
\index{\_CMU\_CALCTRL\_UPSEL\_DEFAULT@{\_CMU\_CALCTRL\_UPSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_UPSEL\_DEFAULT}{\_CMU\_CALCTRL\_UPSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga42d6bbec5abefaaf8ad13d3a82d56e7d} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga687b5479d848db6cc25b236c56dd45d5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_UPSEL\_HFRCO@{\_CMU\_CALCTRL\_UPSEL\_HFRCO}}
\index{\_CMU\_CALCTRL\_UPSEL\_HFRCO@{\_CMU\_CALCTRL\_UPSEL\_HFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_UPSEL\_HFRCO}{\_CMU\_CALCTRL\_UPSEL\_HFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga687b5479d848db6cc25b236c56dd45d5} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFRCO~0x00000002\+UL}

Mode HFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga58749639e64eb2673478020bf29d6763}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_UPSEL\_HFXO@{\_CMU\_CALCTRL\_UPSEL\_HFXO}}
\index{\_CMU\_CALCTRL\_UPSEL\_HFXO@{\_CMU\_CALCTRL\_UPSEL\_HFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_UPSEL\_HFXO}{\_CMU\_CALCTRL\_UPSEL\_HFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga58749639e64eb2673478020bf29d6763} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFXO~0x00000000\+UL}

Mode HFXO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaffd4f7c09a20c2226c179803f86743a0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_UPSEL\_LFRCO@{\_CMU\_CALCTRL\_UPSEL\_LFRCO}}
\index{\_CMU\_CALCTRL\_UPSEL\_LFRCO@{\_CMU\_CALCTRL\_UPSEL\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_UPSEL\_LFRCO}{\_CMU\_CALCTRL\_UPSEL\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaffd4f7c09a20c2226c179803f86743a0} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFRCO~0x00000003\+UL}

Mode LFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad3693c7a234a792ad38c2ec310562a8f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_UPSEL\_LFXO@{\_CMU\_CALCTRL\_UPSEL\_LFXO}}
\index{\_CMU\_CALCTRL\_UPSEL\_LFXO@{\_CMU\_CALCTRL\_UPSEL\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_UPSEL\_LFXO}{\_CMU\_CALCTRL\_UPSEL\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad3693c7a234a792ad38c2ec310562a8f} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFXO~0x00000001\+UL}

Mode LFXO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad258ad6f2135ba97a95f2979fb6619e1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_UPSEL\_MASK@{\_CMU\_CALCTRL\_UPSEL\_MASK}}
\index{\_CMU\_CALCTRL\_UPSEL\_MASK@{\_CMU\_CALCTRL\_UPSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_UPSEL\_MASK}{\_CMU\_CALCTRL\_UPSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad258ad6f2135ba97a95f2979fb6619e1} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+MASK~0x7\+UL}

Bit mask for CMU\+\_\+\+UPSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0d629279d3a1d4e79dfe6367827bd33f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CALCTRL\_UPSEL\_SHIFT@{\_CMU\_CALCTRL\_UPSEL\_SHIFT}}
\index{\_CMU\_CALCTRL\_UPSEL\_SHIFT@{\_CMU\_CALCTRL\_UPSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CALCTRL\_UPSEL\_SHIFT}{\_CMU\_CALCTRL\_UPSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0d629279d3a1d4e79dfe6367827bd33f} 
\#define \+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+UPSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae2929db6ff2853e92cd1545fdb953ee4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_CALSTART\_DEFAULT@{\_CMU\_CMD\_CALSTART\_DEFAULT}}
\index{\_CMU\_CMD\_CALSTART\_DEFAULT@{\_CMU\_CMD\_CALSTART\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_CALSTART\_DEFAULT}{\_CMU\_CMD\_CALSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae2929db6ff2853e92cd1545fdb953ee4} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga02dce02fbb03e1499c21f2502cea7e99}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_CALSTART\_MASK@{\_CMU\_CMD\_CALSTART\_MASK}}
\index{\_CMU\_CMD\_CALSTART\_MASK@{\_CMU\_CMD\_CALSTART\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_CALSTART\_MASK}{\_CMU\_CMD\_CALSTART\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga02dce02fbb03e1499c21f2502cea7e99} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+CALSTART \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga09dba3347b483a83c07deab88bd3bd1c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_CALSTART\_SHIFT@{\_CMU\_CMD\_CALSTART\_SHIFT}}
\index{\_CMU\_CMD\_CALSTART\_SHIFT@{\_CMU\_CMD\_CALSTART\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_CALSTART\_SHIFT}{\_CMU\_CMD\_CALSTART\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga09dba3347b483a83c07deab88bd3bd1c} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+CALSTART \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad3adb6c5571f3d12345cf7c9d959054e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_CALSTOP\_DEFAULT@{\_CMU\_CMD\_CALSTOP\_DEFAULT}}
\index{\_CMU\_CMD\_CALSTOP\_DEFAULT@{\_CMU\_CMD\_CALSTOP\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_CALSTOP\_DEFAULT}{\_CMU\_CMD\_CALSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad3adb6c5571f3d12345cf7c9d959054e} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab1f6d688836843c48dbc8cb1d9afd9ee}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_CALSTOP\_MASK@{\_CMU\_CMD\_CALSTOP\_MASK}}
\index{\_CMU\_CMD\_CALSTOP\_MASK@{\_CMU\_CMD\_CALSTOP\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_CALSTOP\_MASK}{\_CMU\_CMD\_CALSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab1f6d688836843c48dbc8cb1d9afd9ee} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+CALSTOP \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c5d55175376271fbe3d90542e696fb4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_CALSTOP\_SHIFT@{\_CMU\_CMD\_CALSTOP\_SHIFT}}
\index{\_CMU\_CMD\_CALSTOP\_SHIFT@{\_CMU\_CMD\_CALSTOP\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_CALSTOP\_SHIFT}{\_CMU\_CMD\_CALSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c5d55175376271fbe3d90542e696fb4} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+CALSTOP \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae9b8ff47dba7b2e7c84b94c4131da36a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_HFCLKSEL\_DEFAULT@{\_CMU\_CMD\_HFCLKSEL\_DEFAULT}}
\index{\_CMU\_CMD\_HFCLKSEL\_DEFAULT@{\_CMU\_CMD\_HFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_HFCLKSEL\_DEFAULT}{\_CMU\_CMD\_HFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae9b8ff47dba7b2e7c84b94c4131da36a} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b86bf7fdb03e41bc6f9a6d837c167c9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_HFCLKSEL\_HFRCO@{\_CMU\_CMD\_HFCLKSEL\_HFRCO}}
\index{\_CMU\_CMD\_HFCLKSEL\_HFRCO@{\_CMU\_CMD\_HFCLKSEL\_HFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_HFCLKSEL\_HFRCO}{\_CMU\_CMD\_HFCLKSEL\_HFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b86bf7fdb03e41bc6f9a6d837c167c9} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFRCO~0x00000001\+UL}

Mode HFRCO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaec00bd1e7b6df75e8db03f881a460280}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_HFCLKSEL\_HFXO@{\_CMU\_CMD\_HFCLKSEL\_HFXO}}
\index{\_CMU\_CMD\_HFCLKSEL\_HFXO@{\_CMU\_CMD\_HFCLKSEL\_HFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_HFCLKSEL\_HFXO}{\_CMU\_CMD\_HFCLKSEL\_HFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaec00bd1e7b6df75e8db03f881a460280} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFXO~0x00000002\+UL}

Mode HFXO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga249ce20e6b857443876562f3dd018b89}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_HFCLKSEL\_LFRCO@{\_CMU\_CMD\_HFCLKSEL\_LFRCO}}
\index{\_CMU\_CMD\_HFCLKSEL\_LFRCO@{\_CMU\_CMD\_HFCLKSEL\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_HFCLKSEL\_LFRCO}{\_CMU\_CMD\_HFCLKSEL\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga249ce20e6b857443876562f3dd018b89} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFRCO~0x00000003\+UL}

Mode LFRCO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8fb745be8a41cc957f4b2dcc56cc5866}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_HFCLKSEL\_LFXO@{\_CMU\_CMD\_HFCLKSEL\_LFXO}}
\index{\_CMU\_CMD\_HFCLKSEL\_LFXO@{\_CMU\_CMD\_HFCLKSEL\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_HFCLKSEL\_LFXO}{\_CMU\_CMD\_HFCLKSEL\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8fb745be8a41cc957f4b2dcc56cc5866} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFXO~0x00000004\+UL}

Mode LFXO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafd100ed2b1e1e8348ea49d6cd1fb96a6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_HFCLKSEL\_MASK@{\_CMU\_CMD\_HFCLKSEL\_MASK}}
\index{\_CMU\_CMD\_HFCLKSEL\_MASK@{\_CMU\_CMD\_HFCLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_HFCLKSEL\_MASK}{\_CMU\_CMD\_HFCLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafd100ed2b1e1e8348ea49d6cd1fb96a6} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+MASK~0x7\+UL}

Bit mask for CMU\+\_\+\+HFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga54faef1eab3781daf55125e659ce0cb7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_HFCLKSEL\_SHIFT@{\_CMU\_CMD\_HFCLKSEL\_SHIFT}}
\index{\_CMU\_CMD\_HFCLKSEL\_SHIFT@{\_CMU\_CMD\_HFCLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_HFCLKSEL\_SHIFT}{\_CMU\_CMD\_HFCLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga54faef1eab3781daf55125e659ce0cb7} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga59998d82d0de68c2b526a67e947093c2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_MASK@{\_CMU\_CMD\_MASK}}
\index{\_CMU\_CMD\_MASK@{\_CMU\_CMD\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_MASK}{\_CMU\_CMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga59998d82d0de68c2b526a67e947093c2} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+MASK~0x000000\+FFUL}

Mask for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga56efe3a69157edea08a962db9532dbd2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_RESETVALUE@{\_CMU\_CMD\_RESETVALUE}}
\index{\_CMU\_CMD\_RESETVALUE@{\_CMU\_CMD\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_RESETVALUE}{\_CMU\_CMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga56efe3a69157edea08a962db9532dbd2} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga14d1b926be99eae3fd07a305311b25a8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_USBCCLKSEL\_DEFAULT@{\_CMU\_CMD\_USBCCLKSEL\_DEFAULT}}
\index{\_CMU\_CMD\_USBCCLKSEL\_DEFAULT@{\_CMU\_CMD\_USBCCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_USBCCLKSEL\_DEFAULT}{\_CMU\_CMD\_USBCCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga14d1b926be99eae3fd07a305311b25a8} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga67fe6514b5be43ae216836418b5a1d1b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV@{\_CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV}}
\index{\_CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV@{\_CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV}{\_CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga67fe6514b5be43ae216836418b5a1d1b} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+HFCLKNODIV~0x00000001\+UL}

Mode HFCLKNODIV for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5905227091853beb04f6cd193a3a5bfe}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_USBCCLKSEL\_LFRCO@{\_CMU\_CMD\_USBCCLKSEL\_LFRCO}}
\index{\_CMU\_CMD\_USBCCLKSEL\_LFRCO@{\_CMU\_CMD\_USBCCLKSEL\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_USBCCLKSEL\_LFRCO}{\_CMU\_CMD\_USBCCLKSEL\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5905227091853beb04f6cd193a3a5bfe} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFRCO~0x00000003\+UL}

Mode LFRCO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab0507d8cbb0ffe750041883ce8533514}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_USBCCLKSEL\_LFXO@{\_CMU\_CMD\_USBCCLKSEL\_LFXO}}
\index{\_CMU\_CMD\_USBCCLKSEL\_LFXO@{\_CMU\_CMD\_USBCCLKSEL\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_USBCCLKSEL\_LFXO}{\_CMU\_CMD\_USBCCLKSEL\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab0507d8cbb0ffe750041883ce8533514} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFXO~0x00000002\+UL}

Mode LFXO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a6abd8f293b4a9a53b94af35c66030a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_USBCCLKSEL\_MASK@{\_CMU\_CMD\_USBCCLKSEL\_MASK}}
\index{\_CMU\_CMD\_USBCCLKSEL\_MASK@{\_CMU\_CMD\_USBCCLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_USBCCLKSEL\_MASK}{\_CMU\_CMD\_USBCCLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a6abd8f293b4a9a53b94af35c66030a} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+MASK~0x\+E0\+UL}

Bit mask for CMU\+\_\+\+USBCCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga566ebf52130c6405d804070068a9c453}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CMD\_USBCCLKSEL\_SHIFT@{\_CMU\_CMD\_USBCCLKSEL\_SHIFT}}
\index{\_CMU\_CMD\_USBCCLKSEL\_SHIFT@{\_CMU\_CMD\_USBCCLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CMD\_USBCCLKSEL\_SHIFT}{\_CMU\_CMD\_USBCCLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga566ebf52130c6405d804070068a9c453} 
\#define \+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+USBCCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga85eb5e4a7d1bf7c674ad56c3ac07db28}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO@{\_CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO@{\_CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO}{\_CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga85eb5e4a7d1bf7c674ad56c3ac07db28} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+AUXHFRCO~0x00000007\+UL}

Mode AUXHFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga95173ae51e53e58844c8184a4926b476}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_DEFAULT@{\_CMU\_CTRL\_CLKOUTSEL0\_DEFAULT}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_DEFAULT@{\_CMU\_CTRL\_CLKOUTSEL0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_DEFAULT}{\_CMU\_CTRL\_CLKOUTSEL0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga95173ae51e53e58844c8184a4926b476} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaec1ac438f9f43b207e11bc4334fc6afa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK16@{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK16}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK16@{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK16}{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaec1ac438f9f43b207e11bc4334fc6afa} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK16~0x00000005\+UL}

Mode HFCLK16 for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaecd18522fb2c711c25226d5d9f6219e3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK2@{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK2}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK2@{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK2}{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaecd18522fb2c711c25226d5d9f6219e3} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK2~0x00000002\+UL}

Mode HFCLK2 for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a7aba0759029b70a08781a593564834}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK4@{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK4}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK4@{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK4}{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a7aba0759029b70a08781a593564834} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK4~0x00000003\+UL}

Mode HFCLK4 for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2090f1cefb949d72fb50029808684bb3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK8@{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK8}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK8@{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK8}{\_CMU\_CTRL\_CLKOUTSEL0\_HFCLK8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2090f1cefb949d72fb50029808684bb3} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK8~0x00000004\+UL}

Mode HFCLK8 for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafe4670a078c3f92300148d95a655f862}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_HFRCO@{\_CMU\_CTRL\_CLKOUTSEL0\_HFRCO}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_HFRCO@{\_CMU\_CTRL\_CLKOUTSEL0\_HFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_HFRCO}{\_CMU\_CTRL\_CLKOUTSEL0\_HFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafe4670a078c3f92300148d95a655f862} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFRCO~0x00000000\+UL}

Mode HFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2adc230616074fe4468c5423d34e714d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_HFXO@{\_CMU\_CTRL\_CLKOUTSEL0\_HFXO}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_HFXO@{\_CMU\_CTRL\_CLKOUTSEL0\_HFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_HFXO}{\_CMU\_CTRL\_CLKOUTSEL0\_HFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2adc230616074fe4468c5423d34e714d} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFXO~0x00000001\+UL}

Mode HFXO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae49c54f76744e0cf06fe7468112e4957}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_MASK@{\_CMU\_CTRL\_CLKOUTSEL0\_MASK}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_MASK@{\_CMU\_CTRL\_CLKOUTSEL0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_MASK}{\_CMU\_CTRL\_CLKOUTSEL0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae49c54f76744e0cf06fe7468112e4957} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+MASK~0x700000\+UL}

Bit mask for CMU\+\_\+\+CLKOUTSEL0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d34c0ff1c04f69a0abb3dc485555b68}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_SHIFT@{\_CMU\_CTRL\_CLKOUTSEL0\_SHIFT}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_SHIFT@{\_CMU\_CTRL\_CLKOUTSEL0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_SHIFT}{\_CMU\_CTRL\_CLKOUTSEL0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d34c0ff1c04f69a0abb3dc485555b68} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+SHIFT~20}

Shift value for CMU\+\_\+\+CLKOUTSEL0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga064d27e9927b99cd38664f91a3d6c9a3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL0\_ULFRCO@{\_CMU\_CTRL\_CLKOUTSEL0\_ULFRCO}}
\index{\_CMU\_CTRL\_CLKOUTSEL0\_ULFRCO@{\_CMU\_CTRL\_CLKOUTSEL0\_ULFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL0\_ULFRCO}{\_CMU\_CTRL\_CLKOUTSEL0\_ULFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga064d27e9927b99cd38664f91a3d6c9a3} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+ULFRCO~0x00000006\+UL}

Mode ULFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga796c4005a62447f06827ee771dc57f7c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ}{\_CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga796c4005a62447f06827ee771dc57f7c} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+AUXHFRCOQ~0x00000007\+UL}

Mode AUXHFRCOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e97564cf33a9212246eaebb8cb910fa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_DEFAULT@{\_CMU\_CTRL\_CLKOUTSEL1\_DEFAULT}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_DEFAULT@{\_CMU\_CTRL\_CLKOUTSEL1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_DEFAULT}{\_CMU\_CTRL\_CLKOUTSEL1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e97564cf33a9212246eaebb8cb910fa} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga98ee6db2cd65ba74406231ab6d45a036}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_HFCLK@{\_CMU\_CTRL\_CLKOUTSEL1\_HFCLK}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_HFCLK@{\_CMU\_CTRL\_CLKOUTSEL1\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_HFCLK}{\_CMU\_CTRL\_CLKOUTSEL1\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga98ee6db2cd65ba74406231ab6d45a036} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFCLK~0x00000002\+UL}

Mode HFCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae3a9cb6d0d31644248a473e9ace718e0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ}{\_CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae3a9cb6d0d31644248a473e9ace718e0} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFRCOQ~0x00000006\+UL}

Mode HFRCOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9c64334a5a106b5d947493cfb5ba307d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_HFXOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_HFXOQ}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_HFXOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_HFXOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_HFXOQ}{\_CMU\_CTRL\_CLKOUTSEL1\_HFXOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9c64334a5a106b5d947493cfb5ba307d} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFXOQ~0x00000004\+UL}

Mode HFXOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga66e815009da284c9e64606d357ef1e66}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_LFRCO@{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCO}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCO@{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCO}{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga66e815009da284c9e64606d357ef1e66} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCO~0x00000000\+UL}

Mode LFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae6e1d6200eff530d5bd526ce94e407dc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ}{\_CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae6e1d6200eff530d5bd526ce94e407dc} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCOQ~0x00000005\+UL}

Mode LFRCOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gace4d2a3db0f7b16a205b77f7a8efcc6d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_LFXO@{\_CMU\_CTRL\_CLKOUTSEL1\_LFXO}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_LFXO@{\_CMU\_CTRL\_CLKOUTSEL1\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_LFXO}{\_CMU\_CTRL\_CLKOUTSEL1\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gace4d2a3db0f7b16a205b77f7a8efcc6d} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXO~0x00000001\+UL}

Mode LFXO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa140ac25cd41d4cb9411868a67ed7558}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_LFXOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_LFXOQ}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_LFXOQ@{\_CMU\_CTRL\_CLKOUTSEL1\_LFXOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_LFXOQ}{\_CMU\_CTRL\_CLKOUTSEL1\_LFXOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa140ac25cd41d4cb9411868a67ed7558} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXOQ~0x00000003\+UL}

Mode LFXOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga71592a9aa407692c5c5a62235da8b110}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_MASK@{\_CMU\_CTRL\_CLKOUTSEL1\_MASK}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_MASK@{\_CMU\_CTRL\_CLKOUTSEL1\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_MASK}{\_CMU\_CTRL\_CLKOUTSEL1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga71592a9aa407692c5c5a62235da8b110} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+MASK~0x7800000\+UL}

Bit mask for CMU\+\_\+\+CLKOUTSEL1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a00ad5e54dc1b809f6337e9ca1764e3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_CLKOUTSEL1\_SHIFT@{\_CMU\_CTRL\_CLKOUTSEL1\_SHIFT}}
\index{\_CMU\_CTRL\_CLKOUTSEL1\_SHIFT@{\_CMU\_CTRL\_CLKOUTSEL1\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_CLKOUTSEL1\_SHIFT}{\_CMU\_CTRL\_CLKOUTSEL1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a00ad5e54dc1b809f6337e9ca1764e3} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+SHIFT~23}

Shift value for CMU\+\_\+\+CLKOUTSEL1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6be8cb49405fa79c51efe13861071ceb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_DBGCLK\_AUXHFRCO@{\_CMU\_CTRL\_DBGCLK\_AUXHFRCO}}
\index{\_CMU\_CTRL\_DBGCLK\_AUXHFRCO@{\_CMU\_CTRL\_DBGCLK\_AUXHFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_DBGCLK\_AUXHFRCO}{\_CMU\_CTRL\_DBGCLK\_AUXHFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6be8cb49405fa79c51efe13861071ceb} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+AUXHFRCO~0x00000000\+UL}

Mode AUXHFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dd5c10d7bb5360d7848305360d5f382}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_DBGCLK\_DEFAULT@{\_CMU\_CTRL\_DBGCLK\_DEFAULT}}
\index{\_CMU\_CTRL\_DBGCLK\_DEFAULT@{\_CMU\_CTRL\_DBGCLK\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_DBGCLK\_DEFAULT}{\_CMU\_CTRL\_DBGCLK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dd5c10d7bb5360d7848305360d5f382} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga38a99bd3718154667fce4bd9d79016fc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_DBGCLK\_HFCLK@{\_CMU\_CTRL\_DBGCLK\_HFCLK}}
\index{\_CMU\_CTRL\_DBGCLK\_HFCLK@{\_CMU\_CTRL\_DBGCLK\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_DBGCLK\_HFCLK}{\_CMU\_CTRL\_DBGCLK\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga38a99bd3718154667fce4bd9d79016fc} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+HFCLK~0x00000001\+UL}

Mode HFCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6721ca140daf854880bad6bd31b1ef7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_DBGCLK\_MASK@{\_CMU\_CTRL\_DBGCLK\_MASK}}
\index{\_CMU\_CTRL\_DBGCLK\_MASK@{\_CMU\_CTRL\_DBGCLK\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_DBGCLK\_MASK}{\_CMU\_CTRL\_DBGCLK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6721ca140daf854880bad6bd31b1ef7} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+MASK~0x10000000\+UL}

Bit mask for CMU\+\_\+\+DBGCLK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga94b56707548091bb59736d1a33299721}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_DBGCLK\_SHIFT@{\_CMU\_CTRL\_DBGCLK\_SHIFT}}
\index{\_CMU\_CTRL\_DBGCLK\_SHIFT@{\_CMU\_CTRL\_DBGCLK\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_DBGCLK\_SHIFT}{\_CMU\_CTRL\_DBGCLK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga94b56707548091bb59736d1a33299721} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+SHIFT~28}

Shift value for CMU\+\_\+\+DBGCLK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga093a939d6b2ceb94df190f8efd721ee1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFCLKDIV\_DEFAULT@{\_CMU\_CTRL\_HFCLKDIV\_DEFAULT}}
\index{\_CMU\_CTRL\_HFCLKDIV\_DEFAULT@{\_CMU\_CTRL\_HFCLKDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFCLKDIV\_DEFAULT}{\_CMU\_CTRL\_HFCLKDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga093a939d6b2ceb94df190f8efd721ee1} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c22366fec6dd0c455fce2599144ae6b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFCLKDIV\_MASK@{\_CMU\_CTRL\_HFCLKDIV\_MASK}}
\index{\_CMU\_CTRL\_HFCLKDIV\_MASK@{\_CMU\_CTRL\_HFCLKDIV\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFCLKDIV\_MASK}{\_CMU\_CTRL\_HFCLKDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c22366fec6dd0c455fce2599144ae6b} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+MASK~0x1\+C000\+UL}

Bit mask for CMU\+\_\+\+HFCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab738dd99612bc0ff231a64a2871dc172}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFCLKDIV\_SHIFT@{\_CMU\_CTRL\_HFCLKDIV\_SHIFT}}
\index{\_CMU\_CTRL\_HFCLKDIV\_SHIFT@{\_CMU\_CTRL\_HFCLKDIV\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFCLKDIV\_SHIFT}{\_CMU\_CTRL\_HFCLKDIV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab738dd99612bc0ff231a64a2871dc172} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+SHIFT~14}

Shift value for CMU\+\_\+\+HFCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ec96498f6fa9a84e0e34f42a2eabfb2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFLE\_DEFAULT@{\_CMU\_CTRL\_HFLE\_DEFAULT}}
\index{\_CMU\_CTRL\_HFLE\_DEFAULT@{\_CMU\_CTRL\_HFLE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFLE\_DEFAULT}{\_CMU\_CTRL\_HFLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ec96498f6fa9a84e0e34f42a2eabfb2} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadba86b5aea4c4e583d03867bff1de0ab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFLE\_MASK@{\_CMU\_CTRL\_HFLE\_MASK}}
\index{\_CMU\_CTRL\_HFLE\_MASK@{\_CMU\_CTRL\_HFLE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFLE\_MASK}{\_CMU\_CTRL\_HFLE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadba86b5aea4c4e583d03867bff1de0ab} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+MASK~0x40000000\+UL}

Bit mask for CMU\+\_\+\+HFLE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga55876523bc98f347dd1b003f5270bbf7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFLE\_SHIFT@{\_CMU\_CTRL\_HFLE\_SHIFT}}
\index{\_CMU\_CTRL\_HFLE\_SHIFT@{\_CMU\_CTRL\_HFLE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFLE\_SHIFT}{\_CMU\_CTRL\_HFLE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga55876523bc98f347dd1b003f5270bbf7} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+SHIFT~30}

Shift value for CMU\+\_\+\+HFLE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad95cee432a3f7de0b22f8c93303706c1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBOOST\_100PCENT@{\_CMU\_CTRL\_HFXOBOOST\_100PCENT}}
\index{\_CMU\_CTRL\_HFXOBOOST\_100PCENT@{\_CMU\_CTRL\_HFXOBOOST\_100PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBOOST\_100PCENT}{\_CMU\_CTRL\_HFXOBOOST\_100PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad95cee432a3f7de0b22f8c93303706c1} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+100\+PCENT~0x00000003\+UL}

Mode 100PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f6a613ab3562f8e760b3b07a7693114}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBOOST\_50PCENT@{\_CMU\_CTRL\_HFXOBOOST\_50PCENT}}
\index{\_CMU\_CTRL\_HFXOBOOST\_50PCENT@{\_CMU\_CTRL\_HFXOBOOST\_50PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBOOST\_50PCENT}{\_CMU\_CTRL\_HFXOBOOST\_50PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f6a613ab3562f8e760b3b07a7693114} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+50\+PCENT~0x00000000\+UL}

Mode 50PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga49b0507c6b0ba53ce0d15eb33291c097}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBOOST\_70PCENT@{\_CMU\_CTRL\_HFXOBOOST\_70PCENT}}
\index{\_CMU\_CTRL\_HFXOBOOST\_70PCENT@{\_CMU\_CTRL\_HFXOBOOST\_70PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBOOST\_70PCENT}{\_CMU\_CTRL\_HFXOBOOST\_70PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga49b0507c6b0ba53ce0d15eb33291c097} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+70\+PCENT~0x00000001\+UL}

Mode 70PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae0d16b9bee3fedddd37bb5c6366d9573}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBOOST\_80PCENT@{\_CMU\_CTRL\_HFXOBOOST\_80PCENT}}
\index{\_CMU\_CTRL\_HFXOBOOST\_80PCENT@{\_CMU\_CTRL\_HFXOBOOST\_80PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBOOST\_80PCENT}{\_CMU\_CTRL\_HFXOBOOST\_80PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae0d16b9bee3fedddd37bb5c6366d9573} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+80\+PCENT~0x00000002\+UL}

Mode 80PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad3612eb618134cc61ac84fa15a2dcb76}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBOOST\_DEFAULT@{\_CMU\_CTRL\_HFXOBOOST\_DEFAULT}}
\index{\_CMU\_CTRL\_HFXOBOOST\_DEFAULT@{\_CMU\_CTRL\_HFXOBOOST\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBOOST\_DEFAULT}{\_CMU\_CTRL\_HFXOBOOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad3612eb618134cc61ac84fa15a2dcb76} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+DEFAULT~0x00000003\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0840142538777312efdf7e7009474b68}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBOOST\_MASK@{\_CMU\_CTRL\_HFXOBOOST\_MASK}}
\index{\_CMU\_CTRL\_HFXOBOOST\_MASK@{\_CMU\_CTRL\_HFXOBOOST\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBOOST\_MASK}{\_CMU\_CTRL\_HFXOBOOST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0840142538777312efdf7e7009474b68} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+MASK~0x\+CUL}

Bit mask for CMU\+\_\+\+HFXOBOOST \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga86210f51c8c646e4a98695a132eac3d6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBOOST\_SHIFT@{\_CMU\_CTRL\_HFXOBOOST\_SHIFT}}
\index{\_CMU\_CTRL\_HFXOBOOST\_SHIFT@{\_CMU\_CTRL\_HFXOBOOST\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBOOST\_SHIFT}{\_CMU\_CTRL\_HFXOBOOST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga86210f51c8c646e4a98695a132eac3d6} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+HFXOBOOST \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga46f0caaa7f8b637235b242ea16f0aa66}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ@{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ}}
\index{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ@{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ}{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga46f0caaa7f8b637235b242ea16f0aa66} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTABOVE32\+MHZ~0x00000003\+UL}

Mode BOOSTABOVE32\+MHZ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf19a2a1c5a660cef921ac1d34827ed7e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ@{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ}}
\index{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ@{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ}{\_CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf19a2a1c5a660cef921ac1d34827ed7e} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTUPTO32\+MHZ~0x00000001\+UL}

Mode BOOSTUPTO32\+MHZ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga91131f4501d9e7f80d2c58ae19b363b8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBUFCUR\_DEFAULT@{\_CMU\_CTRL\_HFXOBUFCUR\_DEFAULT}}
\index{\_CMU\_CTRL\_HFXOBUFCUR\_DEFAULT@{\_CMU\_CTRL\_HFXOBUFCUR\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBUFCUR\_DEFAULT}{\_CMU\_CTRL\_HFXOBUFCUR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga91131f4501d9e7f80d2c58ae19b363b8} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d08c81a10eb1960712d77dbc26f46ca}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBUFCUR\_MASK@{\_CMU\_CTRL\_HFXOBUFCUR\_MASK}}
\index{\_CMU\_CTRL\_HFXOBUFCUR\_MASK@{\_CMU\_CTRL\_HFXOBUFCUR\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBUFCUR\_MASK}{\_CMU\_CTRL\_HFXOBUFCUR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d08c81a10eb1960712d77dbc26f46ca} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+MASK~0x60\+UL}

Bit mask for CMU\+\_\+\+HFXOBUFCUR \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabed289c2a6ab010722f985c1d0d2142f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOBUFCUR\_SHIFT@{\_CMU\_CTRL\_HFXOBUFCUR\_SHIFT}}
\index{\_CMU\_CTRL\_HFXOBUFCUR\_SHIFT@{\_CMU\_CTRL\_HFXOBUFCUR\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOBUFCUR\_SHIFT}{\_CMU\_CTRL\_HFXOBUFCUR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabed289c2a6ab010722f985c1d0d2142f} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+HFXOBUFCUR \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa65f1a0b6e6d3bf0debd7aef018d4ca6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT@{\_CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT}}
\index{\_CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT@{\_CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT}{\_CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa65f1a0b6e6d3bf0debd7aef018d4ca6} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c0c161714043ba5d1f38713aa99ea36}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOGLITCHDETEN\_MASK@{\_CMU\_CTRL\_HFXOGLITCHDETEN\_MASK}}
\index{\_CMU\_CTRL\_HFXOGLITCHDETEN\_MASK@{\_CMU\_CTRL\_HFXOGLITCHDETEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOGLITCHDETEN\_MASK}{\_CMU\_CTRL\_HFXOGLITCHDETEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c0c161714043ba5d1f38713aa99ea36} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+MASK~0x80\+UL}

Bit mask for CMU\+\_\+\+HFXOGLITCHDETEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf46f78b8236cffe9013c8411f9fa0aab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOGLITCHDETEN\_SHIFT@{\_CMU\_CTRL\_HFXOGLITCHDETEN\_SHIFT}}
\index{\_CMU\_CTRL\_HFXOGLITCHDETEN\_SHIFT@{\_CMU\_CTRL\_HFXOGLITCHDETEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOGLITCHDETEN\_SHIFT}{\_CMU\_CTRL\_HFXOGLITCHDETEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf46f78b8236cffe9013c8411f9fa0aab} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+SHIFT~7}

Shift value for CMU\+\_\+\+HFXOGLITCHDETEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga43c06454eda9af61f0b7b403f563eefa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOMODE\_BUFEXTCLK@{\_CMU\_CTRL\_HFXOMODE\_BUFEXTCLK}}
\index{\_CMU\_CTRL\_HFXOMODE\_BUFEXTCLK@{\_CMU\_CTRL\_HFXOMODE\_BUFEXTCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOMODE\_BUFEXTCLK}{\_CMU\_CTRL\_HFXOMODE\_BUFEXTCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga43c06454eda9af61f0b7b403f563eefa} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+BUFEXTCLK~0x00000001\+UL}

Mode BUFEXTCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga365dd639ace45558967ba67ce2973040}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOMODE\_DEFAULT@{\_CMU\_CTRL\_HFXOMODE\_DEFAULT}}
\index{\_CMU\_CTRL\_HFXOMODE\_DEFAULT@{\_CMU\_CTRL\_HFXOMODE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOMODE\_DEFAULT}{\_CMU\_CTRL\_HFXOMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga365dd639ace45558967ba67ce2973040} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c18b8a94789b412b10e8b302b2aacf9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOMODE\_DIGEXTCLK@{\_CMU\_CTRL\_HFXOMODE\_DIGEXTCLK}}
\index{\_CMU\_CTRL\_HFXOMODE\_DIGEXTCLK@{\_CMU\_CTRL\_HFXOMODE\_DIGEXTCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOMODE\_DIGEXTCLK}{\_CMU\_CTRL\_HFXOMODE\_DIGEXTCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c18b8a94789b412b10e8b302b2aacf9} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DIGEXTCLK~0x00000002\+UL}

Mode DIGEXTCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafb2ff8218f327e6007b38651384e6822}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOMODE\_MASK@{\_CMU\_CTRL\_HFXOMODE\_MASK}}
\index{\_CMU\_CTRL\_HFXOMODE\_MASK@{\_CMU\_CTRL\_HFXOMODE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOMODE\_MASK}{\_CMU\_CTRL\_HFXOMODE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafb2ff8218f327e6007b38651384e6822} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+MASK~0x3\+UL}

Bit mask for CMU\+\_\+\+HFXOMODE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabc4fdb6e451755b26661e51e36864149}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOMODE\_SHIFT@{\_CMU\_CTRL\_HFXOMODE\_SHIFT}}
\index{\_CMU\_CTRL\_HFXOMODE\_SHIFT@{\_CMU\_CTRL\_HFXOMODE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOMODE\_SHIFT}{\_CMU\_CTRL\_HFXOMODE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabc4fdb6e451755b26661e51e36864149} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFXOMODE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad4555e9e75975fabdd7d833d26d81883}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOMODE\_XTAL@{\_CMU\_CTRL\_HFXOMODE\_XTAL}}
\index{\_CMU\_CTRL\_HFXOMODE\_XTAL@{\_CMU\_CTRL\_HFXOMODE\_XTAL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOMODE\_XTAL}{\_CMU\_CTRL\_HFXOMODE\_XTAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad4555e9e75975fabdd7d833d26d81883} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+XTAL~0x00000000\+UL}

Mode XTAL for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac3377efcefdac4e7a17748640c827ec6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES@{\_CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES}}
\index{\_CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES@{\_CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES}{\_CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac3377efcefdac4e7a17748640c827ec6} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+16\+KCYCLES~0x00000003\+UL}

Mode 16KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac532d9b8710cff50fbee0be19dbc43b6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES@{\_CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES}}
\index{\_CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES@{\_CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES}{\_CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac532d9b8710cff50fbee0be19dbc43b6} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+1\+KCYCLES~0x00000002\+UL}

Mode 1KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f3df1c405df767a63fb6e09e6ec75c2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES@{\_CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES}}
\index{\_CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES@{\_CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES}{\_CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f3df1c405df767a63fb6e09e6ec75c2} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+256\+CYCLES~0x00000001\+UL}

Mode 256CYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad3e6ea4e989262fdd7a58bf4682de58d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES@{\_CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES}}
\index{\_CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES@{\_CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES}{\_CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad3e6ea4e989262fdd7a58bf4682de58d} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+8\+CYCLES~0x00000000\+UL}

Mode 8CYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6e7e3e00ebda58e9a69de4c449126227}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT@{\_CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT}}
\index{\_CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT@{\_CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT}{\_CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6e7e3e00ebda58e9a69de4c449126227} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+DEFAULT~0x00000003\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d433a9dc8844044291f30670cfd09aa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOTIMEOUT\_MASK@{\_CMU\_CTRL\_HFXOTIMEOUT\_MASK}}
\index{\_CMU\_CTRL\_HFXOTIMEOUT\_MASK@{\_CMU\_CTRL\_HFXOTIMEOUT\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOTIMEOUT\_MASK}{\_CMU\_CTRL\_HFXOTIMEOUT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d433a9dc8844044291f30670cfd09aa} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+MASK~0x600\+UL}

Bit mask for CMU\+\_\+\+HFXOTIMEOUT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf03e46a546f16ba03f917e4570300183}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_HFXOTIMEOUT\_SHIFT@{\_CMU\_CTRL\_HFXOTIMEOUT\_SHIFT}}
\index{\_CMU\_CTRL\_HFXOTIMEOUT\_SHIFT@{\_CMU\_CTRL\_HFXOTIMEOUT\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_HFXOTIMEOUT\_SHIFT}{\_CMU\_CTRL\_HFXOTIMEOUT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf03e46a546f16ba03f917e4570300183} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+SHIFT~9}

Shift value for CMU\+\_\+\+HFXOTIMEOUT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c08288da9d5bf524622f5c538d5d77f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOBOOST\_100PCENT@{\_CMU\_CTRL\_LFXOBOOST\_100PCENT}}
\index{\_CMU\_CTRL\_LFXOBOOST\_100PCENT@{\_CMU\_CTRL\_LFXOBOOST\_100PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOBOOST\_100PCENT}{\_CMU\_CTRL\_LFXOBOOST\_100PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c08288da9d5bf524622f5c538d5d77f} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+100\+PCENT~0x00000001\+UL}

Mode 100PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a6cfa0709b65f8973ffb90157de4fbb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOBOOST\_70PCENT@{\_CMU\_CTRL\_LFXOBOOST\_70PCENT}}
\index{\_CMU\_CTRL\_LFXOBOOST\_70PCENT@{\_CMU\_CTRL\_LFXOBOOST\_70PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOBOOST\_70PCENT}{\_CMU\_CTRL\_LFXOBOOST\_70PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a6cfa0709b65f8973ffb90157de4fbb} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+70\+PCENT~0x00000000\+UL}

Mode 70PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga900b1eed784ab910c5aef133af81eaab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOBOOST\_DEFAULT@{\_CMU\_CTRL\_LFXOBOOST\_DEFAULT}}
\index{\_CMU\_CTRL\_LFXOBOOST\_DEFAULT@{\_CMU\_CTRL\_LFXOBOOST\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOBOOST\_DEFAULT}{\_CMU\_CTRL\_LFXOBOOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga900b1eed784ab910c5aef133af81eaab} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga891745eec40d70b2599996d6c0ea7117}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOBOOST\_MASK@{\_CMU\_CTRL\_LFXOBOOST\_MASK}}
\index{\_CMU\_CTRL\_LFXOBOOST\_MASK@{\_CMU\_CTRL\_LFXOBOOST\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOBOOST\_MASK}{\_CMU\_CTRL\_LFXOBOOST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga891745eec40d70b2599996d6c0ea7117} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+MASK~0x2000\+UL}

Bit mask for CMU\+\_\+\+LFXOBOOST \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga471a724e8f02b9659143e953be0ee62b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOBOOST\_SHIFT@{\_CMU\_CTRL\_LFXOBOOST\_SHIFT}}
\index{\_CMU\_CTRL\_LFXOBOOST\_SHIFT@{\_CMU\_CTRL\_LFXOBOOST\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOBOOST\_SHIFT}{\_CMU\_CTRL\_LFXOBOOST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga471a724e8f02b9659143e953be0ee62b} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+SHIFT~13}

Shift value for CMU\+\_\+\+LFXOBOOST \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb1def85ee414ba0a8ef5fd8127722e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOBUFCUR\_DEFAULT@{\_CMU\_CTRL\_LFXOBUFCUR\_DEFAULT}}
\index{\_CMU\_CTRL\_LFXOBUFCUR\_DEFAULT@{\_CMU\_CTRL\_LFXOBUFCUR\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOBUFCUR\_DEFAULT}{\_CMU\_CTRL\_LFXOBUFCUR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb1def85ee414ba0a8ef5fd8127722e} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f6c471dbf30373ca6640fb987e163fa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOBUFCUR\_MASK@{\_CMU\_CTRL\_LFXOBUFCUR\_MASK}}
\index{\_CMU\_CTRL\_LFXOBUFCUR\_MASK@{\_CMU\_CTRL\_LFXOBUFCUR\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOBUFCUR\_MASK}{\_CMU\_CTRL\_LFXOBUFCUR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f6c471dbf30373ca6640fb987e163fa} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+MASK~0x20000\+UL}

Bit mask for CMU\+\_\+\+LFXOBUFCUR \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gace1fff8ae646a60c6f10ee8b6b668e0f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOBUFCUR\_SHIFT@{\_CMU\_CTRL\_LFXOBUFCUR\_SHIFT}}
\index{\_CMU\_CTRL\_LFXOBUFCUR\_SHIFT@{\_CMU\_CTRL\_LFXOBUFCUR\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOBUFCUR\_SHIFT}{\_CMU\_CTRL\_LFXOBUFCUR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gace1fff8ae646a60c6f10ee8b6b668e0f} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+SHIFT~17}

Shift value for CMU\+\_\+\+LFXOBUFCUR \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaea034d8146eab41b167652da21490ee7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOMODE\_BUFEXTCLK@{\_CMU\_CTRL\_LFXOMODE\_BUFEXTCLK}}
\index{\_CMU\_CTRL\_LFXOMODE\_BUFEXTCLK@{\_CMU\_CTRL\_LFXOMODE\_BUFEXTCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOMODE\_BUFEXTCLK}{\_CMU\_CTRL\_LFXOMODE\_BUFEXTCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaea034d8146eab41b167652da21490ee7} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+BUFEXTCLK~0x00000001\+UL}

Mode BUFEXTCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3e45a8303619e9198af282c3863d7e6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOMODE\_DEFAULT@{\_CMU\_CTRL\_LFXOMODE\_DEFAULT}}
\index{\_CMU\_CTRL\_LFXOMODE\_DEFAULT@{\_CMU\_CTRL\_LFXOMODE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOMODE\_DEFAULT}{\_CMU\_CTRL\_LFXOMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3e45a8303619e9198af282c3863d7e6} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ecb3e25693fb7fbe5e80791d1ac18b0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOMODE\_DIGEXTCLK@{\_CMU\_CTRL\_LFXOMODE\_DIGEXTCLK}}
\index{\_CMU\_CTRL\_LFXOMODE\_DIGEXTCLK@{\_CMU\_CTRL\_LFXOMODE\_DIGEXTCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOMODE\_DIGEXTCLK}{\_CMU\_CTRL\_LFXOMODE\_DIGEXTCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ecb3e25693fb7fbe5e80791d1ac18b0} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DIGEXTCLK~0x00000002\+UL}

Mode DIGEXTCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga73ae5bd1033c734d991c9d23fb7f75a3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOMODE\_MASK@{\_CMU\_CTRL\_LFXOMODE\_MASK}}
\index{\_CMU\_CTRL\_LFXOMODE\_MASK@{\_CMU\_CTRL\_LFXOMODE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOMODE\_MASK}{\_CMU\_CTRL\_LFXOMODE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga73ae5bd1033c734d991c9d23fb7f75a3} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+MASK~0x1800\+UL}

Bit mask for CMU\+\_\+\+LFXOMODE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga157f3244a62029039e9c9dfa55ce179b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOMODE\_SHIFT@{\_CMU\_CTRL\_LFXOMODE\_SHIFT}}
\index{\_CMU\_CTRL\_LFXOMODE\_SHIFT@{\_CMU\_CTRL\_LFXOMODE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOMODE\_SHIFT}{\_CMU\_CTRL\_LFXOMODE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga157f3244a62029039e9c9dfa55ce179b} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+SHIFT~11}

Shift value for CMU\+\_\+\+LFXOMODE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad9cee6b82c920e587d4e28f24bff8b58}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOMODE\_XTAL@{\_CMU\_CTRL\_LFXOMODE\_XTAL}}
\index{\_CMU\_CTRL\_LFXOMODE\_XTAL@{\_CMU\_CTRL\_LFXOMODE\_XTAL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOMODE\_XTAL}{\_CMU\_CTRL\_LFXOMODE\_XTAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad9cee6b82c920e587d4e28f24bff8b58} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+XTAL~0x00000000\+UL}

Mode XTAL for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad7a29354cd5baf9f681d6abd52ae8cc6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES@{\_CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES}}
\index{\_CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES@{\_CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES}{\_CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad7a29354cd5baf9f681d6abd52ae8cc6} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+16\+KCYCLES~0x00000002\+UL}

Mode 16KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a2682bbeea8d6fd4c0786361599fa82}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES@{\_CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES}}
\index{\_CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES@{\_CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES}{\_CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a2682bbeea8d6fd4c0786361599fa82} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+1\+KCYCLES~0x00000001\+UL}

Mode 1KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad16640b19c12f77003146554e3fcf869}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES@{\_CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES}}
\index{\_CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES@{\_CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES}{\_CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad16640b19c12f77003146554e3fcf869} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+32\+KCYCLES~0x00000003\+UL}

Mode 32KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga374b4cfc6516aed230967fe745092f4e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES@{\_CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES}}
\index{\_CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES@{\_CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES}{\_CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga374b4cfc6516aed230967fe745092f4e} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+8\+CYCLES~0x00000000\+UL}

Mode 8CYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae9153789b14957dc35de5728400c44c0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT@{\_CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT}}
\index{\_CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT@{\_CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT}{\_CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae9153789b14957dc35de5728400c44c0} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+DEFAULT~0x00000003\+UL}

Mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga18c13cebe59dbb58d4dff3d22d191843}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOTIMEOUT\_MASK@{\_CMU\_CTRL\_LFXOTIMEOUT\_MASK}}
\index{\_CMU\_CTRL\_LFXOTIMEOUT\_MASK@{\_CMU\_CTRL\_LFXOTIMEOUT\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOTIMEOUT\_MASK}{\_CMU\_CTRL\_LFXOTIMEOUT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga18c13cebe59dbb58d4dff3d22d191843} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+MASK~0x\+C0000\+UL}

Bit mask for CMU\+\_\+\+LFXOTIMEOUT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad450dc9c9f293adec959859454f92a08}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_LFXOTIMEOUT\_SHIFT@{\_CMU\_CTRL\_LFXOTIMEOUT\_SHIFT}}
\index{\_CMU\_CTRL\_LFXOTIMEOUT\_SHIFT@{\_CMU\_CTRL\_LFXOTIMEOUT\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_LFXOTIMEOUT\_SHIFT}{\_CMU\_CTRL\_LFXOTIMEOUT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad450dc9c9f293adec959859454f92a08} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+SHIFT~18}

Shift value for CMU\+\_\+\+LFXOTIMEOUT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac51a671c2ee0e15a3f1bf3cc5b4974a0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_MASK@{\_CMU\_CTRL\_MASK}}
\index{\_CMU\_CTRL\_MASK@{\_CMU\_CTRL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_MASK}{\_CMU\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac51a671c2ee0e15a3f1bf3cc5b4974a0} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+MASK~0x57\+FFFEEFUL}

Mask for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d522e7994d960d0f0d91c10b68ca707}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_CTRL\_RESETVALUE@{\_CMU\_CTRL\_RESETVALUE}}
\index{\_CMU\_CTRL\_RESETVALUE@{\_CMU\_CTRL\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_CTRL\_RESETVALUE}{\_CMU\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d522e7994d960d0f0d91c10b68ca707} 
\#define \+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x000\+C062\+CUL}

Default value for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaac3953fb69658f3a6c40df467e7e2779}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_FREEZE\_MASK@{\_CMU\_FREEZE\_MASK}}
\index{\_CMU\_FREEZE\_MASK@{\_CMU\_FREEZE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_FREEZE\_MASK}{\_CMU\_FREEZE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaac3953fb69658f3a6c40df467e7e2779} 
\#define \+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+MASK~0x00000001\+UL}

Mask for CMU\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga468f799887231176f84b8f46385d51bb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_FREEZE\_REGFREEZE\_DEFAULT@{\_CMU\_FREEZE\_REGFREEZE\_DEFAULT}}
\index{\_CMU\_FREEZE\_REGFREEZE\_DEFAULT@{\_CMU\_FREEZE\_REGFREEZE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_FREEZE\_REGFREEZE\_DEFAULT}{\_CMU\_FREEZE\_REGFREEZE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga468f799887231176f84b8f46385d51bb} 
\#define \+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ebc3bb193e19c5346292a38ca0a7a61}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_FREEZE\_REGFREEZE\_FREEZE@{\_CMU\_FREEZE\_REGFREEZE\_FREEZE}}
\index{\_CMU\_FREEZE\_REGFREEZE\_FREEZE@{\_CMU\_FREEZE\_REGFREEZE\_FREEZE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_FREEZE\_REGFREEZE\_FREEZE}{\_CMU\_FREEZE\_REGFREEZE\_FREEZE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ebc3bb193e19c5346292a38ca0a7a61} 
\#define \+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE~0x00000001\+UL}

Mode FREEZE for CMU\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f019f8b929959c2dfe196e3a16f26eb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_FREEZE\_REGFREEZE\_MASK@{\_CMU\_FREEZE\_REGFREEZE\_MASK}}
\index{\_CMU\_FREEZE\_REGFREEZE\_MASK@{\_CMU\_FREEZE\_REGFREEZE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_FREEZE\_REGFREEZE\_MASK}{\_CMU\_FREEZE\_REGFREEZE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f019f8b929959c2dfe196e3a16f26eb} 
\#define \+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+REGFREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0c90da9f86f01f1b821add242a710c35}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_FREEZE\_REGFREEZE\_SHIFT@{\_CMU\_FREEZE\_REGFREEZE\_SHIFT}}
\index{\_CMU\_FREEZE\_REGFREEZE\_SHIFT@{\_CMU\_FREEZE\_REGFREEZE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_FREEZE\_REGFREEZE\_SHIFT}{\_CMU\_FREEZE\_REGFREEZE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0c90da9f86f01f1b821add242a710c35} 
\#define \+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+REGFREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e6afcc7b507a7c223f92c17a942ab25}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_FREEZE\_REGFREEZE\_UPDATE@{\_CMU\_FREEZE\_REGFREEZE\_UPDATE}}
\index{\_CMU\_FREEZE\_REGFREEZE\_UPDATE@{\_CMU\_FREEZE\_REGFREEZE\_UPDATE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_FREEZE\_REGFREEZE\_UPDATE}{\_CMU\_FREEZE\_REGFREEZE\_UPDATE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e6afcc7b507a7c223f92c17a942ab25} 
\#define \+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE~0x00000000\+UL}

Mode UPDATE for CMU\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1368b286bcdd324a38ac914a836092e1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_FREEZE\_RESETVALUE@{\_CMU\_FREEZE\_RESETVALUE}}
\index{\_CMU\_FREEZE\_RESETVALUE@{\_CMU\_FREEZE\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_FREEZE\_RESETVALUE}{\_CMU\_FREEZE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1368b286bcdd324a38ac914a836092e1} 
\#define \+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga60d92b148994ab3b144edf1d9dbe1a48}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga60d92b148994ab3b144edf1d9dbe1a48} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7adc72232fc70e0ec8cffc69022392e8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7adc72232fc70e0ec8cffc69022392e8} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK~0x00000000\+UL}

Mode HFCLK for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga01b9eb84815c4cae90337a17a3044709}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga01b9eb84815c4cae90337a17a3044709} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK128~0x00000007\+UL}

Mode HFCLK128 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga312212e15607f69f8c03173bfe8700b4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga312212e15607f69f8c03173bfe8700b4} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK16~0x00000004\+UL}

Mode HFCLK16 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3afbcaf954f1a0c036c57176707b81f7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3afbcaf954f1a0c036c57176707b81f7} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK2~0x00000001\+UL}

Mode HFCLK2 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga84fa0fc740100bcb11c8f680392469b6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga84fa0fc740100bcb11c8f680392469b6} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK256~0x00000008\+UL}

Mode HFCLK256 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6c250c852b9167021a8eab8065f38ae3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6c250c852b9167021a8eab8065f38ae3} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK32~0x00000005\+UL}

Mode HFCLK32 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad1246dec11a740e485b7bff4fcacbc48}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad1246dec11a740e485b7bff4fcacbc48} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK4~0x00000002\+UL}

Mode HFCLK4 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab5474a59cab54f261bee456e57415323}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab5474a59cab54f261bee456e57415323} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK512~0x00000009\+UL}

Mode HFCLK512 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga71291a8f087c7ef39699da8dc30fff01}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga71291a8f087c7ef39699da8dc30fff01} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK64~0x00000006\+UL}

Mode HFCLK64 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0846a23aa707b9c7d0b89789956f0cc2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0846a23aa707b9c7d0b89789956f0cc2} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK8~0x00000003\+UL}

Mode HFCLK8 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga46cfe5cd8c30a6e527826e0218f3c0db}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_MASK@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_MASK}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_MASK@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_MASK}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga46cfe5cd8c30a6e527826e0218f3c0db} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+MASK~0x\+FUL}

Bit mask for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga75e7bf8104e7c0f8950bc7a91aef097f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_SHIFT@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_SHIFT}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_SHIFT@{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_SHIFT}{\_CMU\_HFCORECLKDIV\_HFCORECLKDIV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga75e7bf8104e7c0f8950bc7a91aef097f} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3e60165ff5a2bf6e5c5beaf2685f3eb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT}{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3e60165ff5a2bf6e5c5beaf2685f3eb} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga498735c8fc7c4c2e0bd2b189f09709b0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2}{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga498735c8fc7c4c2e0bd2b189f09709b0} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV2~0x00000000\+UL}

Mode DIV2 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad91515bdf4b7feb2706d0ba2a8cb1935}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4}{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad91515bdf4b7feb2706d0ba2a8cb1935} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV4~0x00000001\+UL}

Mode DIV4 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a6ed952661fed6f9770ef442b273e7b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_MASK@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_MASK}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_MASK@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_MASK}{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a6ed952661fed6f9770ef442b273e7b} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+MASK~0x100\+UL}

Bit mask for CMU\+\_\+\+HFCORECLKLEDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad50013e9998e46df7ac08dadd21c93e2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_SHIFT@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_SHIFT}}
\index{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_SHIFT@{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_SHIFT}{\_CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad50013e9998e46df7ac08dadd21c93e2} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+SHIFT~8}

Shift value for CMU\+\_\+\+HFCORECLKLEDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab52981314ea3477b16b6069d16ace091}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_MASK@{\_CMU\_HFCORECLKDIV\_MASK}}
\index{\_CMU\_HFCORECLKDIV\_MASK@{\_CMU\_HFCORECLKDIV\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_MASK}{\_CMU\_HFCORECLKDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab52981314ea3477b16b6069d16ace091} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+MASK~0x0000010\+FUL}

Mask for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga163c5ecbd7eb6a923dca9636209cf405}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKDIV\_RESETVALUE@{\_CMU\_HFCORECLKDIV\_RESETVALUE}}
\index{\_CMU\_HFCORECLKDIV\_RESETVALUE@{\_CMU\_HFCORECLKDIV\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKDIV\_RESETVALUE}{\_CMU\_HFCORECLKDIV\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga163c5ecbd7eb6a923dca9636209cf405} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga89e3dcecf8e766dff76ae6b9adc5c268}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_AES\_DEFAULT@{\_CMU\_HFCORECLKEN0\_AES\_DEFAULT}}
\index{\_CMU\_HFCORECLKEN0\_AES\_DEFAULT@{\_CMU\_HFCORECLKEN0\_AES\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_AES\_DEFAULT}{\_CMU\_HFCORECLKEN0\_AES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga89e3dcecf8e766dff76ae6b9adc5c268} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac5770b2b366e2e6bd4e9a13c9d030f5f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_AES\_MASK@{\_CMU\_HFCORECLKEN0\_AES\_MASK}}
\index{\_CMU\_HFCORECLKEN0\_AES\_MASK@{\_CMU\_HFCORECLKEN0\_AES\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_AES\_MASK}{\_CMU\_HFCORECLKEN0\_AES\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac5770b2b366e2e6bd4e9a13c9d030f5f} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+AES \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga44275f8e1a4184b1519c917f10f64a06}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_AES\_SHIFT@{\_CMU\_HFCORECLKEN0\_AES\_SHIFT}}
\index{\_CMU\_HFCORECLKEN0\_AES\_SHIFT@{\_CMU\_HFCORECLKEN0\_AES\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_AES\_SHIFT}{\_CMU\_HFCORECLKEN0\_AES\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga44275f8e1a4184b1519c917f10f64a06} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+AES \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga898b1b188b8f8d6360a6e42d0651258d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_DMA\_DEFAULT@{\_CMU\_HFCORECLKEN0\_DMA\_DEFAULT}}
\index{\_CMU\_HFCORECLKEN0\_DMA\_DEFAULT@{\_CMU\_HFCORECLKEN0\_DMA\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_DMA\_DEFAULT}{\_CMU\_HFCORECLKEN0\_DMA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga898b1b188b8f8d6360a6e42d0651258d} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c437e2f62a766fdd29f88854ffcfd24}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_DMA\_MASK@{\_CMU\_HFCORECLKEN0\_DMA\_MASK}}
\index{\_CMU\_HFCORECLKEN0\_DMA\_MASK@{\_CMU\_HFCORECLKEN0\_DMA\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_DMA\_MASK}{\_CMU\_HFCORECLKEN0\_DMA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7c437e2f62a766fdd29f88854ffcfd24} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+DMA \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabf401f17ad6d1c62d0801f18ade113ed}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_DMA\_SHIFT@{\_CMU\_HFCORECLKEN0\_DMA\_SHIFT}}
\index{\_CMU\_HFCORECLKEN0\_DMA\_SHIFT@{\_CMU\_HFCORECLKEN0\_DMA\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_DMA\_SHIFT}{\_CMU\_HFCORECLKEN0\_DMA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabf401f17ad6d1c62d0801f18ade113ed} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+DMA \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad17a74a463edfcfb355b6f08fbbdafe7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_EBI\_DEFAULT@{\_CMU\_HFCORECLKEN0\_EBI\_DEFAULT}}
\index{\_CMU\_HFCORECLKEN0\_EBI\_DEFAULT@{\_CMU\_HFCORECLKEN0\_EBI\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_EBI\_DEFAULT}{\_CMU\_HFCORECLKEN0\_EBI\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad17a74a463edfcfb355b6f08fbbdafe7} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaeb8bd670ac4137c69dae59bf746ccec3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_EBI\_MASK@{\_CMU\_HFCORECLKEN0\_EBI\_MASK}}
\index{\_CMU\_HFCORECLKEN0\_EBI\_MASK@{\_CMU\_HFCORECLKEN0\_EBI\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_EBI\_MASK}{\_CMU\_HFCORECLKEN0\_EBI\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaeb8bd670ac4137c69dae59bf746ccec3} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+EBI \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac5a8206370d7cd6c948b99350860f543}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_EBI\_SHIFT@{\_CMU\_HFCORECLKEN0\_EBI\_SHIFT}}
\index{\_CMU\_HFCORECLKEN0\_EBI\_SHIFT@{\_CMU\_HFCORECLKEN0\_EBI\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_EBI\_SHIFT}{\_CMU\_HFCORECLKEN0\_EBI\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac5a8206370d7cd6c948b99350860f543} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+EBI \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga57b35180212cb68d04cb47d0b6b3dad8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_LE\_DEFAULT@{\_CMU\_HFCORECLKEN0\_LE\_DEFAULT}}
\index{\_CMU\_HFCORECLKEN0\_LE\_DEFAULT@{\_CMU\_HFCORECLKEN0\_LE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_LE\_DEFAULT}{\_CMU\_HFCORECLKEN0\_LE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga57b35180212cb68d04cb47d0b6b3dad8} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5383680d4185eca2f01fb69b083990c0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_LE\_MASK@{\_CMU\_HFCORECLKEN0\_LE\_MASK}}
\index{\_CMU\_HFCORECLKEN0\_LE\_MASK@{\_CMU\_HFCORECLKEN0\_LE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_LE\_MASK}{\_CMU\_HFCORECLKEN0\_LE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5383680d4185eca2f01fb69b083990c0} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+LE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8d979d9f67af8c7db77bf43ed6708af9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_LE\_SHIFT@{\_CMU\_HFCORECLKEN0\_LE\_SHIFT}}
\index{\_CMU\_HFCORECLKEN0\_LE\_SHIFT@{\_CMU\_HFCORECLKEN0\_LE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_LE\_SHIFT}{\_CMU\_HFCORECLKEN0\_LE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8d979d9f67af8c7db77bf43ed6708af9} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+LE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6dce9f8873079db0a4a629b7db0fddb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_MASK@{\_CMU\_HFCORECLKEN0\_MASK}}
\index{\_CMU\_HFCORECLKEN0\_MASK@{\_CMU\_HFCORECLKEN0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_MASK}{\_CMU\_HFCORECLKEN0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6dce9f8873079db0a4a629b7db0fddb} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+MASK~0x0000003\+FUL}

Mask for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae66ecf32a0aa7fb408ad3e14a7b90da5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_RESETVALUE@{\_CMU\_HFCORECLKEN0\_RESETVALUE}}
\index{\_CMU\_HFCORECLKEN0\_RESETVALUE@{\_CMU\_HFCORECLKEN0\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_RESETVALUE}{\_CMU\_HFCORECLKEN0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae66ecf32a0aa7fb408ad3e14a7b90da5} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cfc3a4e16c15a93bef39129a4228273}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_USB\_DEFAULT@{\_CMU\_HFCORECLKEN0\_USB\_DEFAULT}}
\index{\_CMU\_HFCORECLKEN0\_USB\_DEFAULT@{\_CMU\_HFCORECLKEN0\_USB\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_USB\_DEFAULT}{\_CMU\_HFCORECLKEN0\_USB\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cfc3a4e16c15a93bef39129a4228273} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga96264b715df0e80e1d6e6ce4dea6e1ab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_USB\_MASK@{\_CMU\_HFCORECLKEN0\_USB\_MASK}}
\index{\_CMU\_HFCORECLKEN0\_USB\_MASK@{\_CMU\_HFCORECLKEN0\_USB\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_USB\_MASK}{\_CMU\_HFCORECLKEN0\_USB\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga96264b715df0e80e1d6e6ce4dea6e1ab} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+USB \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga02ef7f6b3d27241b8885e7e0e2a7d819}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_USB\_SHIFT@{\_CMU\_HFCORECLKEN0\_USB\_SHIFT}}
\index{\_CMU\_HFCORECLKEN0\_USB\_SHIFT@{\_CMU\_HFCORECLKEN0\_USB\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_USB\_SHIFT}{\_CMU\_HFCORECLKEN0\_USB\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga02ef7f6b3d27241b8885e7e0e2a7d819} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+USB \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaee26f5604105d46872b02bdd1028572e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_USBC\_DEFAULT@{\_CMU\_HFCORECLKEN0\_USBC\_DEFAULT}}
\index{\_CMU\_HFCORECLKEN0\_USBC\_DEFAULT@{\_CMU\_HFCORECLKEN0\_USBC\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_USBC\_DEFAULT}{\_CMU\_HFCORECLKEN0\_USBC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaee26f5604105d46872b02bdd1028572e} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e360b35f9f988e5566450b17c115ea5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_USBC\_MASK@{\_CMU\_HFCORECLKEN0\_USBC\_MASK}}
\index{\_CMU\_HFCORECLKEN0\_USBC\_MASK@{\_CMU\_HFCORECLKEN0\_USBC\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_USBC\_MASK}{\_CMU\_HFCORECLKEN0\_USBC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e360b35f9f988e5566450b17c115ea5} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+USBC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga059b30038bbe91d88f8ae4aeae2328b0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFCORECLKEN0\_USBC\_SHIFT@{\_CMU\_HFCORECLKEN0\_USBC\_SHIFT}}
\index{\_CMU\_HFCORECLKEN0\_USBC\_SHIFT@{\_CMU\_HFCORECLKEN0\_USBC\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFCORECLKEN0\_USBC\_SHIFT}{\_CMU\_HFCORECLKEN0\_USBC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga059b30038bbe91d88f8ae4aeae2328b0} 
\#define \+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+USBC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaca0f266568387ed286a8399f29da2423}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaca0f266568387ed286a8399f29da2423} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4aa34a2dd1c06dc073c68f07ca81af15}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4aa34a2dd1c06dc073c68f07ca81af15} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK~0x00000000\+UL}

Mode HFCLK for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga67a3f8c6344ab4e75aa95a6e3a378212}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga67a3f8c6344ab4e75aa95a6e3a378212} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK128~0x00000007\+UL}

Mode HFCLK128 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e55861c93f95ca661f87899f14f500}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e55861c93f95ca661f87899f14f500} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK16~0x00000004\+UL}

Mode HFCLK16 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga55256f17f775e308d1a38f2b02d860f7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga55256f17f775e308d1a38f2b02d860f7} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK2~0x00000001\+UL}

Mode HFCLK2 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8676413b540e309a5587b5191d01a44e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8676413b540e309a5587b5191d01a44e} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK256~0x00000008\+UL}

Mode HFCLK256 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf590243450cdf18560185b80629a2eab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf590243450cdf18560185b80629a2eab} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK32~0x00000005\+UL}

Mode HFCLK32 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bac981939a3ffefd5b200711b7e429f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bac981939a3ffefd5b200711b7e429f} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK4~0x00000002\+UL}

Mode HFCLK4 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3b7f132ca54555521d948d61dbae9b1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3b7f132ca54555521d948d61dbae9b1} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK512~0x00000009\+UL}

Mode HFCLK512 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9bb16b349cb78accf31f237edf265c6f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9bb16b349cb78accf31f237edf265c6f} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK64~0x00000006\+UL}

Mode HFCLK64 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga18b83880a98ddd0a577b1d3495521e00}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga18b83880a98ddd0a577b1d3495521e00} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK8~0x00000003\+UL}

Mode HFCLK8 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c5475cda5e51378c6579175a1e9bd3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_MASK@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_MASK}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_MASK@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_MASK}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c5475cda5e51378c6579175a1e9bd3} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+MASK~0x\+FUL}

Bit mask for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadd3fcf4709452d2ee82a49612ab87743}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_SHIFT@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_SHIFT}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_SHIFT@{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_SHIFT}{\_CMU\_HFPERCLKDIV\_HFPERCLKDIV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadd3fcf4709452d2ee82a49612ab87743} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab90d79c7b99d346b7dca1e5c10dfe587}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT@{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT@{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT}{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab90d79c7b99d346b7dca1e5c10dfe587} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga59e9db9efd7ce5f3530f5ac03937ba96}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_MASK@{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_MASK}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_MASK@{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_MASK}{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga59e9db9efd7ce5f3530f5ac03937ba96} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+MASK~0x100\+UL}

Bit mask for CMU\+\_\+\+HFPERCLKEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga13989dbf4c8546fb39ff00e2746c0a63}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_SHIFT@{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_SHIFT}}
\index{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_SHIFT@{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_SHIFT}{\_CMU\_HFPERCLKDIV\_HFPERCLKEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga13989dbf4c8546fb39ff00e2746c0a63} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+SHIFT~8}

Shift value for CMU\+\_\+\+HFPERCLKEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae82a110494cf4026fdb1394a225222e1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_MASK@{\_CMU\_HFPERCLKDIV\_MASK}}
\index{\_CMU\_HFPERCLKDIV\_MASK@{\_CMU\_HFPERCLKDIV\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_MASK}{\_CMU\_HFPERCLKDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae82a110494cf4026fdb1394a225222e1} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+MASK~0x0000010\+FUL}

Mask for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2fdbe92646086bb6d5377aaf10113a2e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKDIV\_RESETVALUE@{\_CMU\_HFPERCLKDIV\_RESETVALUE}}
\index{\_CMU\_HFPERCLKDIV\_RESETVALUE@{\_CMU\_HFPERCLKDIV\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKDIV\_RESETVALUE}{\_CMU\_HFPERCLKDIV\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2fdbe92646086bb6d5377aaf10113a2e} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+RESETVALUE~0x00000100\+UL}

Default value for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga83dd447da0654a94cfff11a611459022}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT}{\_CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga83dd447da0654a94cfff11a611459022} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab74f4fbf7413d86b4d7c79b93458c7c8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ACMP0\_MASK@{\_CMU\_HFPERCLKEN0\_ACMP0\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_ACMP0\_MASK@{\_CMU\_HFPERCLKEN0\_ACMP0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ACMP0\_MASK}{\_CMU\_HFPERCLKEN0\_ACMP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab74f4fbf7413d86b4d7c79b93458c7c8} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+MASK~0x200\+UL}

Bit mask for CMU\+\_\+\+ACMP0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf977a81260185ce4ef6347c595a6679c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ACMP0\_SHIFT@{\_CMU\_HFPERCLKEN0\_ACMP0\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_ACMP0\_SHIFT@{\_CMU\_HFPERCLKEN0\_ACMP0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ACMP0\_SHIFT}{\_CMU\_HFPERCLKEN0\_ACMP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf977a81260185ce4ef6347c595a6679c} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+SHIFT~9}

Shift value for CMU\+\_\+\+ACMP0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e621ee2435cabe3b10e2e4d50f6943}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT}{\_CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e621ee2435cabe3b10e2e4d50f6943} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac3d76d776e09f9ddb0d09519138e3dcc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ACMP1\_MASK@{\_CMU\_HFPERCLKEN0\_ACMP1\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_ACMP1\_MASK@{\_CMU\_HFPERCLKEN0\_ACMP1\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ACMP1\_MASK}{\_CMU\_HFPERCLKEN0\_ACMP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac3d76d776e09f9ddb0d09519138e3dcc} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+MASK~0x400\+UL}

Bit mask for CMU\+\_\+\+ACMP1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf1ace5616971d5c4701b980e9eca9651}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ACMP1\_SHIFT@{\_CMU\_HFPERCLKEN0\_ACMP1\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_ACMP1\_SHIFT@{\_CMU\_HFPERCLKEN0\_ACMP1\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ACMP1\_SHIFT}{\_CMU\_HFPERCLKEN0\_ACMP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf1ace5616971d5c4701b980e9eca9651} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+SHIFT~10}

Shift value for CMU\+\_\+\+ACMP1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaddda3f62550ff8b7a32d1dd3ad530ac8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ADC0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_ADC0\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_ADC0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_ADC0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ADC0\_DEFAULT}{\_CMU\_HFPERCLKEN0\_ADC0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaddda3f62550ff8b7a32d1dd3ad530ac8} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bba3571e0249e70cef87c55c6ce5094}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ADC0\_MASK@{\_CMU\_HFPERCLKEN0\_ADC0\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_ADC0\_MASK@{\_CMU\_HFPERCLKEN0\_ADC0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ADC0\_MASK}{\_CMU\_HFPERCLKEN0\_ADC0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bba3571e0249e70cef87c55c6ce5094} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+MASK~0x10000\+UL}

Bit mask for CMU\+\_\+\+ADC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c46cd51812fe4167857bf95b1cf9f93}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_ADC0\_SHIFT@{\_CMU\_HFPERCLKEN0\_ADC0\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_ADC0\_SHIFT@{\_CMU\_HFPERCLKEN0\_ADC0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_ADC0\_SHIFT}{\_CMU\_HFPERCLKEN0\_ADC0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c46cd51812fe4167857bf95b1cf9f93} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+SHIFT~16}

Shift value for CMU\+\_\+\+ADC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga62971458297ee0ea68f734c8a35ab80b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_DAC0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_DAC0\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_DAC0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_DAC0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_DAC0\_DEFAULT}{\_CMU\_HFPERCLKEN0\_DAC0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga62971458297ee0ea68f734c8a35ab80b} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa783efd5ba3a43d857c959f234fdee25}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_DAC0\_MASK@{\_CMU\_HFPERCLKEN0\_DAC0\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_DAC0\_MASK@{\_CMU\_HFPERCLKEN0\_DAC0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_DAC0\_MASK}{\_CMU\_HFPERCLKEN0\_DAC0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa783efd5ba3a43d857c959f234fdee25} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+MASK~0x20000\+UL}

Bit mask for CMU\+\_\+\+DAC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga387c456ce3cad6e37e803179bf753c53}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_DAC0\_SHIFT@{\_CMU\_HFPERCLKEN0\_DAC0\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_DAC0\_SHIFT@{\_CMU\_HFPERCLKEN0\_DAC0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_DAC0\_SHIFT}{\_CMU\_HFPERCLKEN0\_DAC0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga387c456ce3cad6e37e803179bf753c53} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+SHIFT~17}

Shift value for CMU\+\_\+\+DAC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga98a55ffafc43b5e319d42692c2249a10}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_GPIO\_DEFAULT@{\_CMU\_HFPERCLKEN0\_GPIO\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_GPIO\_DEFAULT@{\_CMU\_HFPERCLKEN0\_GPIO\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_GPIO\_DEFAULT}{\_CMU\_HFPERCLKEN0\_GPIO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga98a55ffafc43b5e319d42692c2249a10} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bf960f3c992875f3b082e0d6850572e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_GPIO\_MASK@{\_CMU\_HFPERCLKEN0\_GPIO\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_GPIO\_MASK@{\_CMU\_HFPERCLKEN0\_GPIO\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_GPIO\_MASK}{\_CMU\_HFPERCLKEN0\_GPIO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bf960f3c992875f3b082e0d6850572e} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+MASK~0x2000\+UL}

Bit mask for CMU\+\_\+\+GPIO \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2281b178b41457f5d633b2e3fe246cb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_GPIO\_SHIFT@{\_CMU\_HFPERCLKEN0\_GPIO\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_GPIO\_SHIFT@{\_CMU\_HFPERCLKEN0\_GPIO\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_GPIO\_SHIFT}{\_CMU\_HFPERCLKEN0\_GPIO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2281b178b41457f5d633b2e3fe246cb} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+SHIFT~13}

Shift value for CMU\+\_\+\+GPIO \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab275338aadd910690ef7f541bf442e26}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_I2C0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_I2C0\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_I2C0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_I2C0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_I2C0\_DEFAULT}{\_CMU\_HFPERCLKEN0\_I2C0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab275338aadd910690ef7f541bf442e26} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga80e2a01709297323caf1e03f06177a73}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_I2C0\_MASK@{\_CMU\_HFPERCLKEN0\_I2C0\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_I2C0\_MASK@{\_CMU\_HFPERCLKEN0\_I2C0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_I2C0\_MASK}{\_CMU\_HFPERCLKEN0\_I2C0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga80e2a01709297323caf1e03f06177a73} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+MASK~0x800\+UL}

Bit mask for CMU\+\_\+\+I2\+C0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga498f4701d55d5403a9baefcb1d6a666d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_I2C0\_SHIFT@{\_CMU\_HFPERCLKEN0\_I2C0\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_I2C0\_SHIFT@{\_CMU\_HFPERCLKEN0\_I2C0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_I2C0\_SHIFT}{\_CMU\_HFPERCLKEN0\_I2C0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga498f4701d55d5403a9baefcb1d6a666d} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+SHIFT~11}

Shift value for CMU\+\_\+\+I2\+C0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga60c010f641d4a51cfc4f8456e60a0bad}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_I2C1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_I2C1\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_I2C1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_I2C1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_I2C1\_DEFAULT}{\_CMU\_HFPERCLKEN0\_I2C1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga60c010f641d4a51cfc4f8456e60a0bad} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef7190fffbb26ff755c04f8452b42a7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_I2C1\_MASK@{\_CMU\_HFPERCLKEN0\_I2C1\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_I2C1\_MASK@{\_CMU\_HFPERCLKEN0\_I2C1\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_I2C1\_MASK}{\_CMU\_HFPERCLKEN0\_I2C1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef7190fffbb26ff755c04f8452b42a7} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+MASK~0x1000\+UL}

Bit mask for CMU\+\_\+\+I2\+C1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a53f83ef5d16791474904d6b75e89ac}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_I2C1\_SHIFT@{\_CMU\_HFPERCLKEN0\_I2C1\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_I2C1\_SHIFT@{\_CMU\_HFPERCLKEN0\_I2C1\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_I2C1\_SHIFT}{\_CMU\_HFPERCLKEN0\_I2C1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a53f83ef5d16791474904d6b75e89ac} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+SHIFT~12}

Shift value for CMU\+\_\+\+I2\+C1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d8dd1e9b4dd759f54d70b25dee69c1c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_MASK@{\_CMU\_HFPERCLKEN0\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_MASK@{\_CMU\_HFPERCLKEN0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_MASK}{\_CMU\_HFPERCLKEN0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d8dd1e9b4dd759f54d70b25dee69c1c} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+MASK~0x0003\+FFFFUL}

Mask for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2c062a9745360f4343664ffa051f4b7a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_PRS\_DEFAULT@{\_CMU\_HFPERCLKEN0\_PRS\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_PRS\_DEFAULT@{\_CMU\_HFPERCLKEN0\_PRS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_PRS\_DEFAULT}{\_CMU\_HFPERCLKEN0\_PRS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2c062a9745360f4343664ffa051f4b7a} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga246a76a1a0cf929b61f3da48da8b9040}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_PRS\_MASK@{\_CMU\_HFPERCLKEN0\_PRS\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_PRS\_MASK@{\_CMU\_HFPERCLKEN0\_PRS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_PRS\_MASK}{\_CMU\_HFPERCLKEN0\_PRS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga246a76a1a0cf929b61f3da48da8b9040} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+MASK~0x8000\+UL}

Bit mask for CMU\+\_\+\+PRS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga78b6e2872d597e5c7bf73d4d344c3d6a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_PRS\_SHIFT@{\_CMU\_HFPERCLKEN0\_PRS\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_PRS\_SHIFT@{\_CMU\_HFPERCLKEN0\_PRS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_PRS\_SHIFT}{\_CMU\_HFPERCLKEN0\_PRS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga78b6e2872d597e5c7bf73d4d344c3d6a} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+SHIFT~15}

Shift value for CMU\+\_\+\+PRS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8405cd923c9c6e2bf3766493f29d86d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_RESETVALUE@{\_CMU\_HFPERCLKEN0\_RESETVALUE}}
\index{\_CMU\_HFPERCLKEN0\_RESETVALUE@{\_CMU\_HFPERCLKEN0\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_RESETVALUE}{\_CMU\_HFPERCLKEN0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8405cd923c9c6e2bf3766493f29d86d} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab2d109961576d22ade0a529ec420a585}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT}{\_CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab2d109961576d22ade0a529ec420a585} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9ad513714e3a7bf972adb3d7d1c0861d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER0\_MASK@{\_CMU\_HFPERCLKEN0\_TIMER0\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_TIMER0\_MASK@{\_CMU\_HFPERCLKEN0\_TIMER0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER0\_MASK}{\_CMU\_HFPERCLKEN0\_TIMER0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9ad513714e3a7bf972adb3d7d1c0861d} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+TIMER0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga49d57635e89505e2f9d812015392f000}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER0\_SHIFT@{\_CMU\_HFPERCLKEN0\_TIMER0\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_TIMER0\_SHIFT@{\_CMU\_HFPERCLKEN0\_TIMER0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER0\_SHIFT}{\_CMU\_HFPERCLKEN0\_TIMER0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga49d57635e89505e2f9d812015392f000} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+TIMER0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga25bf863c34cdea9d877f90d2206b7ee9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT}{\_CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga25bf863c34cdea9d877f90d2206b7ee9} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf05409cd575b18309eaefbe5c3a3d624}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER1\_MASK@{\_CMU\_HFPERCLKEN0\_TIMER1\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_TIMER1\_MASK@{\_CMU\_HFPERCLKEN0\_TIMER1\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER1\_MASK}{\_CMU\_HFPERCLKEN0\_TIMER1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf05409cd575b18309eaefbe5c3a3d624} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+TIMER1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae926a865706cd34c30824f783865596d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER1\_SHIFT@{\_CMU\_HFPERCLKEN0\_TIMER1\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_TIMER1\_SHIFT@{\_CMU\_HFPERCLKEN0\_TIMER1\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER1\_SHIFT}{\_CMU\_HFPERCLKEN0\_TIMER1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae926a865706cd34c30824f783865596d} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+TIMER1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f5706797a676e0301ddf6cb722192b8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT@{\_CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT@{\_CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT}{\_CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f5706797a676e0301ddf6cb722192b8} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae5e90cbe63836f7921221a9931d1a849}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER2\_MASK@{\_CMU\_HFPERCLKEN0\_TIMER2\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_TIMER2\_MASK@{\_CMU\_HFPERCLKEN0\_TIMER2\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER2\_MASK}{\_CMU\_HFPERCLKEN0\_TIMER2\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae5e90cbe63836f7921221a9931d1a849} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+MASK~0x80\+UL}

Bit mask for CMU\+\_\+\+TIMER2 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6ace7447338425b365113001ba02476}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER2\_SHIFT@{\_CMU\_HFPERCLKEN0\_TIMER2\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_TIMER2\_SHIFT@{\_CMU\_HFPERCLKEN0\_TIMER2\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER2\_SHIFT}{\_CMU\_HFPERCLKEN0\_TIMER2\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6ace7447338425b365113001ba02476} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+SHIFT~7}

Shift value for CMU\+\_\+\+TIMER2 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga51a26ac888c1a14be19537bbfd453ce3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT@{\_CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT@{\_CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT}{\_CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga51a26ac888c1a14be19537bbfd453ce3} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6178831c830a0e18e75dd3480b963b27}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER3\_MASK@{\_CMU\_HFPERCLKEN0\_TIMER3\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_TIMER3\_MASK@{\_CMU\_HFPERCLKEN0\_TIMER3\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER3\_MASK}{\_CMU\_HFPERCLKEN0\_TIMER3\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6178831c830a0e18e75dd3480b963b27} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+MASK~0x100\+UL}

Bit mask for CMU\+\_\+\+TIMER3 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac6e4a81f94efdf97b59d743340c7987e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_TIMER3\_SHIFT@{\_CMU\_HFPERCLKEN0\_TIMER3\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_TIMER3\_SHIFT@{\_CMU\_HFPERCLKEN0\_TIMER3\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_TIMER3\_SHIFT}{\_CMU\_HFPERCLKEN0\_TIMER3\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac6e4a81f94efdf97b59d743340c7987e} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+SHIFT~8}

Shift value for CMU\+\_\+\+TIMER3 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaee46052f6bc5e6fa10f2537180aa4a2b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_UART0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_UART0\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_UART0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_UART0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_UART0\_DEFAULT}{\_CMU\_HFPERCLKEN0\_UART0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaee46052f6bc5e6fa10f2537180aa4a2b} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c3c68a69bd27766646ba67f641a87f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_UART0\_MASK@{\_CMU\_HFPERCLKEN0\_UART0\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_UART0\_MASK@{\_CMU\_HFPERCLKEN0\_UART0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_UART0\_MASK}{\_CMU\_HFPERCLKEN0\_UART0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c3c68a69bd27766646ba67f641a87f} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+UART0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa992aa15adca917bc330acc481c832a7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_UART0\_SHIFT@{\_CMU\_HFPERCLKEN0\_UART0\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_UART0\_SHIFT@{\_CMU\_HFPERCLKEN0\_UART0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_UART0\_SHIFT}{\_CMU\_HFPERCLKEN0\_UART0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa992aa15adca917bc330acc481c832a7} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+UART0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4da99f27041e8a9c2cd4b13c8e15535c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_UART1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_UART1\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_UART1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_UART1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_UART1\_DEFAULT}{\_CMU\_HFPERCLKEN0\_UART1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4da99f27041e8a9c2cd4b13c8e15535c} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab5fc907e2e6445bc3a6a15d37b3895fe}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_UART1\_MASK@{\_CMU\_HFPERCLKEN0\_UART1\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_UART1\_MASK@{\_CMU\_HFPERCLKEN0\_UART1\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_UART1\_MASK}{\_CMU\_HFPERCLKEN0\_UART1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab5fc907e2e6445bc3a6a15d37b3895fe} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+UART1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8d8e75746cfc087cc2b2d6df44926890}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_UART1\_SHIFT@{\_CMU\_HFPERCLKEN0\_UART1\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_UART1\_SHIFT@{\_CMU\_HFPERCLKEN0\_UART1\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_UART1\_SHIFT}{\_CMU\_HFPERCLKEN0\_UART1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8d8e75746cfc087cc2b2d6df44926890} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+UART1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac620833eab35f935bde43d5ecb0e5f32}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_USART0\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_USART0\_DEFAULT@{\_CMU\_HFPERCLKEN0\_USART0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART0\_DEFAULT}{\_CMU\_HFPERCLKEN0\_USART0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac620833eab35f935bde43d5ecb0e5f32} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaddb35eadf8cd9dedc0b8be304266aef9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART0\_MASK@{\_CMU\_HFPERCLKEN0\_USART0\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_USART0\_MASK@{\_CMU\_HFPERCLKEN0\_USART0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART0\_MASK}{\_CMU\_HFPERCLKEN0\_USART0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaddb35eadf8cd9dedc0b8be304266aef9} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+USART0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae54e788c8f3b834a7a5f2acc5c37186f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART0\_SHIFT@{\_CMU\_HFPERCLKEN0\_USART0\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_USART0\_SHIFT@{\_CMU\_HFPERCLKEN0\_USART0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART0\_SHIFT}{\_CMU\_HFPERCLKEN0\_USART0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae54e788c8f3b834a7a5f2acc5c37186f} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+USART0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1c8b671d29f874eb729dfba51804a23a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_USART1\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_USART1\_DEFAULT@{\_CMU\_HFPERCLKEN0\_USART1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART1\_DEFAULT}{\_CMU\_HFPERCLKEN0\_USART1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1c8b671d29f874eb729dfba51804a23a} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9064642234658423bb485232e7d8d9d0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART1\_MASK@{\_CMU\_HFPERCLKEN0\_USART1\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_USART1\_MASK@{\_CMU\_HFPERCLKEN0\_USART1\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART1\_MASK}{\_CMU\_HFPERCLKEN0\_USART1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9064642234658423bb485232e7d8d9d0} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+USART1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d4898e40f13db0c52c6e98e247a0e5a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART1\_SHIFT@{\_CMU\_HFPERCLKEN0\_USART1\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_USART1\_SHIFT@{\_CMU\_HFPERCLKEN0\_USART1\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART1\_SHIFT}{\_CMU\_HFPERCLKEN0\_USART1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d4898e40f13db0c52c6e98e247a0e5a} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+USART1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadb02aab2ffb4a8badf88f957a90ee680}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART2\_DEFAULT@{\_CMU\_HFPERCLKEN0\_USART2\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_USART2\_DEFAULT@{\_CMU\_HFPERCLKEN0\_USART2\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART2\_DEFAULT}{\_CMU\_HFPERCLKEN0\_USART2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadb02aab2ffb4a8badf88f957a90ee680} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c6f7730f8df3126132dcbd7f852640}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART2\_MASK@{\_CMU\_HFPERCLKEN0\_USART2\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_USART2\_MASK@{\_CMU\_HFPERCLKEN0\_USART2\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART2\_MASK}{\_CMU\_HFPERCLKEN0\_USART2\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga89c6f7730f8df3126132dcbd7f852640} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+USART2 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae0f2f40bbcc7882b8f3effa5b00bfc69}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_USART2\_SHIFT@{\_CMU\_HFPERCLKEN0\_USART2\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_USART2\_SHIFT@{\_CMU\_HFPERCLKEN0\_USART2\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_USART2\_SHIFT}{\_CMU\_HFPERCLKEN0\_USART2\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae0f2f40bbcc7882b8f3effa5b00bfc69} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+USART2 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e88702a16e941bf0fa5f1da606a47f0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_VCMP\_DEFAULT@{\_CMU\_HFPERCLKEN0\_VCMP\_DEFAULT}}
\index{\_CMU\_HFPERCLKEN0\_VCMP\_DEFAULT@{\_CMU\_HFPERCLKEN0\_VCMP\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_VCMP\_DEFAULT}{\_CMU\_HFPERCLKEN0\_VCMP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e88702a16e941bf0fa5f1da606a47f0} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga932f9bdcaaa4ba453e55aa74d56bf2a7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_VCMP\_MASK@{\_CMU\_HFPERCLKEN0\_VCMP\_MASK}}
\index{\_CMU\_HFPERCLKEN0\_VCMP\_MASK@{\_CMU\_HFPERCLKEN0\_VCMP\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_VCMP\_MASK}{\_CMU\_HFPERCLKEN0\_VCMP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga932f9bdcaaa4ba453e55aa74d56bf2a7} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+MASK~0x4000\+UL}

Bit mask for CMU\+\_\+\+VCMP \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6191a11f0c60925f507c75833817da5b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFPERCLKEN0\_VCMP\_SHIFT@{\_CMU\_HFPERCLKEN0\_VCMP\_SHIFT}}
\index{\_CMU\_HFPERCLKEN0\_VCMP\_SHIFT@{\_CMU\_HFPERCLKEN0\_VCMP\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFPERCLKEN0\_VCMP\_SHIFT}{\_CMU\_HFPERCLKEN0\_VCMP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6191a11f0c60925f507c75833817da5b} 
\#define \+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+SHIFT~14}

Shift value for CMU\+\_\+\+VCMP \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a8f238c378a633cd176c88deda1cfcf}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_11MHZ@{\_CMU\_HFRCOCTRL\_BAND\_11MHZ}}
\index{\_CMU\_HFRCOCTRL\_BAND\_11MHZ@{\_CMU\_HFRCOCTRL\_BAND\_11MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_11MHZ}{\_CMU\_HFRCOCTRL\_BAND\_11MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a8f238c378a633cd176c88deda1cfcf} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ~0x00000002\+UL}

Mode 11MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga68b27b3675939926d3b1f48a10fbab8f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_14MHZ@{\_CMU\_HFRCOCTRL\_BAND\_14MHZ}}
\index{\_CMU\_HFRCOCTRL\_BAND\_14MHZ@{\_CMU\_HFRCOCTRL\_BAND\_14MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_14MHZ}{\_CMU\_HFRCOCTRL\_BAND\_14MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga68b27b3675939926d3b1f48a10fbab8f} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ~0x00000003\+UL}

Mode 14MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga968957aee531048484d700623a081581}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_1MHZ@{\_CMU\_HFRCOCTRL\_BAND\_1MHZ}}
\index{\_CMU\_HFRCOCTRL\_BAND\_1MHZ@{\_CMU\_HFRCOCTRL\_BAND\_1MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_1MHZ}{\_CMU\_HFRCOCTRL\_BAND\_1MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga968957aee531048484d700623a081581} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ~0x00000000\+UL}

Mode 1MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d5b65895ad5dde88bf1c4f8441f21f7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_21MHZ@{\_CMU\_HFRCOCTRL\_BAND\_21MHZ}}
\index{\_CMU\_HFRCOCTRL\_BAND\_21MHZ@{\_CMU\_HFRCOCTRL\_BAND\_21MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_21MHZ}{\_CMU\_HFRCOCTRL\_BAND\_21MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d5b65895ad5dde88bf1c4f8441f21f7} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ~0x00000004\+UL}

Mode 21MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga68305970142d91e40f95e70def6d9ce8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_28MHZ@{\_CMU\_HFRCOCTRL\_BAND\_28MHZ}}
\index{\_CMU\_HFRCOCTRL\_BAND\_28MHZ@{\_CMU\_HFRCOCTRL\_BAND\_28MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_28MHZ}{\_CMU\_HFRCOCTRL\_BAND\_28MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga68305970142d91e40f95e70def6d9ce8} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ~0x00000005\+UL}

Mode 28MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga642754a86750985212bcdff8dfd479ba}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_7MHZ@{\_CMU\_HFRCOCTRL\_BAND\_7MHZ}}
\index{\_CMU\_HFRCOCTRL\_BAND\_7MHZ@{\_CMU\_HFRCOCTRL\_BAND\_7MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_7MHZ}{\_CMU\_HFRCOCTRL\_BAND\_7MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga642754a86750985212bcdff8dfd479ba} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ~0x00000001\+UL}

Mode 7MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6030ccee973a58391b01b1eea2e2dc58}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_DEFAULT@{\_CMU\_HFRCOCTRL\_BAND\_DEFAULT}}
\index{\_CMU\_HFRCOCTRL\_BAND\_DEFAULT@{\_CMU\_HFRCOCTRL\_BAND\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_DEFAULT}{\_CMU\_HFRCOCTRL\_BAND\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6030ccee973a58391b01b1eea2e2dc58} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT~0x00000003\+UL}

Mode DEFAULT for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga066f46576aa548846dbc6eb64d3830bb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_MASK@{\_CMU\_HFRCOCTRL\_BAND\_MASK}}
\index{\_CMU\_HFRCOCTRL\_BAND\_MASK@{\_CMU\_HFRCOCTRL\_BAND\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_MASK}{\_CMU\_HFRCOCTRL\_BAND\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga066f46576aa548846dbc6eb64d3830bb} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+MASK~0x700\+UL}

Bit mask for CMU\+\_\+\+BAND \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b850b10fb56187be8cfef2dca0356fe}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_BAND\_SHIFT@{\_CMU\_HFRCOCTRL\_BAND\_SHIFT}}
\index{\_CMU\_HFRCOCTRL\_BAND\_SHIFT@{\_CMU\_HFRCOCTRL\_BAND\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_BAND\_SHIFT}{\_CMU\_HFRCOCTRL\_BAND\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b850b10fb56187be8cfef2dca0356fe} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+SHIFT~8}

Shift value for CMU\+\_\+\+BAND \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga62fff202c4a941347971ad258ee051dd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_MASK@{\_CMU\_HFRCOCTRL\_MASK}}
\index{\_CMU\_HFRCOCTRL\_MASK@{\_CMU\_HFRCOCTRL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_MASK}{\_CMU\_HFRCOCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga62fff202c4a941347971ad258ee051dd} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+MASK~0x0001\+F7\+FFUL}

Mask for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga85722832c36b2536a1458826d6f8af0f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_RESETVALUE@{\_CMU\_HFRCOCTRL\_RESETVALUE}}
\index{\_CMU\_HFRCOCTRL\_RESETVALUE@{\_CMU\_HFRCOCTRL\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_RESETVALUE}{\_CMU\_HFRCOCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga85722832c36b2536a1458826d6f8af0f} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+RESETVALUE~0x00000380\+UL}

Default value for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad4821fc42fdb07d33917b1781b04e542}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT@{\_CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT}}
\index{\_CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT@{\_CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT}{\_CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad4821fc42fdb07d33917b1781b04e542} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5f33d17145203d8d5aa1f8551eee33a3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_SUDELAY\_MASK@{\_CMU\_HFRCOCTRL\_SUDELAY\_MASK}}
\index{\_CMU\_HFRCOCTRL\_SUDELAY\_MASK@{\_CMU\_HFRCOCTRL\_SUDELAY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_SUDELAY\_MASK}{\_CMU\_HFRCOCTRL\_SUDELAY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5f33d17145203d8d5aa1f8551eee33a3} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+MASK~0x1\+F000\+UL}

Bit mask for CMU\+\_\+\+SUDELAY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4955ef7eca1f5b2bd3b9721374a677c1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_SUDELAY\_SHIFT@{\_CMU\_HFRCOCTRL\_SUDELAY\_SHIFT}}
\index{\_CMU\_HFRCOCTRL\_SUDELAY\_SHIFT@{\_CMU\_HFRCOCTRL\_SUDELAY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_SUDELAY\_SHIFT}{\_CMU\_HFRCOCTRL\_SUDELAY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4955ef7eca1f5b2bd3b9721374a677c1} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+SHIFT~12}

Shift value for CMU\+\_\+\+SUDELAY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b0b4489d6fd9b6f54aa14db97e4166c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_TUNING\_DEFAULT@{\_CMU\_HFRCOCTRL\_TUNING\_DEFAULT}}
\index{\_CMU\_HFRCOCTRL\_TUNING\_DEFAULT@{\_CMU\_HFRCOCTRL\_TUNING\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_TUNING\_DEFAULT}{\_CMU\_HFRCOCTRL\_TUNING\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b0b4489d6fd9b6f54aa14db97e4166c} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT~0x00000080\+UL}

Mode DEFAULT for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7ed24cb7243717bf2fedc84906865af3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_TUNING\_MASK@{\_CMU\_HFRCOCTRL\_TUNING\_MASK}}
\index{\_CMU\_HFRCOCTRL\_TUNING\_MASK@{\_CMU\_HFRCOCTRL\_TUNING\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_TUNING\_MASK}{\_CMU\_HFRCOCTRL\_TUNING\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7ed24cb7243717bf2fedc84906865af3} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+MASK~0x\+FFUL}

Bit mask for CMU\+\_\+\+TUNING \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b408ff250c14b306e54f5d22e8a9f82}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_HFRCOCTRL\_TUNING\_SHIFT@{\_CMU\_HFRCOCTRL\_TUNING\_SHIFT}}
\index{\_CMU\_HFRCOCTRL\_TUNING\_SHIFT@{\_CMU\_HFRCOCTRL\_TUNING\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_HFRCOCTRL\_TUNING\_SHIFT}{\_CMU\_HFRCOCTRL\_TUNING\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b408ff250c14b306e54f5d22e8a9f82} 
\#define \+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+TUNING \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3a131f078a184c21f2cd6e48501a1b72}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_AUXHFRCORDY\_DEFAULT@{\_CMU\_IEN\_AUXHFRCORDY\_DEFAULT}}
\index{\_CMU\_IEN\_AUXHFRCORDY\_DEFAULT@{\_CMU\_IEN\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_AUXHFRCORDY\_DEFAULT}{\_CMU\_IEN\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3a131f078a184c21f2cd6e48501a1b72} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaefb801962ff72b6616b6788855a027b1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_AUXHFRCORDY\_MASK@{\_CMU\_IEN\_AUXHFRCORDY\_MASK}}
\index{\_CMU\_IEN\_AUXHFRCORDY\_MASK@{\_CMU\_IEN\_AUXHFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_AUXHFRCORDY\_MASK}{\_CMU\_IEN\_AUXHFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaefb801962ff72b6616b6788855a027b1} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga101840f939c195277f4fadf29e527f32}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_AUXHFRCORDY\_SHIFT@{\_CMU\_IEN\_AUXHFRCORDY\_SHIFT}}
\index{\_CMU\_IEN\_AUXHFRCORDY\_SHIFT@{\_CMU\_IEN\_AUXHFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_AUXHFRCORDY\_SHIFT}{\_CMU\_IEN\_AUXHFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga101840f939c195277f4fadf29e527f32} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0e3b102059a85d073839abff6cb06636}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_CALOF\_DEFAULT@{\_CMU\_IEN\_CALOF\_DEFAULT}}
\index{\_CMU\_IEN\_CALOF\_DEFAULT@{\_CMU\_IEN\_CALOF\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_CALOF\_DEFAULT}{\_CMU\_IEN\_CALOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0e3b102059a85d073839abff6cb06636} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga18008cd843b69cf22a1dd1adcb8578dd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_CALOF\_MASK@{\_CMU\_IEN\_CALOF\_MASK}}
\index{\_CMU\_IEN\_CALOF\_MASK@{\_CMU\_IEN\_CALOF\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_CALOF\_MASK}{\_CMU\_IEN\_CALOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga18008cd843b69cf22a1dd1adcb8578dd} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+CALOF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa225a85d9d9786bc67cea0f9b5fe21e1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_CALOF\_SHIFT@{\_CMU\_IEN\_CALOF\_SHIFT}}
\index{\_CMU\_IEN\_CALOF\_SHIFT@{\_CMU\_IEN\_CALOF\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_CALOF\_SHIFT}{\_CMU\_IEN\_CALOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa225a85d9d9786bc67cea0f9b5fe21e1} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+CALOF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae02e2600a800e62ad409857abc5a2bcb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_CALRDY\_DEFAULT@{\_CMU\_IEN\_CALRDY\_DEFAULT}}
\index{\_CMU\_IEN\_CALRDY\_DEFAULT@{\_CMU\_IEN\_CALRDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_CALRDY\_DEFAULT}{\_CMU\_IEN\_CALRDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae02e2600a800e62ad409857abc5a2bcb} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7997312a0c4c882713c10078e14ffcac}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_CALRDY\_MASK@{\_CMU\_IEN\_CALRDY\_MASK}}
\index{\_CMU\_IEN\_CALRDY\_MASK@{\_CMU\_IEN\_CALRDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_CALRDY\_MASK}{\_CMU\_IEN\_CALRDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7997312a0c4c882713c10078e14ffcac} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+CALRDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5adc988ea0d91890b044424a202016b8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_CALRDY\_SHIFT@{\_CMU\_IEN\_CALRDY\_SHIFT}}
\index{\_CMU\_IEN\_CALRDY\_SHIFT@{\_CMU\_IEN\_CALRDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_CALRDY\_SHIFT}{\_CMU\_IEN\_CALRDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5adc988ea0d91890b044424a202016b8} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+CALRDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf0e9f3252ff4e462f59089cbf53447d9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_HFRCORDY\_DEFAULT@{\_CMU\_IEN\_HFRCORDY\_DEFAULT}}
\index{\_CMU\_IEN\_HFRCORDY\_DEFAULT@{\_CMU\_IEN\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_HFRCORDY\_DEFAULT}{\_CMU\_IEN\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf0e9f3252ff4e462f59089cbf53447d9} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9964c685bd86281863c2c5ffb52c4bd7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_HFRCORDY\_MASK@{\_CMU\_IEN\_HFRCORDY\_MASK}}
\index{\_CMU\_IEN\_HFRCORDY\_MASK@{\_CMU\_IEN\_HFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_HFRCORDY\_MASK}{\_CMU\_IEN\_HFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9964c685bd86281863c2c5ffb52c4bd7} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga04e5385f8b1de08331145ec83f7b02a5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_HFRCORDY\_SHIFT@{\_CMU\_IEN\_HFRCORDY\_SHIFT}}
\index{\_CMU\_IEN\_HFRCORDY\_SHIFT@{\_CMU\_IEN\_HFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_HFRCORDY\_SHIFT}{\_CMU\_IEN\_HFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga04e5385f8b1de08331145ec83f7b02a5} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga091b0bc17efe01215235af07588baac7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_HFXORDY\_DEFAULT@{\_CMU\_IEN\_HFXORDY\_DEFAULT}}
\index{\_CMU\_IEN\_HFXORDY\_DEFAULT@{\_CMU\_IEN\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_HFXORDY\_DEFAULT}{\_CMU\_IEN\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga091b0bc17efe01215235af07588baac7} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1d96d1785b622fafd421a8388f4c6faa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_HFXORDY\_MASK@{\_CMU\_IEN\_HFXORDY\_MASK}}
\index{\_CMU\_IEN\_HFXORDY\_MASK@{\_CMU\_IEN\_HFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_HFXORDY\_MASK}{\_CMU\_IEN\_HFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1d96d1785b622fafd421a8388f4c6faa} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6f01b42bdb90bb936fd644c86441cca4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_HFXORDY\_SHIFT@{\_CMU\_IEN\_HFXORDY\_SHIFT}}
\index{\_CMU\_IEN\_HFXORDY\_SHIFT@{\_CMU\_IEN\_HFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_HFXORDY\_SHIFT}{\_CMU\_IEN\_HFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6f01b42bdb90bb936fd644c86441cca4} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf63f9db8fe5e32a97deba62d0dd47ec9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_LFRCORDY\_DEFAULT@{\_CMU\_IEN\_LFRCORDY\_DEFAULT}}
\index{\_CMU\_IEN\_LFRCORDY\_DEFAULT@{\_CMU\_IEN\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_LFRCORDY\_DEFAULT}{\_CMU\_IEN\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf63f9db8fe5e32a97deba62d0dd47ec9} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9b0d13b53cab71cab08cdc8b61327ffd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_LFRCORDY\_MASK@{\_CMU\_IEN\_LFRCORDY\_MASK}}
\index{\_CMU\_IEN\_LFRCORDY\_MASK@{\_CMU\_IEN\_LFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_LFRCORDY\_MASK}{\_CMU\_IEN\_LFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9b0d13b53cab71cab08cdc8b61327ffd} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga251c82285e48c78a774015b7f762b3e4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_LFRCORDY\_SHIFT@{\_CMU\_IEN\_LFRCORDY\_SHIFT}}
\index{\_CMU\_IEN\_LFRCORDY\_SHIFT@{\_CMU\_IEN\_LFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_LFRCORDY\_SHIFT}{\_CMU\_IEN\_LFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga251c82285e48c78a774015b7f762b3e4} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga40755e7bcc9a6bff0d23fd3da2eb4dce}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_LFXORDY\_DEFAULT@{\_CMU\_IEN\_LFXORDY\_DEFAULT}}
\index{\_CMU\_IEN\_LFXORDY\_DEFAULT@{\_CMU\_IEN\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_LFXORDY\_DEFAULT}{\_CMU\_IEN\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga40755e7bcc9a6bff0d23fd3da2eb4dce} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2f52ca052aa55bda0bd13e92aaa7d3d7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_LFXORDY\_MASK@{\_CMU\_IEN\_LFXORDY\_MASK}}
\index{\_CMU\_IEN\_LFXORDY\_MASK@{\_CMU\_IEN\_LFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_LFXORDY\_MASK}{\_CMU\_IEN\_LFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2f52ca052aa55bda0bd13e92aaa7d3d7} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac4f7c966cdd4d78f59ce5cd62c51978e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_LFXORDY\_SHIFT@{\_CMU\_IEN\_LFXORDY\_SHIFT}}
\index{\_CMU\_IEN\_LFXORDY\_SHIFT@{\_CMU\_IEN\_LFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_LFXORDY\_SHIFT}{\_CMU\_IEN\_LFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac4f7c966cdd4d78f59ce5cd62c51978e} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga63a0bd83a25fd1b8d926a6f3bd80b71b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_MASK@{\_CMU\_IEN\_MASK}}
\index{\_CMU\_IEN\_MASK@{\_CMU\_IEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_MASK}{\_CMU\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga63a0bd83a25fd1b8d926a6f3bd80b71b} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+MASK~0x000000\+FFUL}

Mask for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2c758f5b4559502ebae420ed4cdbfed3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_RESETVALUE@{\_CMU\_IEN\_RESETVALUE}}
\index{\_CMU\_IEN\_RESETVALUE@{\_CMU\_IEN\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_RESETVALUE}{\_CMU\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2c758f5b4559502ebae420ed4cdbfed3} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cbb904c83bcc961380374b5c15bb62b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_IEN\_USBCHFCLKSEL\_DEFAULT}}
\index{\_CMU\_IEN\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_IEN\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_USBCHFCLKSEL\_DEFAULT}{\_CMU\_IEN\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cbb904c83bcc961380374b5c15bb62b} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaba0c58d6d93e74bb8f51866441eb1cd6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_USBCHFCLKSEL\_MASK@{\_CMU\_IEN\_USBCHFCLKSEL\_MASK}}
\index{\_CMU\_IEN\_USBCHFCLKSEL\_MASK@{\_CMU\_IEN\_USBCHFCLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_USBCHFCLKSEL\_MASK}{\_CMU\_IEN\_USBCHFCLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaba0c58d6d93e74bb8f51866441eb1cd6} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK~0x80\+UL}

Bit mask for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac9d99647bef6d91e4579c1621d195336}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IEN\_USBCHFCLKSEL\_SHIFT@{\_CMU\_IEN\_USBCHFCLKSEL\_SHIFT}}
\index{\_CMU\_IEN\_USBCHFCLKSEL\_SHIFT@{\_CMU\_IEN\_USBCHFCLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IEN\_USBCHFCLKSEL\_SHIFT}{\_CMU\_IEN\_USBCHFCLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac9d99647bef6d91e4579c1621d195336} 
\#define \+\_\+\+CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT~7}

Shift value for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga45ff6cbf5c7e1d8e228577d9795f9562}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_AUXHFRCORDY\_DEFAULT@{\_CMU\_IF\_AUXHFRCORDY\_DEFAULT}}
\index{\_CMU\_IF\_AUXHFRCORDY\_DEFAULT@{\_CMU\_IF\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_AUXHFRCORDY\_DEFAULT}{\_CMU\_IF\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga45ff6cbf5c7e1d8e228577d9795f9562} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaea4f1c0bbbcd44080c7de0cffdaafbda}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_AUXHFRCORDY\_MASK@{\_CMU\_IF\_AUXHFRCORDY\_MASK}}
\index{\_CMU\_IF\_AUXHFRCORDY\_MASK@{\_CMU\_IF\_AUXHFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_AUXHFRCORDY\_MASK}{\_CMU\_IF\_AUXHFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaea4f1c0bbbcd44080c7de0cffdaafbda} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad3ad548dca4663f7ab176db4b5d2a0de}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_AUXHFRCORDY\_SHIFT@{\_CMU\_IF\_AUXHFRCORDY\_SHIFT}}
\index{\_CMU\_IF\_AUXHFRCORDY\_SHIFT@{\_CMU\_IF\_AUXHFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_AUXHFRCORDY\_SHIFT}{\_CMU\_IF\_AUXHFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad3ad548dca4663f7ab176db4b5d2a0de} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac319c80fcbcffed6adc2f73a17b88787}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_CALOF\_DEFAULT@{\_CMU\_IF\_CALOF\_DEFAULT}}
\index{\_CMU\_IF\_CALOF\_DEFAULT@{\_CMU\_IF\_CALOF\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_CALOF\_DEFAULT}{\_CMU\_IF\_CALOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac319c80fcbcffed6adc2f73a17b88787} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga32b416ab4cc1fe44b36f13127bb18759}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_CALOF\_MASK@{\_CMU\_IF\_CALOF\_MASK}}
\index{\_CMU\_IF\_CALOF\_MASK@{\_CMU\_IF\_CALOF\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_CALOF\_MASK}{\_CMU\_IF\_CALOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga32b416ab4cc1fe44b36f13127bb18759} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+CALOF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d511d8e055f8ca5365bd15e27682b35}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_CALOF\_SHIFT@{\_CMU\_IF\_CALOF\_SHIFT}}
\index{\_CMU\_IF\_CALOF\_SHIFT@{\_CMU\_IF\_CALOF\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_CALOF\_SHIFT}{\_CMU\_IF\_CALOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d511d8e055f8ca5365bd15e27682b35} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+CALOF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7c600a526240b1b7e30ebef0d1c3b7d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_CALRDY\_DEFAULT@{\_CMU\_IF\_CALRDY\_DEFAULT}}
\index{\_CMU\_IF\_CALRDY\_DEFAULT@{\_CMU\_IF\_CALRDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_CALRDY\_DEFAULT}{\_CMU\_IF\_CALRDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7c600a526240b1b7e30ebef0d1c3b7d} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae2100499e8a533331afea25df737f449}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_CALRDY\_MASK@{\_CMU\_IF\_CALRDY\_MASK}}
\index{\_CMU\_IF\_CALRDY\_MASK@{\_CMU\_IF\_CALRDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_CALRDY\_MASK}{\_CMU\_IF\_CALRDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae2100499e8a533331afea25df737f449} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+CALRDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab36b9f8bc23e2cefd6c19debe43ddce7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_CALRDY\_SHIFT@{\_CMU\_IF\_CALRDY\_SHIFT}}
\index{\_CMU\_IF\_CALRDY\_SHIFT@{\_CMU\_IF\_CALRDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_CALRDY\_SHIFT}{\_CMU\_IF\_CALRDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab36b9f8bc23e2cefd6c19debe43ddce7} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+CALRDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadf96e4f58f5f5af0d2d08bf404c37e05}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_HFRCORDY\_DEFAULT@{\_CMU\_IF\_HFRCORDY\_DEFAULT}}
\index{\_CMU\_IF\_HFRCORDY\_DEFAULT@{\_CMU\_IF\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_HFRCORDY\_DEFAULT}{\_CMU\_IF\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadf96e4f58f5f5af0d2d08bf404c37e05} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3fd5704a45d12abab962dd14bfbf152}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_HFRCORDY\_MASK@{\_CMU\_IF\_HFRCORDY\_MASK}}
\index{\_CMU\_IF\_HFRCORDY\_MASK@{\_CMU\_IF\_HFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_HFRCORDY\_MASK}{\_CMU\_IF\_HFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3fd5704a45d12abab962dd14bfbf152} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac237ee70741da66059b73415fdac8b34}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_HFRCORDY\_SHIFT@{\_CMU\_IF\_HFRCORDY\_SHIFT}}
\index{\_CMU\_IF\_HFRCORDY\_SHIFT@{\_CMU\_IF\_HFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_HFRCORDY\_SHIFT}{\_CMU\_IF\_HFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac237ee70741da66059b73415fdac8b34} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6dc5e131254b959e09ec422e4b0b3d89}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_HFXORDY\_DEFAULT@{\_CMU\_IF\_HFXORDY\_DEFAULT}}
\index{\_CMU\_IF\_HFXORDY\_DEFAULT@{\_CMU\_IF\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_HFXORDY\_DEFAULT}{\_CMU\_IF\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6dc5e131254b959e09ec422e4b0b3d89} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaabeaa995fe9ed74dfbe985f16d137397}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_HFXORDY\_MASK@{\_CMU\_IF\_HFXORDY\_MASK}}
\index{\_CMU\_IF\_HFXORDY\_MASK@{\_CMU\_IF\_HFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_HFXORDY\_MASK}{\_CMU\_IF\_HFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaabeaa995fe9ed74dfbe985f16d137397} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadc1cb5769fddce9bbdd5f3d23d5f5c22}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_HFXORDY\_SHIFT@{\_CMU\_IF\_HFXORDY\_SHIFT}}
\index{\_CMU\_IF\_HFXORDY\_SHIFT@{\_CMU\_IF\_HFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_HFXORDY\_SHIFT}{\_CMU\_IF\_HFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadc1cb5769fddce9bbdd5f3d23d5f5c22} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a52d136157f89c1e2efaf1b646da4f8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_LFRCORDY\_DEFAULT@{\_CMU\_IF\_LFRCORDY\_DEFAULT}}
\index{\_CMU\_IF\_LFRCORDY\_DEFAULT@{\_CMU\_IF\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_LFRCORDY\_DEFAULT}{\_CMU\_IF\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a52d136157f89c1e2efaf1b646da4f8} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga10489f59e29f0bb1517f6c3b4587ae97}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_LFRCORDY\_MASK@{\_CMU\_IF\_LFRCORDY\_MASK}}
\index{\_CMU\_IF\_LFRCORDY\_MASK@{\_CMU\_IF\_LFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_LFRCORDY\_MASK}{\_CMU\_IF\_LFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga10489f59e29f0bb1517f6c3b4587ae97} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dfc37b4c6ed71f261dae760904c4536}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_LFRCORDY\_SHIFT@{\_CMU\_IF\_LFRCORDY\_SHIFT}}
\index{\_CMU\_IF\_LFRCORDY\_SHIFT@{\_CMU\_IF\_LFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_LFRCORDY\_SHIFT}{\_CMU\_IF\_LFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dfc37b4c6ed71f261dae760904c4536} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cee7d673f2598f67125d7b28e9fc51c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_LFXORDY\_DEFAULT@{\_CMU\_IF\_LFXORDY\_DEFAULT}}
\index{\_CMU\_IF\_LFXORDY\_DEFAULT@{\_CMU\_IF\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_LFXORDY\_DEFAULT}{\_CMU\_IF\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cee7d673f2598f67125d7b28e9fc51c} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9f3d4d7ac629e2888b41aef59a5919d5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_LFXORDY\_MASK@{\_CMU\_IF\_LFXORDY\_MASK}}
\index{\_CMU\_IF\_LFXORDY\_MASK@{\_CMU\_IF\_LFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_LFXORDY\_MASK}{\_CMU\_IF\_LFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9f3d4d7ac629e2888b41aef59a5919d5} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa76f642fd1e928d2b6b62987e2be730a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_LFXORDY\_SHIFT@{\_CMU\_IF\_LFXORDY\_SHIFT}}
\index{\_CMU\_IF\_LFXORDY\_SHIFT@{\_CMU\_IF\_LFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_LFXORDY\_SHIFT}{\_CMU\_IF\_LFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa76f642fd1e928d2b6b62987e2be730a} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga467cc259fdd9921145b23bd6d3fca3ae}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_MASK@{\_CMU\_IF\_MASK}}
\index{\_CMU\_IF\_MASK@{\_CMU\_IF\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_MASK}{\_CMU\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga467cc259fdd9921145b23bd6d3fca3ae} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+MASK~0x000000\+FFUL}

Mask for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad17c6a3a9c49b257f1ae83388c291c0f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_RESETVALUE@{\_CMU\_IF\_RESETVALUE}}
\index{\_CMU\_IF\_RESETVALUE@{\_CMU\_IF\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_RESETVALUE}{\_CMU\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad17c6a3a9c49b257f1ae83388c291c0f} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000001\+UL}

Default value for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga590ec6a87086245f06fe8976155ae290}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_IF\_USBCHFCLKSEL\_DEFAULT}}
\index{\_CMU\_IF\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_IF\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_USBCHFCLKSEL\_DEFAULT}{\_CMU\_IF\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga590ec6a87086245f06fe8976155ae290} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3ec0c0f02d5c4fa21c0e4b066933b655}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_USBCHFCLKSEL\_MASK@{\_CMU\_IF\_USBCHFCLKSEL\_MASK}}
\index{\_CMU\_IF\_USBCHFCLKSEL\_MASK@{\_CMU\_IF\_USBCHFCLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_USBCHFCLKSEL\_MASK}{\_CMU\_IF\_USBCHFCLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3ec0c0f02d5c4fa21c0e4b066933b655} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK~0x80\+UL}

Bit mask for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b626b19ddb779e272200794e1048d5e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IF\_USBCHFCLKSEL\_SHIFT@{\_CMU\_IF\_USBCHFCLKSEL\_SHIFT}}
\index{\_CMU\_IF\_USBCHFCLKSEL\_SHIFT@{\_CMU\_IF\_USBCHFCLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IF\_USBCHFCLKSEL\_SHIFT}{\_CMU\_IF\_USBCHFCLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b626b19ddb779e272200794e1048d5e} 
\#define \+\_\+\+CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT~7}

Shift value for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa365585472fd2b9fac70c6fd02c0757b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_AUXHFRCORDY\_DEFAULT@{\_CMU\_IFC\_AUXHFRCORDY\_DEFAULT}}
\index{\_CMU\_IFC\_AUXHFRCORDY\_DEFAULT@{\_CMU\_IFC\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_AUXHFRCORDY\_DEFAULT}{\_CMU\_IFC\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa365585472fd2b9fac70c6fd02c0757b} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0924492053d4fdad0a06eddffab14863}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_AUXHFRCORDY\_MASK@{\_CMU\_IFC\_AUXHFRCORDY\_MASK}}
\index{\_CMU\_IFC\_AUXHFRCORDY\_MASK@{\_CMU\_IFC\_AUXHFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_AUXHFRCORDY\_MASK}{\_CMU\_IFC\_AUXHFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0924492053d4fdad0a06eddffab14863} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab1048a068ae642e579b55766a2277893}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_AUXHFRCORDY\_SHIFT@{\_CMU\_IFC\_AUXHFRCORDY\_SHIFT}}
\index{\_CMU\_IFC\_AUXHFRCORDY\_SHIFT@{\_CMU\_IFC\_AUXHFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_AUXHFRCORDY\_SHIFT}{\_CMU\_IFC\_AUXHFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab1048a068ae642e579b55766a2277893} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaed794146ecb21b4cd88e59f5ad2d7a67}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_CALOF\_DEFAULT@{\_CMU\_IFC\_CALOF\_DEFAULT}}
\index{\_CMU\_IFC\_CALOF\_DEFAULT@{\_CMU\_IFC\_CALOF\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_CALOF\_DEFAULT}{\_CMU\_IFC\_CALOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaed794146ecb21b4cd88e59f5ad2d7a67} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8304428e937faa2d20c715cfeb65522}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_CALOF\_MASK@{\_CMU\_IFC\_CALOF\_MASK}}
\index{\_CMU\_IFC\_CALOF\_MASK@{\_CMU\_IFC\_CALOF\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_CALOF\_MASK}{\_CMU\_IFC\_CALOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8304428e937faa2d20c715cfeb65522} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+CALOF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2103f2cd527ca31e6320a362ddbc3e5c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_CALOF\_SHIFT@{\_CMU\_IFC\_CALOF\_SHIFT}}
\index{\_CMU\_IFC\_CALOF\_SHIFT@{\_CMU\_IFC\_CALOF\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_CALOF\_SHIFT}{\_CMU\_IFC\_CALOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2103f2cd527ca31e6320a362ddbc3e5c} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+CALOF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga694f541c8c77e4599fd9d8e4536d21f5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_CALRDY\_DEFAULT@{\_CMU\_IFC\_CALRDY\_DEFAULT}}
\index{\_CMU\_IFC\_CALRDY\_DEFAULT@{\_CMU\_IFC\_CALRDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_CALRDY\_DEFAULT}{\_CMU\_IFC\_CALRDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga694f541c8c77e4599fd9d8e4536d21f5} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f78f1bb31dac0667d154114722303a0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_CALRDY\_MASK@{\_CMU\_IFC\_CALRDY\_MASK}}
\index{\_CMU\_IFC\_CALRDY\_MASK@{\_CMU\_IFC\_CALRDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_CALRDY\_MASK}{\_CMU\_IFC\_CALRDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f78f1bb31dac0667d154114722303a0} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+CALRDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6076ebc4ff14ee45f7cb817f0b87a02e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_CALRDY\_SHIFT@{\_CMU\_IFC\_CALRDY\_SHIFT}}
\index{\_CMU\_IFC\_CALRDY\_SHIFT@{\_CMU\_IFC\_CALRDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_CALRDY\_SHIFT}{\_CMU\_IFC\_CALRDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6076ebc4ff14ee45f7cb817f0b87a02e} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+CALRDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0c860dd04594bc3fed22513a3899a2b9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_HFRCORDY\_DEFAULT@{\_CMU\_IFC\_HFRCORDY\_DEFAULT}}
\index{\_CMU\_IFC\_HFRCORDY\_DEFAULT@{\_CMU\_IFC\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_HFRCORDY\_DEFAULT}{\_CMU\_IFC\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0c860dd04594bc3fed22513a3899a2b9} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga619914e2a8415f25b3e2630fb65371dd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_HFRCORDY\_MASK@{\_CMU\_IFC\_HFRCORDY\_MASK}}
\index{\_CMU\_IFC\_HFRCORDY\_MASK@{\_CMU\_IFC\_HFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_HFRCORDY\_MASK}{\_CMU\_IFC\_HFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga619914e2a8415f25b3e2630fb65371dd} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga858acdc88ecfd12baf1e943e4f016dcc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_HFRCORDY\_SHIFT@{\_CMU\_IFC\_HFRCORDY\_SHIFT}}
\index{\_CMU\_IFC\_HFRCORDY\_SHIFT@{\_CMU\_IFC\_HFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_HFRCORDY\_SHIFT}{\_CMU\_IFC\_HFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga858acdc88ecfd12baf1e943e4f016dcc} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga51cd2f93cff6c76e86fa651cd145d121}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_HFXORDY\_DEFAULT@{\_CMU\_IFC\_HFXORDY\_DEFAULT}}
\index{\_CMU\_IFC\_HFXORDY\_DEFAULT@{\_CMU\_IFC\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_HFXORDY\_DEFAULT}{\_CMU\_IFC\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga51cd2f93cff6c76e86fa651cd145d121} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2af67dce817ae938cf90d4e8c3bd3303}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_HFXORDY\_MASK@{\_CMU\_IFC\_HFXORDY\_MASK}}
\index{\_CMU\_IFC\_HFXORDY\_MASK@{\_CMU\_IFC\_HFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_HFXORDY\_MASK}{\_CMU\_IFC\_HFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2af67dce817ae938cf90d4e8c3bd3303} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8cc0ae3bfb722bac0b441fb372107d3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_HFXORDY\_SHIFT@{\_CMU\_IFC\_HFXORDY\_SHIFT}}
\index{\_CMU\_IFC\_HFXORDY\_SHIFT@{\_CMU\_IFC\_HFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_HFXORDY\_SHIFT}{\_CMU\_IFC\_HFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8cc0ae3bfb722bac0b441fb372107d3} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e1749f1533ef52b2701fdf24384f0d6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_LFRCORDY\_DEFAULT@{\_CMU\_IFC\_LFRCORDY\_DEFAULT}}
\index{\_CMU\_IFC\_LFRCORDY\_DEFAULT@{\_CMU\_IFC\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_LFRCORDY\_DEFAULT}{\_CMU\_IFC\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e1749f1533ef52b2701fdf24384f0d6} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6741ff2d550cb3abf3f689e25d1c2e42}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_LFRCORDY\_MASK@{\_CMU\_IFC\_LFRCORDY\_MASK}}
\index{\_CMU\_IFC\_LFRCORDY\_MASK@{\_CMU\_IFC\_LFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_LFRCORDY\_MASK}{\_CMU\_IFC\_LFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6741ff2d550cb3abf3f689e25d1c2e42} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga400f24f88d4664e6441ca2041c7aee5f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_LFRCORDY\_SHIFT@{\_CMU\_IFC\_LFRCORDY\_SHIFT}}
\index{\_CMU\_IFC\_LFRCORDY\_SHIFT@{\_CMU\_IFC\_LFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_LFRCORDY\_SHIFT}{\_CMU\_IFC\_LFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga400f24f88d4664e6441ca2041c7aee5f} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga603bcf00a0e7588a8f97adcb05752e89}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_LFXORDY\_DEFAULT@{\_CMU\_IFC\_LFXORDY\_DEFAULT}}
\index{\_CMU\_IFC\_LFXORDY\_DEFAULT@{\_CMU\_IFC\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_LFXORDY\_DEFAULT}{\_CMU\_IFC\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga603bcf00a0e7588a8f97adcb05752e89} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5206bb56a1675629ee9753a97f8f074a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_LFXORDY\_MASK@{\_CMU\_IFC\_LFXORDY\_MASK}}
\index{\_CMU\_IFC\_LFXORDY\_MASK@{\_CMU\_IFC\_LFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_LFXORDY\_MASK}{\_CMU\_IFC\_LFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5206bb56a1675629ee9753a97f8f074a} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf439822b95914f91c6fa0b6a4429a59f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_LFXORDY\_SHIFT@{\_CMU\_IFC\_LFXORDY\_SHIFT}}
\index{\_CMU\_IFC\_LFXORDY\_SHIFT@{\_CMU\_IFC\_LFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_LFXORDY\_SHIFT}{\_CMU\_IFC\_LFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf439822b95914f91c6fa0b6a4429a59f} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2528dd996ed0bd8558bfe3d083938875}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_MASK@{\_CMU\_IFC\_MASK}}
\index{\_CMU\_IFC\_MASK@{\_CMU\_IFC\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_MASK}{\_CMU\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2528dd996ed0bd8558bfe3d083938875} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+MASK~0x000000\+FFUL}

Mask for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3f26ea599f1676d8e027265a34b0ea52}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_RESETVALUE@{\_CMU\_IFC\_RESETVALUE}}
\index{\_CMU\_IFC\_RESETVALUE@{\_CMU\_IFC\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_RESETVALUE}{\_CMU\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3f26ea599f1676d8e027265a34b0ea52} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad3eaf9ca6e5f5f5213e506653aac50ad}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_IFC\_USBCHFCLKSEL\_DEFAULT}}
\index{\_CMU\_IFC\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_IFC\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_USBCHFCLKSEL\_DEFAULT}{\_CMU\_IFC\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad3eaf9ca6e5f5f5213e506653aac50ad} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4bf5f6a57db83b5a9bd40b25349ea8ee}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_USBCHFCLKSEL\_MASK@{\_CMU\_IFC\_USBCHFCLKSEL\_MASK}}
\index{\_CMU\_IFC\_USBCHFCLKSEL\_MASK@{\_CMU\_IFC\_USBCHFCLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_USBCHFCLKSEL\_MASK}{\_CMU\_IFC\_USBCHFCLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4bf5f6a57db83b5a9bd40b25349ea8ee} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK~0x80\+UL}

Bit mask for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaee6bb506aa5fc918529c8e17c550d5f3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFC\_USBCHFCLKSEL\_SHIFT@{\_CMU\_IFC\_USBCHFCLKSEL\_SHIFT}}
\index{\_CMU\_IFC\_USBCHFCLKSEL\_SHIFT@{\_CMU\_IFC\_USBCHFCLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFC\_USBCHFCLKSEL\_SHIFT}{\_CMU\_IFC\_USBCHFCLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaee6bb506aa5fc918529c8e17c550d5f3} 
\#define \+\_\+\+CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT~7}

Shift value for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf51fcbdd395de267912c886ece56b855}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_AUXHFRCORDY\_DEFAULT@{\_CMU\_IFS\_AUXHFRCORDY\_DEFAULT}}
\index{\_CMU\_IFS\_AUXHFRCORDY\_DEFAULT@{\_CMU\_IFS\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_AUXHFRCORDY\_DEFAULT}{\_CMU\_IFS\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf51fcbdd395de267912c886ece56b855} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabada0cad86268ec5fdab82345404c929}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_AUXHFRCORDY\_MASK@{\_CMU\_IFS\_AUXHFRCORDY\_MASK}}
\index{\_CMU\_IFS\_AUXHFRCORDY\_MASK@{\_CMU\_IFS\_AUXHFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_AUXHFRCORDY\_MASK}{\_CMU\_IFS\_AUXHFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabada0cad86268ec5fdab82345404c929} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5194f199fdd9225140bb62f55a9871ba}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_AUXHFRCORDY\_SHIFT@{\_CMU\_IFS\_AUXHFRCORDY\_SHIFT}}
\index{\_CMU\_IFS\_AUXHFRCORDY\_SHIFT@{\_CMU\_IFS\_AUXHFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_AUXHFRCORDY\_SHIFT}{\_CMU\_IFS\_AUXHFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5194f199fdd9225140bb62f55a9871ba} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6cd7c56fe80ce0f5fb94c1fc7211d927}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_CALOF\_DEFAULT@{\_CMU\_IFS\_CALOF\_DEFAULT}}
\index{\_CMU\_IFS\_CALOF\_DEFAULT@{\_CMU\_IFS\_CALOF\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_CALOF\_DEFAULT}{\_CMU\_IFS\_CALOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6cd7c56fe80ce0f5fb94c1fc7211d927} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae2bcbb7a1f348d88eca1b4870d2cf805}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_CALOF\_MASK@{\_CMU\_IFS\_CALOF\_MASK}}
\index{\_CMU\_IFS\_CALOF\_MASK@{\_CMU\_IFS\_CALOF\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_CALOF\_MASK}{\_CMU\_IFS\_CALOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae2bcbb7a1f348d88eca1b4870d2cf805} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+CALOF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga83cbd95f82b3cc11e8c7386b857a15c7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_CALOF\_SHIFT@{\_CMU\_IFS\_CALOF\_SHIFT}}
\index{\_CMU\_IFS\_CALOF\_SHIFT@{\_CMU\_IFS\_CALOF\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_CALOF\_SHIFT}{\_CMU\_IFS\_CALOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga83cbd95f82b3cc11e8c7386b857a15c7} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+CALOF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaddfc9bab039047a24b5e9e8b5bc03d86}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_CALRDY\_DEFAULT@{\_CMU\_IFS\_CALRDY\_DEFAULT}}
\index{\_CMU\_IFS\_CALRDY\_DEFAULT@{\_CMU\_IFS\_CALRDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_CALRDY\_DEFAULT}{\_CMU\_IFS\_CALRDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaddfc9bab039047a24b5e9e8b5bc03d86} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga241d8f07a9292ed988527e797da9941a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_CALRDY\_MASK@{\_CMU\_IFS\_CALRDY\_MASK}}
\index{\_CMU\_IFS\_CALRDY\_MASK@{\_CMU\_IFS\_CALRDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_CALRDY\_MASK}{\_CMU\_IFS\_CALRDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga241d8f07a9292ed988527e797da9941a} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+CALRDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ed6388f8b9a08ba28ef2429730a512b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_CALRDY\_SHIFT@{\_CMU\_IFS\_CALRDY\_SHIFT}}
\index{\_CMU\_IFS\_CALRDY\_SHIFT@{\_CMU\_IFS\_CALRDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_CALRDY\_SHIFT}{\_CMU\_IFS\_CALRDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ed6388f8b9a08ba28ef2429730a512b} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+CALRDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac0b33949349e341785fa3d4485cd24ee}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_HFRCORDY\_DEFAULT@{\_CMU\_IFS\_HFRCORDY\_DEFAULT}}
\index{\_CMU\_IFS\_HFRCORDY\_DEFAULT@{\_CMU\_IFS\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_HFRCORDY\_DEFAULT}{\_CMU\_IFS\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac0b33949349e341785fa3d4485cd24ee} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4120746b1e6bc4101766c59e9206c229}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_HFRCORDY\_MASK@{\_CMU\_IFS\_HFRCORDY\_MASK}}
\index{\_CMU\_IFS\_HFRCORDY\_MASK@{\_CMU\_IFS\_HFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_HFRCORDY\_MASK}{\_CMU\_IFS\_HFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4120746b1e6bc4101766c59e9206c229} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gacc794afcc9ff61d7d9ed354dcffc715c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_HFRCORDY\_SHIFT@{\_CMU\_IFS\_HFRCORDY\_SHIFT}}
\index{\_CMU\_IFS\_HFRCORDY\_SHIFT@{\_CMU\_IFS\_HFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_HFRCORDY\_SHIFT}{\_CMU\_IFS\_HFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gacc794afcc9ff61d7d9ed354dcffc715c} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga672c05e8ae941164ad783d116de7f82e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_HFXORDY\_DEFAULT@{\_CMU\_IFS\_HFXORDY\_DEFAULT}}
\index{\_CMU\_IFS\_HFXORDY\_DEFAULT@{\_CMU\_IFS\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_HFXORDY\_DEFAULT}{\_CMU\_IFS\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga672c05e8ae941164ad783d116de7f82e} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga25a65036c1c0db6aa954e9e376666bde}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_HFXORDY\_MASK@{\_CMU\_IFS\_HFXORDY\_MASK}}
\index{\_CMU\_IFS\_HFXORDY\_MASK@{\_CMU\_IFS\_HFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_HFXORDY\_MASK}{\_CMU\_IFS\_HFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga25a65036c1c0db6aa954e9e376666bde} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga28aa968bd76e39589d87eff8e63dc829}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_HFXORDY\_SHIFT@{\_CMU\_IFS\_HFXORDY\_SHIFT}}
\index{\_CMU\_IFS\_HFXORDY\_SHIFT@{\_CMU\_IFS\_HFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_HFXORDY\_SHIFT}{\_CMU\_IFS\_HFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga28aa968bd76e39589d87eff8e63dc829} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga99941caa001de22e5a289e814c598f41}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_LFRCORDY\_DEFAULT@{\_CMU\_IFS\_LFRCORDY\_DEFAULT}}
\index{\_CMU\_IFS\_LFRCORDY\_DEFAULT@{\_CMU\_IFS\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_LFRCORDY\_DEFAULT}{\_CMU\_IFS\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga99941caa001de22e5a289e814c598f41} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabbfbe62359fa53136f88d8da80b71f97}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_LFRCORDY\_MASK@{\_CMU\_IFS\_LFRCORDY\_MASK}}
\index{\_CMU\_IFS\_LFRCORDY\_MASK@{\_CMU\_IFS\_LFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_LFRCORDY\_MASK}{\_CMU\_IFS\_LFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabbfbe62359fa53136f88d8da80b71f97} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf4297aef8eb5ecd8d4a23e4d0970ea53}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_LFRCORDY\_SHIFT@{\_CMU\_IFS\_LFRCORDY\_SHIFT}}
\index{\_CMU\_IFS\_LFRCORDY\_SHIFT@{\_CMU\_IFS\_LFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_LFRCORDY\_SHIFT}{\_CMU\_IFS\_LFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf4297aef8eb5ecd8d4a23e4d0970ea53} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3711dd1e95421da72f52f7170ac59f93}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_LFXORDY\_DEFAULT@{\_CMU\_IFS\_LFXORDY\_DEFAULT}}
\index{\_CMU\_IFS\_LFXORDY\_DEFAULT@{\_CMU\_IFS\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_LFXORDY\_DEFAULT}{\_CMU\_IFS\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3711dd1e95421da72f52f7170ac59f93} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6efb71b9bc302631f34c58715ad7a847}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_LFXORDY\_MASK@{\_CMU\_IFS\_LFXORDY\_MASK}}
\index{\_CMU\_IFS\_LFXORDY\_MASK@{\_CMU\_IFS\_LFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_LFXORDY\_MASK}{\_CMU\_IFS\_LFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6efb71b9bc302631f34c58715ad7a847} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga487cf519652166bf741092e0ef358baa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_LFXORDY\_SHIFT@{\_CMU\_IFS\_LFXORDY\_SHIFT}}
\index{\_CMU\_IFS\_LFXORDY\_SHIFT@{\_CMU\_IFS\_LFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_LFXORDY\_SHIFT}{\_CMU\_IFS\_LFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga487cf519652166bf741092e0ef358baa} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gace8cf0c262ba2f1a67880486a79f0e9c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_MASK@{\_CMU\_IFS\_MASK}}
\index{\_CMU\_IFS\_MASK@{\_CMU\_IFS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_MASK}{\_CMU\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gace8cf0c262ba2f1a67880486a79f0e9c} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+MASK~0x000000\+FFUL}

Mask for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadfb1a5b843a0f963c30f8dc3aab00f12}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_RESETVALUE@{\_CMU\_IFS\_RESETVALUE}}
\index{\_CMU\_IFS\_RESETVALUE@{\_CMU\_IFS\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_RESETVALUE}{\_CMU\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadfb1a5b843a0f963c30f8dc3aab00f12} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga168c0166b3140cfaa6b276962fb3c5a0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_IFS\_USBCHFCLKSEL\_DEFAULT}}
\index{\_CMU\_IFS\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_IFS\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_USBCHFCLKSEL\_DEFAULT}{\_CMU\_IFS\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga168c0166b3140cfaa6b276962fb3c5a0} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7ddd2df39742b0ec68b57cb499ffc228}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_USBCHFCLKSEL\_MASK@{\_CMU\_IFS\_USBCHFCLKSEL\_MASK}}
\index{\_CMU\_IFS\_USBCHFCLKSEL\_MASK@{\_CMU\_IFS\_USBCHFCLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_USBCHFCLKSEL\_MASK}{\_CMU\_IFS\_USBCHFCLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7ddd2df39742b0ec68b57cb499ffc228} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK~0x80\+UL}

Bit mask for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d5238a4d4c355a23118464f231e3d02}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_IFS\_USBCHFCLKSEL\_SHIFT@{\_CMU\_IFS\_USBCHFCLKSEL\_SHIFT}}
\index{\_CMU\_IFS\_USBCHFCLKSEL\_SHIFT@{\_CMU\_IFS\_USBCHFCLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_IFS\_USBCHFCLKSEL\_SHIFT}{\_CMU\_IFS\_USBCHFCLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d5238a4d4c355a23118464f231e3d02} 
\#define \+\_\+\+CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT~7}

Shift value for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3581c9e2714ed7e2bf97b8519e7ca0db}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_FDIV\_DEFAULT@{\_CMU\_LCDCTRL\_FDIV\_DEFAULT}}
\index{\_CMU\_LCDCTRL\_FDIV\_DEFAULT@{\_CMU\_LCDCTRL\_FDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_FDIV\_DEFAULT}{\_CMU\_LCDCTRL\_FDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3581c9e2714ed7e2bf97b8519e7ca0db} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga048818724794806dfb84f5cf80a61b6c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_FDIV\_MASK@{\_CMU\_LCDCTRL\_FDIV\_MASK}}
\index{\_CMU\_LCDCTRL\_FDIV\_MASK@{\_CMU\_LCDCTRL\_FDIV\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_FDIV\_MASK}{\_CMU\_LCDCTRL\_FDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga048818724794806dfb84f5cf80a61b6c} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+MASK~0x7\+UL}

Bit mask for CMU\+\_\+\+FDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae816082a10daa5bcdd46e203ad79af9e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_FDIV\_SHIFT@{\_CMU\_LCDCTRL\_FDIV\_SHIFT}}
\index{\_CMU\_LCDCTRL\_FDIV\_SHIFT@{\_CMU\_LCDCTRL\_FDIV\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_FDIV\_SHIFT}{\_CMU\_LCDCTRL\_FDIV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae816082a10daa5bcdd46e203ad79af9e} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+FDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga20da3de4b7287d9010c9013729e96f5e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_MASK@{\_CMU\_LCDCTRL\_MASK}}
\index{\_CMU\_LCDCTRL\_MASK@{\_CMU\_LCDCTRL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_MASK}{\_CMU\_LCDCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga20da3de4b7287d9010c9013729e96f5e} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+MASK~0x0000007\+FUL}

Mask for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7256d39139a8f54340ad80c276a9e78a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_RESETVALUE@{\_CMU\_LCDCTRL\_RESETVALUE}}
\index{\_CMU\_LCDCTRL\_RESETVALUE@{\_CMU\_LCDCTRL\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_RESETVALUE}{\_CMU\_LCDCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7256d39139a8f54340ad80c276a9e78a} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+RESETVALUE~0x00000020\+UL}

Default value for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga365a16bc7d1aff2e653243b92777019c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DEFAULT@{\_CMU\_LCDCTRL\_VBFDIV\_DEFAULT}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DEFAULT@{\_CMU\_LCDCTRL\_VBFDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DEFAULT}{\_CMU\_LCDCTRL\_VBFDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga365a16bc7d1aff2e653243b92777019c} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DEFAULT~0x00000002\+UL}

Mode DEFAULT for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab98e379250449a76d8e2a1a330b58c77}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DIV1@{\_CMU\_LCDCTRL\_VBFDIV\_DIV1}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DIV1@{\_CMU\_LCDCTRL\_VBFDIV\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DIV1}{\_CMU\_LCDCTRL\_VBFDIV\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab98e379250449a76d8e2a1a330b58c77} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV1~0x00000000\+UL}

Mode DIV1 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga54d3385c28a92bbcf810bcb4cfc10810}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DIV128@{\_CMU\_LCDCTRL\_VBFDIV\_DIV128}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DIV128@{\_CMU\_LCDCTRL\_VBFDIV\_DIV128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DIV128}{\_CMU\_LCDCTRL\_VBFDIV\_DIV128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga54d3385c28a92bbcf810bcb4cfc10810} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV128~0x00000007\+UL}

Mode DIV128 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga67759b1b7d0995ca2219e34e850c35aa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DIV16@{\_CMU\_LCDCTRL\_VBFDIV\_DIV16}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DIV16@{\_CMU\_LCDCTRL\_VBFDIV\_DIV16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DIV16}{\_CMU\_LCDCTRL\_VBFDIV\_DIV16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga67759b1b7d0995ca2219e34e850c35aa} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV16~0x00000004\+UL}

Mode DIV16 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaecba3b2410bade37b0c33bbe14a7b1aa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DIV2@{\_CMU\_LCDCTRL\_VBFDIV\_DIV2}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DIV2@{\_CMU\_LCDCTRL\_VBFDIV\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DIV2}{\_CMU\_LCDCTRL\_VBFDIV\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaecba3b2410bade37b0c33bbe14a7b1aa} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV2~0x00000001\+UL}

Mode DIV2 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6913f429c31f18c80551f1c00f9a8ac3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DIV32@{\_CMU\_LCDCTRL\_VBFDIV\_DIV32}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DIV32@{\_CMU\_LCDCTRL\_VBFDIV\_DIV32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DIV32}{\_CMU\_LCDCTRL\_VBFDIV\_DIV32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6913f429c31f18c80551f1c00f9a8ac3} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV32~0x00000005\+UL}

Mode DIV32 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadb148ddd1f6b266a1ab6b757a15981d1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DIV4@{\_CMU\_LCDCTRL\_VBFDIV\_DIV4}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DIV4@{\_CMU\_LCDCTRL\_VBFDIV\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DIV4}{\_CMU\_LCDCTRL\_VBFDIV\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadb148ddd1f6b266a1ab6b757a15981d1} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV4~0x00000002\+UL}

Mode DIV4 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b3d2e3a0c3f122fb8e39f78eba47f64}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DIV64@{\_CMU\_LCDCTRL\_VBFDIV\_DIV64}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DIV64@{\_CMU\_LCDCTRL\_VBFDIV\_DIV64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DIV64}{\_CMU\_LCDCTRL\_VBFDIV\_DIV64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b3d2e3a0c3f122fb8e39f78eba47f64} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV64~0x00000006\+UL}

Mode DIV64 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga13efcfa8acf96f7e06a10fbe740a87e9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_DIV8@{\_CMU\_LCDCTRL\_VBFDIV\_DIV8}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_DIV8@{\_CMU\_LCDCTRL\_VBFDIV\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_DIV8}{\_CMU\_LCDCTRL\_VBFDIV\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga13efcfa8acf96f7e06a10fbe740a87e9} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV8~0x00000003\+UL}

Mode DIV8 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gacd8409449671ffb2c4d474efdbc60793}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_MASK@{\_CMU\_LCDCTRL\_VBFDIV\_MASK}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_MASK@{\_CMU\_LCDCTRL\_VBFDIV\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_MASK}{\_CMU\_LCDCTRL\_VBFDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gacd8409449671ffb2c4d474efdbc60793} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+MASK~0x70\+UL}

Bit mask for CMU\+\_\+\+VBFDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1570ed12f5f87ef0f7ec161f425944c0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBFDIV\_SHIFT@{\_CMU\_LCDCTRL\_VBFDIV\_SHIFT}}
\index{\_CMU\_LCDCTRL\_VBFDIV\_SHIFT@{\_CMU\_LCDCTRL\_VBFDIV\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBFDIV\_SHIFT}{\_CMU\_LCDCTRL\_VBFDIV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1570ed12f5f87ef0f7ec161f425944c0} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+VBFDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad4cf5e27418092b70855912648fc6512}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT@{\_CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT}}
\index{\_CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT@{\_CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT}{\_CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad4cf5e27418092b70855912648fc6512} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga32497b1d4e9a28e6150382e05e51b218}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBOOSTEN\_MASK@{\_CMU\_LCDCTRL\_VBOOSTEN\_MASK}}
\index{\_CMU\_LCDCTRL\_VBOOSTEN\_MASK@{\_CMU\_LCDCTRL\_VBOOSTEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBOOSTEN\_MASK}{\_CMU\_LCDCTRL\_VBOOSTEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga32497b1d4e9a28e6150382e05e51b218} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+VBOOSTEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga75baa52bc23acc405328636ddaf09f6e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LCDCTRL\_VBOOSTEN\_SHIFT@{\_CMU\_LCDCTRL\_VBOOSTEN\_SHIFT}}
\index{\_CMU\_LCDCTRL\_VBOOSTEN\_SHIFT@{\_CMU\_LCDCTRL\_VBOOSTEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LCDCTRL\_VBOOSTEN\_SHIFT}{\_CMU\_LCDCTRL\_VBOOSTEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga75baa52bc23acc405328636ddaf09f6e} 
\#define \+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+VBOOSTEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab07e76ac64d735e24e351ddc7ae32b7c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LCD\_DEFAULT@{\_CMU\_LFACLKEN0\_LCD\_DEFAULT}}
\index{\_CMU\_LFACLKEN0\_LCD\_DEFAULT@{\_CMU\_LFACLKEN0\_LCD\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LCD\_DEFAULT}{\_CMU\_LFACLKEN0\_LCD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab07e76ac64d735e24e351ddc7ae32b7c} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac805470bdd0c20e96e0169c18dee59f5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LCD\_MASK@{\_CMU\_LFACLKEN0\_LCD\_MASK}}
\index{\_CMU\_LFACLKEN0\_LCD\_MASK@{\_CMU\_LFACLKEN0\_LCD\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LCD\_MASK}{\_CMU\_LFACLKEN0\_LCD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac805470bdd0c20e96e0169c18dee59f5} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+LCD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab9fc483d1743a89cdf9ea0e38f50a5c8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LCD\_SHIFT@{\_CMU\_LFACLKEN0\_LCD\_SHIFT}}
\index{\_CMU\_LFACLKEN0\_LCD\_SHIFT@{\_CMU\_LFACLKEN0\_LCD\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LCD\_SHIFT}{\_CMU\_LFACLKEN0\_LCD\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab9fc483d1743a89cdf9ea0e38f50a5c8} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+LCD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7392a0cf95c32400e1dfa0cffe50c67e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LESENSE\_DEFAULT@{\_CMU\_LFACLKEN0\_LESENSE\_DEFAULT}}
\index{\_CMU\_LFACLKEN0\_LESENSE\_DEFAULT@{\_CMU\_LFACLKEN0\_LESENSE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LESENSE\_DEFAULT}{\_CMU\_LFACLKEN0\_LESENSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7392a0cf95c32400e1dfa0cffe50c67e} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafef9db500f56d47c01f564364809cd1d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LESENSE\_MASK@{\_CMU\_LFACLKEN0\_LESENSE\_MASK}}
\index{\_CMU\_LFACLKEN0\_LESENSE\_MASK@{\_CMU\_LFACLKEN0\_LESENSE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LESENSE\_MASK}{\_CMU\_LFACLKEN0\_LESENSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafef9db500f56d47c01f564364809cd1d} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+LESENSE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4a7706d001f224dcc580d41265240d23}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LESENSE\_SHIFT@{\_CMU\_LFACLKEN0\_LESENSE\_SHIFT}}
\index{\_CMU\_LFACLKEN0\_LESENSE\_SHIFT@{\_CMU\_LFACLKEN0\_LESENSE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LESENSE\_SHIFT}{\_CMU\_LFACLKEN0\_LESENSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4a7706d001f224dcc580d41265240d23} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+LESENSE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga318f871dbe9cdf6e8a0eff6d0c57c330}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LETIMER0\_DEFAULT@{\_CMU\_LFACLKEN0\_LETIMER0\_DEFAULT}}
\index{\_CMU\_LFACLKEN0\_LETIMER0\_DEFAULT@{\_CMU\_LFACLKEN0\_LETIMER0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LETIMER0\_DEFAULT}{\_CMU\_LFACLKEN0\_LETIMER0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga318f871dbe9cdf6e8a0eff6d0c57c330} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac3834d719051e8588a9e9f43839f8305}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LETIMER0\_MASK@{\_CMU\_LFACLKEN0\_LETIMER0\_MASK}}
\index{\_CMU\_LFACLKEN0\_LETIMER0\_MASK@{\_CMU\_LFACLKEN0\_LETIMER0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LETIMER0\_MASK}{\_CMU\_LFACLKEN0\_LETIMER0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac3834d719051e8588a9e9f43839f8305} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+LETIMER0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga29a7b4b110d4b79eafc3291763b6e80d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_LETIMER0\_SHIFT@{\_CMU\_LFACLKEN0\_LETIMER0\_SHIFT}}
\index{\_CMU\_LFACLKEN0\_LETIMER0\_SHIFT@{\_CMU\_LFACLKEN0\_LETIMER0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_LETIMER0\_SHIFT}{\_CMU\_LFACLKEN0\_LETIMER0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga29a7b4b110d4b79eafc3291763b6e80d} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+LETIMER0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae0b34b4c0caa5f4afc14eb382b6f2e4d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_MASK@{\_CMU\_LFACLKEN0\_MASK}}
\index{\_CMU\_LFACLKEN0\_MASK@{\_CMU\_LFACLKEN0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_MASK}{\_CMU\_LFACLKEN0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae0b34b4c0caa5f4afc14eb382b6f2e4d} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+MASK~0x0000000\+FUL}

Mask for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e5d92e8d22b0f3203639252b88a018b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_RESETVALUE@{\_CMU\_LFACLKEN0\_RESETVALUE}}
\index{\_CMU\_LFACLKEN0\_RESETVALUE@{\_CMU\_LFACLKEN0\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_RESETVALUE}{\_CMU\_LFACLKEN0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e5d92e8d22b0f3203639252b88a018b} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga66ff28ed645e79eb0426842c245319f7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_RTC\_DEFAULT@{\_CMU\_LFACLKEN0\_RTC\_DEFAULT}}
\index{\_CMU\_LFACLKEN0\_RTC\_DEFAULT@{\_CMU\_LFACLKEN0\_RTC\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_RTC\_DEFAULT}{\_CMU\_LFACLKEN0\_RTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga66ff28ed645e79eb0426842c245319f7} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga290bd6a0b54f6c3c2ca96bf8bde728e8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_RTC\_MASK@{\_CMU\_LFACLKEN0\_RTC\_MASK}}
\index{\_CMU\_LFACLKEN0\_RTC\_MASK@{\_CMU\_LFACLKEN0\_RTC\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_RTC\_MASK}{\_CMU\_LFACLKEN0\_RTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga290bd6a0b54f6c3c2ca96bf8bde728e8} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+RTC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab247708889eeae611c20687c6b19172f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFACLKEN0\_RTC\_SHIFT@{\_CMU\_LFACLKEN0\_RTC\_SHIFT}}
\index{\_CMU\_LFACLKEN0\_RTC\_SHIFT@{\_CMU\_LFACLKEN0\_RTC\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFACLKEN0\_RTC\_SHIFT}{\_CMU\_LFACLKEN0\_RTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab247708889eeae611c20687c6b19172f} 
\#define \+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+RTC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f957a37db08bd66f1a33436cbbff0d3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LCD\_DIV128@{\_CMU\_LFAPRESC0\_LCD\_DIV128}}
\index{\_CMU\_LFAPRESC0\_LCD\_DIV128@{\_CMU\_LFAPRESC0\_LCD\_DIV128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LCD\_DIV128}{\_CMU\_LFAPRESC0\_LCD\_DIV128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f957a37db08bd66f1a33436cbbff0d3} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV128~0x00000003\+UL}

Mode DIV128 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0bf03750e645c794e5ed0dc066827616}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LCD\_DIV16@{\_CMU\_LFAPRESC0\_LCD\_DIV16}}
\index{\_CMU\_LFAPRESC0\_LCD\_DIV16@{\_CMU\_LFAPRESC0\_LCD\_DIV16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LCD\_DIV16}{\_CMU\_LFAPRESC0\_LCD\_DIV16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0bf03750e645c794e5ed0dc066827616} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV16~0x00000000\+UL}

Mode DIV16 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0754321b999ae6bf889e65e4c59ed631}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LCD\_DIV32@{\_CMU\_LFAPRESC0\_LCD\_DIV32}}
\index{\_CMU\_LFAPRESC0\_LCD\_DIV32@{\_CMU\_LFAPRESC0\_LCD\_DIV32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LCD\_DIV32}{\_CMU\_LFAPRESC0\_LCD\_DIV32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0754321b999ae6bf889e65e4c59ed631} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV32~0x00000001\+UL}

Mode DIV32 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9075dad57e3f5327332f0f153cdbe39f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LCD\_DIV64@{\_CMU\_LFAPRESC0\_LCD\_DIV64}}
\index{\_CMU\_LFAPRESC0\_LCD\_DIV64@{\_CMU\_LFAPRESC0\_LCD\_DIV64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LCD\_DIV64}{\_CMU\_LFAPRESC0\_LCD\_DIV64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9075dad57e3f5327332f0f153cdbe39f} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV64~0x00000002\+UL}

Mode DIV64 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8693f419a56d009062db90da2af8b186}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LCD\_MASK@{\_CMU\_LFAPRESC0\_LCD\_MASK}}
\index{\_CMU\_LFAPRESC0\_LCD\_MASK@{\_CMU\_LFAPRESC0\_LCD\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LCD\_MASK}{\_CMU\_LFAPRESC0\_LCD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8693f419a56d009062db90da2af8b186} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+MASK~0x3000\+UL}

Bit mask for CMU\+\_\+\+LCD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaba479c75d1e98f28d0c5558bb24896d5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LCD\_SHIFT@{\_CMU\_LFAPRESC0\_LCD\_SHIFT}}
\index{\_CMU\_LFAPRESC0\_LCD\_SHIFT@{\_CMU\_LFAPRESC0\_LCD\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LCD\_SHIFT}{\_CMU\_LFAPRESC0\_LCD\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaba479c75d1e98f28d0c5558bb24896d5} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+SHIFT~12}

Shift value for CMU\+\_\+\+LCD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d9923b769f02aff8b3ad40a53d576f1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LESENSE\_DIV1@{\_CMU\_LFAPRESC0\_LESENSE\_DIV1}}
\index{\_CMU\_LFAPRESC0\_LESENSE\_DIV1@{\_CMU\_LFAPRESC0\_LESENSE\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LESENSE\_DIV1}{\_CMU\_LFAPRESC0\_LESENSE\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d9923b769f02aff8b3ad40a53d576f1} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV1~0x00000000\+UL}

Mode DIV1 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga733cc799200ba8e5e5138a0a852f3749}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LESENSE\_DIV2@{\_CMU\_LFAPRESC0\_LESENSE\_DIV2}}
\index{\_CMU\_LFAPRESC0\_LESENSE\_DIV2@{\_CMU\_LFAPRESC0\_LESENSE\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LESENSE\_DIV2}{\_CMU\_LFAPRESC0\_LESENSE\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga733cc799200ba8e5e5138a0a852f3749} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV2~0x00000001\+UL}

Mode DIV2 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1014f9e3b8203988876bd4ef697d5a68}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LESENSE\_DIV4@{\_CMU\_LFAPRESC0\_LESENSE\_DIV4}}
\index{\_CMU\_LFAPRESC0\_LESENSE\_DIV4@{\_CMU\_LFAPRESC0\_LESENSE\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LESENSE\_DIV4}{\_CMU\_LFAPRESC0\_LESENSE\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1014f9e3b8203988876bd4ef697d5a68} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV4~0x00000002\+UL}

Mode DIV4 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga78d41628887f01d14c1697e19f5c7c4e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LESENSE\_DIV8@{\_CMU\_LFAPRESC0\_LESENSE\_DIV8}}
\index{\_CMU\_LFAPRESC0\_LESENSE\_DIV8@{\_CMU\_LFAPRESC0\_LESENSE\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LESENSE\_DIV8}{\_CMU\_LFAPRESC0\_LESENSE\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga78d41628887f01d14c1697e19f5c7c4e} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV8~0x00000003\+UL}

Mode DIV8 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf30faa38d2199d26c5e952a466304fe5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LESENSE\_MASK@{\_CMU\_LFAPRESC0\_LESENSE\_MASK}}
\index{\_CMU\_LFAPRESC0\_LESENSE\_MASK@{\_CMU\_LFAPRESC0\_LESENSE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LESENSE\_MASK}{\_CMU\_LFAPRESC0\_LESENSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf30faa38d2199d26c5e952a466304fe5} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+MASK~0x3\+UL}

Bit mask for CMU\+\_\+\+LESENSE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae0b6409a25a205d203fef3f58017a293}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LESENSE\_SHIFT@{\_CMU\_LFAPRESC0\_LESENSE\_SHIFT}}
\index{\_CMU\_LFAPRESC0\_LESENSE\_SHIFT@{\_CMU\_LFAPRESC0\_LESENSE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LESENSE\_SHIFT}{\_CMU\_LFAPRESC0\_LESENSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae0b6409a25a205d203fef3f58017a293} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+LESENSE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1962040f818e32965a03ae6137fbeaba}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV1@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1962040f818e32965a03ae6137fbeaba} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1~0x00000000\+UL}

Mode DIV1 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gacabe3b03a846605117e2ab59f4d0f477}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV1024@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1024}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1024@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1024}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1024}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV1024}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gacabe3b03a846605117e2ab59f4d0f477} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1024~0x0000000\+AUL}

Mode DIV1024 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae31f330d6a2e6c840e8497f3a8b31b0e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV128@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV128}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV128@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV128}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae31f330d6a2e6c840e8497f3a8b31b0e} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV128~0x00000007\+UL}

Mode DIV128 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga54a2d204fd4ead6330331eebeef60fb1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV16@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga54a2d204fd4ead6330331eebeef60fb1} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16~0x00000004\+UL}

Mode DIV16 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa88d0134ade016ce7c83434579adb6e7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV16384@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16384}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16384@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16384}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16384}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV16384}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa88d0134ade016ce7c83434579adb6e7} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16384~0x0000000\+EUL}

Mode DIV16384 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga46a25c47f249a633a8075a149408f726}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV2@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga46a25c47f249a633a8075a149408f726} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2~0x00000001\+UL}

Mode DIV2 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a65e7500961453d3752837dfe982b6f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV2048@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2048}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2048@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2048}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2048}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV2048}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a65e7500961453d3752837dfe982b6f} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2048~0x0000000\+BUL}

Mode DIV2048 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga44a8cc94a03dbf27b7f18b9b6c68ca47}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV256@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV256}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV256@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV256}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV256}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga44a8cc94a03dbf27b7f18b9b6c68ca47} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV256~0x00000008\+UL}

Mode DIV256 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d37f39d3dfdb873bfb0bc84711685bf}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV32@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d37f39d3dfdb873bfb0bc84711685bf} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32~0x00000005\+UL}

Mode DIV32 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6270c7952695c39e5c3b50315ea82756}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV32768@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32768}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32768@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32768}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32768}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV32768}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6270c7952695c39e5c3b50315ea82756} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32768~0x0000000\+FUL}

Mode DIV32768 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac64ac4b6f5d70421884370777642ca43}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV4@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac64ac4b6f5d70421884370777642ca43} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4~0x00000002\+UL}

Mode DIV4 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga79641aeaf2a1bbe7b16f386c05c9c998}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV4096@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4096}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4096@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4096}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4096}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV4096}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga79641aeaf2a1bbe7b16f386c05c9c998} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4096~0x0000000\+CUL}

Mode DIV4096 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga84e530e40f6c0ef77680fe8c3d9f898e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV512@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV512}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV512@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV512}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV512}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga84e530e40f6c0ef77680fe8c3d9f898e} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV512~0x00000009\+UL}

Mode DIV512 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac1339b103603ee5bf6b00b1b2818b9df}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV64@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV64}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV64@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV64}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac1339b103603ee5bf6b00b1b2818b9df} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV64~0x00000006\+UL}

Mode DIV64 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa7050c51e078a1db3fe844bcdf41ef7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV8@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa7050c51e078a1db3fe844bcdf41ef7} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8~0x00000003\+UL}

Mode DIV8 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d03807812ea45dd36ddf65e8b798c1b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_DIV8192@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8192}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8192@{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8192}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8192}{\_CMU\_LFAPRESC0\_LETIMER0\_DIV8192}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d03807812ea45dd36ddf65e8b798c1b} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8192~0x0000000\+DUL}

Mode DIV8192 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad371bf38a74f9644f5fb00ba8d4ccb8e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_MASK@{\_CMU\_LFAPRESC0\_LETIMER0\_MASK}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_MASK@{\_CMU\_LFAPRESC0\_LETIMER0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_MASK}{\_CMU\_LFAPRESC0\_LETIMER0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad371bf38a74f9644f5fb00ba8d4ccb8e} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+MASK~0x\+F00\+UL}

Bit mask for CMU\+\_\+\+LETIMER0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0acd319503c1f688a2595b5b7a48f684}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_LETIMER0\_SHIFT@{\_CMU\_LFAPRESC0\_LETIMER0\_SHIFT}}
\index{\_CMU\_LFAPRESC0\_LETIMER0\_SHIFT@{\_CMU\_LFAPRESC0\_LETIMER0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_LETIMER0\_SHIFT}{\_CMU\_LFAPRESC0\_LETIMER0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0acd319503c1f688a2595b5b7a48f684} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+SHIFT~8}

Shift value for CMU\+\_\+\+LETIMER0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabfc0a85f4be747bcb37f523cd69c7674}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_MASK@{\_CMU\_LFAPRESC0\_MASK}}
\index{\_CMU\_LFAPRESC0\_MASK@{\_CMU\_LFAPRESC0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_MASK}{\_CMU\_LFAPRESC0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabfc0a85f4be747bcb37f523cd69c7674} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+MASK~0x00003\+FF3\+UL}

Mask for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaceddb74493eb0cf495553b677c865271}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RESETVALUE@{\_CMU\_LFAPRESC0\_RESETVALUE}}
\index{\_CMU\_LFAPRESC0\_RESETVALUE@{\_CMU\_LFAPRESC0\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RESETVALUE}{\_CMU\_LFAPRESC0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaceddb74493eb0cf495553b677c865271} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4caaa5ceacb4e658362ae8ab70092c7e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV1@{\_CMU\_LFAPRESC0\_RTC\_DIV1}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV1@{\_CMU\_LFAPRESC0\_RTC\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV1}{\_CMU\_LFAPRESC0\_RTC\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4caaa5ceacb4e658362ae8ab70092c7e} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1~0x00000000\+UL}

Mode DIV1 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf336a88f89de34ecbd87f72a219b2daa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV1024@{\_CMU\_LFAPRESC0\_RTC\_DIV1024}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV1024@{\_CMU\_LFAPRESC0\_RTC\_DIV1024}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV1024}{\_CMU\_LFAPRESC0\_RTC\_DIV1024}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf336a88f89de34ecbd87f72a219b2daa} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1024~0x0000000\+AUL}

Mode DIV1024 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0794b0c6f26d4193ddab37ba282d0731}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV128@{\_CMU\_LFAPRESC0\_RTC\_DIV128}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV128@{\_CMU\_LFAPRESC0\_RTC\_DIV128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV128}{\_CMU\_LFAPRESC0\_RTC\_DIV128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0794b0c6f26d4193ddab37ba282d0731} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV128~0x00000007\+UL}

Mode DIV128 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2cb76247c392bba972879f7fb08d2558}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV16@{\_CMU\_LFAPRESC0\_RTC\_DIV16}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV16@{\_CMU\_LFAPRESC0\_RTC\_DIV16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV16}{\_CMU\_LFAPRESC0\_RTC\_DIV16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2cb76247c392bba972879f7fb08d2558} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16~0x00000004\+UL}

Mode DIV16 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7bcd1eea3b1c01c43a1d92026fa6a894}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV16384@{\_CMU\_LFAPRESC0\_RTC\_DIV16384}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV16384@{\_CMU\_LFAPRESC0\_RTC\_DIV16384}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV16384}{\_CMU\_LFAPRESC0\_RTC\_DIV16384}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7bcd1eea3b1c01c43a1d92026fa6a894} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16384~0x0000000\+EUL}

Mode DIV16384 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaff75f16b9b26ec6ef0e7c62341106dab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV2@{\_CMU\_LFAPRESC0\_RTC\_DIV2}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV2@{\_CMU\_LFAPRESC0\_RTC\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV2}{\_CMU\_LFAPRESC0\_RTC\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaff75f16b9b26ec6ef0e7c62341106dab} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2~0x00000001\+UL}

Mode DIV2 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga18ac164fd90a352e78cfc3169d775f84}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV2048@{\_CMU\_LFAPRESC0\_RTC\_DIV2048}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV2048@{\_CMU\_LFAPRESC0\_RTC\_DIV2048}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV2048}{\_CMU\_LFAPRESC0\_RTC\_DIV2048}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga18ac164fd90a352e78cfc3169d775f84} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2048~0x0000000\+BUL}

Mode DIV2048 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7d220027d409f06c0c28cd534f0e7b7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV256@{\_CMU\_LFAPRESC0\_RTC\_DIV256}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV256@{\_CMU\_LFAPRESC0\_RTC\_DIV256}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV256}{\_CMU\_LFAPRESC0\_RTC\_DIV256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7d220027d409f06c0c28cd534f0e7b7} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV256~0x00000008\+UL}

Mode DIV256 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga21ce88b5218e90425e6d9cca327d61d6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV32@{\_CMU\_LFAPRESC0\_RTC\_DIV32}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV32@{\_CMU\_LFAPRESC0\_RTC\_DIV32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV32}{\_CMU\_LFAPRESC0\_RTC\_DIV32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga21ce88b5218e90425e6d9cca327d61d6} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32~0x00000005\+UL}

Mode DIV32 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac154e2ee14f20a3a308dbe0c0c08b705}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV32768@{\_CMU\_LFAPRESC0\_RTC\_DIV32768}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV32768@{\_CMU\_LFAPRESC0\_RTC\_DIV32768}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV32768}{\_CMU\_LFAPRESC0\_RTC\_DIV32768}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac154e2ee14f20a3a308dbe0c0c08b705} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32768~0x0000000\+FUL}

Mode DIV32768 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga95739d5e05d87ad7da5063c913f3c622}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV4@{\_CMU\_LFAPRESC0\_RTC\_DIV4}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV4@{\_CMU\_LFAPRESC0\_RTC\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV4}{\_CMU\_LFAPRESC0\_RTC\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga95739d5e05d87ad7da5063c913f3c622} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4~0x00000002\+UL}

Mode DIV4 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga263a3bfbbe2138fa36e7144711aa4d27}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV4096@{\_CMU\_LFAPRESC0\_RTC\_DIV4096}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV4096@{\_CMU\_LFAPRESC0\_RTC\_DIV4096}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV4096}{\_CMU\_LFAPRESC0\_RTC\_DIV4096}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga263a3bfbbe2138fa36e7144711aa4d27} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4096~0x0000000\+CUL}

Mode DIV4096 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3abaf0e29cf1df66eaeb5dc3444b0233}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV512@{\_CMU\_LFAPRESC0\_RTC\_DIV512}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV512@{\_CMU\_LFAPRESC0\_RTC\_DIV512}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV512}{\_CMU\_LFAPRESC0\_RTC\_DIV512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3abaf0e29cf1df66eaeb5dc3444b0233} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV512~0x00000009\+UL}

Mode DIV512 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad5acc4ff8f59f1047486b75ec309e6ef}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV64@{\_CMU\_LFAPRESC0\_RTC\_DIV64}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV64@{\_CMU\_LFAPRESC0\_RTC\_DIV64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV64}{\_CMU\_LFAPRESC0\_RTC\_DIV64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad5acc4ff8f59f1047486b75ec309e6ef} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV64~0x00000006\+UL}

Mode DIV64 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga54e66ac6db781df65140fba8ae1c4201}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV8@{\_CMU\_LFAPRESC0\_RTC\_DIV8}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV8@{\_CMU\_LFAPRESC0\_RTC\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV8}{\_CMU\_LFAPRESC0\_RTC\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga54e66ac6db781df65140fba8ae1c4201} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8~0x00000003\+UL}

Mode DIV8 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab27a55f6cd7c61c24994bd9db35e308c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_DIV8192@{\_CMU\_LFAPRESC0\_RTC\_DIV8192}}
\index{\_CMU\_LFAPRESC0\_RTC\_DIV8192@{\_CMU\_LFAPRESC0\_RTC\_DIV8192}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_DIV8192}{\_CMU\_LFAPRESC0\_RTC\_DIV8192}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab27a55f6cd7c61c24994bd9db35e308c} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8192~0x0000000\+DUL}

Mode DIV8192 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2949e263dd15be44be4a41f06bb9ad6d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_MASK@{\_CMU\_LFAPRESC0\_RTC\_MASK}}
\index{\_CMU\_LFAPRESC0\_RTC\_MASK@{\_CMU\_LFAPRESC0\_RTC\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_MASK}{\_CMU\_LFAPRESC0\_RTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2949e263dd15be44be4a41f06bb9ad6d} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+MASK~0x\+F0\+UL}

Bit mask for CMU\+\_\+\+RTC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga94c2e71f3b5e9612ed12122535144a72}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFAPRESC0\_RTC\_SHIFT@{\_CMU\_LFAPRESC0\_RTC\_SHIFT}}
\index{\_CMU\_LFAPRESC0\_RTC\_SHIFT@{\_CMU\_LFAPRESC0\_RTC\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFAPRESC0\_RTC\_SHIFT}{\_CMU\_LFAPRESC0\_RTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga94c2e71f3b5e9612ed12122535144a72} 
\#define \+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+RTC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8518456771d6f79d7880e3f1737b73ad}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBCLKEN0\_LEUART0\_DEFAULT@{\_CMU\_LFBCLKEN0\_LEUART0\_DEFAULT}}
\index{\_CMU\_LFBCLKEN0\_LEUART0\_DEFAULT@{\_CMU\_LFBCLKEN0\_LEUART0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBCLKEN0\_LEUART0\_DEFAULT}{\_CMU\_LFBCLKEN0\_LEUART0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8518456771d6f79d7880e3f1737b73ad} 
\#define \+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LFBCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2668e3f159b181b687b384db95fd2415}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBCLKEN0\_LEUART0\_MASK@{\_CMU\_LFBCLKEN0\_LEUART0\_MASK}}
\index{\_CMU\_LFBCLKEN0\_LEUART0\_MASK@{\_CMU\_LFBCLKEN0\_LEUART0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBCLKEN0\_LEUART0\_MASK}{\_CMU\_LFBCLKEN0\_LEUART0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2668e3f159b181b687b384db95fd2415} 
\#define \+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+LEUART0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf030fb4fbe9ebfd3b882b9525096c520}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBCLKEN0\_LEUART0\_SHIFT@{\_CMU\_LFBCLKEN0\_LEUART0\_SHIFT}}
\index{\_CMU\_LFBCLKEN0\_LEUART0\_SHIFT@{\_CMU\_LFBCLKEN0\_LEUART0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBCLKEN0\_LEUART0\_SHIFT}{\_CMU\_LFBCLKEN0\_LEUART0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf030fb4fbe9ebfd3b882b9525096c520} 
\#define \+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+LEUART0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7565ec7bf3e837f4ca8d10133604f7cd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBCLKEN0\_LEUART1\_DEFAULT@{\_CMU\_LFBCLKEN0\_LEUART1\_DEFAULT}}
\index{\_CMU\_LFBCLKEN0\_LEUART1\_DEFAULT@{\_CMU\_LFBCLKEN0\_LEUART1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBCLKEN0\_LEUART1\_DEFAULT}{\_CMU\_LFBCLKEN0\_LEUART1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7565ec7bf3e837f4ca8d10133604f7cd} 
\#define \+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LFBCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga737399caaeacc5e5eed2454e72ddec90}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBCLKEN0\_LEUART1\_MASK@{\_CMU\_LFBCLKEN0\_LEUART1\_MASK}}
\index{\_CMU\_LFBCLKEN0\_LEUART1\_MASK@{\_CMU\_LFBCLKEN0\_LEUART1\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBCLKEN0\_LEUART1\_MASK}{\_CMU\_LFBCLKEN0\_LEUART1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga737399caaeacc5e5eed2454e72ddec90} 
\#define \+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+LEUART1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga449a2e5b0515074d3511bf6b92291877}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBCLKEN0\_LEUART1\_SHIFT@{\_CMU\_LFBCLKEN0\_LEUART1\_SHIFT}}
\index{\_CMU\_LFBCLKEN0\_LEUART1\_SHIFT@{\_CMU\_LFBCLKEN0\_LEUART1\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBCLKEN0\_LEUART1\_SHIFT}{\_CMU\_LFBCLKEN0\_LEUART1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga449a2e5b0515074d3511bf6b92291877} 
\#define \+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+LEUART1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga00fa138b136520d79b9e0aebafbb262a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBCLKEN0\_MASK@{\_CMU\_LFBCLKEN0\_MASK}}
\index{\_CMU\_LFBCLKEN0\_MASK@{\_CMU\_LFBCLKEN0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBCLKEN0\_MASK}{\_CMU\_LFBCLKEN0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga00fa138b136520d79b9e0aebafbb262a} 
\#define \+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+MASK~0x00000003\+UL}

Mask for CMU\+\_\+\+LFBCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadfb25fdcec0d3f75b400fe0821309d86}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBCLKEN0\_RESETVALUE@{\_CMU\_LFBCLKEN0\_RESETVALUE}}
\index{\_CMU\_LFBCLKEN0\_RESETVALUE@{\_CMU\_LFBCLKEN0\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBCLKEN0\_RESETVALUE}{\_CMU\_LFBCLKEN0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadfb25fdcec0d3f75b400fe0821309d86} 
\#define \+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+LFBCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga36f452b4890b3c11e26987c2a2936a39}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART0\_DIV1@{\_CMU\_LFBPRESC0\_LEUART0\_DIV1}}
\index{\_CMU\_LFBPRESC0\_LEUART0\_DIV1@{\_CMU\_LFBPRESC0\_LEUART0\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART0\_DIV1}{\_CMU\_LFBPRESC0\_LEUART0\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga36f452b4890b3c11e26987c2a2936a39} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV1~0x00000000\+UL}

Mode DIV1 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga60555dfa926b21bff2db4b09394d0c4d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART0\_DIV2@{\_CMU\_LFBPRESC0\_LEUART0\_DIV2}}
\index{\_CMU\_LFBPRESC0\_LEUART0\_DIV2@{\_CMU\_LFBPRESC0\_LEUART0\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART0\_DIV2}{\_CMU\_LFBPRESC0\_LEUART0\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga60555dfa926b21bff2db4b09394d0c4d} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV2~0x00000001\+UL}

Mode DIV2 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3b31c43de3bfac4fbd0f45d2592ba6d2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART0\_DIV4@{\_CMU\_LFBPRESC0\_LEUART0\_DIV4}}
\index{\_CMU\_LFBPRESC0\_LEUART0\_DIV4@{\_CMU\_LFBPRESC0\_LEUART0\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART0\_DIV4}{\_CMU\_LFBPRESC0\_LEUART0\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3b31c43de3bfac4fbd0f45d2592ba6d2} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV4~0x00000002\+UL}

Mode DIV4 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad2592674624f0d2e1a3a25438ba3cfc1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART0\_DIV8@{\_CMU\_LFBPRESC0\_LEUART0\_DIV8}}
\index{\_CMU\_LFBPRESC0\_LEUART0\_DIV8@{\_CMU\_LFBPRESC0\_LEUART0\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART0\_DIV8}{\_CMU\_LFBPRESC0\_LEUART0\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad2592674624f0d2e1a3a25438ba3cfc1} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV8~0x00000003\+UL}

Mode DIV8 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cd6b2890ee5d31873efad4e90bf17a9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART0\_MASK@{\_CMU\_LFBPRESC0\_LEUART0\_MASK}}
\index{\_CMU\_LFBPRESC0\_LEUART0\_MASK@{\_CMU\_LFBPRESC0\_LEUART0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART0\_MASK}{\_CMU\_LFBPRESC0\_LEUART0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cd6b2890ee5d31873efad4e90bf17a9} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+MASK~0x3\+UL}

Bit mask for CMU\+\_\+\+LEUART0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga15eeda323f30b0b27cc659b63f756c2b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART0\_SHIFT@{\_CMU\_LFBPRESC0\_LEUART0\_SHIFT}}
\index{\_CMU\_LFBPRESC0\_LEUART0\_SHIFT@{\_CMU\_LFBPRESC0\_LEUART0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART0\_SHIFT}{\_CMU\_LFBPRESC0\_LEUART0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga15eeda323f30b0b27cc659b63f756c2b} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+LEUART0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad1076eef9a9bb49b3542af273d03d4f5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART1\_DIV1@{\_CMU\_LFBPRESC0\_LEUART1\_DIV1}}
\index{\_CMU\_LFBPRESC0\_LEUART1\_DIV1@{\_CMU\_LFBPRESC0\_LEUART1\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART1\_DIV1}{\_CMU\_LFBPRESC0\_LEUART1\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad1076eef9a9bb49b3542af273d03d4f5} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV1~0x00000000\+UL}

Mode DIV1 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a7ecb4ccad4e0627d4c50bcf7889561}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART1\_DIV2@{\_CMU\_LFBPRESC0\_LEUART1\_DIV2}}
\index{\_CMU\_LFBPRESC0\_LEUART1\_DIV2@{\_CMU\_LFBPRESC0\_LEUART1\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART1\_DIV2}{\_CMU\_LFBPRESC0\_LEUART1\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a7ecb4ccad4e0627d4c50bcf7889561} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV2~0x00000001\+UL}

Mode DIV2 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga54f57ee5252d7bb04428a38df3d99150}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART1\_DIV4@{\_CMU\_LFBPRESC0\_LEUART1\_DIV4}}
\index{\_CMU\_LFBPRESC0\_LEUART1\_DIV4@{\_CMU\_LFBPRESC0\_LEUART1\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART1\_DIV4}{\_CMU\_LFBPRESC0\_LEUART1\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga54f57ee5252d7bb04428a38df3d99150} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV4~0x00000002\+UL}

Mode DIV4 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga71dfea657661656484b96dcf180b9ced}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART1\_DIV8@{\_CMU\_LFBPRESC0\_LEUART1\_DIV8}}
\index{\_CMU\_LFBPRESC0\_LEUART1\_DIV8@{\_CMU\_LFBPRESC0\_LEUART1\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART1\_DIV8}{\_CMU\_LFBPRESC0\_LEUART1\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga71dfea657661656484b96dcf180b9ced} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV8~0x00000003\+UL}

Mode DIV8 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b4f646d5c8dd9706bd6c2f9432cea9f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART1\_MASK@{\_CMU\_LFBPRESC0\_LEUART1\_MASK}}
\index{\_CMU\_LFBPRESC0\_LEUART1\_MASK@{\_CMU\_LFBPRESC0\_LEUART1\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART1\_MASK}{\_CMU\_LFBPRESC0\_LEUART1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b4f646d5c8dd9706bd6c2f9432cea9f} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+MASK~0x30\+UL}

Bit mask for CMU\+\_\+\+LEUART1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1baa0371098e0c74fbc819abae4912a6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_LEUART1\_SHIFT@{\_CMU\_LFBPRESC0\_LEUART1\_SHIFT}}
\index{\_CMU\_LFBPRESC0\_LEUART1\_SHIFT@{\_CMU\_LFBPRESC0\_LEUART1\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_LEUART1\_SHIFT}{\_CMU\_LFBPRESC0\_LEUART1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1baa0371098e0c74fbc819abae4912a6} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+LEUART1 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga49eb8673c0327d9bbe4a2988b1dc347f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_MASK@{\_CMU\_LFBPRESC0\_MASK}}
\index{\_CMU\_LFBPRESC0\_MASK@{\_CMU\_LFBPRESC0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_MASK}{\_CMU\_LFBPRESC0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga49eb8673c0327d9bbe4a2988b1dc347f} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+MASK~0x00000033\+UL}

Mask for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5773d159197f5d9445362b21f9e07e4d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFBPRESC0\_RESETVALUE@{\_CMU\_LFBPRESC0\_RESETVALUE}}
\index{\_CMU\_LFBPRESC0\_RESETVALUE@{\_CMU\_LFBPRESC0\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFBPRESC0\_RESETVALUE}{\_CMU\_LFBPRESC0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5773d159197f5d9445362b21f9e07e4d} 
\#define \+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1238a80b15d5fa78bf54825921b58784}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFA\_DEFAULT@{\_CMU\_LFCLKSEL\_LFA\_DEFAULT}}
\index{\_CMU\_LFCLKSEL\_LFA\_DEFAULT@{\_CMU\_LFCLKSEL\_LFA\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFA\_DEFAULT}{\_CMU\_LFCLKSEL\_LFA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1238a80b15d5fa78bf54825921b58784} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa39c8784e8e5b5d886a3a1fd311470a9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFA\_DISABLED@{\_CMU\_LFCLKSEL\_LFA\_DISABLED}}
\index{\_CMU\_LFCLKSEL\_LFA\_DISABLED@{\_CMU\_LFCLKSEL\_LFA\_DISABLED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFA\_DISABLED}{\_CMU\_LFCLKSEL\_LFA\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa39c8784e8e5b5d886a3a1fd311470a9} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac26c22ee6e6d9d1ca1062f6a57868995}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2@{\_CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2}}
\index{\_CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2@{\_CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2}{\_CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac26c22ee6e6d9d1ca1062f6a57868995} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+HFCORECLKLEDIV2~0x00000003\+UL}

Mode HFCORECLKLEDIV2 for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad1f8a0de548c6f089bc94ba9ee22014e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFA\_LFRCO@{\_CMU\_LFCLKSEL\_LFA\_LFRCO}}
\index{\_CMU\_LFCLKSEL\_LFA\_LFRCO@{\_CMU\_LFCLKSEL\_LFA\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFA\_LFRCO}{\_CMU\_LFCLKSEL\_LFA\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad1f8a0de548c6f089bc94ba9ee22014e} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFRCO~0x00000001\+UL}

Mode LFRCO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga420fb4c22ad7a2092a95f38de3113de7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFA\_LFXO@{\_CMU\_LFCLKSEL\_LFA\_LFXO}}
\index{\_CMU\_LFCLKSEL\_LFA\_LFXO@{\_CMU\_LFCLKSEL\_LFA\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFA\_LFXO}{\_CMU\_LFCLKSEL\_LFA\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga420fb4c22ad7a2092a95f38de3113de7} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFXO~0x00000002\+UL}

Mode LFXO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaabfdf134e72b08aa8eb4fa3b2455c3e5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFA\_MASK@{\_CMU\_LFCLKSEL\_LFA\_MASK}}
\index{\_CMU\_LFCLKSEL\_LFA\_MASK@{\_CMU\_LFCLKSEL\_LFA\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFA\_MASK}{\_CMU\_LFCLKSEL\_LFA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaabfdf134e72b08aa8eb4fa3b2455c3e5} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+MASK~0x3\+UL}

Bit mask for CMU\+\_\+\+LFA \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad56293ef08c31c7700a2b36d4f50563a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFA\_SHIFT@{\_CMU\_LFCLKSEL\_LFA\_SHIFT}}
\index{\_CMU\_LFCLKSEL\_LFA\_SHIFT@{\_CMU\_LFCLKSEL\_LFA\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFA\_SHIFT}{\_CMU\_LFCLKSEL\_LFA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad56293ef08c31c7700a2b36d4f50563a} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+LFA \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf4f894fab3fb0ab1d3724fe39b376953}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFAE\_DEFAULT@{\_CMU\_LFCLKSEL\_LFAE\_DEFAULT}}
\index{\_CMU\_LFCLKSEL\_LFAE\_DEFAULT@{\_CMU\_LFCLKSEL\_LFAE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFAE\_DEFAULT}{\_CMU\_LFCLKSEL\_LFAE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf4f894fab3fb0ab1d3724fe39b376953} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa4401091de9c00fefa07f313aa000a3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFAE\_DISABLED@{\_CMU\_LFCLKSEL\_LFAE\_DISABLED}}
\index{\_CMU\_LFCLKSEL\_LFAE\_DISABLED@{\_CMU\_LFCLKSEL\_LFAE\_DISABLED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFAE\_DISABLED}{\_CMU\_LFCLKSEL\_LFAE\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa4401091de9c00fefa07f313aa000a3} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga95acf44f411e7d259cdd298d99648382}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFAE\_MASK@{\_CMU\_LFCLKSEL\_LFAE\_MASK}}
\index{\_CMU\_LFCLKSEL\_LFAE\_MASK@{\_CMU\_LFCLKSEL\_LFAE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFAE\_MASK}{\_CMU\_LFCLKSEL\_LFAE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga95acf44f411e7d259cdd298d99648382} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+MASK~0x10000\+UL}

Bit mask for CMU\+\_\+\+LFAE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5efcc1ebfe1080298188d2e18af242fd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFAE\_SHIFT@{\_CMU\_LFCLKSEL\_LFAE\_SHIFT}}
\index{\_CMU\_LFCLKSEL\_LFAE\_SHIFT@{\_CMU\_LFCLKSEL\_LFAE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFAE\_SHIFT}{\_CMU\_LFCLKSEL\_LFAE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5efcc1ebfe1080298188d2e18af242fd} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+SHIFT~16}

Shift value for CMU\+\_\+\+LFAE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf6303d6dbc0c085445e43e5fe65fcfab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFAE\_ULFRCO@{\_CMU\_LFCLKSEL\_LFAE\_ULFRCO}}
\index{\_CMU\_LFCLKSEL\_LFAE\_ULFRCO@{\_CMU\_LFCLKSEL\_LFAE\_ULFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFAE\_ULFRCO}{\_CMU\_LFCLKSEL\_LFAE\_ULFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf6303d6dbc0c085445e43e5fe65fcfab} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+ULFRCO~0x00000001\+UL}

Mode ULFRCO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f9fa769f613bcd9282b3a5464e2dcaf}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFB\_DEFAULT@{\_CMU\_LFCLKSEL\_LFB\_DEFAULT}}
\index{\_CMU\_LFCLKSEL\_LFB\_DEFAULT@{\_CMU\_LFCLKSEL\_LFB\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFB\_DEFAULT}{\_CMU\_LFCLKSEL\_LFB\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f9fa769f613bcd9282b3a5464e2dcaf} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fe56a05dddcc01c1775de72d27dbbce}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFB\_DISABLED@{\_CMU\_LFCLKSEL\_LFB\_DISABLED}}
\index{\_CMU\_LFCLKSEL\_LFB\_DISABLED@{\_CMU\_LFCLKSEL\_LFB\_DISABLED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFB\_DISABLED}{\_CMU\_LFCLKSEL\_LFB\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fe56a05dddcc01c1775de72d27dbbce} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabfcf80f97aa5f20acce32264297ce394}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2@{\_CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2}}
\index{\_CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2@{\_CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2}{\_CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabfcf80f97aa5f20acce32264297ce394} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+HFCORECLKLEDIV2~0x00000003\+UL}

Mode HFCORECLKLEDIV2 for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab7f53b064a81866c8afe6627b445abba}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFB\_LFRCO@{\_CMU\_LFCLKSEL\_LFB\_LFRCO}}
\index{\_CMU\_LFCLKSEL\_LFB\_LFRCO@{\_CMU\_LFCLKSEL\_LFB\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFB\_LFRCO}{\_CMU\_LFCLKSEL\_LFB\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab7f53b064a81866c8afe6627b445abba} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFRCO~0x00000001\+UL}

Mode LFRCO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga62e95d16bd6a9e446b3a095b900df733}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFB\_LFXO@{\_CMU\_LFCLKSEL\_LFB\_LFXO}}
\index{\_CMU\_LFCLKSEL\_LFB\_LFXO@{\_CMU\_LFCLKSEL\_LFB\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFB\_LFXO}{\_CMU\_LFCLKSEL\_LFB\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga62e95d16bd6a9e446b3a095b900df733} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFXO~0x00000002\+UL}

Mode LFXO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga151a14888be8fbf262acd9f0443f2d49}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFB\_MASK@{\_CMU\_LFCLKSEL\_LFB\_MASK}}
\index{\_CMU\_LFCLKSEL\_LFB\_MASK@{\_CMU\_LFCLKSEL\_LFB\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFB\_MASK}{\_CMU\_LFCLKSEL\_LFB\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga151a14888be8fbf262acd9f0443f2d49} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+MASK~0x\+CUL}

Bit mask for CMU\+\_\+\+LFB \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga09f29e58593feceae0d593fadabac4de}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFB\_SHIFT@{\_CMU\_LFCLKSEL\_LFB\_SHIFT}}
\index{\_CMU\_LFCLKSEL\_LFB\_SHIFT@{\_CMU\_LFCLKSEL\_LFB\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFB\_SHIFT}{\_CMU\_LFCLKSEL\_LFB\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga09f29e58593feceae0d593fadabac4de} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+LFB \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafebed2fa394bda0989b8e2480f050642}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFBE\_DEFAULT@{\_CMU\_LFCLKSEL\_LFBE\_DEFAULT}}
\index{\_CMU\_LFCLKSEL\_LFBE\_DEFAULT@{\_CMU\_LFCLKSEL\_LFBE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFBE\_DEFAULT}{\_CMU\_LFCLKSEL\_LFBE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafebed2fa394bda0989b8e2480f050642} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga11b373f7a38c57255ee54642dd6dde43}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFBE\_DISABLED@{\_CMU\_LFCLKSEL\_LFBE\_DISABLED}}
\index{\_CMU\_LFCLKSEL\_LFBE\_DISABLED@{\_CMU\_LFCLKSEL\_LFBE\_DISABLED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFBE\_DISABLED}{\_CMU\_LFCLKSEL\_LFBE\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga11b373f7a38c57255ee54642dd6dde43} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1adb1a31dca73f5d4751bc1576aea26b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFBE\_MASK@{\_CMU\_LFCLKSEL\_LFBE\_MASK}}
\index{\_CMU\_LFCLKSEL\_LFBE\_MASK@{\_CMU\_LFCLKSEL\_LFBE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFBE\_MASK}{\_CMU\_LFCLKSEL\_LFBE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1adb1a31dca73f5d4751bc1576aea26b} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+MASK~0x100000\+UL}

Bit mask for CMU\+\_\+\+LFBE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa49b153dea850eccb0ee8b4f5b4788d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFBE\_SHIFT@{\_CMU\_LFCLKSEL\_LFBE\_SHIFT}}
\index{\_CMU\_LFCLKSEL\_LFBE\_SHIFT@{\_CMU\_LFCLKSEL\_LFBE\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFBE\_SHIFT}{\_CMU\_LFCLKSEL\_LFBE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa49b153dea850eccb0ee8b4f5b4788d} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+SHIFT~20}

Shift value for CMU\+\_\+\+LFBE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac8b6f16507c77011f4df0d568ef8381b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_LFBE\_ULFRCO@{\_CMU\_LFCLKSEL\_LFBE\_ULFRCO}}
\index{\_CMU\_LFCLKSEL\_LFBE\_ULFRCO@{\_CMU\_LFCLKSEL\_LFBE\_ULFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_LFBE\_ULFRCO}{\_CMU\_LFCLKSEL\_LFBE\_ULFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac8b6f16507c77011f4df0d568ef8381b} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+ULFRCO~0x00000001\+UL}

Mode ULFRCO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga10fad8a53f38ec3c546906a162273855}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_MASK@{\_CMU\_LFCLKSEL\_MASK}}
\index{\_CMU\_LFCLKSEL\_MASK@{\_CMU\_LFCLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_MASK}{\_CMU\_LFCLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga10fad8a53f38ec3c546906a162273855} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+MASK~0x0011000\+FUL}

Mask for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a1eb7c8973460ef81ae0c5809d926c4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFCLKSEL\_RESETVALUE@{\_CMU\_LFCLKSEL\_RESETVALUE}}
\index{\_CMU\_LFCLKSEL\_RESETVALUE@{\_CMU\_LFCLKSEL\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFCLKSEL\_RESETVALUE}{\_CMU\_LFCLKSEL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a1eb7c8973460ef81ae0c5809d926c4} 
\#define \+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+RESETVALUE~0x00000005\+UL}

Default value for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6feb50db04db8075d68d573d3d59e083}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFRCOCTRL\_MASK@{\_CMU\_LFRCOCTRL\_MASK}}
\index{\_CMU\_LFRCOCTRL\_MASK@{\_CMU\_LFRCOCTRL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFRCOCTRL\_MASK}{\_CMU\_LFRCOCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6feb50db04db8075d68d573d3d59e083} 
\#define \+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+MASK~0x0000007\+FUL}

Mask for CMU\+\_\+\+LFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1d50c379645a37a6c4e19043d69a3eb0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFRCOCTRL\_RESETVALUE@{\_CMU\_LFRCOCTRL\_RESETVALUE}}
\index{\_CMU\_LFRCOCTRL\_RESETVALUE@{\_CMU\_LFRCOCTRL\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFRCOCTRL\_RESETVALUE}{\_CMU\_LFRCOCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1d50c379645a37a6c4e19043d69a3eb0} 
\#define \+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+RESETVALUE~0x00000040\+UL}

Default value for CMU\+\_\+\+LFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga541e5eca286c71628f0671a6da90be4d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFRCOCTRL\_TUNING\_DEFAULT@{\_CMU\_LFRCOCTRL\_TUNING\_DEFAULT}}
\index{\_CMU\_LFRCOCTRL\_TUNING\_DEFAULT@{\_CMU\_LFRCOCTRL\_TUNING\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFRCOCTRL\_TUNING\_DEFAULT}{\_CMU\_LFRCOCTRL\_TUNING\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga541e5eca286c71628f0671a6da90be4d} 
\#define \+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT~0x00000040\+UL}

Mode DEFAULT for CMU\+\_\+\+LFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4a53467e462e9bbf8cb4ccbfaa62dcef}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFRCOCTRL\_TUNING\_MASK@{\_CMU\_LFRCOCTRL\_TUNING\_MASK}}
\index{\_CMU\_LFRCOCTRL\_TUNING\_MASK@{\_CMU\_LFRCOCTRL\_TUNING\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFRCOCTRL\_TUNING\_MASK}{\_CMU\_LFRCOCTRL\_TUNING\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4a53467e462e9bbf8cb4ccbfaa62dcef} 
\#define \+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+MASK~0x7\+FUL}

Bit mask for CMU\+\_\+\+TUNING \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga460f9b4647761bf5fc223c0f16c0eb9c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LFRCOCTRL\_TUNING\_SHIFT@{\_CMU\_LFRCOCTRL\_TUNING\_SHIFT}}
\index{\_CMU\_LFRCOCTRL\_TUNING\_SHIFT@{\_CMU\_LFRCOCTRL\_TUNING\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LFRCOCTRL\_TUNING\_SHIFT}{\_CMU\_LFRCOCTRL\_TUNING\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga460f9b4647761bf5fc223c0f16c0eb9c} 
\#define \+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+TUNING \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac8876c98977b2f66abadfaacc7abffe5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_LOCKKEY\_DEFAULT@{\_CMU\_LOCK\_LOCKKEY\_DEFAULT}}
\index{\_CMU\_LOCK\_LOCKKEY\_DEFAULT@{\_CMU\_LOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_LOCKKEY\_DEFAULT}{\_CMU\_LOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac8876c98977b2f66abadfaacc7abffe5} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4ae9bac85e6c6d2d925d9293d472a9aa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_LOCKKEY\_LOCK@{\_CMU\_LOCK\_LOCKKEY\_LOCK}}
\index{\_CMU\_LOCK\_LOCKKEY\_LOCK@{\_CMU\_LOCK\_LOCKKEY\_LOCK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_LOCKKEY\_LOCK}{\_CMU\_LOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4ae9bac85e6c6d2d925d9293d472a9aa} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~0x00000000\+UL}

Mode LOCK for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad885a0985c9fd8f5e4f117fe9e0f8c49}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_LOCKKEY\_LOCKED@{\_CMU\_LOCK\_LOCKKEY\_LOCKED}}
\index{\_CMU\_LOCK\_LOCKKEY\_LOCKED@{\_CMU\_LOCK\_LOCKKEY\_LOCKED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_LOCKKEY\_LOCKED}{\_CMU\_LOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad885a0985c9fd8f5e4f117fe9e0f8c49} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~0x00000001\+UL}

Mode LOCKED for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga80dbf533decae4f849fbe786aedf28f8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_LOCKKEY\_MASK@{\_CMU\_LOCK\_LOCKKEY\_MASK}}
\index{\_CMU\_LOCK\_LOCKKEY\_MASK@{\_CMU\_LOCK\_LOCKKEY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_LOCKKEY\_MASK}{\_CMU\_LOCK\_LOCKKEY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga80dbf533decae4f849fbe786aedf28f8} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for CMU\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaaff8f3670f9514bb28cc846d6d56992}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_LOCKKEY\_SHIFT@{\_CMU\_LOCK\_LOCKKEY\_SHIFT}}
\index{\_CMU\_LOCK\_LOCKKEY\_SHIFT@{\_CMU\_LOCK\_LOCKKEY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_LOCKKEY\_SHIFT}{\_CMU\_LOCK\_LOCKKEY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaaff8f3670f9514bb28cc846d6d56992} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga289b276b099ebdb3a98b138765897fed}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_LOCKKEY\_UNLOCK@{\_CMU\_LOCK\_LOCKKEY\_UNLOCK}}
\index{\_CMU\_LOCK\_LOCKKEY\_UNLOCK@{\_CMU\_LOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_LOCKKEY\_UNLOCK}{\_CMU\_LOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga289b276b099ebdb3a98b138765897fed} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~0x0000580\+EUL}

Mode UNLOCK for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad9fb0e12852005b83f6da470d218150c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_LOCKKEY\_UNLOCKED@{\_CMU\_LOCK\_LOCKKEY\_UNLOCKED}}
\index{\_CMU\_LOCK\_LOCKKEY\_UNLOCKED@{\_CMU\_LOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_LOCKKEY\_UNLOCKED}{\_CMU\_LOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad9fb0e12852005b83f6da470d218150c} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~0x00000000\+UL}

Mode UNLOCKED for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gacf2dfa49dd58745e8efdbab1e44817c5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_MASK@{\_CMU\_LOCK\_MASK}}
\index{\_CMU\_LOCK\_MASK@{\_CMU\_LOCK\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_MASK}{\_CMU\_LOCK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gacf2dfa49dd58745e8efdbab1e44817c5} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ba72786ca30c21dfd5a25bd46b58487}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_LOCK\_RESETVALUE@{\_CMU\_LOCK\_RESETVALUE}}
\index{\_CMU\_LOCK\_RESETVALUE@{\_CMU\_LOCK\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_LOCK\_RESETVALUE}{\_CMU\_LOCK\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ba72786ca30c21dfd5a25bd46b58487} 
\#define \+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac51b41c246c66e29c2b86b6e2703f8b1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT@{\_CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT@{\_CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT}{\_CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac51b41c246c66e29c2b86b6e2703f8b1} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gade430d9281f87f703e10df7feba7a1f5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_AUXHFRCODIS\_MASK@{\_CMU\_OSCENCMD\_AUXHFRCODIS\_MASK}}
\index{\_CMU\_OSCENCMD\_AUXHFRCODIS\_MASK@{\_CMU\_OSCENCMD\_AUXHFRCODIS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_AUXHFRCODIS\_MASK}{\_CMU\_OSCENCMD\_AUXHFRCODIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gade430d9281f87f703e10df7feba7a1f5} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+AUXHFRCODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabd3f71714cc36445d6ca496433d1e150}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_AUXHFRCODIS\_SHIFT@{\_CMU\_OSCENCMD\_AUXHFRCODIS\_SHIFT}}
\index{\_CMU\_OSCENCMD\_AUXHFRCODIS\_SHIFT@{\_CMU\_OSCENCMD\_AUXHFRCODIS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_AUXHFRCODIS\_SHIFT}{\_CMU\_OSCENCMD\_AUXHFRCODIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabd3f71714cc36445d6ca496433d1e150} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+AUXHFRCODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae47922f7e916f3afcb30442fbe5fa672}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT@{\_CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT@{\_CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT}{\_CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae47922f7e916f3afcb30442fbe5fa672} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae111fee21a33c1210bed1047ff5e2856}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_AUXHFRCOEN\_MASK@{\_CMU\_OSCENCMD\_AUXHFRCOEN\_MASK}}
\index{\_CMU\_OSCENCMD\_AUXHFRCOEN\_MASK@{\_CMU\_OSCENCMD\_AUXHFRCOEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_AUXHFRCOEN\_MASK}{\_CMU\_OSCENCMD\_AUXHFRCOEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae111fee21a33c1210bed1047ff5e2856} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+AUXHFRCOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b955f373f3f1ddf8b1101045b8b6c1e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_AUXHFRCOEN\_SHIFT@{\_CMU\_OSCENCMD\_AUXHFRCOEN\_SHIFT}}
\index{\_CMU\_OSCENCMD\_AUXHFRCOEN\_SHIFT@{\_CMU\_OSCENCMD\_AUXHFRCOEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_AUXHFRCOEN\_SHIFT}{\_CMU\_OSCENCMD\_AUXHFRCOEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b955f373f3f1ddf8b1101045b8b6c1e} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+AUXHFRCOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga915945808700756123ec09b689282cc5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFRCODIS\_DEFAULT@{\_CMU\_OSCENCMD\_HFRCODIS\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_HFRCODIS\_DEFAULT@{\_CMU\_OSCENCMD\_HFRCODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFRCODIS\_DEFAULT}{\_CMU\_OSCENCMD\_HFRCODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga915945808700756123ec09b689282cc5} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga863d84c05f3ee602e3f2b54177fadfad}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFRCODIS\_MASK@{\_CMU\_OSCENCMD\_HFRCODIS\_MASK}}
\index{\_CMU\_OSCENCMD\_HFRCODIS\_MASK@{\_CMU\_OSCENCMD\_HFRCODIS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFRCODIS\_MASK}{\_CMU\_OSCENCMD\_HFRCODIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga863d84c05f3ee602e3f2b54177fadfad} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+HFRCODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab47a06a89598959589029134f90d67bc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFRCODIS\_SHIFT@{\_CMU\_OSCENCMD\_HFRCODIS\_SHIFT}}
\index{\_CMU\_OSCENCMD\_HFRCODIS\_SHIFT@{\_CMU\_OSCENCMD\_HFRCODIS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFRCODIS\_SHIFT}{\_CMU\_OSCENCMD\_HFRCODIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab47a06a89598959589029134f90d67bc} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+HFRCODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad2fbb2e696a2ea32f92a89e778dc99b5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFRCOEN\_DEFAULT@{\_CMU\_OSCENCMD\_HFRCOEN\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_HFRCOEN\_DEFAULT@{\_CMU\_OSCENCMD\_HFRCOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFRCOEN\_DEFAULT}{\_CMU\_OSCENCMD\_HFRCOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad2fbb2e696a2ea32f92a89e778dc99b5} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabfada7cb23ca14ca8c26b80c7bd42bd1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFRCOEN\_MASK@{\_CMU\_OSCENCMD\_HFRCOEN\_MASK}}
\index{\_CMU\_OSCENCMD\_HFRCOEN\_MASK@{\_CMU\_OSCENCMD\_HFRCOEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFRCOEN\_MASK}{\_CMU\_OSCENCMD\_HFRCOEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabfada7cb23ca14ca8c26b80c7bd42bd1} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+HFRCOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf9c8014b5ff11abc73ed91282c2bed63}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFRCOEN\_SHIFT@{\_CMU\_OSCENCMD\_HFRCOEN\_SHIFT}}
\index{\_CMU\_OSCENCMD\_HFRCOEN\_SHIFT@{\_CMU\_OSCENCMD\_HFRCOEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFRCOEN\_SHIFT}{\_CMU\_OSCENCMD\_HFRCOEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf9c8014b5ff11abc73ed91282c2bed63} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFRCOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga775846efa88c4108ebb53faa5bbea6cc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFXODIS\_DEFAULT@{\_CMU\_OSCENCMD\_HFXODIS\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_HFXODIS\_DEFAULT@{\_CMU\_OSCENCMD\_HFXODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFXODIS\_DEFAULT}{\_CMU\_OSCENCMD\_HFXODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga775846efa88c4108ebb53faa5bbea6cc} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga045cc33a20ddcf8971b476a1618cecef}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFXODIS\_MASK@{\_CMU\_OSCENCMD\_HFXODIS\_MASK}}
\index{\_CMU\_OSCENCMD\_HFXODIS\_MASK@{\_CMU\_OSCENCMD\_HFXODIS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFXODIS\_MASK}{\_CMU\_OSCENCMD\_HFXODIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga045cc33a20ddcf8971b476a1618cecef} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+HFXODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac6cd0f678f1bc1c51f4c0a0e2996a38f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFXODIS\_SHIFT@{\_CMU\_OSCENCMD\_HFXODIS\_SHIFT}}
\index{\_CMU\_OSCENCMD\_HFXODIS\_SHIFT@{\_CMU\_OSCENCMD\_HFXODIS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFXODIS\_SHIFT}{\_CMU\_OSCENCMD\_HFXODIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac6cd0f678f1bc1c51f4c0a0e2996a38f} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+HFXODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8af95bb98282a7ca7fa502c0674767e5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFXOEN\_DEFAULT@{\_CMU\_OSCENCMD\_HFXOEN\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_HFXOEN\_DEFAULT@{\_CMU\_OSCENCMD\_HFXOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFXOEN\_DEFAULT}{\_CMU\_OSCENCMD\_HFXOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8af95bb98282a7ca7fa502c0674767e5} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac652e4ecfa57ecd4ae3832038ed74c34}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFXOEN\_MASK@{\_CMU\_OSCENCMD\_HFXOEN\_MASK}}
\index{\_CMU\_OSCENCMD\_HFXOEN\_MASK@{\_CMU\_OSCENCMD\_HFXOEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFXOEN\_MASK}{\_CMU\_OSCENCMD\_HFXOEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac652e4ecfa57ecd4ae3832038ed74c34} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+HFXOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga226cf4a864ff906cee76864416c5c54d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_HFXOEN\_SHIFT@{\_CMU\_OSCENCMD\_HFXOEN\_SHIFT}}
\index{\_CMU\_OSCENCMD\_HFXOEN\_SHIFT@{\_CMU\_OSCENCMD\_HFXOEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_HFXOEN\_SHIFT}{\_CMU\_OSCENCMD\_HFXOEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga226cf4a864ff906cee76864416c5c54d} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+HFXOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa14a54899a5ce5c3ae5a462be7e40004}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFRCODIS\_DEFAULT@{\_CMU\_OSCENCMD\_LFRCODIS\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_LFRCODIS\_DEFAULT@{\_CMU\_OSCENCMD\_LFRCODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFRCODIS\_DEFAULT}{\_CMU\_OSCENCMD\_LFRCODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa14a54899a5ce5c3ae5a462be7e40004} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab7477bbffbd4bc0fb494da2b3825c6da}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFRCODIS\_MASK@{\_CMU\_OSCENCMD\_LFRCODIS\_MASK}}
\index{\_CMU\_OSCENCMD\_LFRCODIS\_MASK@{\_CMU\_OSCENCMD\_LFRCODIS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFRCODIS\_MASK}{\_CMU\_OSCENCMD\_LFRCODIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab7477bbffbd4bc0fb494da2b3825c6da} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+MASK~0x80\+UL}

Bit mask for CMU\+\_\+\+LFRCODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac6bdd37eb55ccbc79eea88b2dfb46a64}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFRCODIS\_SHIFT@{\_CMU\_OSCENCMD\_LFRCODIS\_SHIFT}}
\index{\_CMU\_OSCENCMD\_LFRCODIS\_SHIFT@{\_CMU\_OSCENCMD\_LFRCODIS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFRCODIS\_SHIFT}{\_CMU\_OSCENCMD\_LFRCODIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac6bdd37eb55ccbc79eea88b2dfb46a64} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+SHIFT~7}

Shift value for CMU\+\_\+\+LFRCODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c8f3e8e6f9557e69a82a4f11d5895d7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFRCOEN\_DEFAULT@{\_CMU\_OSCENCMD\_LFRCOEN\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_LFRCOEN\_DEFAULT@{\_CMU\_OSCENCMD\_LFRCOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFRCOEN\_DEFAULT}{\_CMU\_OSCENCMD\_LFRCOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c8f3e8e6f9557e69a82a4f11d5895d7} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafd5c61787bc7f3773377a2426ac4cf6e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFRCOEN\_MASK@{\_CMU\_OSCENCMD\_LFRCOEN\_MASK}}
\index{\_CMU\_OSCENCMD\_LFRCOEN\_MASK@{\_CMU\_OSCENCMD\_LFRCOEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFRCOEN\_MASK}{\_CMU\_OSCENCMD\_LFRCOEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafd5c61787bc7f3773377a2426ac4cf6e} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+LFRCOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gace700665033769dd6195c22ec07ae120}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFRCOEN\_SHIFT@{\_CMU\_OSCENCMD\_LFRCOEN\_SHIFT}}
\index{\_CMU\_OSCENCMD\_LFRCOEN\_SHIFT@{\_CMU\_OSCENCMD\_LFRCOEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFRCOEN\_SHIFT}{\_CMU\_OSCENCMD\_LFRCOEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gace700665033769dd6195c22ec07ae120} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+LFRCOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga06dceee7ee3e4e3bf04b229b3a52c8e9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFXODIS\_DEFAULT@{\_CMU\_OSCENCMD\_LFXODIS\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_LFXODIS\_DEFAULT@{\_CMU\_OSCENCMD\_LFXODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFXODIS\_DEFAULT}{\_CMU\_OSCENCMD\_LFXODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga06dceee7ee3e4e3bf04b229b3a52c8e9} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab5c6c6eb3266f8cf5327bd86e9af18d9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFXODIS\_MASK@{\_CMU\_OSCENCMD\_LFXODIS\_MASK}}
\index{\_CMU\_OSCENCMD\_LFXODIS\_MASK@{\_CMU\_OSCENCMD\_LFXODIS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFXODIS\_MASK}{\_CMU\_OSCENCMD\_LFXODIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab5c6c6eb3266f8cf5327bd86e9af18d9} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+MASK~0x200\+UL}

Bit mask for CMU\+\_\+\+LFXODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga601dda9072638b57765b1c48258caa42}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFXODIS\_SHIFT@{\_CMU\_OSCENCMD\_LFXODIS\_SHIFT}}
\index{\_CMU\_OSCENCMD\_LFXODIS\_SHIFT@{\_CMU\_OSCENCMD\_LFXODIS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFXODIS\_SHIFT}{\_CMU\_OSCENCMD\_LFXODIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga601dda9072638b57765b1c48258caa42} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+SHIFT~9}

Shift value for CMU\+\_\+\+LFXODIS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabc50222caa502dbe01015148cb9815ba}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFXOEN\_DEFAULT@{\_CMU\_OSCENCMD\_LFXOEN\_DEFAULT}}
\index{\_CMU\_OSCENCMD\_LFXOEN\_DEFAULT@{\_CMU\_OSCENCMD\_LFXOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFXOEN\_DEFAULT}{\_CMU\_OSCENCMD\_LFXOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabc50222caa502dbe01015148cb9815ba} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga797aba57547119deda5d6264ff2f24f4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFXOEN\_MASK@{\_CMU\_OSCENCMD\_LFXOEN\_MASK}}
\index{\_CMU\_OSCENCMD\_LFXOEN\_MASK@{\_CMU\_OSCENCMD\_LFXOEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFXOEN\_MASK}{\_CMU\_OSCENCMD\_LFXOEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga797aba57547119deda5d6264ff2f24f4} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+MASK~0x100\+UL}

Bit mask for CMU\+\_\+\+LFXOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga96d211e80252071d1b7e155976a1eae7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_LFXOEN\_SHIFT@{\_CMU\_OSCENCMD\_LFXOEN\_SHIFT}}
\index{\_CMU\_OSCENCMD\_LFXOEN\_SHIFT@{\_CMU\_OSCENCMD\_LFXOEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_LFXOEN\_SHIFT}{\_CMU\_OSCENCMD\_LFXOEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga96d211e80252071d1b7e155976a1eae7} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+SHIFT~8}

Shift value for CMU\+\_\+\+LFXOEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9610bf09b45caebc69dc9ad296497442}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_MASK@{\_CMU\_OSCENCMD\_MASK}}
\index{\_CMU\_OSCENCMD\_MASK@{\_CMU\_OSCENCMD\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_MASK}{\_CMU\_OSCENCMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9610bf09b45caebc69dc9ad296497442} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+MASK~0x000003\+FFUL}

Mask for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7dc142dc10a9456782dc841443b1e713}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_OSCENCMD\_RESETVALUE@{\_CMU\_OSCENCMD\_RESETVALUE}}
\index{\_CMU\_OSCENCMD\_RESETVALUE@{\_CMU\_OSCENCMD\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_OSCENCMD\_RESETVALUE}{\_CMU\_OSCENCMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7dc142dc10a9456782dc841443b1e713} 
\#define \+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad169d15bc9896b43458d4ebada276e95}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_MASK@{\_CMU\_PCNTCTRL\_MASK}}
\index{\_CMU\_PCNTCTRL\_MASK@{\_CMU\_PCNTCTRL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_MASK}{\_CMU\_PCNTCTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad169d15bc9896b43458d4ebada276e95} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+MASK~0x0000003\+FUL}

Mask for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2299fcd2bc5938dd39d4257e9610bad}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT}}
\index{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT}{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2299fcd2bc5938dd39d4257e9610bad} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga63f4d015608102be1bc14f00d9947d4e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT0CLKEN\_MASK@{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_MASK}}
\index{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_MASK@{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_MASK}{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga63f4d015608102be1bc14f00d9947d4e} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+PCNT0\+CLKEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5394211095dd0a150c236789d4daa99d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT0CLKEN\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_SHIFT}}
\index{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_SHIFT}{\_CMU\_PCNTCTRL\_PCNT0CLKEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5394211095dd0a150c236789d4daa99d} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+PCNT0\+CLKEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6592bf1af1a306537f408932c48341e5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT}}
\index{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT}{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6592bf1af1a306537f408932c48341e5} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7875cbd3598e47ff4a76464c71731935}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK}}
\index{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK}{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7875cbd3598e47ff4a76464c71731935} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+LFACLK~0x00000000\+UL}

Mode LFACLK for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab9b7a06392812be14bac14b706448b48}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_MASK@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_MASK}}
\index{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_MASK@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_MASK}{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab9b7a06392812be14bac14b706448b48} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+PCNT0\+CLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa235c5a88480e2d43220ddc3e975875c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0}}
\index{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0}{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa235c5a88480e2d43220ddc3e975875c} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+PCNT0\+S0~0x00000001\+UL}

Mode PCNT0\+S0 for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga43a0342f5d27d982013a04142cc5c026}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_SHIFT}}
\index{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_SHIFT}{\_CMU\_PCNTCTRL\_PCNT0CLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga43a0342f5d27d982013a04142cc5c026} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+PCNT0\+CLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac7790a223fd7024cd9d1c051002d2323}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT}}
\index{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT}{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac7790a223fd7024cd9d1c051002d2323} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga753f98f2191f79734770740536118ad9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT1CLKEN\_MASK@{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_MASK}}
\index{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_MASK@{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_MASK}{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga753f98f2191f79734770740536118ad9} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+PCNT1\+CLKEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b16174bb527e5d1e488c3ca4b767ea5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT1CLKEN\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_SHIFT}}
\index{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_SHIFT}{\_CMU\_PCNTCTRL\_PCNT1CLKEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b16174bb527e5d1e488c3ca4b767ea5} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+PCNT1\+CLKEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga238a5477a75cfe4ccfb3309ca5f8d1cb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT}}
\index{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT}{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga238a5477a75cfe4ccfb3309ca5f8d1cb} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga70538811b9751d041f627006ac4ca5ef}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK}}
\index{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK}{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga70538811b9751d041f627006ac4ca5ef} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+LFACLK~0x00000000\+UL}

Mode LFACLK for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga70276f66d6b60e32c673ea7a92eb689a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_MASK@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_MASK}}
\index{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_MASK@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_MASK}{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga70276f66d6b60e32c673ea7a92eb689a} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+PCNT1\+CLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6519eb486f6a7b990a0defd28c2f3f9d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0}}
\index{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0}{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6519eb486f6a7b990a0defd28c2f3f9d} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+PCNT1\+S0~0x00000001\+UL}

Mode PCNT1\+S0 for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaad65f8778020f47c05c58157b7e98cf2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_SHIFT}}
\index{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_SHIFT}{\_CMU\_PCNTCTRL\_PCNT1CLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaad65f8778020f47c05c58157b7e98cf2} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+PCNT1\+CLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab3d9acb959db8aa447be8ed662bf23a9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT}}
\index{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT}{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab3d9acb959db8aa447be8ed662bf23a9} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabb236aed77f42c36a57e48b610a74cd1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT2CLKEN\_MASK@{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_MASK}}
\index{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_MASK@{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_MASK}{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabb236aed77f42c36a57e48b610a74cd1} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+PCNT2\+CLKEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d62a41377206bdb7888d3c6d8f0d0b2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT2CLKEN\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_SHIFT}}
\index{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_SHIFT}{\_CMU\_PCNTCTRL\_PCNT2CLKEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d62a41377206bdb7888d3c6d8f0d0b2} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+PCNT2\+CLKEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaac0bd1a1ee7c489496ca41b678434962}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT}}
\index{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT}{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaac0bd1a1ee7c489496ca41b678434962} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac3897cf1c96a2974107985a606308cbe}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK}}
\index{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK}{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac3897cf1c96a2974107985a606308cbe} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+LFACLK~0x00000000\+UL}

Mode LFACLK for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga67081ef05157f3a99a8f215d80e9cc15}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_MASK@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_MASK}}
\index{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_MASK@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_MASK}{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga67081ef05157f3a99a8f215d80e9cc15} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+PCNT2\+CLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga07b76d0bc625cb622b16c89a36219fb4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0}}
\index{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0}{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga07b76d0bc625cb622b16c89a36219fb4} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+PCNT2\+S0~0x00000001\+UL}

Mode PCNT2\+S0 for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gacaa295c12751d6fad01940ffe0de89b3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_SHIFT}}
\index{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_SHIFT@{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_SHIFT}{\_CMU\_PCNTCTRL\_PCNT2CLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gacaa295c12751d6fad01940ffe0de89b3} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+PCNT2\+CLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga280d56ad42ed1bb14983d05fc7f75f4c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_PCNTCTRL\_RESETVALUE@{\_CMU\_PCNTCTRL\_RESETVALUE}}
\index{\_CMU\_PCNTCTRL\_RESETVALUE@{\_CMU\_PCNTCTRL\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_PCNTCTRL\_RESETVALUE}{\_CMU\_PCNTCTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga280d56ad42ed1bb14983d05fc7f75f4c} 
\#define \+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa199f22660b5d3a1cb4f49620c68900d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT@{\_CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT}}
\index{\_CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT@{\_CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT}{\_CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa199f22660b5d3a1cb4f49620c68900d} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga83b164f859f26e5520e23922bd2cc03e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_CLKOUT0PEN\_MASK@{\_CMU\_ROUTE\_CLKOUT0PEN\_MASK}}
\index{\_CMU\_ROUTE\_CLKOUT0PEN\_MASK@{\_CMU\_ROUTE\_CLKOUT0PEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_CLKOUT0PEN\_MASK}{\_CMU\_ROUTE\_CLKOUT0PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga83b164f859f26e5520e23922bd2cc03e} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+CLKOUT0\+PEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga29574999cd16b0b58896225487458385}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_CLKOUT0PEN\_SHIFT@{\_CMU\_ROUTE\_CLKOUT0PEN\_SHIFT}}
\index{\_CMU\_ROUTE\_CLKOUT0PEN\_SHIFT@{\_CMU\_ROUTE\_CLKOUT0PEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_CLKOUT0PEN\_SHIFT}{\_CMU\_ROUTE\_CLKOUT0PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga29574999cd16b0b58896225487458385} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+CLKOUT0\+PEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9be0dff8328216c8acf920b9cbf34695}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT@{\_CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT}}
\index{\_CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT@{\_CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT}{\_CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9be0dff8328216c8acf920b9cbf34695} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf367f6eed1b6478fbe99e05bac1d480e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_CLKOUT1PEN\_MASK@{\_CMU\_ROUTE\_CLKOUT1PEN\_MASK}}
\index{\_CMU\_ROUTE\_CLKOUT1PEN\_MASK@{\_CMU\_ROUTE\_CLKOUT1PEN\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_CLKOUT1PEN\_MASK}{\_CMU\_ROUTE\_CLKOUT1PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf367f6eed1b6478fbe99e05bac1d480e} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+CLKOUT1\+PEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae9d503202a72f7bfe3c914844d8ca8ee}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_CLKOUT1PEN\_SHIFT@{\_CMU\_ROUTE\_CLKOUT1PEN\_SHIFT}}
\index{\_CMU\_ROUTE\_CLKOUT1PEN\_SHIFT@{\_CMU\_ROUTE\_CLKOUT1PEN\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_CLKOUT1PEN\_SHIFT}{\_CMU\_ROUTE\_CLKOUT1PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae9d503202a72f7bfe3c914844d8ca8ee} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+CLKOUT1\+PEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac24ebe76f10e77798d49b33a1f02c468}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_LOCATION\_DEFAULT@{\_CMU\_ROUTE\_LOCATION\_DEFAULT}}
\index{\_CMU\_ROUTE\_LOCATION\_DEFAULT@{\_CMU\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_LOCATION\_DEFAULT}{\_CMU\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac24ebe76f10e77798d49b33a1f02c468} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga51995f0fa0073ff4d996c69ffee51cf9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_LOCATION\_LOC0@{\_CMU\_ROUTE\_LOCATION\_LOC0}}
\index{\_CMU\_ROUTE\_LOCATION\_LOC0@{\_CMU\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_LOCATION\_LOC0}{\_CMU\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga51995f0fa0073ff4d996c69ffee51cf9} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~0x00000000\+UL}

Mode LOC0 for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga17764a46869a2b20711d64d39d226249}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_LOCATION\_LOC1@{\_CMU\_ROUTE\_LOCATION\_LOC1}}
\index{\_CMU\_ROUTE\_LOCATION\_LOC1@{\_CMU\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_LOCATION\_LOC1}{\_CMU\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga17764a46869a2b20711d64d39d226249} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~0x00000001\+UL}

Mode LOC1 for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga214d3484d3a1252f1a13d012ad30f4ed}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_LOCATION\_LOC2@{\_CMU\_ROUTE\_LOCATION\_LOC2}}
\index{\_CMU\_ROUTE\_LOCATION\_LOC2@{\_CMU\_ROUTE\_LOCATION\_LOC2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_LOCATION\_LOC2}{\_CMU\_ROUTE\_LOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga214d3484d3a1252f1a13d012ad30f4ed} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2~0x00000002\+UL}

Mode LOC2 for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac09c7206f0688d34c3a54b17f1483ebf}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_LOCATION\_MASK@{\_CMU\_ROUTE\_LOCATION\_MASK}}
\index{\_CMU\_ROUTE\_LOCATION\_MASK@{\_CMU\_ROUTE\_LOCATION\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_LOCATION\_MASK}{\_CMU\_ROUTE\_LOCATION\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac09c7206f0688d34c3a54b17f1483ebf} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK~0x1\+CUL}

Bit mask for CMU\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef1272def632943cd70f251204c63b7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_LOCATION\_SHIFT@{\_CMU\_ROUTE\_LOCATION\_SHIFT}}
\index{\_CMU\_ROUTE\_LOCATION\_SHIFT@{\_CMU\_ROUTE\_LOCATION\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_LOCATION\_SHIFT}{\_CMU\_ROUTE\_LOCATION\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef1272def632943cd70f251204c63b7} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b916e23f2d1a5cbc5c0d70e104391d6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_MASK@{\_CMU\_ROUTE\_MASK}}
\index{\_CMU\_ROUTE\_MASK@{\_CMU\_ROUTE\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_MASK}{\_CMU\_ROUTE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b916e23f2d1a5cbc5c0d70e104391d6} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+MASK~0x0000001\+FUL}

Mask for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8aa0ac2e6c15246e8463f8000be4a71}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_ROUTE\_RESETVALUE@{\_CMU\_ROUTE\_RESETVALUE}}
\index{\_CMU\_ROUTE\_RESETVALUE@{\_CMU\_ROUTE\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_ROUTE\_RESETVALUE}{\_CMU\_ROUTE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf8aa0ac2e6c15246e8463f8000be4a71} 
\#define \+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad8b69f2e6aee659f0e7eb28c5a5c4767}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_AUXHFRCOENS\_DEFAULT@{\_CMU\_STATUS\_AUXHFRCOENS\_DEFAULT}}
\index{\_CMU\_STATUS\_AUXHFRCOENS\_DEFAULT@{\_CMU\_STATUS\_AUXHFRCOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_AUXHFRCOENS\_DEFAULT}{\_CMU\_STATUS\_AUXHFRCOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad8b69f2e6aee659f0e7eb28c5a5c4767} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga639ffb4094ba5ced77876198ef88ab2c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_AUXHFRCOENS\_MASK@{\_CMU\_STATUS\_AUXHFRCOENS\_MASK}}
\index{\_CMU\_STATUS\_AUXHFRCOENS\_MASK@{\_CMU\_STATUS\_AUXHFRCOENS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_AUXHFRCOENS\_MASK}{\_CMU\_STATUS\_AUXHFRCOENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga639ffb4094ba5ced77876198ef88ab2c} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+AUXHFRCOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga993c61f3fe631a74da359ec678a9be39}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_AUXHFRCOENS\_SHIFT@{\_CMU\_STATUS\_AUXHFRCOENS\_SHIFT}}
\index{\_CMU\_STATUS\_AUXHFRCOENS\_SHIFT@{\_CMU\_STATUS\_AUXHFRCOENS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_AUXHFRCOENS\_SHIFT}{\_CMU\_STATUS\_AUXHFRCOENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga993c61f3fe631a74da359ec678a9be39} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+AUXHFRCOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7ba56d1cc8b28d2693aac245bc952aa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_AUXHFRCORDY\_DEFAULT@{\_CMU\_STATUS\_AUXHFRCORDY\_DEFAULT}}
\index{\_CMU\_STATUS\_AUXHFRCORDY\_DEFAULT@{\_CMU\_STATUS\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_AUXHFRCORDY\_DEFAULT}{\_CMU\_STATUS\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7ba56d1cc8b28d2693aac245bc952aa} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga448bbfabb31cc859223c19daf9228f4a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_AUXHFRCORDY\_MASK@{\_CMU\_STATUS\_AUXHFRCORDY\_MASK}}
\index{\_CMU\_STATUS\_AUXHFRCORDY\_MASK@{\_CMU\_STATUS\_AUXHFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_AUXHFRCORDY\_MASK}{\_CMU\_STATUS\_AUXHFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga448bbfabb31cc859223c19daf9228f4a} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+MASK~0x20\+UL}

Bit mask for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a22b3909cd61b95da91166a003de2f1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_AUXHFRCORDY\_SHIFT@{\_CMU\_STATUS\_AUXHFRCORDY\_SHIFT}}
\index{\_CMU\_STATUS\_AUXHFRCORDY\_SHIFT@{\_CMU\_STATUS\_AUXHFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_AUXHFRCORDY\_SHIFT}{\_CMU\_STATUS\_AUXHFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a22b3909cd61b95da91166a003de2f1} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+SHIFT~5}

Shift value for CMU\+\_\+\+AUXHFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab3deaf266dd2e4d41d78266302ca0bb2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_CALBSY\_DEFAULT@{\_CMU\_STATUS\_CALBSY\_DEFAULT}}
\index{\_CMU\_STATUS\_CALBSY\_DEFAULT@{\_CMU\_STATUS\_CALBSY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_CALBSY\_DEFAULT}{\_CMU\_STATUS\_CALBSY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab3deaf266dd2e4d41d78266302ca0bb2} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabe668acb4203253951c7dbee285708f8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_CALBSY\_MASK@{\_CMU\_STATUS\_CALBSY\_MASK}}
\index{\_CMU\_STATUS\_CALBSY\_MASK@{\_CMU\_STATUS\_CALBSY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_CALBSY\_MASK}{\_CMU\_STATUS\_CALBSY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabe668acb4203253951c7dbee285708f8} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+MASK~0x4000\+UL}

Bit mask for CMU\+\_\+\+CALBSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga15e826ab38465717a359129428d5c2fb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_CALBSY\_SHIFT@{\_CMU\_STATUS\_CALBSY\_SHIFT}}
\index{\_CMU\_STATUS\_CALBSY\_SHIFT@{\_CMU\_STATUS\_CALBSY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_CALBSY\_SHIFT}{\_CMU\_STATUS\_CALBSY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga15e826ab38465717a359129428d5c2fb} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+SHIFT~14}

Shift value for CMU\+\_\+\+CALBSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae2560af1260c5bd52001caf23e6dd9dc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCOENS\_DEFAULT@{\_CMU\_STATUS\_HFRCOENS\_DEFAULT}}
\index{\_CMU\_STATUS\_HFRCOENS\_DEFAULT@{\_CMU\_STATUS\_HFRCOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCOENS\_DEFAULT}{\_CMU\_STATUS\_HFRCOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae2560af1260c5bd52001caf23e6dd9dc} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6b7f8df33c8fce24861e06093452d916}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCOENS\_MASK@{\_CMU\_STATUS\_HFRCOENS\_MASK}}
\index{\_CMU\_STATUS\_HFRCOENS\_MASK@{\_CMU\_STATUS\_HFRCOENS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCOENS\_MASK}{\_CMU\_STATUS\_HFRCOENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6b7f8df33c8fce24861e06093452d916} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+HFRCOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga386bbeef95debfbbaa8286fe454ee7cd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCOENS\_SHIFT@{\_CMU\_STATUS\_HFRCOENS\_SHIFT}}
\index{\_CMU\_STATUS\_HFRCOENS\_SHIFT@{\_CMU\_STATUS\_HFRCOENS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCOENS\_SHIFT}{\_CMU\_STATUS\_HFRCOENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga386bbeef95debfbbaa8286fe454ee7cd} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+HFRCOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab7d1b2bab576b0bec27328b7c7083853}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCORDY\_DEFAULT@{\_CMU\_STATUS\_HFRCORDY\_DEFAULT}}
\index{\_CMU\_STATUS\_HFRCORDY\_DEFAULT@{\_CMU\_STATUS\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCORDY\_DEFAULT}{\_CMU\_STATUS\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab7d1b2bab576b0bec27328b7c7083853} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga510e5ed38f7c8d1fba103b994631f74c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCORDY\_MASK@{\_CMU\_STATUS\_HFRCORDY\_MASK}}
\index{\_CMU\_STATUS\_HFRCORDY\_MASK@{\_CMU\_STATUS\_HFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCORDY\_MASK}{\_CMU\_STATUS\_HFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga510e5ed38f7c8d1fba103b994631f74c} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+MASK~0x2\+UL}

Bit mask for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga129a6f110dd62b40b605f3336146e187}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCORDY\_SHIFT@{\_CMU\_STATUS\_HFRCORDY\_SHIFT}}
\index{\_CMU\_STATUS\_HFRCORDY\_SHIFT@{\_CMU\_STATUS\_HFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCORDY\_SHIFT}{\_CMU\_STATUS\_HFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga129a6f110dd62b40b605f3336146e187} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+SHIFT~1}

Shift value for CMU\+\_\+\+HFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga970f042b29a2bf874427c230d4f3e896}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCOSEL\_DEFAULT@{\_CMU\_STATUS\_HFRCOSEL\_DEFAULT}}
\index{\_CMU\_STATUS\_HFRCOSEL\_DEFAULT@{\_CMU\_STATUS\_HFRCOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCOSEL\_DEFAULT}{\_CMU\_STATUS\_HFRCOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga970f042b29a2bf874427c230d4f3e896} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa4ab6bec574d8b69b5c7a11f1695dd02}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCOSEL\_MASK@{\_CMU\_STATUS\_HFRCOSEL\_MASK}}
\index{\_CMU\_STATUS\_HFRCOSEL\_MASK@{\_CMU\_STATUS\_HFRCOSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCOSEL\_MASK}{\_CMU\_STATUS\_HFRCOSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa4ab6bec574d8b69b5c7a11f1695dd02} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+MASK~0x400\+UL}

Bit mask for CMU\+\_\+\+HFRCOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac2eca229425477bae1949c5764e9558c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFRCOSEL\_SHIFT@{\_CMU\_STATUS\_HFRCOSEL\_SHIFT}}
\index{\_CMU\_STATUS\_HFRCOSEL\_SHIFT@{\_CMU\_STATUS\_HFRCOSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFRCOSEL\_SHIFT}{\_CMU\_STATUS\_HFRCOSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac2eca229425477bae1949c5764e9558c} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+SHIFT~10}

Shift value for CMU\+\_\+\+HFRCOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae568aebe1bb3744081ac8184399ad880}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXOENS\_DEFAULT@{\_CMU\_STATUS\_HFXOENS\_DEFAULT}}
\index{\_CMU\_STATUS\_HFXOENS\_DEFAULT@{\_CMU\_STATUS\_HFXOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXOENS\_DEFAULT}{\_CMU\_STATUS\_HFXOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae568aebe1bb3744081ac8184399ad880} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf24135439b4922f4f9f4e4f989791df}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXOENS\_MASK@{\_CMU\_STATUS\_HFXOENS\_MASK}}
\index{\_CMU\_STATUS\_HFXOENS\_MASK@{\_CMU\_STATUS\_HFXOENS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXOENS\_MASK}{\_CMU\_STATUS\_HFXOENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf24135439b4922f4f9f4e4f989791df} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+HFXOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fd316ab7e834af28755f6d5ae7bb412}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXOENS\_SHIFT@{\_CMU\_STATUS\_HFXOENS\_SHIFT}}
\index{\_CMU\_STATUS\_HFXOENS\_SHIFT@{\_CMU\_STATUS\_HFXOENS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXOENS\_SHIFT}{\_CMU\_STATUS\_HFXOENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fd316ab7e834af28755f6d5ae7bb412} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+HFXOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaef09dd913766ac10c16ba3e90323f836}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXORDY\_DEFAULT@{\_CMU\_STATUS\_HFXORDY\_DEFAULT}}
\index{\_CMU\_STATUS\_HFXORDY\_DEFAULT@{\_CMU\_STATUS\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXORDY\_DEFAULT}{\_CMU\_STATUS\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaef09dd913766ac10c16ba3e90323f836} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae8f8e9095589ea9513583034e31a83d3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXORDY\_MASK@{\_CMU\_STATUS\_HFXORDY\_MASK}}
\index{\_CMU\_STATUS\_HFXORDY\_MASK@{\_CMU\_STATUS\_HFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXORDY\_MASK}{\_CMU\_STATUS\_HFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae8f8e9095589ea9513583034e31a83d3} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+MASK~0x8\+UL}

Bit mask for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga70d5642c4108c5d59cfb3db4a778187e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXORDY\_SHIFT@{\_CMU\_STATUS\_HFXORDY\_SHIFT}}
\index{\_CMU\_STATUS\_HFXORDY\_SHIFT@{\_CMU\_STATUS\_HFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXORDY\_SHIFT}{\_CMU\_STATUS\_HFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga70d5642c4108c5d59cfb3db4a778187e} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+SHIFT~3}

Shift value for CMU\+\_\+\+HFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga369b7de8f81bdfdb7a60d20b3ceaf849}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXOSEL\_DEFAULT@{\_CMU\_STATUS\_HFXOSEL\_DEFAULT}}
\index{\_CMU\_STATUS\_HFXOSEL\_DEFAULT@{\_CMU\_STATUS\_HFXOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXOSEL\_DEFAULT}{\_CMU\_STATUS\_HFXOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga369b7de8f81bdfdb7a60d20b3ceaf849} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad668f0a92d81b683ca1f02f91756d336}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXOSEL\_MASK@{\_CMU\_STATUS\_HFXOSEL\_MASK}}
\index{\_CMU\_STATUS\_HFXOSEL\_MASK@{\_CMU\_STATUS\_HFXOSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXOSEL\_MASK}{\_CMU\_STATUS\_HFXOSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad668f0a92d81b683ca1f02f91756d336} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+MASK~0x800\+UL}

Bit mask for CMU\+\_\+\+HFXOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0fbbbd25bb2399a34e330bea0562fd54}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_HFXOSEL\_SHIFT@{\_CMU\_STATUS\_HFXOSEL\_SHIFT}}
\index{\_CMU\_STATUS\_HFXOSEL\_SHIFT@{\_CMU\_STATUS\_HFXOSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_HFXOSEL\_SHIFT}{\_CMU\_STATUS\_HFXOSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0fbbbd25bb2399a34e330bea0562fd54} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+SHIFT~11}

Shift value for CMU\+\_\+\+HFXOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga25628353faa26d07ea0c576e604e2e9e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCOENS\_DEFAULT@{\_CMU\_STATUS\_LFRCOENS\_DEFAULT}}
\index{\_CMU\_STATUS\_LFRCOENS\_DEFAULT@{\_CMU\_STATUS\_LFRCOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCOENS\_DEFAULT}{\_CMU\_STATUS\_LFRCOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga25628353faa26d07ea0c576e604e2e9e} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga80736a211d2dc6ac732b163295806c8d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCOENS\_MASK@{\_CMU\_STATUS\_LFRCOENS\_MASK}}
\index{\_CMU\_STATUS\_LFRCOENS\_MASK@{\_CMU\_STATUS\_LFRCOENS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCOENS\_MASK}{\_CMU\_STATUS\_LFRCOENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga80736a211d2dc6ac732b163295806c8d} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+LFRCOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0ea1c4da18c7bad441083310cd3e9ffc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCOENS\_SHIFT@{\_CMU\_STATUS\_LFRCOENS\_SHIFT}}
\index{\_CMU\_STATUS\_LFRCOENS\_SHIFT@{\_CMU\_STATUS\_LFRCOENS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCOENS\_SHIFT}{\_CMU\_STATUS\_LFRCOENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0ea1c4da18c7bad441083310cd3e9ffc} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+LFRCOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac2d8bb38370b7dac0910fc0dc2bd3a2c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCORDY\_DEFAULT@{\_CMU\_STATUS\_LFRCORDY\_DEFAULT}}
\index{\_CMU\_STATUS\_LFRCORDY\_DEFAULT@{\_CMU\_STATUS\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCORDY\_DEFAULT}{\_CMU\_STATUS\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac2d8bb38370b7dac0910fc0dc2bd3a2c} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafd50215f0cd45aa282d066f337cb6805}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCORDY\_MASK@{\_CMU\_STATUS\_LFRCORDY\_MASK}}
\index{\_CMU\_STATUS\_LFRCORDY\_MASK@{\_CMU\_STATUS\_LFRCORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCORDY\_MASK}{\_CMU\_STATUS\_LFRCORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafd50215f0cd45aa282d066f337cb6805} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+MASK~0x80\+UL}

Bit mask for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad18f06ba6684d09171b79507da5579be}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCORDY\_SHIFT@{\_CMU\_STATUS\_LFRCORDY\_SHIFT}}
\index{\_CMU\_STATUS\_LFRCORDY\_SHIFT@{\_CMU\_STATUS\_LFRCORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCORDY\_SHIFT}{\_CMU\_STATUS\_LFRCORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad18f06ba6684d09171b79507da5579be} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+SHIFT~7}

Shift value for CMU\+\_\+\+LFRCORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga087a494951fae68c7a285ef50350f5a0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCOSEL\_DEFAULT@{\_CMU\_STATUS\_LFRCOSEL\_DEFAULT}}
\index{\_CMU\_STATUS\_LFRCOSEL\_DEFAULT@{\_CMU\_STATUS\_LFRCOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCOSEL\_DEFAULT}{\_CMU\_STATUS\_LFRCOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga087a494951fae68c7a285ef50350f5a0} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3edb165532c892fdcf60c7e3e702e215}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCOSEL\_MASK@{\_CMU\_STATUS\_LFRCOSEL\_MASK}}
\index{\_CMU\_STATUS\_LFRCOSEL\_MASK@{\_CMU\_STATUS\_LFRCOSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCOSEL\_MASK}{\_CMU\_STATUS\_LFRCOSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3edb165532c892fdcf60c7e3e702e215} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+MASK~0x1000\+UL}

Bit mask for CMU\+\_\+\+LFRCOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a797763aaec118004855328284ee902}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFRCOSEL\_SHIFT@{\_CMU\_STATUS\_LFRCOSEL\_SHIFT}}
\index{\_CMU\_STATUS\_LFRCOSEL\_SHIFT@{\_CMU\_STATUS\_LFRCOSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFRCOSEL\_SHIFT}{\_CMU\_STATUS\_LFRCOSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a797763aaec118004855328284ee902} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+SHIFT~12}

Shift value for CMU\+\_\+\+LFRCOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga595169201afe4b03a70897292080dfa3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXOENS\_DEFAULT@{\_CMU\_STATUS\_LFXOENS\_DEFAULT}}
\index{\_CMU\_STATUS\_LFXOENS\_DEFAULT@{\_CMU\_STATUS\_LFXOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXOENS\_DEFAULT}{\_CMU\_STATUS\_LFXOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga595169201afe4b03a70897292080dfa3} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5937f88e2c5079012c5e39d45296ccef}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXOENS\_MASK@{\_CMU\_STATUS\_LFXOENS\_MASK}}
\index{\_CMU\_STATUS\_LFXOENS\_MASK@{\_CMU\_STATUS\_LFXOENS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXOENS\_MASK}{\_CMU\_STATUS\_LFXOENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5937f88e2c5079012c5e39d45296ccef} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+MASK~0x100\+UL}

Bit mask for CMU\+\_\+\+LFXOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga84acb946652c5dc7f33f01f4858327ec}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXOENS\_SHIFT@{\_CMU\_STATUS\_LFXOENS\_SHIFT}}
\index{\_CMU\_STATUS\_LFXOENS\_SHIFT@{\_CMU\_STATUS\_LFXOENS\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXOENS\_SHIFT}{\_CMU\_STATUS\_LFXOENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga84acb946652c5dc7f33f01f4858327ec} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+SHIFT~8}

Shift value for CMU\+\_\+\+LFXOENS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bcef9f2da2638161a02362c3c931fdc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXORDY\_DEFAULT@{\_CMU\_STATUS\_LFXORDY\_DEFAULT}}
\index{\_CMU\_STATUS\_LFXORDY\_DEFAULT@{\_CMU\_STATUS\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXORDY\_DEFAULT}{\_CMU\_STATUS\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bcef9f2da2638161a02362c3c931fdc} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1abab4c12ced24b1c8e0de881bd55141}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXORDY\_MASK@{\_CMU\_STATUS\_LFXORDY\_MASK}}
\index{\_CMU\_STATUS\_LFXORDY\_MASK@{\_CMU\_STATUS\_LFXORDY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXORDY\_MASK}{\_CMU\_STATUS\_LFXORDY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1abab4c12ced24b1c8e0de881bd55141} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+MASK~0x200\+UL}

Bit mask for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga27399af6a08a41143c2ebbbcabf40c8f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXORDY\_SHIFT@{\_CMU\_STATUS\_LFXORDY\_SHIFT}}
\index{\_CMU\_STATUS\_LFXORDY\_SHIFT@{\_CMU\_STATUS\_LFXORDY\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXORDY\_SHIFT}{\_CMU\_STATUS\_LFXORDY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga27399af6a08a41143c2ebbbcabf40c8f} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+SHIFT~9}

Shift value for CMU\+\_\+\+LFXORDY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabca01034e9d4ee521425b03cea83e05d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXOSEL\_DEFAULT@{\_CMU\_STATUS\_LFXOSEL\_DEFAULT}}
\index{\_CMU\_STATUS\_LFXOSEL\_DEFAULT@{\_CMU\_STATUS\_LFXOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXOSEL\_DEFAULT}{\_CMU\_STATUS\_LFXOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabca01034e9d4ee521425b03cea83e05d} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae12933a1b519726308638ca8c4e740c8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXOSEL\_MASK@{\_CMU\_STATUS\_LFXOSEL\_MASK}}
\index{\_CMU\_STATUS\_LFXOSEL\_MASK@{\_CMU\_STATUS\_LFXOSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXOSEL\_MASK}{\_CMU\_STATUS\_LFXOSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae12933a1b519726308638ca8c4e740c8} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+MASK~0x2000\+UL}

Bit mask for CMU\+\_\+\+LFXOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c13df21b5d63a5bfd2d0cd49ef4d08f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_LFXOSEL\_SHIFT@{\_CMU\_STATUS\_LFXOSEL\_SHIFT}}
\index{\_CMU\_STATUS\_LFXOSEL\_SHIFT@{\_CMU\_STATUS\_LFXOSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_LFXOSEL\_SHIFT}{\_CMU\_STATUS\_LFXOSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c13df21b5d63a5bfd2d0cd49ef4d08f} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+SHIFT~13}

Shift value for CMU\+\_\+\+LFXOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e023bdae32a0e42cc97ae48c861503}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_MASK@{\_CMU\_STATUS\_MASK}}
\index{\_CMU\_STATUS\_MASK@{\_CMU\_STATUS\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_MASK}{\_CMU\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e023bdae32a0e42cc97ae48c861503} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+MASK~0x0003\+FFFFUL}

Mask for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b8f065e92bee3af91f090cdf9ff2ad3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_RESETVALUE@{\_CMU\_STATUS\_RESETVALUE}}
\index{\_CMU\_STATUS\_RESETVALUE@{\_CMU\_STATUS\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_RESETVALUE}{\_CMU\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b8f065e92bee3af91f090cdf9ff2ad3} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x00000403\+UL}

Default value for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga642cbe55a479dadb44d76c8e65bb4b85}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT}}
\index{\_CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT@{\_CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT}{\_CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga642cbe55a479dadb44d76c8e65bb4b85} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6035d5d6208e0876addc9c19384b008b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCHFCLKSEL\_MASK@{\_CMU\_STATUS\_USBCHFCLKSEL\_MASK}}
\index{\_CMU\_STATUS\_USBCHFCLKSEL\_MASK@{\_CMU\_STATUS\_USBCHFCLKSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCHFCLKSEL\_MASK}{\_CMU\_STATUS\_USBCHFCLKSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6035d5d6208e0876addc9c19384b008b} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+MASK~0x8000\+UL}

Bit mask for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5664c227265c5be397d5448638ee0eda}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCHFCLKSEL\_SHIFT@{\_CMU\_STATUS\_USBCHFCLKSEL\_SHIFT}}
\index{\_CMU\_STATUS\_USBCHFCLKSEL\_SHIFT@{\_CMU\_STATUS\_USBCHFCLKSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCHFCLKSEL\_SHIFT}{\_CMU\_STATUS\_USBCHFCLKSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5664c227265c5be397d5448638ee0eda} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+SHIFT~15}

Shift value for CMU\+\_\+\+USBCHFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab2992f2f6e96cecf528cce1308cafdcf}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT@{\_CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT}}
\index{\_CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT@{\_CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT}{\_CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab2992f2f6e96cecf528cce1308cafdcf} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6fee019ee124caf00c0fa7915d8730b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCLFRCOSEL\_MASK@{\_CMU\_STATUS\_USBCLFRCOSEL\_MASK}}
\index{\_CMU\_STATUS\_USBCLFRCOSEL\_MASK@{\_CMU\_STATUS\_USBCLFRCOSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCLFRCOSEL\_MASK}{\_CMU\_STATUS\_USBCLFRCOSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6fee019ee124caf00c0fa7915d8730b} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+MASK~0x20000\+UL}

Bit mask for CMU\+\_\+\+USBCLFRCOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac0283875a64bcac37746b012a5d8c7ac}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCLFRCOSEL\_SHIFT@{\_CMU\_STATUS\_USBCLFRCOSEL\_SHIFT}}
\index{\_CMU\_STATUS\_USBCLFRCOSEL\_SHIFT@{\_CMU\_STATUS\_USBCLFRCOSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCLFRCOSEL\_SHIFT}{\_CMU\_STATUS\_USBCLFRCOSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac0283875a64bcac37746b012a5d8c7ac} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+SHIFT~17}

Shift value for CMU\+\_\+\+USBCLFRCOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae7f94d1d7dc41d037d9c08ca3917b48f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCLFXOSEL\_DEFAULT@{\_CMU\_STATUS\_USBCLFXOSEL\_DEFAULT}}
\index{\_CMU\_STATUS\_USBCLFXOSEL\_DEFAULT@{\_CMU\_STATUS\_USBCLFXOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCLFXOSEL\_DEFAULT}{\_CMU\_STATUS\_USBCLFXOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae7f94d1d7dc41d037d9c08ca3917b48f} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e29b6e9a6ce78a39c54920ab5cd56f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCLFXOSEL\_MASK@{\_CMU\_STATUS\_USBCLFXOSEL\_MASK}}
\index{\_CMU\_STATUS\_USBCLFXOSEL\_MASK@{\_CMU\_STATUS\_USBCLFXOSEL\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCLFXOSEL\_MASK}{\_CMU\_STATUS\_USBCLFXOSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e29b6e9a6ce78a39c54920ab5cd56f} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+MASK~0x10000\+UL}

Bit mask for CMU\+\_\+\+USBCLFXOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga35531204271946b2611c053417b66662}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_STATUS\_USBCLFXOSEL\_SHIFT@{\_CMU\_STATUS\_USBCLFXOSEL\_SHIFT}}
\index{\_CMU\_STATUS\_USBCLFXOSEL\_SHIFT@{\_CMU\_STATUS\_USBCLFXOSEL\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_STATUS\_USBCLFXOSEL\_SHIFT}{\_CMU\_STATUS\_USBCLFXOSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga35531204271946b2611c053417b66662} 
\#define \+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+SHIFT~16}

Shift value for CMU\+\_\+\+USBCLFXOSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb47e944b1b6e5297b8fbc071757f2e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT@{\_CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT}}
\index{\_CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT@{\_CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT}{\_CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb47e944b1b6e5297b8fbc071757f2e} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gacef0c730bc1734c4e1ef42606bc9f00c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFACLKEN0\_MASK@{\_CMU\_SYNCBUSY\_LFACLKEN0\_MASK}}
\index{\_CMU\_SYNCBUSY\_LFACLKEN0\_MASK@{\_CMU\_SYNCBUSY\_LFACLKEN0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFACLKEN0\_MASK}{\_CMU\_SYNCBUSY\_LFACLKEN0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gacef0c730bc1734c4e1ef42606bc9f00c} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+MASK~0x1\+UL}

Bit mask for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3620b9f70b18ec855fda723b44f0907b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFACLKEN0\_SHIFT@{\_CMU\_SYNCBUSY\_LFACLKEN0\_SHIFT}}
\index{\_CMU\_SYNCBUSY\_LFACLKEN0\_SHIFT@{\_CMU\_SYNCBUSY\_LFACLKEN0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFACLKEN0\_SHIFT}{\_CMU\_SYNCBUSY\_LFACLKEN0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3620b9f70b18ec855fda723b44f0907b} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+SHIFT~0}

Shift value for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e8dfbecc7d4f8e2a286cdf2735b6860}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT@{\_CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT}}
\index{\_CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT@{\_CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT}{\_CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e8dfbecc7d4f8e2a286cdf2735b6860} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf836bf3dffd8e3dc5037b698ba11dd57}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFAPRESC0\_MASK@{\_CMU\_SYNCBUSY\_LFAPRESC0\_MASK}}
\index{\_CMU\_SYNCBUSY\_LFAPRESC0\_MASK@{\_CMU\_SYNCBUSY\_LFAPRESC0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFAPRESC0\_MASK}{\_CMU\_SYNCBUSY\_LFAPRESC0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf836bf3dffd8e3dc5037b698ba11dd57} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+MASK~0x4\+UL}

Bit mask for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga33487a02949b1917cc01273a0441507d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFAPRESC0\_SHIFT@{\_CMU\_SYNCBUSY\_LFAPRESC0\_SHIFT}}
\index{\_CMU\_SYNCBUSY\_LFAPRESC0\_SHIFT@{\_CMU\_SYNCBUSY\_LFAPRESC0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFAPRESC0\_SHIFT}{\_CMU\_SYNCBUSY\_LFAPRESC0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga33487a02949b1917cc01273a0441507d} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+SHIFT~2}

Shift value for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a78faa1a00da161849cd8204ea3f612}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT@{\_CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT}}
\index{\_CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT@{\_CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT}{\_CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a78faa1a00da161849cd8204ea3f612} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac9a7dcefeefd45bfa9a47513d0cc83ae}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFBCLKEN0\_MASK@{\_CMU\_SYNCBUSY\_LFBCLKEN0\_MASK}}
\index{\_CMU\_SYNCBUSY\_LFBCLKEN0\_MASK@{\_CMU\_SYNCBUSY\_LFBCLKEN0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFBCLKEN0\_MASK}{\_CMU\_SYNCBUSY\_LFBCLKEN0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac9a7dcefeefd45bfa9a47513d0cc83ae} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+MASK~0x10\+UL}

Bit mask for CMU\+\_\+\+LFBCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cdeae2809aab07eac2ad1526560b60d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFBCLKEN0\_SHIFT@{\_CMU\_SYNCBUSY\_LFBCLKEN0\_SHIFT}}
\index{\_CMU\_SYNCBUSY\_LFBCLKEN0\_SHIFT@{\_CMU\_SYNCBUSY\_LFBCLKEN0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFBCLKEN0\_SHIFT}{\_CMU\_SYNCBUSY\_LFBCLKEN0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cdeae2809aab07eac2ad1526560b60d} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+SHIFT~4}

Shift value for CMU\+\_\+\+LFBCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga79316df303faba9c21f0b554410b3188}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT@{\_CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT}}
\index{\_CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT@{\_CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT}{\_CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga79316df303faba9c21f0b554410b3188} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab5e5284055cf78d887b9724bea593cf9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFBPRESC0\_MASK@{\_CMU\_SYNCBUSY\_LFBPRESC0\_MASK}}
\index{\_CMU\_SYNCBUSY\_LFBPRESC0\_MASK@{\_CMU\_SYNCBUSY\_LFBPRESC0\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFBPRESC0\_MASK}{\_CMU\_SYNCBUSY\_LFBPRESC0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab5e5284055cf78d887b9724bea593cf9} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+MASK~0x40\+UL}

Bit mask for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga98b13c32834ab5a96eec75ef97743e60}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_LFBPRESC0\_SHIFT@{\_CMU\_SYNCBUSY\_LFBPRESC0\_SHIFT}}
\index{\_CMU\_SYNCBUSY\_LFBPRESC0\_SHIFT@{\_CMU\_SYNCBUSY\_LFBPRESC0\_SHIFT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_LFBPRESC0\_SHIFT}{\_CMU\_SYNCBUSY\_LFBPRESC0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga98b13c32834ab5a96eec75ef97743e60} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+SHIFT~6}

Shift value for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9920832eaecf19b4b1c133d4bf01c52e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_MASK@{\_CMU\_SYNCBUSY\_MASK}}
\index{\_CMU\_SYNCBUSY\_MASK@{\_CMU\_SYNCBUSY\_MASK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_MASK}{\_CMU\_SYNCBUSY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9920832eaecf19b4b1c133d4bf01c52e} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+MASK~0x00000055\+UL}

Mask for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga33acd5fbe4f293982e41c12e489d278d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!\_CMU\_SYNCBUSY\_RESETVALUE@{\_CMU\_SYNCBUSY\_RESETVALUE}}
\index{\_CMU\_SYNCBUSY\_RESETVALUE@{\_CMU\_SYNCBUSY\_RESETVALUE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_CMU\_SYNCBUSY\_RESETVALUE}{\_CMU\_SYNCBUSY\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga33acd5fbe4f293982e41c12e489d278d} 
\#define \+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaccdc75bfcbc2577eb9fddf3c00f431c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_AUXHFRCOCTRL\_BAND\_11MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}}
\index{CMU\_AUXHFRCOCTRL\_BAND\_11MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}{CMU\_AUXHFRCOCTRL\_BAND\_11MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaccdc75bfcbc2577eb9fddf3c00f431c} 
\#define CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac577b52eb704f4c09ae876861fb00283}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ}} $<$$<$ 8)}

Shifted mode 11MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga43bc77628cdb5a208a669c6eae211267}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_AUXHFRCOCTRL\_BAND\_14MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}}
\index{CMU\_AUXHFRCOCTRL\_BAND\_14MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}{CMU\_AUXHFRCOCTRL\_BAND\_14MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga43bc77628cdb5a208a669c6eae211267} 
\#define CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ebda8a2cc459f0cb80700ef1ca2814f}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ}} $<$$<$ 8)}

Shifted mode 14MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa07d1fab9190a472e9112ec0de89d941}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_AUXHFRCOCTRL\_BAND\_1MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}}
\index{CMU\_AUXHFRCOCTRL\_BAND\_1MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}{CMU\_AUXHFRCOCTRL\_BAND\_1MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa07d1fab9190a472e9112ec0de89d941} 
\#define CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac859bf39abd8e9344b6ad5917eae7e8d}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ}} $<$$<$ 8)}

Shifted mode 1MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga30e4a25a2fd2789b40ae123e3981775f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_AUXHFRCOCTRL\_BAND\_21MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}}
\index{CMU\_AUXHFRCOCTRL\_BAND\_21MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}{CMU\_AUXHFRCOCTRL\_BAND\_21MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga30e4a25a2fd2789b40ae123e3981775f} 
\#define CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5a301beb894aa00fe598c45713c61f2}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ}} $<$$<$ 8)}

Shifted mode 21MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafa84109595f5056d3aaab5d491e6e489}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_AUXHFRCOCTRL\_BAND\_28MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}}
\index{CMU\_AUXHFRCOCTRL\_BAND\_28MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}{CMU\_AUXHFRCOCTRL\_BAND\_28MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafa84109595f5056d3aaab5d491e6e489} 
\#define CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab8a0b6dce2264d4db8ca47e47e5baff1}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ}} $<$$<$ 8)}

Shifted mode 28MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa06651863005c90861e59c86a06b4a31}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_AUXHFRCOCTRL\_BAND\_7MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}}
\index{CMU\_AUXHFRCOCTRL\_BAND\_7MHZ@{CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}{CMU\_AUXHFRCOCTRL\_BAND\_7MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa06651863005c90861e59c86a06b4a31} 
\#define CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f119a20d5026ab9d3ad5f416763742c}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ}} $<$$<$ 8)}

Shifted mode 7MHZ for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab5cf66cd6bb667ac5206607db1f4e391}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT@{CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT}}
\index{CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT@{CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT}{CMU\_AUXHFRCOCTRL\_BAND\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab5cf66cd6bb667ac5206607db1f4e391} 
\#define CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b9b655edb46675f72a0ea6af457802f}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadcfadc438b1688106b79aa9d465a99ef}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT@{CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT}}
\index{CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT@{CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT}{CMU\_AUXHFRCOCTRL\_TUNING\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadcfadc438b1688106b79aa9d465a99ef} 
\#define CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a35641c4e62c3b70e4472686aee4d38}{\+\_\+\+CMU\+\_\+\+AUXHFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+AUXHFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga995a83926aed79b90b89951375e67e6e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCNT\_CALCNT\_DEFAULT@{CMU\_CALCNT\_CALCNT\_DEFAULT}}
\index{CMU\_CALCNT\_CALCNT\_DEFAULT@{CMU\_CALCNT\_CALCNT\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCNT\_CALCNT\_DEFAULT}{CMU\_CALCNT\_CALCNT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga995a83926aed79b90b89951375e67e6e} 
\#define CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga63bc8de7160dcb9cdc570e0f98651e9d}{\+\_\+\+CMU\+\_\+\+CALCNT\+\_\+\+CALCNT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+CALCNT \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5014ecd72e3431e1aafda61ef6fda0d8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_CONT@{CMU\_CALCTRL\_CONT}}
\index{CMU\_CALCTRL\_CONT@{CMU\_CALCTRL\_CONT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_CONT}{CMU\_CALCTRL\_CONT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5014ecd72e3431e1aafda61ef6fda0d8} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+CONT~(0x1\+UL $<$$<$ 6)}

Continuous Calibration \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadbec27161ffe42c63ba3b02a30a931e8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_CONT\_DEFAULT@{CMU\_CALCTRL\_CONT\_DEFAULT}}
\index{CMU\_CALCTRL\_CONT\_DEFAULT@{CMU\_CALCTRL\_CONT\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_CONT\_DEFAULT}{CMU\_CALCTRL\_CONT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadbec27161ffe42c63ba3b02a30a931e8} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga379099c00a9d90d2b46827e0e962325c}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+CONT\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad306c78ce65b6a1f34e5712ee7fb8090}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO@{CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO}}
\index{CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO@{CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO}{CMU\_CALCTRL\_DOWNSEL\_AUXHFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad306c78ce65b6a1f34e5712ee7fb8090} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+AUXHFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bfe481f420e11fd357b029f6f4007}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+AUXHFRCO}} $<$$<$ 3)}

Shifted mode AUXHFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab8362f6514977a7d3bfd9ccd7e3e1932}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_DOWNSEL\_DEFAULT@{CMU\_CALCTRL\_DOWNSEL\_DEFAULT}}
\index{CMU\_CALCTRL\_DOWNSEL\_DEFAULT@{CMU\_CALCTRL\_DOWNSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_DOWNSEL\_DEFAULT}{CMU\_CALCTRL\_DOWNSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab8362f6514977a7d3bfd9ccd7e3e1932} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga88b2e99abc4be19f4483385f576c3c80}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae4a5b0029555bc99cfaa5fe2b5b260e5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_DOWNSEL\_HFCLK@{CMU\_CALCTRL\_DOWNSEL\_HFCLK}}
\index{CMU\_CALCTRL\_DOWNSEL\_HFCLK@{CMU\_CALCTRL\_DOWNSEL\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_DOWNSEL\_HFCLK}{CMU\_CALCTRL\_DOWNSEL\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae4a5b0029555bc99cfaa5fe2b5b260e5} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1526b3c0af4061a49959c9be1ae52246}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFCLK}} $<$$<$ 3)}

Shifted mode HFCLK for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga78276a4fc44f03199db1a96b46cd7723}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_DOWNSEL\_HFRCO@{CMU\_CALCTRL\_DOWNSEL\_HFRCO}}
\index{CMU\_CALCTRL\_DOWNSEL\_HFRCO@{CMU\_CALCTRL\_DOWNSEL\_HFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_DOWNSEL\_HFRCO}{CMU\_CALCTRL\_DOWNSEL\_HFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga78276a4fc44f03199db1a96b46cd7723} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaea22c41fb2c0959fa7c8ec35d86a0313}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFRCO}} $<$$<$ 3)}

Shifted mode HFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5fce419a7a6e629c5f58e149b3ca628f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_DOWNSEL\_HFXO@{CMU\_CALCTRL\_DOWNSEL\_HFXO}}
\index{CMU\_CALCTRL\_DOWNSEL\_HFXO@{CMU\_CALCTRL\_DOWNSEL\_HFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_DOWNSEL\_HFXO}{CMU\_CALCTRL\_DOWNSEL\_HFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5fce419a7a6e629c5f58e149b3ca628f} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac1609c23885344300402cf5a83766085}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+HFXO}} $<$$<$ 3)}

Shifted mode HFXO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga98ff78b2dedb8176f6e0cd59afc857a5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_DOWNSEL\_LFRCO@{CMU\_CALCTRL\_DOWNSEL\_LFRCO}}
\index{CMU\_CALCTRL\_DOWNSEL\_LFRCO@{CMU\_CALCTRL\_DOWNSEL\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_DOWNSEL\_LFRCO}{CMU\_CALCTRL\_DOWNSEL\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga98ff78b2dedb8176f6e0cd59afc857a5} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac13087dc12ed3b7c116df86b89fa7889}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFRCO}} $<$$<$ 3)}

Shifted mode LFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabfaacba0e79cb02f8c06c2d04564e764}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_DOWNSEL\_LFXO@{CMU\_CALCTRL\_DOWNSEL\_LFXO}}
\index{CMU\_CALCTRL\_DOWNSEL\_LFXO@{CMU\_CALCTRL\_DOWNSEL\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_DOWNSEL\_LFXO}{CMU\_CALCTRL\_DOWNSEL\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabfaacba0e79cb02f8c06c2d04564e764} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7740af44f76e8ac0a326050a513376b1}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+DOWNSEL\+\_\+\+LFXO}} $<$$<$ 3)}

Shifted mode LFXO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga716225b3f33d2409d1d1383bbb3b8aa4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_UPSEL\_AUXHFRCO@{CMU\_CALCTRL\_UPSEL\_AUXHFRCO}}
\index{CMU\_CALCTRL\_UPSEL\_AUXHFRCO@{CMU\_CALCTRL\_UPSEL\_AUXHFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_UPSEL\_AUXHFRCO}{CMU\_CALCTRL\_UPSEL\_AUXHFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga716225b3f33d2409d1d1383bbb3b8aa4} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+AUXHFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga47a612aecac271f5f3f2800935e17dc8}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+AUXHFRCO}} $<$$<$ 0)}

Shifted mode AUXHFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga25cd44059b4132df7d01615a40cfec63}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_UPSEL\_DEFAULT@{CMU\_CALCTRL\_UPSEL\_DEFAULT}}
\index{CMU\_CALCTRL\_UPSEL\_DEFAULT@{CMU\_CALCTRL\_UPSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_UPSEL\_DEFAULT}{CMU\_CALCTRL\_UPSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga25cd44059b4132df7d01615a40cfec63} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga42d6bbec5abefaaf8ad13d3a82d56e7d}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e2ecb87855deafd57930d89424f191c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_UPSEL\_HFRCO@{CMU\_CALCTRL\_UPSEL\_HFRCO}}
\index{CMU\_CALCTRL\_UPSEL\_HFRCO@{CMU\_CALCTRL\_UPSEL\_HFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_UPSEL\_HFRCO}{CMU\_CALCTRL\_UPSEL\_HFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e2ecb87855deafd57930d89424f191c} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga687b5479d848db6cc25b236c56dd45d5}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFRCO}} $<$$<$ 0)}

Shifted mode HFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ed8725ae4d542a50c0f001451d0494a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_UPSEL\_HFXO@{CMU\_CALCTRL\_UPSEL\_HFXO}}
\index{CMU\_CALCTRL\_UPSEL\_HFXO@{CMU\_CALCTRL\_UPSEL\_HFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_UPSEL\_HFXO}{CMU\_CALCTRL\_UPSEL\_HFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ed8725ae4d542a50c0f001451d0494a} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga58749639e64eb2673478020bf29d6763}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+HFXO}} $<$$<$ 0)}

Shifted mode HFXO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga20eaa2efe87d2322fd161cb6620758ba}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_UPSEL\_LFRCO@{CMU\_CALCTRL\_UPSEL\_LFRCO}}
\index{CMU\_CALCTRL\_UPSEL\_LFRCO@{CMU\_CALCTRL\_UPSEL\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_UPSEL\_LFRCO}{CMU\_CALCTRL\_UPSEL\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga20eaa2efe87d2322fd161cb6620758ba} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaffd4f7c09a20c2226c179803f86743a0}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFRCO}} $<$$<$ 0)}

Shifted mode LFRCO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae39ea3cd4b4bb3e7af228b39b3d60fce}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CALCTRL\_UPSEL\_LFXO@{CMU\_CALCTRL\_UPSEL\_LFXO}}
\index{CMU\_CALCTRL\_UPSEL\_LFXO@{CMU\_CALCTRL\_UPSEL\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CALCTRL\_UPSEL\_LFXO}{CMU\_CALCTRL\_UPSEL\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae39ea3cd4b4bb3e7af228b39b3d60fce} 
\#define CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3693c7a234a792ad38c2ec310562a8f}{\+\_\+\+CMU\+\_\+\+CALCTRL\+\_\+\+UPSEL\+\_\+\+LFXO}} $<$$<$ 0)}

Shifted mode LFXO for CMU\+\_\+\+CALCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae1a40206958a8f599f88bfc343a8392c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_CALSTART@{CMU\_CMD\_CALSTART}}
\index{CMU\_CMD\_CALSTART@{CMU\_CMD\_CALSTART}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_CALSTART}{CMU\_CMD\_CALSTART}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae1a40206958a8f599f88bfc343a8392c} 
\#define CMU\+\_\+\+CMD\+\_\+\+CALSTART~(0x1\+UL $<$$<$ 3)}

Calibration Start \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa66dcb82a61c2b46eac9a19ec6f535ce}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_CALSTART\_DEFAULT@{CMU\_CMD\_CALSTART\_DEFAULT}}
\index{CMU\_CMD\_CALSTART\_DEFAULT@{CMU\_CMD\_CALSTART\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_CALSTART\_DEFAULT}{CMU\_CMD\_CALSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa66dcb82a61c2b46eac9a19ec6f535ce} 
\#define CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae2929db6ff2853e92cd1545fdb953ee4}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTART\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga123f19587e1033b872c11857661e0e55}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_CALSTOP@{CMU\_CMD\_CALSTOP}}
\index{CMU\_CMD\_CALSTOP@{CMU\_CMD\_CALSTOP}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_CALSTOP}{CMU\_CMD\_CALSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga123f19587e1033b872c11857661e0e55} 
\#define CMU\+\_\+\+CMD\+\_\+\+CALSTOP~(0x1\+UL $<$$<$ 4)}

Calibration Stop \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ddeb23966154de9fee0fa7856adca9e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_CALSTOP\_DEFAULT@{CMU\_CMD\_CALSTOP\_DEFAULT}}
\index{CMU\_CMD\_CALSTOP\_DEFAULT@{CMU\_CMD\_CALSTOP\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_CALSTOP\_DEFAULT}{CMU\_CMD\_CALSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ddeb23966154de9fee0fa7856adca9e} 
\#define CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3adb6c5571f3d12345cf7c9d959054e}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+CALSTOP\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaed0cdad361d42ed5525544bc3ff6ad5e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_HFCLKSEL\_DEFAULT@{CMU\_CMD\_HFCLKSEL\_DEFAULT}}
\index{CMU\_CMD\_HFCLKSEL\_DEFAULT@{CMU\_CMD\_HFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_HFCLKSEL\_DEFAULT}{CMU\_CMD\_HFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaed0cdad361d42ed5525544bc3ff6ad5e} 
\#define CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9b8ff47dba7b2e7c84b94c4131da36a}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab80bf7b97757f20372e825fe5de2285d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_HFCLKSEL\_HFRCO@{CMU\_CMD\_HFCLKSEL\_HFRCO}}
\index{CMU\_CMD\_HFCLKSEL\_HFRCO@{CMU\_CMD\_HFCLKSEL\_HFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_HFCLKSEL\_HFRCO}{CMU\_CMD\_HFCLKSEL\_HFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab80bf7b97757f20372e825fe5de2285d} 
\#define CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b86bf7fdb03e41bc6f9a6d837c167c9}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFRCO}} $<$$<$ 0)}

Shifted mode HFRCO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a1cc0a0023322755e200a2fc4c266d5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_HFCLKSEL\_HFXO@{CMU\_CMD\_HFCLKSEL\_HFXO}}
\index{CMU\_CMD\_HFCLKSEL\_HFXO@{CMU\_CMD\_HFCLKSEL\_HFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_HFCLKSEL\_HFXO}{CMU\_CMD\_HFCLKSEL\_HFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a1cc0a0023322755e200a2fc4c266d5} 
\#define CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaec00bd1e7b6df75e8db03f881a460280}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+HFXO}} $<$$<$ 0)}

Shifted mode HFXO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad917a8c10552ec49998571b16f3430b3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_HFCLKSEL\_LFRCO@{CMU\_CMD\_HFCLKSEL\_LFRCO}}
\index{CMU\_CMD\_HFCLKSEL\_LFRCO@{CMU\_CMD\_HFCLKSEL\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_HFCLKSEL\_LFRCO}{CMU\_CMD\_HFCLKSEL\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad917a8c10552ec49998571b16f3430b3} 
\#define CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga249ce20e6b857443876562f3dd018b89}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFRCO}} $<$$<$ 0)}

Shifted mode LFRCO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga83bdacf6ac881656abdb2fe069c292c0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_HFCLKSEL\_LFXO@{CMU\_CMD\_HFCLKSEL\_LFXO}}
\index{CMU\_CMD\_HFCLKSEL\_LFXO@{CMU\_CMD\_HFCLKSEL\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_HFCLKSEL\_LFXO}{CMU\_CMD\_HFCLKSEL\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga83bdacf6ac881656abdb2fe069c292c0} 
\#define CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8fb745be8a41cc957f4b2dcc56cc5866}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+HFCLKSEL\+\_\+\+LFXO}} $<$$<$ 0)}

Shifted mode LFXO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga571732cdf74edde3484372bc133f45a1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_USBCCLKSEL\_DEFAULT@{CMU\_CMD\_USBCCLKSEL\_DEFAULT}}
\index{CMU\_CMD\_USBCCLKSEL\_DEFAULT@{CMU\_CMD\_USBCCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_USBCCLKSEL\_DEFAULT}{CMU\_CMD\_USBCCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga571732cdf74edde3484372bc133f45a1} 
\#define CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga14d1b926be99eae3fd07a305311b25a8}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf5cf64cddc6e02152d49d46d1e8612eb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV@{CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV}}
\index{CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV@{CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV}{CMU\_CMD\_USBCCLKSEL\_HFCLKNODIV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf5cf64cddc6e02152d49d46d1e8612eb} 
\#define CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+HFCLKNODIV~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67fe6514b5be43ae216836418b5a1d1b}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+HFCLKNODIV}} $<$$<$ 5)}

Shifted mode HFCLKNODIV for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaab5cdbd0dc1685b93c9aac707edfab8b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_USBCCLKSEL\_LFRCO@{CMU\_CMD\_USBCCLKSEL\_LFRCO}}
\index{CMU\_CMD\_USBCCLKSEL\_LFRCO@{CMU\_CMD\_USBCCLKSEL\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_USBCCLKSEL\_LFRCO}{CMU\_CMD\_USBCCLKSEL\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaab5cdbd0dc1685b93c9aac707edfab8b} 
\#define CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5905227091853beb04f6cd193a3a5bfe}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFRCO}} $<$$<$ 5)}

Shifted mode LFRCO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab54d6c59466b90a8b0e5844744136931}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CMD\_USBCCLKSEL\_LFXO@{CMU\_CMD\_USBCCLKSEL\_LFXO}}
\index{CMU\_CMD\_USBCCLKSEL\_LFXO@{CMU\_CMD\_USBCCLKSEL\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CMD\_USBCCLKSEL\_LFXO}{CMU\_CMD\_USBCCLKSEL\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab54d6c59466b90a8b0e5844744136931} 
\#define CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab0507d8cbb0ffe750041883ce8533514}{\+\_\+\+CMU\+\_\+\+CMD\+\_\+\+USBCCLKSEL\+\_\+\+LFXO}} $<$$<$ 5)}

Shifted mode LFXO for CMU\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga496493a2622c4be5a0015f3555c77d09}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO@{CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO}}
\index{CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO@{CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO}{CMU\_CTRL\_CLKOUTSEL0\_AUXHFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga496493a2622c4be5a0015f3555c77d09} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+AUXHFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga85eb5e4a7d1bf7c674ad56c3ac07db28}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+AUXHFRCO}} $<$$<$ 20)}

Shifted mode AUXHFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e287bdef85e05e0c9e12449d79d43de}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_DEFAULT@{CMU\_CTRL\_CLKOUTSEL0\_DEFAULT}}
\index{CMU\_CTRL\_CLKOUTSEL0\_DEFAULT@{CMU\_CTRL\_CLKOUTSEL0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_DEFAULT}{CMU\_CTRL\_CLKOUTSEL0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e287bdef85e05e0c9e12449d79d43de} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga95173ae51e53e58844c8184a4926b476}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga61ac5e7a626ce2a17c0df705c521f6a2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_HFCLK16@{CMU\_CTRL\_CLKOUTSEL0\_HFCLK16}}
\index{CMU\_CTRL\_CLKOUTSEL0\_HFCLK16@{CMU\_CTRL\_CLKOUTSEL0\_HFCLK16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_HFCLK16}{CMU\_CTRL\_CLKOUTSEL0\_HFCLK16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga61ac5e7a626ce2a17c0df705c521f6a2} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK16~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaec1ac438f9f43b207e11bc4334fc6afa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK16}} $<$$<$ 20)}

Shifted mode HFCLK16 for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaac4d6f4e7c059fabc202dcc34bd924ee}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_HFCLK2@{CMU\_CTRL\_CLKOUTSEL0\_HFCLK2}}
\index{CMU\_CTRL\_CLKOUTSEL0\_HFCLK2@{CMU\_CTRL\_CLKOUTSEL0\_HFCLK2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_HFCLK2}{CMU\_CTRL\_CLKOUTSEL0\_HFCLK2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaac4d6f4e7c059fabc202dcc34bd924ee} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaecd18522fb2c711c25226d5d9f6219e3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK2}} $<$$<$ 20)}

Shifted mode HFCLK2 for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9b26fa8e1c62169a889cdabfefc1a44a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_HFCLK4@{CMU\_CTRL\_CLKOUTSEL0\_HFCLK4}}
\index{CMU\_CTRL\_CLKOUTSEL0\_HFCLK4@{CMU\_CTRL\_CLKOUTSEL0\_HFCLK4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_HFCLK4}{CMU\_CTRL\_CLKOUTSEL0\_HFCLK4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9b26fa8e1c62169a889cdabfefc1a44a} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a7aba0759029b70a08781a593564834}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK4}} $<$$<$ 20)}

Shifted mode HFCLK4 for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c0f44590c0e500cb6f3dc799f3691ab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_HFCLK8@{CMU\_CTRL\_CLKOUTSEL0\_HFCLK8}}
\index{CMU\_CTRL\_CLKOUTSEL0\_HFCLK8@{CMU\_CTRL\_CLKOUTSEL0\_HFCLK8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_HFCLK8}{CMU\_CTRL\_CLKOUTSEL0\_HFCLK8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c0f44590c0e500cb6f3dc799f3691ab} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2090f1cefb949d72fb50029808684bb3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFCLK8}} $<$$<$ 20)}

Shifted mode HFCLK8 for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad0d2a98bb89556cbd89f6adcf59f2628}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_HFRCO@{CMU\_CTRL\_CLKOUTSEL0\_HFRCO}}
\index{CMU\_CTRL\_CLKOUTSEL0\_HFRCO@{CMU\_CTRL\_CLKOUTSEL0\_HFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_HFRCO}{CMU\_CTRL\_CLKOUTSEL0\_HFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad0d2a98bb89556cbd89f6adcf59f2628} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafe4670a078c3f92300148d95a655f862}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFRCO}} $<$$<$ 20)}

Shifted mode HFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3854e30fd5f781217594040873128ba1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_HFXO@{CMU\_CTRL\_CLKOUTSEL0\_HFXO}}
\index{CMU\_CTRL\_CLKOUTSEL0\_HFXO@{CMU\_CTRL\_CLKOUTSEL0\_HFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_HFXO}{CMU\_CTRL\_CLKOUTSEL0\_HFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3854e30fd5f781217594040873128ba1} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2adc230616074fe4468c5423d34e714d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+HFXO}} $<$$<$ 20)}

Shifted mode HFXO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6b0cb73598f98d135b7d756a933bf1a0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL0\_ULFRCO@{CMU\_CTRL\_CLKOUTSEL0\_ULFRCO}}
\index{CMU\_CTRL\_CLKOUTSEL0\_ULFRCO@{CMU\_CTRL\_CLKOUTSEL0\_ULFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL0\_ULFRCO}{CMU\_CTRL\_CLKOUTSEL0\_ULFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6b0cb73598f98d135b7d756a933bf1a0} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+ULFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga064d27e9927b99cd38664f91a3d6c9a3}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL0\+\_\+\+ULFRCO}} $<$$<$ 20)}

Shifted mode ULFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae785f58fd6c35cb01d979654923c1481}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ@{CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ}}
\index{CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ@{CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ}{CMU\_CTRL\_CLKOUTSEL1\_AUXHFRCOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae785f58fd6c35cb01d979654923c1481} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+AUXHFRCOQ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga796c4005a62447f06827ee771dc57f7c}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+AUXHFRCOQ}} $<$$<$ 23)}

Shifted mode AUXHFRCOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4176c4030ca878a92c05f778e3d25972}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_DEFAULT@{CMU\_CTRL\_CLKOUTSEL1\_DEFAULT}}
\index{CMU\_CTRL\_CLKOUTSEL1\_DEFAULT@{CMU\_CTRL\_CLKOUTSEL1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_DEFAULT}{CMU\_CTRL\_CLKOUTSEL1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4176c4030ca878a92c05f778e3d25972} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e97564cf33a9212246eaebb8cb910fa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+DEFAULT}} $<$$<$ 23)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaba411f3e917dd6869d6e0ffc748aed3d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_HFCLK@{CMU\_CTRL\_CLKOUTSEL1\_HFCLK}}
\index{CMU\_CTRL\_CLKOUTSEL1\_HFCLK@{CMU\_CTRL\_CLKOUTSEL1\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_HFCLK}{CMU\_CTRL\_CLKOUTSEL1\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaba411f3e917dd6869d6e0ffc748aed3d} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98ee6db2cd65ba74406231ab6d45a036}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFCLK}} $<$$<$ 23)}

Shifted mode HFCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b7e5a894a1484cc35fdf614f4a19e95}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ@{CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ}}
\index{CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ@{CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ}{CMU\_CTRL\_CLKOUTSEL1\_HFRCOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b7e5a894a1484cc35fdf614f4a19e95} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFRCOQ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae3a9cb6d0d31644248a473e9ace718e0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFRCOQ}} $<$$<$ 23)}

Shifted mode HFRCOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f310aeb9aa3d5936c250ca3b731ec39}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_HFXOQ@{CMU\_CTRL\_CLKOUTSEL1\_HFXOQ}}
\index{CMU\_CTRL\_CLKOUTSEL1\_HFXOQ@{CMU\_CTRL\_CLKOUTSEL1\_HFXOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_HFXOQ}{CMU\_CTRL\_CLKOUTSEL1\_HFXOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f310aeb9aa3d5936c250ca3b731ec39} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFXOQ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9c64334a5a106b5d947493cfb5ba307d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+HFXOQ}} $<$$<$ 23)}

Shifted mode HFXOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga126d957d8829c075f013e36e2d03a1f7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_LFRCO@{CMU\_CTRL\_CLKOUTSEL1\_LFRCO}}
\index{CMU\_CTRL\_CLKOUTSEL1\_LFRCO@{CMU\_CTRL\_CLKOUTSEL1\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_LFRCO}{CMU\_CTRL\_CLKOUTSEL1\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga126d957d8829c075f013e36e2d03a1f7} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga66e815009da284c9e64606d357ef1e66}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCO}} $<$$<$ 23)}

Shifted mode LFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga400cbea421fbd398bde9038765ba7efc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ@{CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ}}
\index{CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ@{CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ}{CMU\_CTRL\_CLKOUTSEL1\_LFRCOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga400cbea421fbd398bde9038765ba7efc} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCOQ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae6e1d6200eff530d5bd526ce94e407dc}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFRCOQ}} $<$$<$ 23)}

Shifted mode LFRCOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab42c760c980a247ccd6c382e94760266}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_LFXO@{CMU\_CTRL\_CLKOUTSEL1\_LFXO}}
\index{CMU\_CTRL\_CLKOUTSEL1\_LFXO@{CMU\_CTRL\_CLKOUTSEL1\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_LFXO}{CMU\_CTRL\_CLKOUTSEL1\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab42c760c980a247ccd6c382e94760266} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gace4d2a3db0f7b16a205b77f7a8efcc6d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXO}} $<$$<$ 23)}

Shifted mode LFXO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa1b69ec5412dd7766863767d430e09b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_CLKOUTSEL1\_LFXOQ@{CMU\_CTRL\_CLKOUTSEL1\_LFXOQ}}
\index{CMU\_CTRL\_CLKOUTSEL1\_LFXOQ@{CMU\_CTRL\_CLKOUTSEL1\_LFXOQ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_CLKOUTSEL1\_LFXOQ}{CMU\_CTRL\_CLKOUTSEL1\_LFXOQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa1b69ec5412dd7766863767d430e09b} 
\#define CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXOQ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa140ac25cd41d4cb9411868a67ed7558}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+CLKOUTSEL1\+\_\+\+LFXOQ}} $<$$<$ 23)}

Shifted mode LFXOQ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gace451ea06e7c7bd7bd61e1aa4400a81d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_DBGCLK@{CMU\_CTRL\_DBGCLK}}
\index{CMU\_CTRL\_DBGCLK@{CMU\_CTRL\_DBGCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_DBGCLK}{CMU\_CTRL\_DBGCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gace451ea06e7c7bd7bd61e1aa4400a81d} 
\#define CMU\+\_\+\+CTRL\+\_\+\+DBGCLK~(0x1\+UL $<$$<$ 28)}

Debug Clock \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d8cc1f270b916927f634b031ee7f4cf}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_DBGCLK\_AUXHFRCO@{CMU\_CTRL\_DBGCLK\_AUXHFRCO}}
\index{CMU\_CTRL\_DBGCLK\_AUXHFRCO@{CMU\_CTRL\_DBGCLK\_AUXHFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_DBGCLK\_AUXHFRCO}{CMU\_CTRL\_DBGCLK\_AUXHFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d8cc1f270b916927f634b031ee7f4cf} 
\#define CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+AUXHFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6be8cb49405fa79c51efe13861071ceb}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+AUXHFRCO}} $<$$<$ 28)}

Shifted mode AUXHFRCO for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5aaa99990fbc60b177c08120d9bd53fc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_DBGCLK\_DEFAULT@{CMU\_CTRL\_DBGCLK\_DEFAULT}}
\index{CMU\_CTRL\_DBGCLK\_DEFAULT@{CMU\_CTRL\_DBGCLK\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_DBGCLK\_DEFAULT}{CMU\_CTRL\_DBGCLK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5aaa99990fbc60b177c08120d9bd53fc} 
\#define CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dd5c10d7bb5360d7848305360d5f382}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f6c7dccb75ea810bd5004334cd60d29}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_DBGCLK\_HFCLK@{CMU\_CTRL\_DBGCLK\_HFCLK}}
\index{CMU\_CTRL\_DBGCLK\_HFCLK@{CMU\_CTRL\_DBGCLK\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_DBGCLK\_HFCLK}{CMU\_CTRL\_DBGCLK\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f6c7dccb75ea810bd5004334cd60d29} 
\#define CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+HFCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga38a99bd3718154667fce4bd9d79016fc}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+DBGCLK\+\_\+\+HFCLK}} $<$$<$ 28)}

Shifted mode HFCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadb6e41640737d94aad277a4d9a1ba28f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFCLKDIV\_DEFAULT@{CMU\_CTRL\_HFCLKDIV\_DEFAULT}}
\index{CMU\_CTRL\_HFCLKDIV\_DEFAULT@{CMU\_CTRL\_HFCLKDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFCLKDIV\_DEFAULT}{CMU\_CTRL\_HFCLKDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadb6e41640737d94aad277a4d9a1ba28f} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga093a939d6b2ceb94df190f8efd721ee1}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFCLKDIV\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gacf14e3f31acacfd03c976ceb4a287ca7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFLE@{CMU\_CTRL\_HFLE}}
\index{CMU\_CTRL\_HFLE@{CMU\_CTRL\_HFLE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFLE}{CMU\_CTRL\_HFLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gacf14e3f31acacfd03c976ceb4a287ca7} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFLE~(0x1\+UL $<$$<$ 30)}

High-\/\+Frequency LE Interface \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab596422976d393f3f031d2a7223aac12}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFLE\_DEFAULT@{CMU\_CTRL\_HFLE\_DEFAULT}}
\index{CMU\_CTRL\_HFLE\_DEFAULT@{CMU\_CTRL\_HFLE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFLE\_DEFAULT}{CMU\_CTRL\_HFLE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab596422976d393f3f031d2a7223aac12} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ec96498f6fa9a84e0e34f42a2eabfb2}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFLE\+\_\+\+DEFAULT}} $<$$<$ 30)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa1b5121c9ae56a8b97f04b57502d7dc1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOBOOST\_100PCENT@{CMU\_CTRL\_HFXOBOOST\_100PCENT}}
\index{CMU\_CTRL\_HFXOBOOST\_100PCENT@{CMU\_CTRL\_HFXOBOOST\_100PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOBOOST\_100PCENT}{CMU\_CTRL\_HFXOBOOST\_100PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa1b5121c9ae56a8b97f04b57502d7dc1} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+100\+PCENT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad95cee432a3f7de0b22f8c93303706c1}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+100\+PCENT}} $<$$<$ 2)}

Shifted mode 100PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3082ce97004c90735a527a0ab141d520}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOBOOST\_50PCENT@{CMU\_CTRL\_HFXOBOOST\_50PCENT}}
\index{CMU\_CTRL\_HFXOBOOST\_50PCENT@{CMU\_CTRL\_HFXOBOOST\_50PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOBOOST\_50PCENT}{CMU\_CTRL\_HFXOBOOST\_50PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3082ce97004c90735a527a0ab141d520} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+50\+PCENT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f6a613ab3562f8e760b3b07a7693114}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+50\+PCENT}} $<$$<$ 2)}

Shifted mode 50PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9529c39804799dc2a3a3c47f607644f5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOBOOST\_70PCENT@{CMU\_CTRL\_HFXOBOOST\_70PCENT}}
\index{CMU\_CTRL\_HFXOBOOST\_70PCENT@{CMU\_CTRL\_HFXOBOOST\_70PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOBOOST\_70PCENT}{CMU\_CTRL\_HFXOBOOST\_70PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9529c39804799dc2a3a3c47f607644f5} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+70\+PCENT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga49b0507c6b0ba53ce0d15eb33291c097}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+70\+PCENT}} $<$$<$ 2)}

Shifted mode 70PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac233f0df3d1e56121de3fa1427a38394}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOBOOST\_80PCENT@{CMU\_CTRL\_HFXOBOOST\_80PCENT}}
\index{CMU\_CTRL\_HFXOBOOST\_80PCENT@{CMU\_CTRL\_HFXOBOOST\_80PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOBOOST\_80PCENT}{CMU\_CTRL\_HFXOBOOST\_80PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac233f0df3d1e56121de3fa1427a38394} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+80\+PCENT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae0d16b9bee3fedddd37bb5c6366d9573}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+80\+PCENT}} $<$$<$ 2)}

Shifted mode 80PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac21a750c5ea5c25c250f8d0a432e8e65}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOBOOST\_DEFAULT@{CMU\_CTRL\_HFXOBOOST\_DEFAULT}}
\index{CMU\_CTRL\_HFXOBOOST\_DEFAULT@{CMU\_CTRL\_HFXOBOOST\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOBOOST\_DEFAULT}{CMU\_CTRL\_HFXOBOOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac21a750c5ea5c25c250f8d0a432e8e65} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3612eb618134cc61ac84fa15a2dcb76}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBOOST\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf2b32d1671cae1f4bda82aadd2e566fd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ@{CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ}}
\index{CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ@{CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ}{CMU\_CTRL\_HFXOBUFCUR\_BOOSTABOVE32MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf2b32d1671cae1f4bda82aadd2e566fd} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTABOVE32\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46f0caaa7f8b637235b242ea16f0aa66}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTABOVE32\+MHZ}} $<$$<$ 5)}

Shifted mode BOOSTABOVE32\+MHZ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d002a020dd0a0269c61615980d3dd74}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ@{CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ}}
\index{CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ@{CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ}{CMU\_CTRL\_HFXOBUFCUR\_BOOSTUPTO32MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d002a020dd0a0269c61615980d3dd74} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTUPTO32\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf19a2a1c5a660cef921ac1d34827ed7e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+BOOSTUPTO32\+MHZ}} $<$$<$ 5)}

Shifted mode BOOSTUPTO32\+MHZ for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e4a4c7dd35a089228ad7bfcd7c63096}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOBUFCUR\_DEFAULT@{CMU\_CTRL\_HFXOBUFCUR\_DEFAULT}}
\index{CMU\_CTRL\_HFXOBUFCUR\_DEFAULT@{CMU\_CTRL\_HFXOBUFCUR\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOBUFCUR\_DEFAULT}{CMU\_CTRL\_HFXOBUFCUR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e4a4c7dd35a089228ad7bfcd7c63096} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga91131f4501d9e7f80d2c58ae19b363b8}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOBUFCUR\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga92b44bd5a1e6fac03e91855e88ba53fb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOGLITCHDETEN@{CMU\_CTRL\_HFXOGLITCHDETEN}}
\index{CMU\_CTRL\_HFXOGLITCHDETEN@{CMU\_CTRL\_HFXOGLITCHDETEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOGLITCHDETEN}{CMU\_CTRL\_HFXOGLITCHDETEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga92b44bd5a1e6fac03e91855e88ba53fb} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN~(0x1\+UL $<$$<$ 7)}

HFXO Glitch Detector Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5350d3f87e5d8523febbef3c99fb8c79}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT@{CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT}}
\index{CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT@{CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT}{CMU\_CTRL\_HFXOGLITCHDETEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5350d3f87e5d8523febbef3c99fb8c79} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa65f1a0b6e6d3bf0debd7aef018d4ca6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOGLITCHDETEN\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadaf213bdb61efd17a4cba7e29747fd0f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOMODE\_BUFEXTCLK@{CMU\_CTRL\_HFXOMODE\_BUFEXTCLK}}
\index{CMU\_CTRL\_HFXOMODE\_BUFEXTCLK@{CMU\_CTRL\_HFXOMODE\_BUFEXTCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOMODE\_BUFEXTCLK}{CMU\_CTRL\_HFXOMODE\_BUFEXTCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadaf213bdb61efd17a4cba7e29747fd0f} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+BUFEXTCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga43c06454eda9af61f0b7b403f563eefa}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+BUFEXTCLK}} $<$$<$ 0)}

Shifted mode BUFEXTCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab91305a1214764b2add618f7cdd562c1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOMODE\_DEFAULT@{CMU\_CTRL\_HFXOMODE\_DEFAULT}}
\index{CMU\_CTRL\_HFXOMODE\_DEFAULT@{CMU\_CTRL\_HFXOMODE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOMODE\_DEFAULT}{CMU\_CTRL\_HFXOMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab91305a1214764b2add618f7cdd562c1} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga365dd639ace45558967ba67ce2973040}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabd732575fbe28a6a1873f95da43ddb1b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOMODE\_DIGEXTCLK@{CMU\_CTRL\_HFXOMODE\_DIGEXTCLK}}
\index{CMU\_CTRL\_HFXOMODE\_DIGEXTCLK@{CMU\_CTRL\_HFXOMODE\_DIGEXTCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOMODE\_DIGEXTCLK}{CMU\_CTRL\_HFXOMODE\_DIGEXTCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabd732575fbe28a6a1873f95da43ddb1b} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DIGEXTCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c18b8a94789b412b10e8b302b2aacf9}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+DIGEXTCLK}} $<$$<$ 0)}

Shifted mode DIGEXTCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga81c165996014b3019d8040aab958d9d4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOMODE\_XTAL@{CMU\_CTRL\_HFXOMODE\_XTAL}}
\index{CMU\_CTRL\_HFXOMODE\_XTAL@{CMU\_CTRL\_HFXOMODE\_XTAL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOMODE\_XTAL}{CMU\_CTRL\_HFXOMODE\_XTAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga81c165996014b3019d8040aab958d9d4} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+XTAL~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4555e9e75975fabdd7d833d26d81883}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOMODE\+\_\+\+XTAL}} $<$$<$ 0)}

Shifted mode XTAL for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga947793981509e3cb1c6cc24175084401}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES@{CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES}}
\index{CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES@{CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES}{CMU\_CTRL\_HFXOTIMEOUT\_16KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga947793981509e3cb1c6cc24175084401} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+16\+KCYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3377efcefdac4e7a17748640c827ec6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+16\+KCYCLES}} $<$$<$ 9)}

Shifted mode 16KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaeceee71630f7c67961453994c0ec0acb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES@{CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES}}
\index{CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES@{CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES}{CMU\_CTRL\_HFXOTIMEOUT\_1KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaeceee71630f7c67961453994c0ec0acb} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+1\+KCYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac532d9b8710cff50fbee0be19dbc43b6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+1\+KCYCLES}} $<$$<$ 9)}

Shifted mode 1KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaad61ec4280f3ec52ee5c9c098e7dc010}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES@{CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES}}
\index{CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES@{CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES}{CMU\_CTRL\_HFXOTIMEOUT\_256CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaad61ec4280f3ec52ee5c9c098e7dc010} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+256\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f3df1c405df767a63fb6e09e6ec75c2}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+256\+CYCLES}} $<$$<$ 9)}

Shifted mode 256CYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac124c0ed65960193e9598ac3c2a8647c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES@{CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES}}
\index{CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES@{CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES}{CMU\_CTRL\_HFXOTIMEOUT\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac124c0ed65960193e9598ac3c2a8647c} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+8\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3e6ea4e989262fdd7a58bf4682de58d}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+8\+CYCLES}} $<$$<$ 9)}

Shifted mode 8CYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga51a659780b195cdf54eb2ac14c367738}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT@{CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT}}
\index{CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT@{CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT}{CMU\_CTRL\_HFXOTIMEOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga51a659780b195cdf54eb2ac14c367738} 
\#define CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6e7e3e00ebda58e9a69de4c449126227}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+HFXOTIMEOUT\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8450be5b8f90681c73bce8a784189793}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOBOOST@{CMU\_CTRL\_LFXOBOOST}}
\index{CMU\_CTRL\_LFXOBOOST@{CMU\_CTRL\_LFXOBOOST}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOBOOST}{CMU\_CTRL\_LFXOBOOST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8450be5b8f90681c73bce8a784189793} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST~(0x1\+UL $<$$<$ 13)}

LFXO Start-\/up Boost Current \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga80e61fa581390c15c8097addc953fdc2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOBOOST\_100PCENT@{CMU\_CTRL\_LFXOBOOST\_100PCENT}}
\index{CMU\_CTRL\_LFXOBOOST\_100PCENT@{CMU\_CTRL\_LFXOBOOST\_100PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOBOOST\_100PCENT}{CMU\_CTRL\_LFXOBOOST\_100PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga80e61fa581390c15c8097addc953fdc2} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+100\+PCENT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c08288da9d5bf524622f5c538d5d77f}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+100\+PCENT}} $<$$<$ 13)}

Shifted mode 100PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga78fb1166ee966982973b97193f691a87}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOBOOST\_70PCENT@{CMU\_CTRL\_LFXOBOOST\_70PCENT}}
\index{CMU\_CTRL\_LFXOBOOST\_70PCENT@{CMU\_CTRL\_LFXOBOOST\_70PCENT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOBOOST\_70PCENT}{CMU\_CTRL\_LFXOBOOST\_70PCENT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga78fb1166ee966982973b97193f691a87} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+70\+PCENT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2a6cfa0709b65f8973ffb90157de4fbb}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+70\+PCENT}} $<$$<$ 13)}

Shifted mode 70PCENT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga41b18a3af976bc7ed84cfa47ace73657}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOBOOST\_DEFAULT@{CMU\_CTRL\_LFXOBOOST\_DEFAULT}}
\index{CMU\_CTRL\_LFXOBOOST\_DEFAULT@{CMU\_CTRL\_LFXOBOOST\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOBOOST\_DEFAULT}{CMU\_CTRL\_LFXOBOOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga41b18a3af976bc7ed84cfa47ace73657} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga900b1eed784ab910c5aef133af81eaab}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBOOST\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f5a5d6b04e65e310ab071af0f897758}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOBUFCUR@{CMU\_CTRL\_LFXOBUFCUR}}
\index{CMU\_CTRL\_LFXOBUFCUR@{CMU\_CTRL\_LFXOBUFCUR}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOBUFCUR}{CMU\_CTRL\_LFXOBUFCUR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0f5a5d6b04e65e310ab071af0f897758} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR~(0x1\+UL $<$$<$ 17)}

LFXO Boost Buffer Current \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga21fd39cfe5ea65b36886ee878f13b572}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOBUFCUR\_DEFAULT@{CMU\_CTRL\_LFXOBUFCUR\_DEFAULT}}
\index{CMU\_CTRL\_LFXOBUFCUR\_DEFAULT@{CMU\_CTRL\_LFXOBUFCUR\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOBUFCUR\_DEFAULT}{CMU\_CTRL\_LFXOBUFCUR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga21fd39cfe5ea65b36886ee878f13b572} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb1def85ee414ba0a8ef5fd8127722e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOBUFCUR\+\_\+\+DEFAULT}} $<$$<$ 17)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadf92ba4ef4102b7cdc5c0f757453879c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOMODE\_BUFEXTCLK@{CMU\_CTRL\_LFXOMODE\_BUFEXTCLK}}
\index{CMU\_CTRL\_LFXOMODE\_BUFEXTCLK@{CMU\_CTRL\_LFXOMODE\_BUFEXTCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOMODE\_BUFEXTCLK}{CMU\_CTRL\_LFXOMODE\_BUFEXTCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadf92ba4ef4102b7cdc5c0f757453879c} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+BUFEXTCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaea034d8146eab41b167652da21490ee7}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+BUFEXTCLK}} $<$$<$ 11)}

Shifted mode BUFEXTCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d7e659f41f8b36967b44cac4aba7e7f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOMODE\_DEFAULT@{CMU\_CTRL\_LFXOMODE\_DEFAULT}}
\index{CMU\_CTRL\_LFXOMODE\_DEFAULT@{CMU\_CTRL\_LFXOMODE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOMODE\_DEFAULT}{CMU\_CTRL\_LFXOMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d7e659f41f8b36967b44cac4aba7e7f} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3e45a8303619e9198af282c3863d7e6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga559119c8e31ba83a06a90236174cdca4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOMODE\_DIGEXTCLK@{CMU\_CTRL\_LFXOMODE\_DIGEXTCLK}}
\index{CMU\_CTRL\_LFXOMODE\_DIGEXTCLK@{CMU\_CTRL\_LFXOMODE\_DIGEXTCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOMODE\_DIGEXTCLK}{CMU\_CTRL\_LFXOMODE\_DIGEXTCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga559119c8e31ba83a06a90236174cdca4} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DIGEXTCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ecb3e25693fb7fbe5e80791d1ac18b0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+DIGEXTCLK}} $<$$<$ 11)}

Shifted mode DIGEXTCLK for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf0156d304ac6e84ad5d74bacdae69996}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOMODE\_XTAL@{CMU\_CTRL\_LFXOMODE\_XTAL}}
\index{CMU\_CTRL\_LFXOMODE\_XTAL@{CMU\_CTRL\_LFXOMODE\_XTAL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOMODE\_XTAL}{CMU\_CTRL\_LFXOMODE\_XTAL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf0156d304ac6e84ad5d74bacdae69996} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+XTAL~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad9cee6b82c920e587d4e28f24bff8b58}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOMODE\+\_\+\+XTAL}} $<$$<$ 11)}

Shifted mode XTAL for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9defa16226018cf663ea65eaa481481b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES@{CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES}}
\index{CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES@{CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES}{CMU\_CTRL\_LFXOTIMEOUT\_16KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9defa16226018cf663ea65eaa481481b} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+16\+KCYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad7a29354cd5baf9f681d6abd52ae8cc6}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+16\+KCYCLES}} $<$$<$ 18)}

Shifted mode 16KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabce99fe367da42221025a0db2e8e28e6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES@{CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES}}
\index{CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES@{CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES}{CMU\_CTRL\_LFXOTIMEOUT\_1KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabce99fe367da42221025a0db2e8e28e6} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+1\+KCYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a2682bbeea8d6fd4c0786361599fa82}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+1\+KCYCLES}} $<$$<$ 18)}

Shifted mode 1KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c71b999607f3dd155530111a11267d7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES@{CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES}}
\index{CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES@{CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES}{CMU\_CTRL\_LFXOTIMEOUT\_32KCYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5c71b999607f3dd155530111a11267d7} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+32\+KCYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad16640b19c12f77003146554e3fcf869}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+32\+KCYCLES}} $<$$<$ 18)}

Shifted mode 32KCYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae78cefb7ec7d732041a2ed0157496290}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES@{CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES}}
\index{CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES@{CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES}{CMU\_CTRL\_LFXOTIMEOUT\_8CYCLES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae78cefb7ec7d732041a2ed0157496290} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+8\+CYCLES~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga374b4cfc6516aed230967fe745092f4e}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+8\+CYCLES}} $<$$<$ 18)}

Shifted mode 8CYCLES for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga46c00929f3899beaf6b670625a7c002e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT@{CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT}}
\index{CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT@{CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT}{CMU\_CTRL\_LFXOTIMEOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga46c00929f3899beaf6b670625a7c002e} 
\#define CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae9153789b14957dc35de5728400c44c0}{\+\_\+\+CMU\+\_\+\+CTRL\+\_\+\+LFXOTIMEOUT\+\_\+\+DEFAULT}} $<$$<$ 18)}

Shifted mode DEFAULT for CMU\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga054eadc96faf2271dc834286d0564f01}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_FREEZE\_REGFREEZE@{CMU\_FREEZE\_REGFREEZE}}
\index{CMU\_FREEZE\_REGFREEZE@{CMU\_FREEZE\_REGFREEZE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_FREEZE\_REGFREEZE}{CMU\_FREEZE\_REGFREEZE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga054eadc96faf2271dc834286d0564f01} 
\#define CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE~(0x1\+UL $<$$<$ 0)}

Register Update Freeze \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b3cfd8e948e6e747da5af38f1858651}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_FREEZE\_REGFREEZE\_DEFAULT@{CMU\_FREEZE\_REGFREEZE\_DEFAULT}}
\index{CMU\_FREEZE\_REGFREEZE\_DEFAULT@{CMU\_FREEZE\_REGFREEZE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_FREEZE\_REGFREEZE\_DEFAULT}{CMU\_FREEZE\_REGFREEZE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b3cfd8e948e6e747da5af38f1858651} 
\#define CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga468f799887231176f84b8f46385d51bb}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa356cf26dedd3e60a0604e7c58aff21c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_FREEZE\_REGFREEZE\_FREEZE@{CMU\_FREEZE\_REGFREEZE\_FREEZE}}
\index{CMU\_FREEZE\_REGFREEZE\_FREEZE@{CMU\_FREEZE\_REGFREEZE\_FREEZE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_FREEZE\_REGFREEZE\_FREEZE}{CMU\_FREEZE\_REGFREEZE\_FREEZE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa356cf26dedd3e60a0604e7c58aff21c} 
\#define CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ebc3bb193e19c5346292a38ca0a7a61}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE}} $<$$<$ 0)}

Shifted mode FREEZE for CMU\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga018958671cacbc5078ef3f1b21e71373}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_FREEZE\_REGFREEZE\_UPDATE@{CMU\_FREEZE\_REGFREEZE\_UPDATE}}
\index{CMU\_FREEZE\_REGFREEZE\_UPDATE@{CMU\_FREEZE\_REGFREEZE\_UPDATE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_FREEZE\_REGFREEZE\_UPDATE}{CMU\_FREEZE\_REGFREEZE\_UPDATE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga018958671cacbc5078ef3f1b21e71373} 
\#define CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e6afcc7b507a7c223f92c17a942ab25}{\+\_\+\+CMU\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE}} $<$$<$ 0)}

Shifted mode UPDATE for CMU\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2117112260f8935bd797d90f2f996c4a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2117112260f8935bd797d90f2f996c4a} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60d92b148994ab3b144edf1d9dbe1a48}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga86693c3ab75f7aa5277c0cecc2b83731}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga86693c3ab75f7aa5277c0cecc2b83731} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7adc72232fc70e0ec8cffc69022392e8}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK}} $<$$<$ 0)}

Shifted mode HFCLK for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga86c9de4e41b6dada4f9ffddaaef09583}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga86c9de4e41b6dada4f9ffddaaef09583} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK128~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga01b9eb84815c4cae90337a17a3044709}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK128}} $<$$<$ 0)}

Shifted mode HFCLK128 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf45838c6966e7bfe50077a2a5d5048ff}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf45838c6966e7bfe50077a2a5d5048ff} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK16~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga312212e15607f69f8c03173bfe8700b4}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK16}} $<$$<$ 0)}

Shifted mode HFCLK16 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga745bbceef8a612f91b220a11ea2e2b1d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga745bbceef8a612f91b220a11ea2e2b1d} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3afbcaf954f1a0c036c57176707b81f7}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK2}} $<$$<$ 0)}

Shifted mode HFCLK2 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab501202c0512200b11511b8401afad2d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab501202c0512200b11511b8401afad2d} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK256~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga84fa0fc740100bcb11c8f680392469b6}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK256}} $<$$<$ 0)}

Shifted mode HFCLK256 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaead0695bf49055793a6a32687a8ee9d6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaead0695bf49055793a6a32687a8ee9d6} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK32~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6c250c852b9167021a8eab8065f38ae3}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK32}} $<$$<$ 0)}

Shifted mode HFCLK32 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0a6059252baabd435388cf56c91dead}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0a6059252baabd435388cf56c91dead} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1246dec11a740e485b7bff4fcacbc48}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK4}} $<$$<$ 0)}

Shifted mode HFCLK4 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga591edc2b6cf1eb6ed96831a5e7d0295c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga591edc2b6cf1eb6ed96831a5e7d0295c} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK512~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab5474a59cab54f261bee456e57415323}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK512}} $<$$<$ 0)}

Shifted mode HFCLK512 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8593a922a240f743f95fc872392acf0a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8593a922a240f743f95fc872392acf0a} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK64~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga71291a8f087c7ef39699da8dc30fff01}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK64}} $<$$<$ 0)}

Shifted mode HFCLK64 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bb88a6c8892b474c8382743a7a9a742}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8@{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8}{CMU\_HFCORECLKDIV\_HFCORECLKDIV\_HFCLK8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bb88a6c8892b474c8382743a7a9a742} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0846a23aa707b9c7d0b89789956f0cc2}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKDIV\+\_\+\+HFCLK8}} $<$$<$ 0)}

Shifted mode HFCLK8 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga67f9695fe966b5be6f6eebb57b0acd75}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKLEDIV@{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV@{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV}{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga67f9695fe966b5be6f6eebb57b0acd75} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV~(0x1\+UL $<$$<$ 8)}

Additional Division Factor For HFCORECLKLE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadbd2b5b5dfdf22cf2c7ecea242c314b3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT@{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT@{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT}{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadbd2b5b5dfdf22cf2c7ecea242c314b3} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3e60165ff5a2bf6e5c5beaf2685f3eb}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga97a4063030f9239682fb9f0ada367430}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2@{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2@{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2}{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga97a4063030f9239682fb9f0ada367430} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga498735c8fc7c4c2e0bd2b189f09709b0}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV2}} $<$$<$ 8)}

Shifted mode DIV2 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga790a3178154346990fa9d7c6cc097072}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4@{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4}}
\index{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4@{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4}{CMU\_HFCORECLKDIV\_HFCORECLKLEDIV\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga790a3178154346990fa9d7c6cc097072} 
\#define CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad91515bdf4b7feb2706d0ba2a8cb1935}{\+\_\+\+CMU\+\_\+\+HFCORECLKDIV\+\_\+\+HFCORECLKLEDIV\+\_\+\+DIV4}} $<$$<$ 8)}

Shifted mode DIV4 for CMU\+\_\+\+HFCORECLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga535145e998a06ba4cdc911904aba408e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_AES@{CMU\_HFCORECLKEN0\_AES}}
\index{CMU\_HFCORECLKEN0\_AES@{CMU\_HFCORECLKEN0\_AES}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_AES}{CMU\_HFCORECLKEN0\_AES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga535145e998a06ba4cdc911904aba408e} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES~(0x1\+UL $<$$<$ 1)}

Advanced Encryption Standard Accelerator Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga24d9e4ff786208d1c3efcdd0b20e31ab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_AES\_DEFAULT@{CMU\_HFCORECLKEN0\_AES\_DEFAULT}}
\index{CMU\_HFCORECLKEN0\_AES\_DEFAULT@{CMU\_HFCORECLKEN0\_AES\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_AES\_DEFAULT}{CMU\_HFCORECLKEN0\_AES\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga24d9e4ff786208d1c3efcdd0b20e31ab} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga89e3dcecf8e766dff76ae6b9adc5c268}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+AES\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga24c93f45c5d9228f56eb5b01c083d97d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_DMA@{CMU\_HFCORECLKEN0\_DMA}}
\index{CMU\_HFCORECLKEN0\_DMA@{CMU\_HFCORECLKEN0\_DMA}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_DMA}{CMU\_HFCORECLKEN0\_DMA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga24c93f45c5d9228f56eb5b01c083d97d} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA~(0x1\+UL $<$$<$ 0)}

Direct Memory Access Controller Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fbebc9ab11831f7e6fdd40035b8517a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_DMA\_DEFAULT@{CMU\_HFCORECLKEN0\_DMA\_DEFAULT}}
\index{CMU\_HFCORECLKEN0\_DMA\_DEFAULT@{CMU\_HFCORECLKEN0\_DMA\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_DMA\_DEFAULT}{CMU\_HFCORECLKEN0\_DMA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fbebc9ab11831f7e6fdd40035b8517a} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga898b1b188b8f8d6360a6e42d0651258d}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+DMA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaccd0c9e3725bfabc3045da30763e60a2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_EBI@{CMU\_HFCORECLKEN0\_EBI}}
\index{CMU\_HFCORECLKEN0\_EBI@{CMU\_HFCORECLKEN0\_EBI}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_EBI}{CMU\_HFCORECLKEN0\_EBI}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaccd0c9e3725bfabc3045da30763e60a2} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI~(0x1\+UL $<$$<$ 5)}

External Bus Interface Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga42c35478662fb56f13783f10c6dc36d0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_EBI\_DEFAULT@{CMU\_HFCORECLKEN0\_EBI\_DEFAULT}}
\index{CMU\_HFCORECLKEN0\_EBI\_DEFAULT@{CMU\_HFCORECLKEN0\_EBI\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_EBI\_DEFAULT}{CMU\_HFCORECLKEN0\_EBI\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga42c35478662fb56f13783f10c6dc36d0} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad17a74a463edfcfb355b6f08fbbdafe7}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+EBI\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7628a8194e8dc987141c6017be0a7a7b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_LE@{CMU\_HFCORECLKEN0\_LE}}
\index{CMU\_HFCORECLKEN0\_LE@{CMU\_HFCORECLKEN0\_LE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_LE}{CMU\_HFCORECLKEN0\_LE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7628a8194e8dc987141c6017be0a7a7b} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE~(0x1\+UL $<$$<$ 4)}

Low Energy Peripheral Interface Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae7f90b91019e526bf2ddc196a994eda5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_LE\_DEFAULT@{CMU\_HFCORECLKEN0\_LE\_DEFAULT}}
\index{CMU\_HFCORECLKEN0\_LE\_DEFAULT@{CMU\_HFCORECLKEN0\_LE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_LE\_DEFAULT}{CMU\_HFCORECLKEN0\_LE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae7f90b91019e526bf2ddc196a994eda5} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga57b35180212cb68d04cb47d0b6b3dad8}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+LE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4734bcc381ac0f16635454dd90452b7a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_USB@{CMU\_HFCORECLKEN0\_USB}}
\index{CMU\_HFCORECLKEN0\_USB@{CMU\_HFCORECLKEN0\_USB}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_USB}{CMU\_HFCORECLKEN0\_USB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4734bcc381ac0f16635454dd90452b7a} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB~(0x1\+UL $<$$<$ 3)}

Universal Serial Bus Interface Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b43ab5e51ab74585abc875e88d3023b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_USB\_DEFAULT@{CMU\_HFCORECLKEN0\_USB\_DEFAULT}}
\index{CMU\_HFCORECLKEN0\_USB\_DEFAULT@{CMU\_HFCORECLKEN0\_USB\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_USB\_DEFAULT}{CMU\_HFCORECLKEN0\_USB\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b43ab5e51ab74585abc875e88d3023b} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cfc3a4e16c15a93bef39129a4228273}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USB\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ac2c5862e307be1b5612253be11d8f0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_USBC@{CMU\_HFCORECLKEN0\_USBC}}
\index{CMU\_HFCORECLKEN0\_USBC@{CMU\_HFCORECLKEN0\_USBC}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_USBC}{CMU\_HFCORECLKEN0\_USBC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ac2c5862e307be1b5612253be11d8f0} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC~(0x1\+UL $<$$<$ 2)}

Universal Serial Bus Interface Core Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabffbcf68be2366ad25789f6cdf4df1b4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFCORECLKEN0\_USBC\_DEFAULT@{CMU\_HFCORECLKEN0\_USBC\_DEFAULT}}
\index{CMU\_HFCORECLKEN0\_USBC\_DEFAULT@{CMU\_HFCORECLKEN0\_USBC\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFCORECLKEN0\_USBC\_DEFAULT}{CMU\_HFCORECLKEN0\_USBC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabffbcf68be2366ad25789f6cdf4df1b4} 
\#define CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaee26f5604105d46872b02bdd1028572e}{\+\_\+\+CMU\+\_\+\+HFCORECLKEN0\+\_\+\+USBC\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+HFCORECLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga73d1d044a17d21d32aa8c6bd252f3026}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga73d1d044a17d21d32aa8c6bd252f3026} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaca0f266568387ed286a8399f29da2423}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaebe9950b6efb83944cdd189485903d34}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaebe9950b6efb83944cdd189485903d34} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4aa34a2dd1c06dc073c68f07ca81af15}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK}} $<$$<$ 0)}

Shifted mode HFCLK for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c7b5746e805eb26937ca11c51e52ee0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c7b5746e805eb26937ca11c51e52ee0} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK128~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67a3f8c6344ab4e75aa95a6e3a378212}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK128}} $<$$<$ 0)}

Shifted mode HFCLK128 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4db4a308bb5e7f41d1c782785a017850}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4db4a308bb5e7f41d1c782785a017850} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK16~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e55861c93f95ca661f87899f14f500}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK16}} $<$$<$ 0)}

Shifted mode HFCLK16 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab02de051326c22ae2ccbeb4ce8858e12}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab02de051326c22ae2ccbeb4ce8858e12} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga55256f17f775e308d1a38f2b02d860f7}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK2}} $<$$<$ 0)}

Shifted mode HFCLK2 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab6905e6f7cfe7e9a9aa6cf77b039d7fa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab6905e6f7cfe7e9a9aa6cf77b039d7fa} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK256~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8676413b540e309a5587b5191d01a44e}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK256}} $<$$<$ 0)}

Shifted mode HFCLK256 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9061b7e1de07c3c48132f63a6625d6e8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9061b7e1de07c3c48132f63a6625d6e8} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK32~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf590243450cdf18560185b80629a2eab}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK32}} $<$$<$ 0)}

Shifted mode HFCLK32 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2b4106dd454b140c516a88483d4f4a75}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2b4106dd454b140c516a88483d4f4a75} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bac981939a3ffefd5b200711b7e429f}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK4}} $<$$<$ 0)}

Shifted mode HFCLK4 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadc5fddbc6ad8ef2de9e534c073007e0a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadc5fddbc6ad8ef2de9e534c073007e0a} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK512~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa3b7f132ca54555521d948d61dbae9b1}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK512}} $<$$<$ 0)}

Shifted mode HFCLK512 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab4dc8530af60fdea91ce3ce0eaf61918}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab4dc8530af60fdea91ce3ce0eaf61918} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK64~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9bb16b349cb78accf31f237edf265c6f}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK64}} $<$$<$ 0)}

Shifted mode HFCLK64 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4149268a0d63e8f53e95221182a79b6a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8@{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8}{CMU\_HFPERCLKDIV\_HFPERCLKDIV\_HFCLK8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4149268a0d63e8f53e95221182a79b6a} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga18b83880a98ddd0a577b1d3495521e00}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKDIV\+\_\+\+HFCLK8}} $<$$<$ 0)}

Shifted mode HFCLK8 for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2708235c55da6649d937d324ca3396f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKEN@{CMU\_HFPERCLKDIV\_HFPERCLKEN}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKEN@{CMU\_HFPERCLKDIV\_HFPERCLKEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKEN}{CMU\_HFPERCLKDIV\_HFPERCLKEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2708235c55da6649d937d324ca3396f} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN~(0x1\+UL $<$$<$ 8)}

HFPERCLK Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4d8e4e58cd610a1e5e11054146977d9e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT@{CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT}}
\index{CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT@{CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT}{CMU\_HFPERCLKDIV\_HFPERCLKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4d8e4e58cd610a1e5e11054146977d9e} 
\#define CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab90d79c7b99d346b7dca1e5c10dfe587}{\+\_\+\+CMU\+\_\+\+HFPERCLKDIV\+\_\+\+HFPERCLKEN\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKDIV \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2fb7db8974a979140020abe1f822162d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_ACMP0@{CMU\_HFPERCLKEN0\_ACMP0}}
\index{CMU\_HFPERCLKEN0\_ACMP0@{CMU\_HFPERCLKEN0\_ACMP0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_ACMP0}{CMU\_HFPERCLKEN0\_ACMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2fb7db8974a979140020abe1f822162d} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0~(0x1\+UL $<$$<$ 9)}

Analog Comparator 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadfdee28b081c1cf3e980afef64525383}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT@{CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT@{CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT}{CMU\_HFPERCLKEN0\_ACMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadfdee28b081c1cf3e980afef64525383} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga83dd447da0654a94cfff11a611459022}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP0\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae9b6ed0b467bfc8de3c0ab2664417810}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_ACMP1@{CMU\_HFPERCLKEN0\_ACMP1}}
\index{CMU\_HFPERCLKEN0\_ACMP1@{CMU\_HFPERCLKEN0\_ACMP1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_ACMP1}{CMU\_HFPERCLKEN0\_ACMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae9b6ed0b467bfc8de3c0ab2664417810} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1~(0x1\+UL $<$$<$ 10)}

Analog Comparator 1 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga77da48d1e9ec6624914bd88b394e83a4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT@{CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT@{CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT}{CMU\_HFPERCLKEN0\_ACMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga77da48d1e9ec6624914bd88b394e83a4} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga35e621ee2435cabe3b10e2e4d50f6943}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ACMP1\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5295e1f1c1454fa811a06007336d2f5b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_ADC0@{CMU\_HFPERCLKEN0\_ADC0}}
\index{CMU\_HFPERCLKEN0\_ADC0@{CMU\_HFPERCLKEN0\_ADC0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_ADC0}{CMU\_HFPERCLKEN0\_ADC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5295e1f1c1454fa811a06007336d2f5b} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0~(0x1\+UL $<$$<$ 16)}

Analog to Digital Converter 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac2fd0fcb9c42658d6b645bad120d6439}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_ADC0\_DEFAULT@{CMU\_HFPERCLKEN0\_ADC0\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_ADC0\_DEFAULT@{CMU\_HFPERCLKEN0\_ADC0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_ADC0\_DEFAULT}{CMU\_HFPERCLKEN0\_ADC0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac2fd0fcb9c42658d6b645bad120d6439} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaddda3f62550ff8b7a32d1dd3ad530ac8}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+ADC0\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ae5e827cb6bd4799cd9b515cd756ec3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_DAC0@{CMU\_HFPERCLKEN0\_DAC0}}
\index{CMU\_HFPERCLKEN0\_DAC0@{CMU\_HFPERCLKEN0\_DAC0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_DAC0}{CMU\_HFPERCLKEN0\_DAC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ae5e827cb6bd4799cd9b515cd756ec3} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0~(0x1\+UL $<$$<$ 17)}

Digital to Analog Converter 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac1ed5fd470cd485c446c12ed0bd2d7ef}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_DAC0\_DEFAULT@{CMU\_HFPERCLKEN0\_DAC0\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_DAC0\_DEFAULT@{CMU\_HFPERCLKEN0\_DAC0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_DAC0\_DEFAULT}{CMU\_HFPERCLKEN0\_DAC0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac1ed5fd470cd485c446c12ed0bd2d7ef} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga62971458297ee0ea68f734c8a35ab80b}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+DAC0\+\_\+\+DEFAULT}} $<$$<$ 17)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabb6fef20a072f7c7e0e3697d251f1632}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_GPIO@{CMU\_HFPERCLKEN0\_GPIO}}
\index{CMU\_HFPERCLKEN0\_GPIO@{CMU\_HFPERCLKEN0\_GPIO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_GPIO}{CMU\_HFPERCLKEN0\_GPIO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabb6fef20a072f7c7e0e3697d251f1632} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO~(0x1\+UL $<$$<$ 13)}

General purpose Input/\+Output Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac790fe16dbd37d4a02413012fbc440cb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_GPIO\_DEFAULT@{CMU\_HFPERCLKEN0\_GPIO\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_GPIO\_DEFAULT@{CMU\_HFPERCLKEN0\_GPIO\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_GPIO\_DEFAULT}{CMU\_HFPERCLKEN0\_GPIO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac790fe16dbd37d4a02413012fbc440cb} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga98a55ffafc43b5e319d42692c2249a10}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+GPIO\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bd70a53b46c6993cd7d56b13b3aec}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_I2C0@{CMU\_HFPERCLKEN0\_I2C0}}
\index{CMU\_HFPERCLKEN0\_I2C0@{CMU\_HFPERCLKEN0\_I2C0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_I2C0}{CMU\_HFPERCLKEN0\_I2C0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga841bd70a53b46c6993cd7d56b13b3aec} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0~(0x1\+UL $<$$<$ 11)}

I2C 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gade7f98747ccf4a37259172a7aa8e925f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_I2C0\_DEFAULT@{CMU\_HFPERCLKEN0\_I2C0\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_I2C0\_DEFAULT@{CMU\_HFPERCLKEN0\_I2C0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_I2C0\_DEFAULT}{CMU\_HFPERCLKEN0\_I2C0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gade7f98747ccf4a37259172a7aa8e925f} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab275338aadd910690ef7f541bf442e26}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C0\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafe6f2d778c6a228a73adf2c497791214}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_I2C1@{CMU\_HFPERCLKEN0\_I2C1}}
\index{CMU\_HFPERCLKEN0\_I2C1@{CMU\_HFPERCLKEN0\_I2C1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_I2C1}{CMU\_HFPERCLKEN0\_I2C1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafe6f2d778c6a228a73adf2c497791214} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1~(0x1\+UL $<$$<$ 12)}

I2C 1 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga76d0f8a517efb938c5e338cdd24f8029}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_I2C1\_DEFAULT@{CMU\_HFPERCLKEN0\_I2C1\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_I2C1\_DEFAULT@{CMU\_HFPERCLKEN0\_I2C1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_I2C1\_DEFAULT}{CMU\_HFPERCLKEN0\_I2C1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga76d0f8a517efb938c5e338cdd24f8029} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60c010f641d4a51cfc4f8456e60a0bad}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+I2\+C1\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bb2981e7c0b2814d9c7f4799bf4461e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_PRS@{CMU\_HFPERCLKEN0\_PRS}}
\index{CMU\_HFPERCLKEN0\_PRS@{CMU\_HFPERCLKEN0\_PRS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_PRS}{CMU\_HFPERCLKEN0\_PRS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bb2981e7c0b2814d9c7f4799bf4461e} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS~(0x1\+UL $<$$<$ 15)}

Peripheral Reflex System Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafc5cdf6b2de12c0128ad65644a5a1379}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_PRS\_DEFAULT@{CMU\_HFPERCLKEN0\_PRS\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_PRS\_DEFAULT@{CMU\_HFPERCLKEN0\_PRS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_PRS\_DEFAULT}{CMU\_HFPERCLKEN0\_PRS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafc5cdf6b2de12c0128ad65644a5a1379} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2c062a9745360f4343664ffa051f4b7a}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+PRS\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabcb883e95e330dc94d1f3ababc9d8936}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_TIMER0@{CMU\_HFPERCLKEN0\_TIMER0}}
\index{CMU\_HFPERCLKEN0\_TIMER0@{CMU\_HFPERCLKEN0\_TIMER0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_TIMER0}{CMU\_HFPERCLKEN0\_TIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabcb883e95e330dc94d1f3ababc9d8936} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0~(0x1\+UL $<$$<$ 5)}

Timer 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafeebf214b15d1902541ed0f736f32b66}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT@{CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT@{CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT}{CMU\_HFPERCLKEN0\_TIMER0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafeebf214b15d1902541ed0f736f32b66} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab2d109961576d22ade0a529ec420a585}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER0\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga15d3a2eb32c1ce35076115dfc23e43d6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_TIMER1@{CMU\_HFPERCLKEN0\_TIMER1}}
\index{CMU\_HFPERCLKEN0\_TIMER1@{CMU\_HFPERCLKEN0\_TIMER1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_TIMER1}{CMU\_HFPERCLKEN0\_TIMER1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga15d3a2eb32c1ce35076115dfc23e43d6} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1~(0x1\+UL $<$$<$ 6)}

Timer 1 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef30afed98d68c011e18deffaffe9be}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT@{CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT@{CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT}{CMU\_HFPERCLKEN0\_TIMER1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5ef30afed98d68c011e18deffaffe9be} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga25bf863c34cdea9d877f90d2206b7ee9}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER1\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad64f1035646f9163931bbfa1b49f244f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_TIMER2@{CMU\_HFPERCLKEN0\_TIMER2}}
\index{CMU\_HFPERCLKEN0\_TIMER2@{CMU\_HFPERCLKEN0\_TIMER2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_TIMER2}{CMU\_HFPERCLKEN0\_TIMER2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad64f1035646f9163931bbfa1b49f244f} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2~(0x1\+UL $<$$<$ 7)}

Timer 2 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6bce4f6df872496549a6af34d2d2bd45}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT@{CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT@{CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT}{CMU\_HFPERCLKEN0\_TIMER2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6bce4f6df872496549a6af34d2d2bd45} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f5706797a676e0301ddf6cb722192b8}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER2\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2293cb9d9aba8ba115512dd669fbaae7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_TIMER3@{CMU\_HFPERCLKEN0\_TIMER3}}
\index{CMU\_HFPERCLKEN0\_TIMER3@{CMU\_HFPERCLKEN0\_TIMER3}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_TIMER3}{CMU\_HFPERCLKEN0\_TIMER3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2293cb9d9aba8ba115512dd669fbaae7} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3~(0x1\+UL $<$$<$ 8)}

Timer 3 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga84fddd1f58b00981525fcf7142b89fd7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT@{CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT@{CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT}{CMU\_HFPERCLKEN0\_TIMER3\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga84fddd1f58b00981525fcf7142b89fd7} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51a26ac888c1a14be19537bbfd453ce3}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+TIMER3\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafc7f1cdd6f81f337694b8b193922c9d6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_UART0@{CMU\_HFPERCLKEN0\_UART0}}
\index{CMU\_HFPERCLKEN0\_UART0@{CMU\_HFPERCLKEN0\_UART0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_UART0}{CMU\_HFPERCLKEN0\_UART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafc7f1cdd6f81f337694b8b193922c9d6} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0~(0x1\+UL $<$$<$ 3)}

Universal Asynchronous Receiver/\+Transmitter 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga212f03794aca98d7bcf218057a97af33}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_UART0\_DEFAULT@{CMU\_HFPERCLKEN0\_UART0\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_UART0\_DEFAULT@{CMU\_HFPERCLKEN0\_UART0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_UART0\_DEFAULT}{CMU\_HFPERCLKEN0\_UART0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga212f03794aca98d7bcf218057a97af33} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaee46052f6bc5e6fa10f2537180aa4a2b}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART0\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae9148507d5681fbd03a5158cad115b82}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_UART1@{CMU\_HFPERCLKEN0\_UART1}}
\index{CMU\_HFPERCLKEN0\_UART1@{CMU\_HFPERCLKEN0\_UART1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_UART1}{CMU\_HFPERCLKEN0\_UART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae9148507d5681fbd03a5158cad115b82} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1~(0x1\+UL $<$$<$ 4)}

Universal Asynchronous Receiver/\+Transmitter 1 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae85128c9dd3b95d778a3a5c81ce0d5d8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_UART1\_DEFAULT@{CMU\_HFPERCLKEN0\_UART1\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_UART1\_DEFAULT@{CMU\_HFPERCLKEN0\_UART1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_UART1\_DEFAULT}{CMU\_HFPERCLKEN0\_UART1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae85128c9dd3b95d778a3a5c81ce0d5d8} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4da99f27041e8a9c2cd4b13c8e15535c}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+UART1\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5290d8724c2a391c6645a973d45b1b35}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_USART0@{CMU\_HFPERCLKEN0\_USART0}}
\index{CMU\_HFPERCLKEN0\_USART0@{CMU\_HFPERCLKEN0\_USART0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_USART0}{CMU\_HFPERCLKEN0\_USART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5290d8724c2a391c6645a973d45b1b35} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0~(0x1\+UL $<$$<$ 0)}

Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1976ca47e8521e085dd4e50f1b168c89}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_USART0\_DEFAULT@{CMU\_HFPERCLKEN0\_USART0\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_USART0\_DEFAULT@{CMU\_HFPERCLKEN0\_USART0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_USART0\_DEFAULT}{CMU\_HFPERCLKEN0\_USART0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1976ca47e8521e085dd4e50f1b168c89} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac620833eab35f935bde43d5ecb0e5f32}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8e2e53561f51dc5610e90fe83729ad4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_USART1@{CMU\_HFPERCLKEN0\_USART1}}
\index{CMU\_HFPERCLKEN0\_USART1@{CMU\_HFPERCLKEN0\_USART1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_USART1}{CMU\_HFPERCLKEN0\_USART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8e2e53561f51dc5610e90fe83729ad4} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1~(0x1\+UL $<$$<$ 1)}

Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 1 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d685a1e72ab06be4c82715939b8c209}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_USART1\_DEFAULT@{CMU\_HFPERCLKEN0\_USART1\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_USART1\_DEFAULT@{CMU\_HFPERCLKEN0\_USART1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_USART1\_DEFAULT}{CMU\_HFPERCLKEN0\_USART1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d685a1e72ab06be4c82715939b8c209} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1c8b671d29f874eb729dfba51804a23a}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART1\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac731e959644c4f2b65f35e726fba7c57}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_USART2@{CMU\_HFPERCLKEN0\_USART2}}
\index{CMU\_HFPERCLKEN0\_USART2@{CMU\_HFPERCLKEN0\_USART2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_USART2}{CMU\_HFPERCLKEN0\_USART2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac731e959644c4f2b65f35e726fba7c57} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2~(0x1\+UL $<$$<$ 2)}

Universal Synchronous/\+Asynchronous Receiver/\+Transmitter 2 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac418bb8e6c76a4c5bf97a413e71762ec}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_USART2\_DEFAULT@{CMU\_HFPERCLKEN0\_USART2\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_USART2\_DEFAULT@{CMU\_HFPERCLKEN0\_USART2\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_USART2\_DEFAULT}{CMU\_HFPERCLKEN0\_USART2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac418bb8e6c76a4c5bf97a413e71762ec} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadb02aab2ffb4a8badf88f957a90ee680}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+USART2\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0791be4b90472b30b2839bad7dd8e46}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_VCMP@{CMU\_HFPERCLKEN0\_VCMP}}
\index{CMU\_HFPERCLKEN0\_VCMP@{CMU\_HFPERCLKEN0\_VCMP}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_VCMP}{CMU\_HFPERCLKEN0\_VCMP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0791be4b90472b30b2839bad7dd8e46} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP~(0x1\+UL $<$$<$ 14)}

Voltage Comparator Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga92637f9838b1bbff7882dfdf0712ea12}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFPERCLKEN0\_VCMP\_DEFAULT@{CMU\_HFPERCLKEN0\_VCMP\_DEFAULT}}
\index{CMU\_HFPERCLKEN0\_VCMP\_DEFAULT@{CMU\_HFPERCLKEN0\_VCMP\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFPERCLKEN0\_VCMP\_DEFAULT}{CMU\_HFPERCLKEN0\_VCMP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga92637f9838b1bbff7882dfdf0712ea12} 
\#define CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e88702a16e941bf0fa5f1da606a47f0}{\+\_\+\+CMU\+\_\+\+HFPERCLKEN0\+\_\+\+VCMP\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for CMU\+\_\+\+HFPERCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga24b72f8f0983aad0fe9a476328c585c8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_BAND\_11MHZ@{CMU\_HFRCOCTRL\_BAND\_11MHZ}}
\index{CMU\_HFRCOCTRL\_BAND\_11MHZ@{CMU\_HFRCOCTRL\_BAND\_11MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_BAND\_11MHZ}{CMU\_HFRCOCTRL\_BAND\_11MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga24b72f8f0983aad0fe9a476328c585c8} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a8f238c378a633cd176c88deda1cfcf}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+11\+MHZ}} $<$$<$ 8)}

Shifted mode 11MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9580a7d208dd2b8194318dd36dd34f60}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_BAND\_14MHZ@{CMU\_HFRCOCTRL\_BAND\_14MHZ}}
\index{CMU\_HFRCOCTRL\_BAND\_14MHZ@{CMU\_HFRCOCTRL\_BAND\_14MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_BAND\_14MHZ}{CMU\_HFRCOCTRL\_BAND\_14MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9580a7d208dd2b8194318dd36dd34f60} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga68b27b3675939926d3b1f48a10fbab8f}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+14\+MHZ}} $<$$<$ 8)}

Shifted mode 14MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gacdf2aa36837ebca928e0aa001c634484}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_BAND\_1MHZ@{CMU\_HFRCOCTRL\_BAND\_1MHZ}}
\index{CMU\_HFRCOCTRL\_BAND\_1MHZ@{CMU\_HFRCOCTRL\_BAND\_1MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_BAND\_1MHZ}{CMU\_HFRCOCTRL\_BAND\_1MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gacdf2aa36837ebca928e0aa001c634484} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga968957aee531048484d700623a081581}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+1\+MHZ}} $<$$<$ 8)}

Shifted mode 1MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c946250fae7e269354db54290a5d30f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_BAND\_21MHZ@{CMU\_HFRCOCTRL\_BAND\_21MHZ}}
\index{CMU\_HFRCOCTRL\_BAND\_21MHZ@{CMU\_HFRCOCTRL\_BAND\_21MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_BAND\_21MHZ}{CMU\_HFRCOCTRL\_BAND\_21MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c946250fae7e269354db54290a5d30f} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d5b65895ad5dde88bf1c4f8441f21f7}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+21\+MHZ}} $<$$<$ 8)}

Shifted mode 21MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1de66b2604acc99354743dc4ace896fb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_BAND\_28MHZ@{CMU\_HFRCOCTRL\_BAND\_28MHZ}}
\index{CMU\_HFRCOCTRL\_BAND\_28MHZ@{CMU\_HFRCOCTRL\_BAND\_28MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_BAND\_28MHZ}{CMU\_HFRCOCTRL\_BAND\_28MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1de66b2604acc99354743dc4ace896fb} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga68305970142d91e40f95e70def6d9ce8}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+28\+MHZ}} $<$$<$ 8)}

Shifted mode 28MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cbc5d2130cac2485fcdae4a95deda7e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_BAND\_7MHZ@{CMU\_HFRCOCTRL\_BAND\_7MHZ}}
\index{CMU\_HFRCOCTRL\_BAND\_7MHZ@{CMU\_HFRCOCTRL\_BAND\_7MHZ}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_BAND\_7MHZ}{CMU\_HFRCOCTRL\_BAND\_7MHZ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cbc5d2130cac2485fcdae4a95deda7e} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga642754a86750985212bcdff8dfd479ba}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+7\+MHZ}} $<$$<$ 8)}

Shifted mode 7MHZ for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2832e2e644df9c83f509601e01df0bec}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_BAND\_DEFAULT@{CMU\_HFRCOCTRL\_BAND\_DEFAULT}}
\index{CMU\_HFRCOCTRL\_BAND\_DEFAULT@{CMU\_HFRCOCTRL\_BAND\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_BAND\_DEFAULT}{CMU\_HFRCOCTRL\_BAND\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2832e2e644df9c83f509601e01df0bec} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6030ccee973a58391b01b1eea2e2dc58}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+BAND\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8b072b73358b05f35099e88b77aacc7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT@{CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT}}
\index{CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT@{CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT}{CMU\_HFRCOCTRL\_SUDELAY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8b072b73358b05f35099e88b77aacc7} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4821fc42fdb07d33917b1781b04e542}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+SUDELAY\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5194d648439b74e44f9360e0764aa9bb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_HFRCOCTRL\_TUNING\_DEFAULT@{CMU\_HFRCOCTRL\_TUNING\_DEFAULT}}
\index{CMU\_HFRCOCTRL\_TUNING\_DEFAULT@{CMU\_HFRCOCTRL\_TUNING\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_HFRCOCTRL\_TUNING\_DEFAULT}{CMU\_HFRCOCTRL\_TUNING\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5194d648439b74e44f9360e0764aa9bb} 
\#define CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b0b4489d6fd9b6f54aa14db97e4166c}{\+\_\+\+CMU\+\_\+\+HFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+HFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga800932f13f518dd1f26526c28e4b5e16}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_AUXHFRCORDY@{CMU\_IEN\_AUXHFRCORDY}}
\index{CMU\_IEN\_AUXHFRCORDY@{CMU\_IEN\_AUXHFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_AUXHFRCORDY}{CMU\_IEN\_AUXHFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga800932f13f518dd1f26526c28e4b5e16} 
\#define CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY~(0x1\+UL $<$$<$ 4)}

AUXHFRCO Ready Interrupt Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8540a4a329ea73b7a586b177403e229f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_AUXHFRCORDY\_DEFAULT@{CMU\_IEN\_AUXHFRCORDY\_DEFAULT}}
\index{CMU\_IEN\_AUXHFRCORDY\_DEFAULT@{CMU\_IEN\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_AUXHFRCORDY\_DEFAULT}{CMU\_IEN\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8540a4a329ea73b7a586b177403e229f} 
\#define CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3a131f078a184c21f2cd6e48501a1b72}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0633adee16174e72ffb5cb3e2548f69}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_CALOF@{CMU\_IEN\_CALOF}}
\index{CMU\_IEN\_CALOF@{CMU\_IEN\_CALOF}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_CALOF}{CMU\_IEN\_CALOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa0633adee16174e72ffb5cb3e2548f69} 
\#define CMU\+\_\+\+IEN\+\_\+\+CALOF~(0x1\+UL $<$$<$ 6)}

Calibration Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7fd7dc88412995262748e92509868c7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_CALOF\_DEFAULT@{CMU\_IEN\_CALOF\_DEFAULT}}
\index{CMU\_IEN\_CALOF\_DEFAULT@{CMU\_IEN\_CALOF\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_CALOF\_DEFAULT}{CMU\_IEN\_CALOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7fd7dc88412995262748e92509868c7} 
\#define CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0e3b102059a85d073839abff6cb06636}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALOF\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf431102bafea94c28c4bf23779dfffa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_CALRDY@{CMU\_IEN\_CALRDY}}
\index{CMU\_IEN\_CALRDY@{CMU\_IEN\_CALRDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_CALRDY}{CMU\_IEN\_CALRDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf431102bafea94c28c4bf23779dfffa} 
\#define CMU\+\_\+\+IEN\+\_\+\+CALRDY~(0x1\+UL $<$$<$ 5)}

Calibration Ready Interrupt Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga58636922e134f53be71b6bee96fb7ccb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_CALRDY\_DEFAULT@{CMU\_IEN\_CALRDY\_DEFAULT}}
\index{CMU\_IEN\_CALRDY\_DEFAULT@{CMU\_IEN\_CALRDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_CALRDY\_DEFAULT}{CMU\_IEN\_CALRDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga58636922e134f53be71b6bee96fb7ccb} 
\#define CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae02e2600a800e62ad409857abc5a2bcb}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+CALRDY\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadb6a242bbfe3a9ee9b8dfeda9106f54a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_HFRCORDY@{CMU\_IEN\_HFRCORDY}}
\index{CMU\_IEN\_HFRCORDY@{CMU\_IEN\_HFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_HFRCORDY}{CMU\_IEN\_HFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadb6a242bbfe3a9ee9b8dfeda9106f54a} 
\#define CMU\+\_\+\+IEN\+\_\+\+HFRCORDY~(0x1\+UL $<$$<$ 0)}

HFRCO Ready Interrupt Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga479df52029214abe01563e3a3d9e0670}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_HFRCORDY\_DEFAULT@{CMU\_IEN\_HFRCORDY\_DEFAULT}}
\index{CMU\_IEN\_HFRCORDY\_DEFAULT@{CMU\_IEN\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_HFRCORDY\_DEFAULT}{CMU\_IEN\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga479df52029214abe01563e3a3d9e0670} 
\#define CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf0e9f3252ff4e462f59089cbf53447d9}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga322a983c9b5f7253705629bf80f7a163}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_HFXORDY@{CMU\_IEN\_HFXORDY}}
\index{CMU\_IEN\_HFXORDY@{CMU\_IEN\_HFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_HFXORDY}{CMU\_IEN\_HFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga322a983c9b5f7253705629bf80f7a163} 
\#define CMU\+\_\+\+IEN\+\_\+\+HFXORDY~(0x1\+UL $<$$<$ 1)}

HFXO Ready Interrupt Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaedba319e0d902e3fa45febde5cd6661f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_HFXORDY\_DEFAULT@{CMU\_IEN\_HFXORDY\_DEFAULT}}
\index{CMU\_IEN\_HFXORDY\_DEFAULT@{CMU\_IEN\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_HFXORDY\_DEFAULT}{CMU\_IEN\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaedba319e0d902e3fa45febde5cd6661f} 
\#define CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga091b0bc17efe01215235af07588baac7}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8b0b9f763c29a050f0c6a84f6121392d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_LFRCORDY@{CMU\_IEN\_LFRCORDY}}
\index{CMU\_IEN\_LFRCORDY@{CMU\_IEN\_LFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_LFRCORDY}{CMU\_IEN\_LFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8b0b9f763c29a050f0c6a84f6121392d} 
\#define CMU\+\_\+\+IEN\+\_\+\+LFRCORDY~(0x1\+UL $<$$<$ 2)}

LFRCO Ready Interrupt Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaebb55d394feda07086674f4892854382}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_LFRCORDY\_DEFAULT@{CMU\_IEN\_LFRCORDY\_DEFAULT}}
\index{CMU\_IEN\_LFRCORDY\_DEFAULT@{CMU\_IEN\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_LFRCORDY\_DEFAULT}{CMU\_IEN\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaebb55d394feda07086674f4892854382} 
\#define CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf63f9db8fe5e32a97deba62d0dd47ec9}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga60349f54b7b667ebd8fe2e6bfdc21603}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_LFXORDY@{CMU\_IEN\_LFXORDY}}
\index{CMU\_IEN\_LFXORDY@{CMU\_IEN\_LFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_LFXORDY}{CMU\_IEN\_LFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga60349f54b7b667ebd8fe2e6bfdc21603} 
\#define CMU\+\_\+\+IEN\+\_\+\+LFXORDY~(0x1\+UL $<$$<$ 3)}

LFXO Ready Interrupt Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa078fafb764a28b89819cc680462bfc8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_LFXORDY\_DEFAULT@{CMU\_IEN\_LFXORDY\_DEFAULT}}
\index{CMU\_IEN\_LFXORDY\_DEFAULT@{CMU\_IEN\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_LFXORDY\_DEFAULT}{CMU\_IEN\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa078fafb764a28b89819cc680462bfc8} 
\#define CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga40755e7bcc9a6bff0d23fd3da2eb4dce}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad648db35c019a740db7d7a6073264b9f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_USBCHFCLKSEL@{CMU\_IEN\_USBCHFCLKSEL}}
\index{CMU\_IEN\_USBCHFCLKSEL@{CMU\_IEN\_USBCHFCLKSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_USBCHFCLKSEL}{CMU\_IEN\_USBCHFCLKSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad648db35c019a740db7d7a6073264b9f} 
\#define CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL~(0x1\+UL $<$$<$ 7)}

USBC HFCLK Selected Interrupt Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b61a3a3b5bf590af4b093d93d20aa37}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IEN\_USBCHFCLKSEL\_DEFAULT@{CMU\_IEN\_USBCHFCLKSEL\_DEFAULT}}
\index{CMU\_IEN\_USBCHFCLKSEL\_DEFAULT@{CMU\_IEN\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IEN\_USBCHFCLKSEL\_DEFAULT}{CMU\_IEN\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b61a3a3b5bf590af4b093d93d20aa37} 
\#define CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cbb904c83bcc961380374b5c15bb62b}{\+\_\+\+CMU\+\_\+\+IEN\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for CMU\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf00d64a71420324cb120cfbbb3d154ff}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_AUXHFRCORDY@{CMU\_IF\_AUXHFRCORDY}}
\index{CMU\_IF\_AUXHFRCORDY@{CMU\_IF\_AUXHFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_AUXHFRCORDY}{CMU\_IF\_AUXHFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf00d64a71420324cb120cfbbb3d154ff} 
\#define CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY~(0x1\+UL $<$$<$ 4)}

AUXHFRCO Ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2298ae927a726338bcf2e45318b45b2a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_AUXHFRCORDY\_DEFAULT@{CMU\_IF\_AUXHFRCORDY\_DEFAULT}}
\index{CMU\_IF\_AUXHFRCORDY\_DEFAULT@{CMU\_IF\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_AUXHFRCORDY\_DEFAULT}{CMU\_IF\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2298ae927a726338bcf2e45318b45b2a} 
\#define CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga45ff6cbf5c7e1d8e228577d9795f9562}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae65c5d84551539b9270d003f101f83d2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_CALOF@{CMU\_IF\_CALOF}}
\index{CMU\_IF\_CALOF@{CMU\_IF\_CALOF}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_CALOF}{CMU\_IF\_CALOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae65c5d84551539b9270d003f101f83d2} 
\#define CMU\+\_\+\+IF\+\_\+\+CALOF~(0x1\+UL $<$$<$ 6)}

Calibration Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf3fd12f6d4d3f2b2a0e5eda90625a07}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_CALOF\_DEFAULT@{CMU\_IF\_CALOF\_DEFAULT}}
\index{CMU\_IF\_CALOF\_DEFAULT@{CMU\_IF\_CALOF\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_CALOF\_DEFAULT}{CMU\_IF\_CALOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaf3fd12f6d4d3f2b2a0e5eda90625a07} 
\#define CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac319c80fcbcffed6adc2f73a17b88787}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALOF\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa53a3adb0af6d190ed102eec3bc2fb6d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_CALRDY@{CMU\_IF\_CALRDY}}
\index{CMU\_IF\_CALRDY@{CMU\_IF\_CALRDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_CALRDY}{CMU\_IF\_CALRDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa53a3adb0af6d190ed102eec3bc2fb6d} 
\#define CMU\+\_\+\+IF\+\_\+\+CALRDY~(0x1\+UL $<$$<$ 5)}

Calibration Ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0987dac9a42c826a9934e5bd67d2b835}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_CALRDY\_DEFAULT@{CMU\_IF\_CALRDY\_DEFAULT}}
\index{CMU\_IF\_CALRDY\_DEFAULT@{CMU\_IF\_CALRDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_CALRDY\_DEFAULT}{CMU\_IF\_CALRDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0987dac9a42c826a9934e5bd67d2b835} 
\#define CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7c600a526240b1b7e30ebef0d1c3b7d}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+CALRDY\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga81f5d3d86c90df32eeb226c8be540d76}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_HFRCORDY@{CMU\_IF\_HFRCORDY}}
\index{CMU\_IF\_HFRCORDY@{CMU\_IF\_HFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_HFRCORDY}{CMU\_IF\_HFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga81f5d3d86c90df32eeb226c8be540d76} 
\#define CMU\+\_\+\+IF\+\_\+\+HFRCORDY~(0x1\+UL $<$$<$ 0)}

HFRCO Ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa632ca63d9c206ce785ac77429fbff3f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_HFRCORDY\_DEFAULT@{CMU\_IF\_HFRCORDY\_DEFAULT}}
\index{CMU\_IF\_HFRCORDY\_DEFAULT@{CMU\_IF\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_HFRCORDY\_DEFAULT}{CMU\_IF\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa632ca63d9c206ce785ac77429fbff3f} 
\#define CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadf96e4f58f5f5af0d2d08bf404c37e05}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3b1015dede0192ae5ccf4a4805d70406}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_HFXORDY@{CMU\_IF\_HFXORDY}}
\index{CMU\_IF\_HFXORDY@{CMU\_IF\_HFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_HFXORDY}{CMU\_IF\_HFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3b1015dede0192ae5ccf4a4805d70406} 
\#define CMU\+\_\+\+IF\+\_\+\+HFXORDY~(0x1\+UL $<$$<$ 1)}

HFXO Ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga61d5ad57383398e52642c6c95cdf04fd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_HFXORDY\_DEFAULT@{CMU\_IF\_HFXORDY\_DEFAULT}}
\index{CMU\_IF\_HFXORDY\_DEFAULT@{CMU\_IF\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_HFXORDY\_DEFAULT}{CMU\_IF\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga61d5ad57383398e52642c6c95cdf04fd} 
\#define CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6dc5e131254b959e09ec422e4b0b3d89}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5aef5d2d8a3b68a66b36f7742a762284}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_LFRCORDY@{CMU\_IF\_LFRCORDY}}
\index{CMU\_IF\_LFRCORDY@{CMU\_IF\_LFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_LFRCORDY}{CMU\_IF\_LFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5aef5d2d8a3b68a66b36f7742a762284} 
\#define CMU\+\_\+\+IF\+\_\+\+LFRCORDY~(0x1\+UL $<$$<$ 2)}

LFRCO Ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b7af75a6e42b55989529a3d76e3becc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_LFRCORDY\_DEFAULT@{CMU\_IF\_LFRCORDY\_DEFAULT}}
\index{CMU\_IF\_LFRCORDY\_DEFAULT@{CMU\_IF\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_LFRCORDY\_DEFAULT}{CMU\_IF\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1b7af75a6e42b55989529a3d76e3becc} 
\#define CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a52d136157f89c1e2efaf1b646da4f8}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab7a8f097c63b68dac8069cd69d1deff3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_LFXORDY@{CMU\_IF\_LFXORDY}}
\index{CMU\_IF\_LFXORDY@{CMU\_IF\_LFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_LFXORDY}{CMU\_IF\_LFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab7a8f097c63b68dac8069cd69d1deff3} 
\#define CMU\+\_\+\+IF\+\_\+\+LFXORDY~(0x1\+UL $<$$<$ 3)}

LFXO Ready Interrupt Flag \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a2733a482b43cb49c0948115ea8f8ed}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_LFXORDY\_DEFAULT@{CMU\_IF\_LFXORDY\_DEFAULT}}
\index{CMU\_IF\_LFXORDY\_DEFAULT@{CMU\_IF\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_LFXORDY\_DEFAULT}{CMU\_IF\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a2733a482b43cb49c0948115ea8f8ed} 
\#define CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3cee7d673f2598f67125d7b28e9fc51c}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae08672c32c58eeefa4ebca098fc86ed6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_USBCHFCLKSEL@{CMU\_IF\_USBCHFCLKSEL}}
\index{CMU\_IF\_USBCHFCLKSEL@{CMU\_IF\_USBCHFCLKSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_USBCHFCLKSEL}{CMU\_IF\_USBCHFCLKSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae08672c32c58eeefa4ebca098fc86ed6} 
\#define CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL~(0x1\+UL $<$$<$ 7)}

USBC HFCLK Selected Interrupt Flag \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6d6c3ac18c9974c2cd80225fac1d453}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IF\_USBCHFCLKSEL\_DEFAULT@{CMU\_IF\_USBCHFCLKSEL\_DEFAULT}}
\index{CMU\_IF\_USBCHFCLKSEL\_DEFAULT@{CMU\_IF\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IF\_USBCHFCLKSEL\_DEFAULT}{CMU\_IF\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa6d6c3ac18c9974c2cd80225fac1d453} 
\#define CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga590ec6a87086245f06fe8976155ae290}{\+\_\+\+CMU\+\_\+\+IF\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for CMU\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ef33c41974076debbb71ec245142c42}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_AUXHFRCORDY@{CMU\_IFC\_AUXHFRCORDY}}
\index{CMU\_IFC\_AUXHFRCORDY@{CMU\_IFC\_AUXHFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_AUXHFRCORDY}{CMU\_IFC\_AUXHFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1ef33c41974076debbb71ec245142c42} 
\#define CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY~(0x1\+UL $<$$<$ 4)}

AUXHFRCO Ready Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae4e219c78d1e386a412ffc43bf843856}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_AUXHFRCORDY\_DEFAULT@{CMU\_IFC\_AUXHFRCORDY\_DEFAULT}}
\index{CMU\_IFC\_AUXHFRCORDY\_DEFAULT@{CMU\_IFC\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_AUXHFRCORDY\_DEFAULT}{CMU\_IFC\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae4e219c78d1e386a412ffc43bf843856} 
\#define CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa365585472fd2b9fac70c6fd02c0757b}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0272fdbd0be6a0e0b6951eb01c1fd000}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_CALOF@{CMU\_IFC\_CALOF}}
\index{CMU\_IFC\_CALOF@{CMU\_IFC\_CALOF}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_CALOF}{CMU\_IFC\_CALOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0272fdbd0be6a0e0b6951eb01c1fd000} 
\#define CMU\+\_\+\+IFC\+\_\+\+CALOF~(0x1\+UL $<$$<$ 6)}

Calibration Overflow Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6bf36fedfed9c745168bdf1d111b52eb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_CALOF\_DEFAULT@{CMU\_IFC\_CALOF\_DEFAULT}}
\index{CMU\_IFC\_CALOF\_DEFAULT@{CMU\_IFC\_CALOF\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_CALOF\_DEFAULT}{CMU\_IFC\_CALOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6bf36fedfed9c745168bdf1d111b52eb} 
\#define CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaed794146ecb21b4cd88e59f5ad2d7a67}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALOF\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga782b932bd0960247b065845b25743ad1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_CALRDY@{CMU\_IFC\_CALRDY}}
\index{CMU\_IFC\_CALRDY@{CMU\_IFC\_CALRDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_CALRDY}{CMU\_IFC\_CALRDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga782b932bd0960247b065845b25743ad1} 
\#define CMU\+\_\+\+IFC\+\_\+\+CALRDY~(0x1\+UL $<$$<$ 5)}

Calibration Ready Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6f1f8664d3c03e2b11b54b2b01205f0a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_CALRDY\_DEFAULT@{CMU\_IFC\_CALRDY\_DEFAULT}}
\index{CMU\_IFC\_CALRDY\_DEFAULT@{CMU\_IFC\_CALRDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_CALRDY\_DEFAULT}{CMU\_IFC\_CALRDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6f1f8664d3c03e2b11b54b2b01205f0a} 
\#define CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga694f541c8c77e4599fd9d8e4536d21f5}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+CALRDY\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa83ab340782d3042901fc99701cb2983}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_HFRCORDY@{CMU\_IFC\_HFRCORDY}}
\index{CMU\_IFC\_HFRCORDY@{CMU\_IFC\_HFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_HFRCORDY}{CMU\_IFC\_HFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa83ab340782d3042901fc99701cb2983} 
\#define CMU\+\_\+\+IFC\+\_\+\+HFRCORDY~(0x1\+UL $<$$<$ 0)}

HFRCO Ready Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabb64b7b7fbf8e45565bd31d11a831e03}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_HFRCORDY\_DEFAULT@{CMU\_IFC\_HFRCORDY\_DEFAULT}}
\index{CMU\_IFC\_HFRCORDY\_DEFAULT@{CMU\_IFC\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_HFRCORDY\_DEFAULT}{CMU\_IFC\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabb64b7b7fbf8e45565bd31d11a831e03} 
\#define CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0c860dd04594bc3fed22513a3899a2b9}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a9247b45422b8b4cc1da2cab27e19cb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_HFXORDY@{CMU\_IFC\_HFXORDY}}
\index{CMU\_IFC\_HFXORDY@{CMU\_IFC\_HFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_HFXORDY}{CMU\_IFC\_HFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a9247b45422b8b4cc1da2cab27e19cb} 
\#define CMU\+\_\+\+IFC\+\_\+\+HFXORDY~(0x1\+UL $<$$<$ 1)}

HFXO Ready Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8892767eacda30491e53a8fb2b21bdd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_HFXORDY\_DEFAULT@{CMU\_IFC\_HFXORDY\_DEFAULT}}
\index{CMU\_IFC\_HFXORDY\_DEFAULT@{CMU\_IFC\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_HFXORDY\_DEFAULT}{CMU\_IFC\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa8892767eacda30491e53a8fb2b21bdd} 
\#define CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51cd2f93cff6c76e86fa651cd145d121}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae9ce01b977fdc32f57f67d6a6848cf85}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_LFRCORDY@{CMU\_IFC\_LFRCORDY}}
\index{CMU\_IFC\_LFRCORDY@{CMU\_IFC\_LFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_LFRCORDY}{CMU\_IFC\_LFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae9ce01b977fdc32f57f67d6a6848cf85} 
\#define CMU\+\_\+\+IFC\+\_\+\+LFRCORDY~(0x1\+UL $<$$<$ 2)}

LFRCO Ready Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b6a226aa4b4c2fa2253b2c7998125c3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_LFRCORDY\_DEFAULT@{CMU\_IFC\_LFRCORDY\_DEFAULT}}
\index{CMU\_IFC\_LFRCORDY\_DEFAULT@{CMU\_IFC\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_LFRCORDY\_DEFAULT}{CMU\_IFC\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b6a226aa4b4c2fa2253b2c7998125c3} 
\#define CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e1749f1533ef52b2701fdf24384f0d6}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga227397b883b3d46de60d085b597827ca}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_LFXORDY@{CMU\_IFC\_LFXORDY}}
\index{CMU\_IFC\_LFXORDY@{CMU\_IFC\_LFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_LFXORDY}{CMU\_IFC\_LFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga227397b883b3d46de60d085b597827ca} 
\#define CMU\+\_\+\+IFC\+\_\+\+LFXORDY~(0x1\+UL $<$$<$ 3)}

LFXO Ready Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0cb1020e28bd9c86401936556e2b37b7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_LFXORDY\_DEFAULT@{CMU\_IFC\_LFXORDY\_DEFAULT}}
\index{CMU\_IFC\_LFXORDY\_DEFAULT@{CMU\_IFC\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_LFXORDY\_DEFAULT}{CMU\_IFC\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0cb1020e28bd9c86401936556e2b37b7} 
\#define CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga603bcf00a0e7588a8f97adcb05752e89}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga379445e8f5a892bc3164cc6136723729}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_USBCHFCLKSEL@{CMU\_IFC\_USBCHFCLKSEL}}
\index{CMU\_IFC\_USBCHFCLKSEL@{CMU\_IFC\_USBCHFCLKSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_USBCHFCLKSEL}{CMU\_IFC\_USBCHFCLKSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga379445e8f5a892bc3164cc6136723729} 
\#define CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL~(0x1\+UL $<$$<$ 7)}

USBC HFCLK Selected Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga23ed020f41a59e7a33fde2394999f50a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFC\_USBCHFCLKSEL\_DEFAULT@{CMU\_IFC\_USBCHFCLKSEL\_DEFAULT}}
\index{CMU\_IFC\_USBCHFCLKSEL\_DEFAULT@{CMU\_IFC\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFC\_USBCHFCLKSEL\_DEFAULT}{CMU\_IFC\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga23ed020f41a59e7a33fde2394999f50a} 
\#define CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad3eaf9ca6e5f5f5213e506653aac50ad}{\+\_\+\+CMU\+\_\+\+IFC\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for CMU\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac6b66abe5b04d649e1e2cc206b939bab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_AUXHFRCORDY@{CMU\_IFS\_AUXHFRCORDY}}
\index{CMU\_IFS\_AUXHFRCORDY@{CMU\_IFS\_AUXHFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_AUXHFRCORDY}{CMU\_IFS\_AUXHFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac6b66abe5b04d649e1e2cc206b939bab} 
\#define CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY~(0x1\+UL $<$$<$ 4)}

AUXHFRCO Ready Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3eb3024e0d2359f46b888c390f2174a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_AUXHFRCORDY\_DEFAULT@{CMU\_IFS\_AUXHFRCORDY\_DEFAULT}}
\index{CMU\_IFS\_AUXHFRCORDY\_DEFAULT@{CMU\_IFS\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_AUXHFRCORDY\_DEFAULT}{CMU\_IFS\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3eb3024e0d2359f46b888c390f2174a} 
\#define CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf51fcbdd395de267912c886ece56b855}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga27100aec1ec684dae4da8843f07d84e8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_CALOF@{CMU\_IFS\_CALOF}}
\index{CMU\_IFS\_CALOF@{CMU\_IFS\_CALOF}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_CALOF}{CMU\_IFS\_CALOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga27100aec1ec684dae4da8843f07d84e8} 
\#define CMU\+\_\+\+IFS\+\_\+\+CALOF~(0x1\+UL $<$$<$ 6)}

Calibration Overflow Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3d6cf02bc31dfa4decb0e0edcd8c5d8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_CALOF\_DEFAULT@{CMU\_IFS\_CALOF\_DEFAULT}}
\index{CMU\_IFS\_CALOF\_DEFAULT@{CMU\_IFS\_CALOF\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_CALOF\_DEFAULT}{CMU\_IFS\_CALOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf3d6cf02bc31dfa4decb0e0edcd8c5d8} 
\#define CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6cd7c56fe80ce0f5fb94c1fc7211d927}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALOF\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gada3c1d895e70f08bfae1154f48482c0c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_CALRDY@{CMU\_IFS\_CALRDY}}
\index{CMU\_IFS\_CALRDY@{CMU\_IFS\_CALRDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_CALRDY}{CMU\_IFS\_CALRDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gada3c1d895e70f08bfae1154f48482c0c} 
\#define CMU\+\_\+\+IFS\+\_\+\+CALRDY~(0x1\+UL $<$$<$ 5)}

Calibration Ready Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa146ea0b613be60ab9e0b21c326f290f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_CALRDY\_DEFAULT@{CMU\_IFS\_CALRDY\_DEFAULT}}
\index{CMU\_IFS\_CALRDY\_DEFAULT@{CMU\_IFS\_CALRDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_CALRDY\_DEFAULT}{CMU\_IFS\_CALRDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa146ea0b613be60ab9e0b21c326f290f} 
\#define CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaddfc9bab039047a24b5e9e8b5bc03d86}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+CALRDY\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b893f5fef39c046ca8a24d5738bdd06}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_HFRCORDY@{CMU\_IFS\_HFRCORDY}}
\index{CMU\_IFS\_HFRCORDY@{CMU\_IFS\_HFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_HFRCORDY}{CMU\_IFS\_HFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b893f5fef39c046ca8a24d5738bdd06} 
\#define CMU\+\_\+\+IFS\+\_\+\+HFRCORDY~(0x1\+UL $<$$<$ 0)}

HFRCO Ready Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae848b6381c667a2d212f67e8388e7055}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_HFRCORDY\_DEFAULT@{CMU\_IFS\_HFRCORDY\_DEFAULT}}
\index{CMU\_IFS\_HFRCORDY\_DEFAULT@{CMU\_IFS\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_HFRCORDY\_DEFAULT}{CMU\_IFS\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae848b6381c667a2d212f67e8388e7055} 
\#define CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac0b33949349e341785fa3d4485cd24ee}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a8249ca4206412488caece3ce902a78}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_HFXORDY@{CMU\_IFS\_HFXORDY}}
\index{CMU\_IFS\_HFXORDY@{CMU\_IFS\_HFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_HFXORDY}{CMU\_IFS\_HFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a8249ca4206412488caece3ce902a78} 
\#define CMU\+\_\+\+IFS\+\_\+\+HFXORDY~(0x1\+UL $<$$<$ 1)}

HFXO Ready Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d5dcb66fba7fc0bd345730ba4c36d25}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_HFXORDY\_DEFAULT@{CMU\_IFS\_HFXORDY\_DEFAULT}}
\index{CMU\_IFS\_HFXORDY\_DEFAULT@{CMU\_IFS\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_HFXORDY\_DEFAULT}{CMU\_IFS\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d5dcb66fba7fc0bd345730ba4c36d25} 
\#define CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga672c05e8ae941164ad783d116de7f82e}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga729bc45e713ef91ebe149ffd954196f3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_LFRCORDY@{CMU\_IFS\_LFRCORDY}}
\index{CMU\_IFS\_LFRCORDY@{CMU\_IFS\_LFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_LFRCORDY}{CMU\_IFS\_LFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga729bc45e713ef91ebe149ffd954196f3} 
\#define CMU\+\_\+\+IFS\+\_\+\+LFRCORDY~(0x1\+UL $<$$<$ 2)}

LFRCO Ready Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae9feb30fe08a44b948b2d4ad4e5e9606}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_LFRCORDY\_DEFAULT@{CMU\_IFS\_LFRCORDY\_DEFAULT}}
\index{CMU\_IFS\_LFRCORDY\_DEFAULT@{CMU\_IFS\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_LFRCORDY\_DEFAULT}{CMU\_IFS\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae9feb30fe08a44b948b2d4ad4e5e9606} 
\#define CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga99941caa001de22e5a289e814c598f41}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga27bee612544f020cd0528adbe9e86808}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_LFXORDY@{CMU\_IFS\_LFXORDY}}
\index{CMU\_IFS\_LFXORDY@{CMU\_IFS\_LFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_LFXORDY}{CMU\_IFS\_LFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga27bee612544f020cd0528adbe9e86808} 
\#define CMU\+\_\+\+IFS\+\_\+\+LFXORDY~(0x1\+UL $<$$<$ 3)}

LFXO Ready Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabc4617386c75117dc634b71a97f59ee2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_LFXORDY\_DEFAULT@{CMU\_IFS\_LFXORDY\_DEFAULT}}
\index{CMU\_IFS\_LFXORDY\_DEFAULT@{CMU\_IFS\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_LFXORDY\_DEFAULT}{CMU\_IFS\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabc4617386c75117dc634b71a97f59ee2} 
\#define CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3711dd1e95421da72f52f7170ac59f93}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3465880f4ac99bde5ab3cd6bd4a24f6c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_USBCHFCLKSEL@{CMU\_IFS\_USBCHFCLKSEL}}
\index{CMU\_IFS\_USBCHFCLKSEL@{CMU\_IFS\_USBCHFCLKSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_USBCHFCLKSEL}{CMU\_IFS\_USBCHFCLKSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3465880f4ac99bde5ab3cd6bd4a24f6c} 
\#define CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL~(0x1\+UL $<$$<$ 7)}

USBC HFCLK Selected Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2a7a7b4fd5b814a690ca6c4e6886a0a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_IFS\_USBCHFCLKSEL\_DEFAULT@{CMU\_IFS\_USBCHFCLKSEL\_DEFAULT}}
\index{CMU\_IFS\_USBCHFCLKSEL\_DEFAULT@{CMU\_IFS\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_IFS\_USBCHFCLKSEL\_DEFAULT}{CMU\_IFS\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2a7a7b4fd5b814a690ca6c4e6886a0a} 
\#define CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga168c0166b3140cfaa6b276962fb3c5a0}{\+\_\+\+CMU\+\_\+\+IFS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for CMU\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e88142d256874ed2c1399e2c0b14109}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_FDIV\_DEFAULT@{CMU\_LCDCTRL\_FDIV\_DEFAULT}}
\index{CMU\_LCDCTRL\_FDIV\_DEFAULT@{CMU\_LCDCTRL\_FDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_FDIV\_DEFAULT}{CMU\_LCDCTRL\_FDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e88142d256874ed2c1399e2c0b14109} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3581c9e2714ed7e2bf97b8519e7ca0db}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+FDIV\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab5eea31f51c9a9c0642b0c04171c359d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DEFAULT@{CMU\_LCDCTRL\_VBFDIV\_DEFAULT}}
\index{CMU\_LCDCTRL\_VBFDIV\_DEFAULT@{CMU\_LCDCTRL\_VBFDIV\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DEFAULT}{CMU\_LCDCTRL\_VBFDIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab5eea31f51c9a9c0642b0c04171c359d} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga365a16bc7d1aff2e653243b92777019c}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b06da7f3ea6caad49ea2bc305e2e034}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DIV1@{CMU\_LCDCTRL\_VBFDIV\_DIV1}}
\index{CMU\_LCDCTRL\_VBFDIV\_DIV1@{CMU\_LCDCTRL\_VBFDIV\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DIV1}{CMU\_LCDCTRL\_VBFDIV\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b06da7f3ea6caad49ea2bc305e2e034} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV1~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab98e379250449a76d8e2a1a330b58c77}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV1}} $<$$<$ 4)}

Shifted mode DIV1 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaca48060085a034826967fb7bf9a7493b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DIV128@{CMU\_LCDCTRL\_VBFDIV\_DIV128}}
\index{CMU\_LCDCTRL\_VBFDIV\_DIV128@{CMU\_LCDCTRL\_VBFDIV\_DIV128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DIV128}{CMU\_LCDCTRL\_VBFDIV\_DIV128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaca48060085a034826967fb7bf9a7493b} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV128~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54d3385c28a92bbcf810bcb4cfc10810}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV128}} $<$$<$ 4)}

Shifted mode DIV128 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga04daa26abb2478b0268e837b888bd501}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DIV16@{CMU\_LCDCTRL\_VBFDIV\_DIV16}}
\index{CMU\_LCDCTRL\_VBFDIV\_DIV16@{CMU\_LCDCTRL\_VBFDIV\_DIV16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DIV16}{CMU\_LCDCTRL\_VBFDIV\_DIV16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga04daa26abb2478b0268e837b888bd501} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV16~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga67759b1b7d0995ca2219e34e850c35aa}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV16}} $<$$<$ 4)}

Shifted mode DIV16 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e4df0ad817980574b73d0603edcb76}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DIV2@{CMU\_LCDCTRL\_VBFDIV\_DIV2}}
\index{CMU\_LCDCTRL\_VBFDIV\_DIV2@{CMU\_LCDCTRL\_VBFDIV\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DIV2}{CMU\_LCDCTRL\_VBFDIV\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga83e4df0ad817980574b73d0603edcb76} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaecba3b2410bade37b0c33bbe14a7b1aa}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV2}} $<$$<$ 4)}

Shifted mode DIV2 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa493821dd1f863e03e174990a87c2870}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DIV32@{CMU\_LCDCTRL\_VBFDIV\_DIV32}}
\index{CMU\_LCDCTRL\_VBFDIV\_DIV32@{CMU\_LCDCTRL\_VBFDIV\_DIV32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DIV32}{CMU\_LCDCTRL\_VBFDIV\_DIV32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa493821dd1f863e03e174990a87c2870} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV32~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6913f429c31f18c80551f1c00f9a8ac3}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV32}} $<$$<$ 4)}

Shifted mode DIV32 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab1b253d317922ef15d2e0f96fcdecd1a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DIV4@{CMU\_LCDCTRL\_VBFDIV\_DIV4}}
\index{CMU\_LCDCTRL\_VBFDIV\_DIV4@{CMU\_LCDCTRL\_VBFDIV\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DIV4}{CMU\_LCDCTRL\_VBFDIV\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab1b253d317922ef15d2e0f96fcdecd1a} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gadb148ddd1f6b266a1ab6b757a15981d1}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV4}} $<$$<$ 4)}

Shifted mode DIV4 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga93b77aa445b44fd832489b8a11232135}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DIV64@{CMU\_LCDCTRL\_VBFDIV\_DIV64}}
\index{CMU\_LCDCTRL\_VBFDIV\_DIV64@{CMU\_LCDCTRL\_VBFDIV\_DIV64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DIV64}{CMU\_LCDCTRL\_VBFDIV\_DIV64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga93b77aa445b44fd832489b8a11232135} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV64~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b3d2e3a0c3f122fb8e39f78eba47f64}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV64}} $<$$<$ 4)}

Shifted mode DIV64 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga23f5d5549f0f0e94358b91f983eef4a7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBFDIV\_DIV8@{CMU\_LCDCTRL\_VBFDIV\_DIV8}}
\index{CMU\_LCDCTRL\_VBFDIV\_DIV8@{CMU\_LCDCTRL\_VBFDIV\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBFDIV\_DIV8}{CMU\_LCDCTRL\_VBFDIV\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga23f5d5549f0f0e94358b91f983eef4a7} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga13efcfa8acf96f7e06a10fbe740a87e9}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBFDIV\+\_\+\+DIV8}} $<$$<$ 4)}

Shifted mode DIV8 for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaabdf95a43f2d0106153d23343ccf236}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBOOSTEN@{CMU\_LCDCTRL\_VBOOSTEN}}
\index{CMU\_LCDCTRL\_VBOOSTEN@{CMU\_LCDCTRL\_VBOOSTEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBOOSTEN}{CMU\_LCDCTRL\_VBOOSTEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaabdf95a43f2d0106153d23343ccf236} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN~(0x1\+UL $<$$<$ 3)}

Voltage Boost Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac47d8e0007a2ad3743add230a91afc78}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT@{CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT}}
\index{CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT@{CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT}{CMU\_LCDCTRL\_VBOOSTEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac47d8e0007a2ad3743add230a91afc78} 
\#define CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad4cf5e27418092b70855912648fc6512}{\+\_\+\+CMU\+\_\+\+LCDCTRL\+\_\+\+VBOOSTEN\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+LCDCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga29fb9912cfbcb2fe183868c28cbfd539}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFACLKEN0\_LCD@{CMU\_LFACLKEN0\_LCD}}
\index{CMU\_LFACLKEN0\_LCD@{CMU\_LFACLKEN0\_LCD}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFACLKEN0\_LCD}{CMU\_LFACLKEN0\_LCD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga29fb9912cfbcb2fe183868c28cbfd539} 
\#define CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD~(0x1\+UL $<$$<$ 3)}

Liquid Crystal Display Controller Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga036beb0bfb117836757d27f1adb11585}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFACLKEN0\_LCD\_DEFAULT@{CMU\_LFACLKEN0\_LCD\_DEFAULT}}
\index{CMU\_LFACLKEN0\_LCD\_DEFAULT@{CMU\_LFACLKEN0\_LCD\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFACLKEN0\_LCD\_DEFAULT}{CMU\_LFACLKEN0\_LCD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga036beb0bfb117836757d27f1adb11585} 
\#define CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab07e76ac64d735e24e351ddc7ae32b7c}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LCD\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5eef36420027a6b9de673fc3fbbcc58e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFACLKEN0\_LESENSE@{CMU\_LFACLKEN0\_LESENSE}}
\index{CMU\_LFACLKEN0\_LESENSE@{CMU\_LFACLKEN0\_LESENSE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFACLKEN0\_LESENSE}{CMU\_LFACLKEN0\_LESENSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5eef36420027a6b9de673fc3fbbcc58e} 
\#define CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE~(0x1\+UL $<$$<$ 0)}

Low Energy Sensor Interface Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e5b0a5031efa76ef6c6c9735d335647}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFACLKEN0\_LESENSE\_DEFAULT@{CMU\_LFACLKEN0\_LESENSE\_DEFAULT}}
\index{CMU\_LFACLKEN0\_LESENSE\_DEFAULT@{CMU\_LFACLKEN0\_LESENSE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFACLKEN0\_LESENSE\_DEFAULT}{CMU\_LFACLKEN0\_LESENSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e5b0a5031efa76ef6c6c9735d335647} 
\#define CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7392a0cf95c32400e1dfa0cffe50c67e}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LESENSE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab4103328ece11b77bfae3e264762b502}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFACLKEN0\_LETIMER0@{CMU\_LFACLKEN0\_LETIMER0}}
\index{CMU\_LFACLKEN0\_LETIMER0@{CMU\_LFACLKEN0\_LETIMER0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFACLKEN0\_LETIMER0}{CMU\_LFACLKEN0\_LETIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab4103328ece11b77bfae3e264762b502} 
\#define CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0~(0x1\+UL $<$$<$ 2)}

Low Energy Timer 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga316fc37f591c38ebcf489a9ff5c83754}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFACLKEN0\_LETIMER0\_DEFAULT@{CMU\_LFACLKEN0\_LETIMER0\_DEFAULT}}
\index{CMU\_LFACLKEN0\_LETIMER0\_DEFAULT@{CMU\_LFACLKEN0\_LETIMER0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFACLKEN0\_LETIMER0\_DEFAULT}{CMU\_LFACLKEN0\_LETIMER0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga316fc37f591c38ebcf489a9ff5c83754} 
\#define CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga318f871dbe9cdf6e8a0eff6d0c57c330}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+LETIMER0\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6dcf48f37f210e67896d836eff36f539}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFACLKEN0\_RTC@{CMU\_LFACLKEN0\_RTC}}
\index{CMU\_LFACLKEN0\_RTC@{CMU\_LFACLKEN0\_RTC}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFACLKEN0\_RTC}{CMU\_LFACLKEN0\_RTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6dcf48f37f210e67896d836eff36f539} 
\#define CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC~(0x1\+UL $<$$<$ 1)}

Real-\/\+Time Counter Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad06dff36bf3d49aa775e4ada251b2d48}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFACLKEN0\_RTC\_DEFAULT@{CMU\_LFACLKEN0\_RTC\_DEFAULT}}
\index{CMU\_LFACLKEN0\_RTC\_DEFAULT@{CMU\_LFACLKEN0\_RTC\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFACLKEN0\_RTC\_DEFAULT}{CMU\_LFACLKEN0\_RTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad06dff36bf3d49aa775e4ada251b2d48} 
\#define CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga66ff28ed645e79eb0426842c245319f7}{\+\_\+\+CMU\+\_\+\+LFACLKEN0\+\_\+\+RTC\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+LFACLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7836f95ac1cbf3b15821e8125138606}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LCD\_DIV128@{CMU\_LFAPRESC0\_LCD\_DIV128}}
\index{CMU\_LFAPRESC0\_LCD\_DIV128@{CMU\_LFAPRESC0\_LCD\_DIV128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LCD\_DIV128}{CMU\_LFAPRESC0\_LCD\_DIV128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7836f95ac1cbf3b15821e8125138606} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV128~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f957a37db08bd66f1a33436cbbff0d3}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV128}} $<$$<$ 12)}

Shifted mode DIV128 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9048c8ba8e42eecd81f9b640cfb73a2d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LCD\_DIV16@{CMU\_LFAPRESC0\_LCD\_DIV16}}
\index{CMU\_LFAPRESC0\_LCD\_DIV16@{CMU\_LFAPRESC0\_LCD\_DIV16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LCD\_DIV16}{CMU\_LFAPRESC0\_LCD\_DIV16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9048c8ba8e42eecd81f9b640cfb73a2d} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV16~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0bf03750e645c794e5ed0dc066827616}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV16}} $<$$<$ 12)}

Shifted mode DIV16 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4c9ad339a4740a6ec261b50baf033b5a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LCD\_DIV32@{CMU\_LFAPRESC0\_LCD\_DIV32}}
\index{CMU\_LFAPRESC0\_LCD\_DIV32@{CMU\_LFAPRESC0\_LCD\_DIV32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LCD\_DIV32}{CMU\_LFAPRESC0\_LCD\_DIV32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4c9ad339a4740a6ec261b50baf033b5a} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV32~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0754321b999ae6bf889e65e4c59ed631}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV32}} $<$$<$ 12)}

Shifted mode DIV32 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaea22331f4d019dd7efc29534ddd1a16e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LCD\_DIV64@{CMU\_LFAPRESC0\_LCD\_DIV64}}
\index{CMU\_LFAPRESC0\_LCD\_DIV64@{CMU\_LFAPRESC0\_LCD\_DIV64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LCD\_DIV64}{CMU\_LFAPRESC0\_LCD\_DIV64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaea22331f4d019dd7efc29534ddd1a16e} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV64~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9075dad57e3f5327332f0f153cdbe39f}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LCD\+\_\+\+DIV64}} $<$$<$ 12)}

Shifted mode DIV64 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad453387058ba347f0d24f0deb3c288ae}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LESENSE\_DIV1@{CMU\_LFAPRESC0\_LESENSE\_DIV1}}
\index{CMU\_LFAPRESC0\_LESENSE\_DIV1@{CMU\_LFAPRESC0\_LESENSE\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LESENSE\_DIV1}{CMU\_LFAPRESC0\_LESENSE\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad453387058ba347f0d24f0deb3c288ae} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV1~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d9923b769f02aff8b3ad40a53d576f1}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV1}} $<$$<$ 0)}

Shifted mode DIV1 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d1d4de6ae98c9fe9b766b13777f301f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LESENSE\_DIV2@{CMU\_LFAPRESC0\_LESENSE\_DIV2}}
\index{CMU\_LFAPRESC0\_LESENSE\_DIV2@{CMU\_LFAPRESC0\_LESENSE\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LESENSE\_DIV2}{CMU\_LFAPRESC0\_LESENSE\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7d1d4de6ae98c9fe9b766b13777f301f} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga733cc799200ba8e5e5138a0a852f3749}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV2}} $<$$<$ 0)}

Shifted mode DIV2 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f73175660af5ae143a2d6a259316f8a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LESENSE\_DIV4@{CMU\_LFAPRESC0\_LESENSE\_DIV4}}
\index{CMU\_LFAPRESC0\_LESENSE\_DIV4@{CMU\_LFAPRESC0\_LESENSE\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LESENSE\_DIV4}{CMU\_LFAPRESC0\_LESENSE\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f73175660af5ae143a2d6a259316f8a} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1014f9e3b8203988876bd4ef697d5a68}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV4}} $<$$<$ 0)}

Shifted mode DIV4 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga75a4212bac6aecd38e379bfc29475c23}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LESENSE\_DIV8@{CMU\_LFAPRESC0\_LESENSE\_DIV8}}
\index{CMU\_LFAPRESC0\_LESENSE\_DIV8@{CMU\_LFAPRESC0\_LESENSE\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LESENSE\_DIV8}{CMU\_LFAPRESC0\_LESENSE\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga75a4212bac6aecd38e379bfc29475c23} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga78d41628887f01d14c1697e19f5c7c4e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LESENSE\+\_\+\+DIV8}} $<$$<$ 0)}

Shifted mode DIV8 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b6cbdd4b146d1605f25724a7a2cd14f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV1@{CMU\_LFAPRESC0\_LETIMER0\_DIV1}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV1@{CMU\_LFAPRESC0\_LETIMER0\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV1}{CMU\_LFAPRESC0\_LETIMER0\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b6cbdd4b146d1605f25724a7a2cd14f} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1962040f818e32965a03ae6137fbeaba}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1}} $<$$<$ 8)}

Shifted mode DIV1 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga383d5e86501366e1f6e1e36888b7746f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV1024@{CMU\_LFAPRESC0\_LETIMER0\_DIV1024}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV1024@{CMU\_LFAPRESC0\_LETIMER0\_DIV1024}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV1024}{CMU\_LFAPRESC0\_LETIMER0\_DIV1024}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga383d5e86501366e1f6e1e36888b7746f} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1024~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gacabe3b03a846605117e2ab59f4d0f477}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV1024}} $<$$<$ 8)}

Shifted mode DIV1024 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafbfa4f7f4ea164f974ded9ca1ef54cac}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV128@{CMU\_LFAPRESC0\_LETIMER0\_DIV128}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV128@{CMU\_LFAPRESC0\_LETIMER0\_DIV128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV128}{CMU\_LFAPRESC0\_LETIMER0\_DIV128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafbfa4f7f4ea164f974ded9ca1ef54cac} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV128~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae31f330d6a2e6c840e8497f3a8b31b0e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV128}} $<$$<$ 8)}

Shifted mode DIV128 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3a70ba5dd4de96be6bb67a4b1cf434c9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV16@{CMU\_LFAPRESC0\_LETIMER0\_DIV16}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV16@{CMU\_LFAPRESC0\_LETIMER0\_DIV16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV16}{CMU\_LFAPRESC0\_LETIMER0\_DIV16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3a70ba5dd4de96be6bb67a4b1cf434c9} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54a2d204fd4ead6330331eebeef60fb1}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16}} $<$$<$ 8)}

Shifted mode DIV16 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5df8d7ab761c8b23a6a408be18752d94}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV16384@{CMU\_LFAPRESC0\_LETIMER0\_DIV16384}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV16384@{CMU\_LFAPRESC0\_LETIMER0\_DIV16384}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV16384}{CMU\_LFAPRESC0\_LETIMER0\_DIV16384}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5df8d7ab761c8b23a6a408be18752d94} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16384~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa88d0134ade016ce7c83434579adb6e7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV16384}} $<$$<$ 8)}

Shifted mode DIV16384 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7144aec034a1d1fc21a37105197e550a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV2@{CMU\_LFAPRESC0\_LETIMER0\_DIV2}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV2@{CMU\_LFAPRESC0\_LETIMER0\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV2}{CMU\_LFAPRESC0\_LETIMER0\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7144aec034a1d1fc21a37105197e550a} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga46a25c47f249a633a8075a149408f726}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2}} $<$$<$ 8)}

Shifted mode DIV2 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c11966eeb7efe4cc93f642c645c2757}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV2048@{CMU\_LFAPRESC0\_LETIMER0\_DIV2048}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV2048@{CMU\_LFAPRESC0\_LETIMER0\_DIV2048}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV2048}{CMU\_LFAPRESC0\_LETIMER0\_DIV2048}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c11966eeb7efe4cc93f642c645c2757} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2048~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a65e7500961453d3752837dfe982b6f}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV2048}} $<$$<$ 8)}

Shifted mode DIV2048 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9f60632eff79adcc539b007928768417}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV256@{CMU\_LFAPRESC0\_LETIMER0\_DIV256}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV256@{CMU\_LFAPRESC0\_LETIMER0\_DIV256}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV256}{CMU\_LFAPRESC0\_LETIMER0\_DIV256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9f60632eff79adcc539b007928768417} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV256~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga44a8cc94a03dbf27b7f18b9b6c68ca47}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV256}} $<$$<$ 8)}

Shifted mode DIV256 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadd64d76de15f4d52f9e106bb1fd3af21}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV32@{CMU\_LFAPRESC0\_LETIMER0\_DIV32}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV32@{CMU\_LFAPRESC0\_LETIMER0\_DIV32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV32}{CMU\_LFAPRESC0\_LETIMER0\_DIV32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadd64d76de15f4d52f9e106bb1fd3af21} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6d37f39d3dfdb873bfb0bc84711685bf}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32}} $<$$<$ 8)}

Shifted mode DIV32 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga03f047a51f7ed8ed9cdde5efd2a05dc0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV32768@{CMU\_LFAPRESC0\_LETIMER0\_DIV32768}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV32768@{CMU\_LFAPRESC0\_LETIMER0\_DIV32768}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV32768}{CMU\_LFAPRESC0\_LETIMER0\_DIV32768}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga03f047a51f7ed8ed9cdde5efd2a05dc0} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32768~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6270c7952695c39e5c3b50315ea82756}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV32768}} $<$$<$ 8)}

Shifted mode DIV32768 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac3101faff593b27af5634b16649d98c9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV4@{CMU\_LFAPRESC0\_LETIMER0\_DIV4}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV4@{CMU\_LFAPRESC0\_LETIMER0\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV4}{CMU\_LFAPRESC0\_LETIMER0\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac3101faff593b27af5634b16649d98c9} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac64ac4b6f5d70421884370777642ca43}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4}} $<$$<$ 8)}

Shifted mode DIV4 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga26ee1a4237981e2e90051d652e574867}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV4096@{CMU\_LFAPRESC0\_LETIMER0\_DIV4096}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV4096@{CMU\_LFAPRESC0\_LETIMER0\_DIV4096}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV4096}{CMU\_LFAPRESC0\_LETIMER0\_DIV4096}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga26ee1a4237981e2e90051d652e574867} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4096~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga79641aeaf2a1bbe7b16f386c05c9c998}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV4096}} $<$$<$ 8)}

Shifted mode DIV4096 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga61b48dbe0ce1b05d73d2e16068e34260}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV512@{CMU\_LFAPRESC0\_LETIMER0\_DIV512}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV512@{CMU\_LFAPRESC0\_LETIMER0\_DIV512}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV512}{CMU\_LFAPRESC0\_LETIMER0\_DIV512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga61b48dbe0ce1b05d73d2e16068e34260} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV512~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga84e530e40f6c0ef77680fe8c3d9f898e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV512}} $<$$<$ 8)}

Shifted mode DIV512 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadf9aea4a57c81e4b6b176fb33a215644}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV64@{CMU\_LFAPRESC0\_LETIMER0\_DIV64}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV64@{CMU\_LFAPRESC0\_LETIMER0\_DIV64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV64}{CMU\_LFAPRESC0\_LETIMER0\_DIV64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadf9aea4a57c81e4b6b176fb33a215644} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV64~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac1339b103603ee5bf6b00b1b2818b9df}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV64}} $<$$<$ 8)}

Shifted mode DIV64 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf36f39202b342b6b8ec950dbf1e5b90e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV8@{CMU\_LFAPRESC0\_LETIMER0\_DIV8}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV8@{CMU\_LFAPRESC0\_LETIMER0\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV8}{CMU\_LFAPRESC0\_LETIMER0\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf36f39202b342b6b8ec950dbf1e5b90e} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa7050c51e078a1db3fe844bcdf41ef7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8}} $<$$<$ 8)}

Shifted mode DIV8 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaeed8d53f764324451a77a8d3c232bced}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_LETIMER0\_DIV8192@{CMU\_LFAPRESC0\_LETIMER0\_DIV8192}}
\index{CMU\_LFAPRESC0\_LETIMER0\_DIV8192@{CMU\_LFAPRESC0\_LETIMER0\_DIV8192}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_LETIMER0\_DIV8192}{CMU\_LFAPRESC0\_LETIMER0\_DIV8192}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaeed8d53f764324451a77a8d3c232bced} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8192~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d03807812ea45dd36ddf65e8b798c1b}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+LETIMER0\+\_\+\+DIV8192}} $<$$<$ 8)}

Shifted mode DIV8192 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga98492b80d27fd2d27868cff64ce98dfb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV1@{CMU\_LFAPRESC0\_RTC\_DIV1}}
\index{CMU\_LFAPRESC0\_RTC\_DIV1@{CMU\_LFAPRESC0\_RTC\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV1}{CMU\_LFAPRESC0\_RTC\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga98492b80d27fd2d27868cff64ce98dfb} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4caaa5ceacb4e658362ae8ab70092c7e}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1}} $<$$<$ 4)}

Shifted mode DIV1 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadd01f8988677f85b81b72cba0f40cc81}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV1024@{CMU\_LFAPRESC0\_RTC\_DIV1024}}
\index{CMU\_LFAPRESC0\_RTC\_DIV1024@{CMU\_LFAPRESC0\_RTC\_DIV1024}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV1024}{CMU\_LFAPRESC0\_RTC\_DIV1024}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadd01f8988677f85b81b72cba0f40cc81} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1024~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf336a88f89de34ecbd87f72a219b2daa}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV1024}} $<$$<$ 4)}

Shifted mode DIV1024 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5325ae7b0f4226bedf408b5b39e5f859}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV128@{CMU\_LFAPRESC0\_RTC\_DIV128}}
\index{CMU\_LFAPRESC0\_RTC\_DIV128@{CMU\_LFAPRESC0\_RTC\_DIV128}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV128}{CMU\_LFAPRESC0\_RTC\_DIV128}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5325ae7b0f4226bedf408b5b39e5f859} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV128~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga0794b0c6f26d4193ddab37ba282d0731}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV128}} $<$$<$ 4)}

Shifted mode DIV128 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga31318b0c7503c6ac2203b0da86216cf3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV16@{CMU\_LFAPRESC0\_RTC\_DIV16}}
\index{CMU\_LFAPRESC0\_RTC\_DIV16@{CMU\_LFAPRESC0\_RTC\_DIV16}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV16}{CMU\_LFAPRESC0\_RTC\_DIV16}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga31318b0c7503c6ac2203b0da86216cf3} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga2cb76247c392bba972879f7fb08d2558}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16}} $<$$<$ 4)}

Shifted mode DIV16 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6385408da7fa4c343367f8e857427e09}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV16384@{CMU\_LFAPRESC0\_RTC\_DIV16384}}
\index{CMU\_LFAPRESC0\_RTC\_DIV16384@{CMU\_LFAPRESC0\_RTC\_DIV16384}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV16384}{CMU\_LFAPRESC0\_RTC\_DIV16384}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6385408da7fa4c343367f8e857427e09} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16384~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7bcd1eea3b1c01c43a1d92026fa6a894}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV16384}} $<$$<$ 4)}

Shifted mode DIV16384 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga144966922e47670439aa01c9c1d54084}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV2@{CMU\_LFAPRESC0\_RTC\_DIV2}}
\index{CMU\_LFAPRESC0\_RTC\_DIV2@{CMU\_LFAPRESC0\_RTC\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV2}{CMU\_LFAPRESC0\_RTC\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga144966922e47670439aa01c9c1d54084} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaff75f16b9b26ec6ef0e7c62341106dab}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2}} $<$$<$ 4)}

Shifted mode DIV2 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab0c14919c3296cd8d16a739effcc22be}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV2048@{CMU\_LFAPRESC0\_RTC\_DIV2048}}
\index{CMU\_LFAPRESC0\_RTC\_DIV2048@{CMU\_LFAPRESC0\_RTC\_DIV2048}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV2048}{CMU\_LFAPRESC0\_RTC\_DIV2048}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab0c14919c3296cd8d16a739effcc22be} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2048~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga18ac164fd90a352e78cfc3169d775f84}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV2048}} $<$$<$ 4)}

Shifted mode DIV2048 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa9a08389b0703331abb88267ad61425}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV256@{CMU\_LFAPRESC0\_RTC\_DIV256}}
\index{CMU\_LFAPRESC0\_RTC\_DIV256@{CMU\_LFAPRESC0\_RTC\_DIV256}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV256}{CMU\_LFAPRESC0\_RTC\_DIV256}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa9a08389b0703331abb88267ad61425} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV256~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7d220027d409f06c0c28cd534f0e7b7}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV256}} $<$$<$ 4)}

Shifted mode DIV256 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga21ac9c72f9d8b0fe36481adad9b9efa1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV32@{CMU\_LFAPRESC0\_RTC\_DIV32}}
\index{CMU\_LFAPRESC0\_RTC\_DIV32@{CMU\_LFAPRESC0\_RTC\_DIV32}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV32}{CMU\_LFAPRESC0\_RTC\_DIV32}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga21ac9c72f9d8b0fe36481adad9b9efa1} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga21ce88b5218e90425e6d9cca327d61d6}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32}} $<$$<$ 4)}

Shifted mode DIV32 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa91f8dd2511135a5729748e6656cd6bc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV32768@{CMU\_LFAPRESC0\_RTC\_DIV32768}}
\index{CMU\_LFAPRESC0\_RTC\_DIV32768@{CMU\_LFAPRESC0\_RTC\_DIV32768}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV32768}{CMU\_LFAPRESC0\_RTC\_DIV32768}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa91f8dd2511135a5729748e6656cd6bc} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32768~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac154e2ee14f20a3a308dbe0c0c08b705}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV32768}} $<$$<$ 4)}

Shifted mode DIV32768 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga500825a92017a16edc1ce813461ab982}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV4@{CMU\_LFAPRESC0\_RTC\_DIV4}}
\index{CMU\_LFAPRESC0\_RTC\_DIV4@{CMU\_LFAPRESC0\_RTC\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV4}{CMU\_LFAPRESC0\_RTC\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga500825a92017a16edc1ce813461ab982} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga95739d5e05d87ad7da5063c913f3c622}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4}} $<$$<$ 4)}

Shifted mode DIV4 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0d7c00df336fd2a4bb7e75bb910d1e4b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV4096@{CMU\_LFAPRESC0\_RTC\_DIV4096}}
\index{CMU\_LFAPRESC0\_RTC\_DIV4096@{CMU\_LFAPRESC0\_RTC\_DIV4096}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV4096}{CMU\_LFAPRESC0\_RTC\_DIV4096}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0d7c00df336fd2a4bb7e75bb910d1e4b} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4096~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga263a3bfbbe2138fa36e7144711aa4d27}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV4096}} $<$$<$ 4)}

Shifted mode DIV4096 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga33c965e855fbcc361a35ff1c9a66bb4d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV512@{CMU\_LFAPRESC0\_RTC\_DIV512}}
\index{CMU\_LFAPRESC0\_RTC\_DIV512@{CMU\_LFAPRESC0\_RTC\_DIV512}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV512}{CMU\_LFAPRESC0\_RTC\_DIV512}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga33c965e855fbcc361a35ff1c9a66bb4d} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV512~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3abaf0e29cf1df66eaeb5dc3444b0233}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV512}} $<$$<$ 4)}

Shifted mode DIV512 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c98a54d4d00c044ad9d6ec4d42ffee3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV64@{CMU\_LFAPRESC0\_RTC\_DIV64}}
\index{CMU\_LFAPRESC0\_RTC\_DIV64@{CMU\_LFAPRESC0\_RTC\_DIV64}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV64}{CMU\_LFAPRESC0\_RTC\_DIV64}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8c98a54d4d00c044ad9d6ec4d42ffee3} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV64~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad5acc4ff8f59f1047486b75ec309e6ef}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV64}} $<$$<$ 4)}

Shifted mode DIV64 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab9857a60c57a8bebdfdfb23a86caa18c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV8@{CMU\_LFAPRESC0\_RTC\_DIV8}}
\index{CMU\_LFAPRESC0\_RTC\_DIV8@{CMU\_LFAPRESC0\_RTC\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV8}{CMU\_LFAPRESC0\_RTC\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab9857a60c57a8bebdfdfb23a86caa18c} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54e66ac6db781df65140fba8ae1c4201}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8}} $<$$<$ 4)}

Shifted mode DIV8 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab2624719573ddbd24c49e9a25cfc0c0f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFAPRESC0\_RTC\_DIV8192@{CMU\_LFAPRESC0\_RTC\_DIV8192}}
\index{CMU\_LFAPRESC0\_RTC\_DIV8192@{CMU\_LFAPRESC0\_RTC\_DIV8192}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFAPRESC0\_RTC\_DIV8192}{CMU\_LFAPRESC0\_RTC\_DIV8192}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab2624719573ddbd24c49e9a25cfc0c0f} 
\#define CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8192~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab27a55f6cd7c61c24994bd9db35e308c}{\+\_\+\+CMU\+\_\+\+LFAPRESC0\+\_\+\+RTC\+\_\+\+DIV8192}} $<$$<$ 4)}

Shifted mode DIV8192 for CMU\+\_\+\+LFAPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab22a749c665a08b9d4bc3848053f99a3}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBCLKEN0\_LEUART0@{CMU\_LFBCLKEN0\_LEUART0}}
\index{CMU\_LFBCLKEN0\_LEUART0@{CMU\_LFBCLKEN0\_LEUART0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBCLKEN0\_LEUART0}{CMU\_LFBCLKEN0\_LEUART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab22a749c665a08b9d4bc3848053f99a3} 
\#define CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0~(0x1\+UL $<$$<$ 0)}

Low Energy UART 0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gada27b483b973fece0eb1833b97cdac9e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBCLKEN0\_LEUART0\_DEFAULT@{CMU\_LFBCLKEN0\_LEUART0\_DEFAULT}}
\index{CMU\_LFBCLKEN0\_LEUART0\_DEFAULT@{CMU\_LFBCLKEN0\_LEUART0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBCLKEN0\_LEUART0\_DEFAULT}{CMU\_LFBCLKEN0\_LEUART0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gada27b483b973fece0eb1833b97cdac9e} 
\#define CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8518456771d6f79d7880e3f1737b73ad}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+LFBCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga94c9522f122161f86cdc5c52f6dffe32}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBCLKEN0\_LEUART1@{CMU\_LFBCLKEN0\_LEUART1}}
\index{CMU\_LFBCLKEN0\_LEUART1@{CMU\_LFBCLKEN0\_LEUART1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBCLKEN0\_LEUART1}{CMU\_LFBCLKEN0\_LEUART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga94c9522f122161f86cdc5c52f6dffe32} 
\#define CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1~(0x1\+UL $<$$<$ 1)}

Low Energy UART 1 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ce5662660fa54ae48e674fac8be5a51}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBCLKEN0\_LEUART1\_DEFAULT@{CMU\_LFBCLKEN0\_LEUART1\_DEFAULT}}
\index{CMU\_LFBCLKEN0\_LEUART1\_DEFAULT@{CMU\_LFBCLKEN0\_LEUART1\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBCLKEN0\_LEUART1\_DEFAULT}{CMU\_LFBCLKEN0\_LEUART1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6ce5662660fa54ae48e674fac8be5a51} 
\#define CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7565ec7bf3e837f4ca8d10133604f7cd}{\+\_\+\+CMU\+\_\+\+LFBCLKEN0\+\_\+\+LEUART1\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+LFBCLKEN0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga38e9a6ff8138667943a885ac7a76ddcd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBPRESC0\_LEUART0\_DIV1@{CMU\_LFBPRESC0\_LEUART0\_DIV1}}
\index{CMU\_LFBPRESC0\_LEUART0\_DIV1@{CMU\_LFBPRESC0\_LEUART0\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBPRESC0\_LEUART0\_DIV1}{CMU\_LFBPRESC0\_LEUART0\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga38e9a6ff8138667943a885ac7a76ddcd} 
\#define CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV1~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga36f452b4890b3c11e26987c2a2936a39}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV1}} $<$$<$ 0)}

Shifted mode DIV1 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga582575dae547e1dbb30f9c616f4aeb0d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBPRESC0\_LEUART0\_DIV2@{CMU\_LFBPRESC0\_LEUART0\_DIV2}}
\index{CMU\_LFBPRESC0\_LEUART0\_DIV2@{CMU\_LFBPRESC0\_LEUART0\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBPRESC0\_LEUART0\_DIV2}{CMU\_LFBPRESC0\_LEUART0\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga582575dae547e1dbb30f9c616f4aeb0d} 
\#define CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga60555dfa926b21bff2db4b09394d0c4d}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV2}} $<$$<$ 0)}

Shifted mode DIV2 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d353479449e3ad05e8e1ea22c969ac4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBPRESC0\_LEUART0\_DIV4@{CMU\_LFBPRESC0\_LEUART0\_DIV4}}
\index{CMU\_LFBPRESC0\_LEUART0\_DIV4@{CMU\_LFBPRESC0\_LEUART0\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBPRESC0\_LEUART0\_DIV4}{CMU\_LFBPRESC0\_LEUART0\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d353479449e3ad05e8e1ea22c969ac4} 
\#define CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3b31c43de3bfac4fbd0f45d2592ba6d2}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV4}} $<$$<$ 0)}

Shifted mode DIV4 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b8a08e2dd0c675ba42599d33ebb1571}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBPRESC0\_LEUART0\_DIV8@{CMU\_LFBPRESC0\_LEUART0\_DIV8}}
\index{CMU\_LFBPRESC0\_LEUART0\_DIV8@{CMU\_LFBPRESC0\_LEUART0\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBPRESC0\_LEUART0\_DIV8}{CMU\_LFBPRESC0\_LEUART0\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0b8a08e2dd0c675ba42599d33ebb1571} 
\#define CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad2592674624f0d2e1a3a25438ba3cfc1}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART0\+\_\+\+DIV8}} $<$$<$ 0)}

Shifted mode DIV8 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga59dc4c6c7a2608287f8c90c3854d7913}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBPRESC0\_LEUART1\_DIV1@{CMU\_LFBPRESC0\_LEUART1\_DIV1}}
\index{CMU\_LFBPRESC0\_LEUART1\_DIV1@{CMU\_LFBPRESC0\_LEUART1\_DIV1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBPRESC0\_LEUART1\_DIV1}{CMU\_LFBPRESC0\_LEUART1\_DIV1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga59dc4c6c7a2608287f8c90c3854d7913} 
\#define CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV1~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1076eef9a9bb49b3542af273d03d4f5}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV1}} $<$$<$ 4)}

Shifted mode DIV1 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga46f63c35bed381dc625f1527710b3ae1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBPRESC0\_LEUART1\_DIV2@{CMU\_LFBPRESC0\_LEUART1\_DIV2}}
\index{CMU\_LFBPRESC0\_LEUART1\_DIV2@{CMU\_LFBPRESC0\_LEUART1\_DIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBPRESC0\_LEUART1\_DIV2}{CMU\_LFBPRESC0\_LEUART1\_DIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga46f63c35bed381dc625f1527710b3ae1} 
\#define CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9a7ecb4ccad4e0627d4c50bcf7889561}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV2}} $<$$<$ 4)}

Shifted mode DIV2 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bd452d1735755481867554f5b7d8789}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBPRESC0\_LEUART1\_DIV4@{CMU\_LFBPRESC0\_LEUART1\_DIV4}}
\index{CMU\_LFBPRESC0\_LEUART1\_DIV4@{CMU\_LFBPRESC0\_LEUART1\_DIV4}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBPRESC0\_LEUART1\_DIV4}{CMU\_LFBPRESC0\_LEUART1\_DIV4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bd452d1735755481867554f5b7d8789} 
\#define CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV4~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga54f57ee5252d7bb04428a38df3d99150}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV4}} $<$$<$ 4)}

Shifted mode DIV4 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6281095899a78f6fb0f852c0beb4615d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFBPRESC0\_LEUART1\_DIV8@{CMU\_LFBPRESC0\_LEUART1\_DIV8}}
\index{CMU\_LFBPRESC0\_LEUART1\_DIV8@{CMU\_LFBPRESC0\_LEUART1\_DIV8}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFBPRESC0\_LEUART1\_DIV8}{CMU\_LFBPRESC0\_LEUART1\_DIV8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6281095899a78f6fb0f852c0beb4615d} 
\#define CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV8~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga71dfea657661656484b96dcf180b9ced}{\+\_\+\+CMU\+\_\+\+LFBPRESC0\+\_\+\+LEUART1\+\_\+\+DIV8}} $<$$<$ 4)}

Shifted mode DIV8 for CMU\+\_\+\+LFBPRESC0 \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab9ee15df5df861b9933b5f6d96a2dd86}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFA\_DEFAULT@{CMU\_LFCLKSEL\_LFA\_DEFAULT}}
\index{CMU\_LFCLKSEL\_LFA\_DEFAULT@{CMU\_LFCLKSEL\_LFA\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFA\_DEFAULT}{CMU\_LFCLKSEL\_LFA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab9ee15df5df861b9933b5f6d96a2dd86} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga1238a80b15d5fa78bf54825921b58784}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2d5f70852ea2718dc7c36e0761451cf}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFA\_DISABLED@{CMU\_LFCLKSEL\_LFA\_DISABLED}}
\index{CMU\_LFCLKSEL\_LFA\_DISABLED@{CMU\_LFCLKSEL\_LFA\_DISABLED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFA\_DISABLED}{CMU\_LFCLKSEL\_LFA\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2d5f70852ea2718dc7c36e0761451cf} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa39c8784e8e5b5d886a3a1fd311470a9}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+DISABLED}} $<$$<$ 0)}

Shifted mode DISABLED for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga65832343686e88f28cb35b53b12389be}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2@{CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2}}
\index{CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2@{CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2}{CMU\_LFCLKSEL\_LFA\_HFCORECLKLEDIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga65832343686e88f28cb35b53b12389be} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+HFCORECLKLEDIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac26c22ee6e6d9d1ca1062f6a57868995}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+HFCORECLKLEDIV2}} $<$$<$ 0)}

Shifted mode HFCORECLKLEDIV2 for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga702352af415716eec53b93ef95dc8b32}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFA\_LFRCO@{CMU\_LFCLKSEL\_LFA\_LFRCO}}
\index{CMU\_LFCLKSEL\_LFA\_LFRCO@{CMU\_LFCLKSEL\_LFA\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFA\_LFRCO}{CMU\_LFCLKSEL\_LFA\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga702352af415716eec53b93ef95dc8b32} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad1f8a0de548c6f089bc94ba9ee22014e}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFRCO}} $<$$<$ 0)}

Shifted mode LFRCO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2460b6114ea7ff7f33dd545382746314}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFA\_LFXO@{CMU\_LFCLKSEL\_LFA\_LFXO}}
\index{CMU\_LFCLKSEL\_LFA\_LFXO@{CMU\_LFCLKSEL\_LFA\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFA\_LFXO}{CMU\_LFCLKSEL\_LFA\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2460b6114ea7ff7f33dd545382746314} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga420fb4c22ad7a2092a95f38de3113de7}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFA\+\_\+\+LFXO}} $<$$<$ 0)}

Shifted mode LFXO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga01bb8e1d8f6013a4862addcabd004b70}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFAE@{CMU\_LFCLKSEL\_LFAE}}
\index{CMU\_LFCLKSEL\_LFAE@{CMU\_LFCLKSEL\_LFAE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFAE}{CMU\_LFCLKSEL\_LFAE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga01bb8e1d8f6013a4862addcabd004b70} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE~(0x1\+UL $<$$<$ 16)}

Clock Select for LFA Extended \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa953492acf2772dda6ba98bb8333e9c0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFAE\_DEFAULT@{CMU\_LFCLKSEL\_LFAE\_DEFAULT}}
\index{CMU\_LFCLKSEL\_LFAE\_DEFAULT@{CMU\_LFCLKSEL\_LFAE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFAE\_DEFAULT}{CMU\_LFCLKSEL\_LFAE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa953492acf2772dda6ba98bb8333e9c0} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf4f894fab3fb0ab1d3724fe39b376953}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga27d101cf3c244b99749dbb7d1ee0e927}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFAE\_DISABLED@{CMU\_LFCLKSEL\_LFAE\_DISABLED}}
\index{CMU\_LFCLKSEL\_LFAE\_DISABLED@{CMU\_LFCLKSEL\_LFAE\_DISABLED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFAE\_DISABLED}{CMU\_LFCLKSEL\_LFAE\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga27d101cf3c244b99749dbb7d1ee0e927} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaaa4401091de9c00fefa07f313aa000a3}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+DISABLED}} $<$$<$ 16)}

Shifted mode DISABLED for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ebfd2fc53b73e33cd01397055a655c1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFAE\_ULFRCO@{CMU\_LFCLKSEL\_LFAE\_ULFRCO}}
\index{CMU\_LFCLKSEL\_LFAE\_ULFRCO@{CMU\_LFCLKSEL\_LFAE\_ULFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFAE\_ULFRCO}{CMU\_LFCLKSEL\_LFAE\_ULFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8ebfd2fc53b73e33cd01397055a655c1} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+ULFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf6303d6dbc0c085445e43e5fe65fcfab}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFAE\+\_\+\+ULFRCO}} $<$$<$ 16)}

Shifted mode ULFRCO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b4ce3b664e15a25b2faa5d51e906c3b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFB\_DEFAULT@{CMU\_LFCLKSEL\_LFB\_DEFAULT}}
\index{CMU\_LFCLKSEL\_LFB\_DEFAULT@{CMU\_LFCLKSEL\_LFB\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFB\_DEFAULT}{CMU\_LFCLKSEL\_LFB\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5b4ce3b664e15a25b2faa5d51e906c3b} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4f9fa769f613bcd9282b3a5464e2dcaf}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e04340f4e3b426c99283b91d26ae118}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFB\_DISABLED@{CMU\_LFCLKSEL\_LFB\_DISABLED}}
\index{CMU\_LFCLKSEL\_LFB\_DISABLED@{CMU\_LFCLKSEL\_LFB\_DISABLED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFB\_DISABLED}{CMU\_LFCLKSEL\_LFB\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2e04340f4e3b426c99283b91d26ae118} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4fe56a05dddcc01c1775de72d27dbbce}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+DISABLED}} $<$$<$ 2)}

Shifted mode DISABLED for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab0926647c7c8a099487a44e80e5e5081}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2@{CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2}}
\index{CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2@{CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2}{CMU\_LFCLKSEL\_LFB\_HFCORECLKLEDIV2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab0926647c7c8a099487a44e80e5e5081} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+HFCORECLKLEDIV2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabfcf80f97aa5f20acce32264297ce394}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+HFCORECLKLEDIV2}} $<$$<$ 2)}

Shifted mode HFCORECLKLEDIV2 for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaafa044b09429d1349f64fded3c19e76c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFB\_LFRCO@{CMU\_LFCLKSEL\_LFB\_LFRCO}}
\index{CMU\_LFCLKSEL\_LFB\_LFRCO@{CMU\_LFCLKSEL\_LFB\_LFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFB\_LFRCO}{CMU\_LFCLKSEL\_LFB\_LFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaafa044b09429d1349f64fded3c19e76c} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab7f53b064a81866c8afe6627b445abba}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFRCO}} $<$$<$ 2)}

Shifted mode LFRCO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac15bc7064adbd96f367eb5d475a671f6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFB\_LFXO@{CMU\_LFCLKSEL\_LFB\_LFXO}}
\index{CMU\_LFCLKSEL\_LFB\_LFXO@{CMU\_LFCLKSEL\_LFB\_LFXO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFB\_LFXO}{CMU\_LFCLKSEL\_LFB\_LFXO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac15bc7064adbd96f367eb5d475a671f6} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFXO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga62e95d16bd6a9e446b3a095b900df733}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFB\+\_\+\+LFXO}} $<$$<$ 2)}

Shifted mode LFXO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga72f31933494494035f81885318dea5c1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFBE@{CMU\_LFCLKSEL\_LFBE}}
\index{CMU\_LFCLKSEL\_LFBE@{CMU\_LFCLKSEL\_LFBE}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFBE}{CMU\_LFCLKSEL\_LFBE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga72f31933494494035f81885318dea5c1} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE~(0x1\+UL $<$$<$ 20)}

Clock Select for LFB Extended \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga83da76537e860e9002cb9247dcde6d28}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFBE\_DEFAULT@{CMU\_LFCLKSEL\_LFBE\_DEFAULT}}
\index{CMU\_LFCLKSEL\_LFBE\_DEFAULT@{CMU\_LFCLKSEL\_LFBE\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFBE\_DEFAULT}{CMU\_LFCLKSEL\_LFBE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga83da76537e860e9002cb9247dcde6d28} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gafebed2fa394bda0989b8e2480f050642}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga163d6a00c8779b35b3fdae80cda43297}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFBE\_DISABLED@{CMU\_LFCLKSEL\_LFBE\_DISABLED}}
\index{CMU\_LFCLKSEL\_LFBE\_DISABLED@{CMU\_LFCLKSEL\_LFBE\_DISABLED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFBE\_DISABLED}{CMU\_LFCLKSEL\_LFBE\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga163d6a00c8779b35b3fdae80cda43297} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga11b373f7a38c57255ee54642dd6dde43}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+DISABLED}} $<$$<$ 20)}

Shifted mode DISABLED for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cc3c5300cebb96855569b0b90d9c247}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFCLKSEL\_LFBE\_ULFRCO@{CMU\_LFCLKSEL\_LFBE\_ULFRCO}}
\index{CMU\_LFCLKSEL\_LFBE\_ULFRCO@{CMU\_LFCLKSEL\_LFBE\_ULFRCO}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFCLKSEL\_LFBE\_ULFRCO}{CMU\_LFCLKSEL\_LFBE\_ULFRCO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9cc3c5300cebb96855569b0b90d9c247} 
\#define CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+ULFRCO~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac8b6f16507c77011f4df0d568ef8381b}{\+\_\+\+CMU\+\_\+\+LFCLKSEL\+\_\+\+LFBE\+\_\+\+ULFRCO}} $<$$<$ 20)}

Shifted mode ULFRCO for CMU\+\_\+\+LFCLKSEL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac630cb9b662caddf7fa11a2831da5bcc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LFRCOCTRL\_TUNING\_DEFAULT@{CMU\_LFRCOCTRL\_TUNING\_DEFAULT}}
\index{CMU\_LFRCOCTRL\_TUNING\_DEFAULT@{CMU\_LFRCOCTRL\_TUNING\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LFRCOCTRL\_TUNING\_DEFAULT}{CMU\_LFRCOCTRL\_TUNING\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac630cb9b662caddf7fa11a2831da5bcc} 
\#define CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga541e5eca286c71628f0671a6da90be4d}{\+\_\+\+CMU\+\_\+\+LFRCOCTRL\+\_\+\+TUNING\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+LFRCOCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga614feb98aba80ff4a601e86e39ff4b16}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LOCK\_LOCKKEY\_DEFAULT@{CMU\_LOCK\_LOCKKEY\_DEFAULT}}
\index{CMU\_LOCK\_LOCKKEY\_DEFAULT@{CMU\_LOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LOCK\_LOCKKEY\_DEFAULT}{CMU\_LOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga614feb98aba80ff4a601e86e39ff4b16} 
\#define CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac8876c98977b2f66abadfaacc7abffe5}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga9ced2788efc7feb68827004e1456d60a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LOCK\_LOCKKEY\_LOCK@{CMU\_LOCK\_LOCKKEY\_LOCK}}
\index{CMU\_LOCK\_LOCKKEY\_LOCK@{CMU\_LOCK\_LOCKKEY\_LOCK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LOCK\_LOCKKEY\_LOCK}{CMU\_LOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga9ced2788efc7feb68827004e1456d60a} 
\#define CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga4ae9bac85e6c6d2d925d9293d472a9aa}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)}

Shifted mode LOCK for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaefc07f403a702b45eda006024034394b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LOCK\_LOCKKEY\_LOCKED@{CMU\_LOCK\_LOCKKEY\_LOCKED}}
\index{CMU\_LOCK\_LOCKKEY\_LOCKED@{CMU\_LOCK\_LOCKKEY\_LOCKED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LOCK\_LOCKKEY\_LOCKED}{CMU\_LOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaefc07f403a702b45eda006024034394b} 
\#define CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad885a0985c9fd8f5e4f117fe9e0f8c49}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)}

Shifted mode LOCKED for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b37d8e757fb13756d7f7c1770427ea1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LOCK\_LOCKKEY\_UNLOCK@{CMU\_LOCK\_LOCKKEY\_UNLOCK}}
\index{CMU\_LOCK\_LOCKKEY\_UNLOCK@{CMU\_LOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LOCK\_LOCKKEY\_UNLOCK}{CMU\_LOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga4b37d8e757fb13756d7f7c1770427ea1} 
\#define CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga289b276b099ebdb3a98b138765897fed}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)}

Shifted mode UNLOCK for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad2e200ce0b507e73f3a90ad423c6d411}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_LOCK\_LOCKKEY\_UNLOCKED@{CMU\_LOCK\_LOCKKEY\_UNLOCKED}}
\index{CMU\_LOCK\_LOCKKEY\_UNLOCKED@{CMU\_LOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_LOCK\_LOCKKEY\_UNLOCKED}{CMU\_LOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad2e200ce0b507e73f3a90ad423c6d411} 
\#define CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad9fb0e12852005b83f6da470d218150c}{\+\_\+\+CMU\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)}

Shifted mode UNLOCKED for CMU\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaecc7b54482a4426c8d334704b1989120}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_AUXHFRCODIS@{CMU\_OSCENCMD\_AUXHFRCODIS}}
\index{CMU\_OSCENCMD\_AUXHFRCODIS@{CMU\_OSCENCMD\_AUXHFRCODIS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_AUXHFRCODIS}{CMU\_OSCENCMD\_AUXHFRCODIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaecc7b54482a4426c8d334704b1989120} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS~(0x1\+UL $<$$<$ 5)}

AUXHFRCO Disable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d379592a965b811cec7aa2b1ea254b7}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT@{CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT}}
\index{CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT@{CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT}{CMU\_OSCENCMD\_AUXHFRCODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d379592a965b811cec7aa2b1ea254b7} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac51b41c246c66e29c2b86b6e2703f8b1}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCODIS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga65e320f6e3b2ac38c2c382bfefb999f6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_AUXHFRCOEN@{CMU\_OSCENCMD\_AUXHFRCOEN}}
\index{CMU\_OSCENCMD\_AUXHFRCOEN@{CMU\_OSCENCMD\_AUXHFRCOEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_AUXHFRCOEN}{CMU\_OSCENCMD\_AUXHFRCOEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga65e320f6e3b2ac38c2c382bfefb999f6} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN~(0x1\+UL $<$$<$ 4)}

AUXHFRCO Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab3912b20d954098d7d26e8cf1f1076ab}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT@{CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT}}
\index{CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT@{CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT}{CMU\_OSCENCMD\_AUXHFRCOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab3912b20d954098d7d26e8cf1f1076ab} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae47922f7e916f3afcb30442fbe5fa672}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+AUXHFRCOEN\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae7695c170aba19c4c699aaeb9121c184}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_HFRCODIS@{CMU\_OSCENCMD\_HFRCODIS}}
\index{CMU\_OSCENCMD\_HFRCODIS@{CMU\_OSCENCMD\_HFRCODIS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_HFRCODIS}{CMU\_OSCENCMD\_HFRCODIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae7695c170aba19c4c699aaeb9121c184} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS~(0x1\+UL $<$$<$ 1)}

HFRCO Disable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafcf6671369b9fd267b00ccbf47c3561f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_HFRCODIS\_DEFAULT@{CMU\_OSCENCMD\_HFRCODIS\_DEFAULT}}
\index{CMU\_OSCENCMD\_HFRCODIS\_DEFAULT@{CMU\_OSCENCMD\_HFRCODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_HFRCODIS\_DEFAULT}{CMU\_OSCENCMD\_HFRCODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafcf6671369b9fd267b00ccbf47c3561f} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga915945808700756123ec09b689282cc5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCODIS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga72e2f8371d403e9e2166a8d8ea6a85da}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_HFRCOEN@{CMU\_OSCENCMD\_HFRCOEN}}
\index{CMU\_OSCENCMD\_HFRCOEN@{CMU\_OSCENCMD\_HFRCOEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_HFRCOEN}{CMU\_OSCENCMD\_HFRCOEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga72e2f8371d403e9e2166a8d8ea6a85da} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN~(0x1\+UL $<$$<$ 0)}

HFRCO Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae9e416d257ea2201664a90e72fee2130}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_HFRCOEN\_DEFAULT@{CMU\_OSCENCMD\_HFRCOEN\_DEFAULT}}
\index{CMU\_OSCENCMD\_HFRCOEN\_DEFAULT@{CMU\_OSCENCMD\_HFRCOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_HFRCOEN\_DEFAULT}{CMU\_OSCENCMD\_HFRCOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae9e416d257ea2201664a90e72fee2130} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad2fbb2e696a2ea32f92a89e778dc99b5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFRCOEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga67e4e476c532b39579ca431ce6f80f61}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_HFXODIS@{CMU\_OSCENCMD\_HFXODIS}}
\index{CMU\_OSCENCMD\_HFXODIS@{CMU\_OSCENCMD\_HFXODIS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_HFXODIS}{CMU\_OSCENCMD\_HFXODIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga67e4e476c532b39579ca431ce6f80f61} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS~(0x1\+UL $<$$<$ 3)}

HFXO Disable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7280270d2253059bfd0974bb067382b8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_HFXODIS\_DEFAULT@{CMU\_OSCENCMD\_HFXODIS\_DEFAULT}}
\index{CMU\_OSCENCMD\_HFXODIS\_DEFAULT@{CMU\_OSCENCMD\_HFXODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_HFXODIS\_DEFAULT}{CMU\_OSCENCMD\_HFXODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7280270d2253059bfd0974bb067382b8} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga775846efa88c4108ebb53faa5bbea6cc}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXODIS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga08dc237767197517422e904a6ba82db0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_HFXOEN@{CMU\_OSCENCMD\_HFXOEN}}
\index{CMU\_OSCENCMD\_HFXOEN@{CMU\_OSCENCMD\_HFXOEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_HFXOEN}{CMU\_OSCENCMD\_HFXOEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga08dc237767197517422e904a6ba82db0} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN~(0x1\+UL $<$$<$ 2)}

HFXO Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga96a643b3b96aae6c1d2109e63e81c3d9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_HFXOEN\_DEFAULT@{CMU\_OSCENCMD\_HFXOEN\_DEFAULT}}
\index{CMU\_OSCENCMD\_HFXOEN\_DEFAULT@{CMU\_OSCENCMD\_HFXOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_HFXOEN\_DEFAULT}{CMU\_OSCENCMD\_HFXOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga96a643b3b96aae6c1d2109e63e81c3d9} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8af95bb98282a7ca7fa502c0674767e5}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+HFXOEN\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga34d67dbcf879f20866ccbfefbf75148a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_LFRCODIS@{CMU\_OSCENCMD\_LFRCODIS}}
\index{CMU\_OSCENCMD\_LFRCODIS@{CMU\_OSCENCMD\_LFRCODIS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_LFRCODIS}{CMU\_OSCENCMD\_LFRCODIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga34d67dbcf879f20866ccbfefbf75148a} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS~(0x1\+UL $<$$<$ 7)}

LFRCO Disable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac108ef026b6048f6c85ae329546afd04}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_LFRCODIS\_DEFAULT@{CMU\_OSCENCMD\_LFRCODIS\_DEFAULT}}
\index{CMU\_OSCENCMD\_LFRCODIS\_DEFAULT@{CMU\_OSCENCMD\_LFRCODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_LFRCODIS\_DEFAULT}{CMU\_OSCENCMD\_LFRCODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac108ef026b6048f6c85ae329546afd04} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa14a54899a5ce5c3ae5a462be7e40004}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCODIS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga06b945ba012fb5893e23ae71f4d06bbe}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_LFRCOEN@{CMU\_OSCENCMD\_LFRCOEN}}
\index{CMU\_OSCENCMD\_LFRCOEN@{CMU\_OSCENCMD\_LFRCOEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_LFRCOEN}{CMU\_OSCENCMD\_LFRCOEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga06b945ba012fb5893e23ae71f4d06bbe} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN~(0x1\+UL $<$$<$ 6)}

LFRCO Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga88f6972f0a9df96785d0e8d7bf81a094}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_LFRCOEN\_DEFAULT@{CMU\_OSCENCMD\_LFRCOEN\_DEFAULT}}
\index{CMU\_OSCENCMD\_LFRCOEN\_DEFAULT@{CMU\_OSCENCMD\_LFRCOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_LFRCOEN\_DEFAULT}{CMU\_OSCENCMD\_LFRCOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga88f6972f0a9df96785d0e8d7bf81a094} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga3c8f3e8e6f9557e69a82a4f11d5895d7}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFRCOEN\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gabc0f19de77d6af045b4e3696b2f4ccd6}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_LFXODIS@{CMU\_OSCENCMD\_LFXODIS}}
\index{CMU\_OSCENCMD\_LFXODIS@{CMU\_OSCENCMD\_LFXODIS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_LFXODIS}{CMU\_OSCENCMD\_LFXODIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gabc0f19de77d6af045b4e3696b2f4ccd6} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS~(0x1\+UL $<$$<$ 9)}

LFXO Disable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad637ab79f2bab7f920b4423966cf9c6a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_LFXODIS\_DEFAULT@{CMU\_OSCENCMD\_LFXODIS\_DEFAULT}}
\index{CMU\_OSCENCMD\_LFXODIS\_DEFAULT@{CMU\_OSCENCMD\_LFXODIS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_LFXODIS\_DEFAULT}{CMU\_OSCENCMD\_LFXODIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad637ab79f2bab7f920b4423966cf9c6a} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga06dceee7ee3e4e3bf04b229b3a52c8e9}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXODIS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga03f933705986f3b555aa1041f61009eb}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_LFXOEN@{CMU\_OSCENCMD\_LFXOEN}}
\index{CMU\_OSCENCMD\_LFXOEN@{CMU\_OSCENCMD\_LFXOEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_LFXOEN}{CMU\_OSCENCMD\_LFXOEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga03f933705986f3b555aa1041f61009eb} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN~(0x1\+UL $<$$<$ 8)}

LFXO Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f2ae44a7a603d570c750ca3887a2e7a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_OSCENCMD\_LFXOEN\_DEFAULT@{CMU\_OSCENCMD\_LFXOEN\_DEFAULT}}
\index{CMU\_OSCENCMD\_LFXOEN\_DEFAULT@{CMU\_OSCENCMD\_LFXOEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_OSCENCMD\_LFXOEN\_DEFAULT}{CMU\_OSCENCMD\_LFXOEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1f2ae44a7a603d570c750ca3887a2e7a} 
\#define CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabc50222caa502dbe01015148cb9815ba}{\+\_\+\+CMU\+\_\+\+OSCENCMD\+\_\+\+LFXOEN\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for CMU\+\_\+\+OSCENCMD \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga03a6bf53ad677eff61b4902915316f0a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT0CLKEN@{CMU\_PCNTCTRL\_PCNT0CLKEN}}
\index{CMU\_PCNTCTRL\_PCNT0CLKEN@{CMU\_PCNTCTRL\_PCNT0CLKEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT0CLKEN}{CMU\_PCNTCTRL\_PCNT0CLKEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga03a6bf53ad677eff61b4902915316f0a} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN~(0x1\+UL $<$$<$ 0)}

PCNT0 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga61abb60078c68b4175ab2fef6b064dd1}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT@{CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT}}
\index{CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT@{CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT}{CMU\_PCNTCTRL\_PCNT0CLKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga61abb60078c68b4175ab2fef6b064dd1} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa2299fcd2bc5938dd39d4257e9610bad}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga918822a4327a1895084ea9add824905a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT0CLKSEL@{CMU\_PCNTCTRL\_PCNT0CLKSEL}}
\index{CMU\_PCNTCTRL\_PCNT0CLKSEL@{CMU\_PCNTCTRL\_PCNT0CLKSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT0CLKSEL}{CMU\_PCNTCTRL\_PCNT0CLKSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga918822a4327a1895084ea9add824905a} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL~(0x1\+UL $<$$<$ 1)}

PCNT0 Clock Select \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2661c8dc68f2bafa2876bdb9f308335c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT@{CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT}}
\index{CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT@{CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT}{CMU\_PCNTCTRL\_PCNT0CLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2661c8dc68f2bafa2876bdb9f308335c} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6592bf1af1a306537f408932c48341e5}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bc1025c2ff33e91d5dd8ee6fc5d5a5f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK@{CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK}}
\index{CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK@{CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK}{CMU\_PCNTCTRL\_PCNT0CLKSEL\_LFACLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3bc1025c2ff33e91d5dd8ee6fc5d5a5f} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+LFACLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7875cbd3598e47ff4a76464c71731935}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+LFACLK}} $<$$<$ 1)}

Shifted mode LFACLK for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d897c74c22fe5e7da9baf645469c58b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0@{CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0}}
\index{CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0@{CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0}{CMU\_PCNTCTRL\_PCNT0CLKSEL\_PCNT0S0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d897c74c22fe5e7da9baf645469c58b} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+PCNT0\+S0~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa235c5a88480e2d43220ddc3e975875c}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT0\+CLKSEL\+\_\+\+PCNT0\+S0}} $<$$<$ 1)}

Shifted mode PCNT0\+S0 for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2ea10f21768a87a5038b3babc9b270a9}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT1CLKEN@{CMU\_PCNTCTRL\_PCNT1CLKEN}}
\index{CMU\_PCNTCTRL\_PCNT1CLKEN@{CMU\_PCNTCTRL\_PCNT1CLKEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT1CLKEN}{CMU\_PCNTCTRL\_PCNT1CLKEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2ea10f21768a87a5038b3babc9b270a9} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN~(0x1\+UL $<$$<$ 2)}

PCNT1 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3746085f0702f4cffce7cee6fb74523e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT@{CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT}}
\index{CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT@{CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT}{CMU\_PCNTCTRL\_PCNT1CLKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3746085f0702f4cffce7cee6fb74523e} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac7790a223fd7024cd9d1c051002d2323}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKEN\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga571f21f0735a10538ded5ad0418c27ca}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT1CLKSEL@{CMU\_PCNTCTRL\_PCNT1CLKSEL}}
\index{CMU\_PCNTCTRL\_PCNT1CLKSEL@{CMU\_PCNTCTRL\_PCNT1CLKSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT1CLKSEL}{CMU\_PCNTCTRL\_PCNT1CLKSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga571f21f0735a10538ded5ad0418c27ca} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL~(0x1\+UL $<$$<$ 3)}

PCNT1 Clock Select \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga60e856caf79f258a71953dea8f3e7255}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT@{CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT}}
\index{CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT@{CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT}{CMU\_PCNTCTRL\_PCNT1CLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga60e856caf79f258a71953dea8f3e7255} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga238a5477a75cfe4ccfb3309ca5f8d1cb}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a324547d9786cf09e2b7856a6b9b946}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK@{CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK}}
\index{CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK@{CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK}{CMU\_PCNTCTRL\_PCNT1CLKSEL\_LFACLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5a324547d9786cf09e2b7856a6b9b946} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+LFACLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga70538811b9751d041f627006ac4ca5ef}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+LFACLK}} $<$$<$ 3)}

Shifted mode LFACLK for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d31f065d0f9e1030270afbb909223c8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0@{CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0}}
\index{CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0@{CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0}{CMU\_PCNTCTRL\_PCNT1CLKSEL\_PCNT1S0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5d31f065d0f9e1030270afbb909223c8} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+PCNT1\+S0~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga6519eb486f6a7b990a0defd28c2f3f9d}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT1\+CLKSEL\+\_\+\+PCNT1\+S0}} $<$$<$ 3)}

Shifted mode PCNT1\+S0 for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a42ce3e4fb4d3ff586a6a436f365902}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT2CLKEN@{CMU\_PCNTCTRL\_PCNT2CLKEN}}
\index{CMU\_PCNTCTRL\_PCNT2CLKEN@{CMU\_PCNTCTRL\_PCNT2CLKEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT2CLKEN}{CMU\_PCNTCTRL\_PCNT2CLKEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga8a42ce3e4fb4d3ff586a6a436f365902} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN~(0x1\+UL $<$$<$ 4)}

PCNT2 Clock Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5c6770a31e1c59a6cf8368be24285fd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT@{CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT}}
\index{CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT@{CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT}{CMU\_PCNTCTRL\_PCNT2CLKEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa5c6770a31e1c59a6cf8368be24285fd} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab3d9acb959db8aa447be8ed662bf23a9}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKEN\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga140880348c268747f6d05a0df7ed4cbc}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT2CLKSEL@{CMU\_PCNTCTRL\_PCNT2CLKSEL}}
\index{CMU\_PCNTCTRL\_PCNT2CLKSEL@{CMU\_PCNTCTRL\_PCNT2CLKSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT2CLKSEL}{CMU\_PCNTCTRL\_PCNT2CLKSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga140880348c268747f6d05a0df7ed4cbc} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL~(0x1\+UL $<$$<$ 5)}

PCNT2 Clock Select \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga65bd146fd4894146810b030e3e313c80}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT@{CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT}}
\index{CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT@{CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT}{CMU\_PCNTCTRL\_PCNT2CLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga65bd146fd4894146810b030e3e313c80} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaac0bd1a1ee7c489496ca41b678434962}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6a7e7348964adf130f556af3cf270a6d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK@{CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK}}
\index{CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK@{CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK}{CMU\_PCNTCTRL\_PCNT2CLKSEL\_LFACLK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6a7e7348964adf130f556af3cf270a6d} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+LFACLK~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac3897cf1c96a2974107985a606308cbe}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+LFACLK}} $<$$<$ 5)}

Shifted mode LFACLK for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaabd8fbd7c596000638aa522e3ec6a036}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0@{CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0}}
\index{CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0@{CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0}{CMU\_PCNTCTRL\_PCNT2CLKSEL\_PCNT2S0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaabd8fbd7c596000638aa522e3ec6a036} 
\#define CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+PCNT2\+S0~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga07b76d0bc625cb622b16c89a36219fb4}{\+\_\+\+CMU\+\_\+\+PCNTCTRL\+\_\+\+PCNT2\+CLKSEL\+\_\+\+PCNT2\+S0}} $<$$<$ 5)}

Shifted mode PCNT2\+S0 for CMU\+\_\+\+PCNTCTRL \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga639325f504ba7140e0713da2ff384c8e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_ROUTE\_CLKOUT0PEN@{CMU\_ROUTE\_CLKOUT0PEN}}
\index{CMU\_ROUTE\_CLKOUT0PEN@{CMU\_ROUTE\_CLKOUT0PEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_ROUTE\_CLKOUT0PEN}{CMU\_ROUTE\_CLKOUT0PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga639325f504ba7140e0713da2ff384c8e} 
\#define CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN~(0x1\+UL $<$$<$ 0)}

CLKOUT0 Pin Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a66cb959e77aa19dd87b7969a5068e5}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT@{CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT}}
\index{CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT@{CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT}{CMU\_ROUTE\_CLKOUT0PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1a66cb959e77aa19dd87b7969a5068e5} 
\#define CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaa199f22660b5d3a1cb4f49620c68900d}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT0\+PEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaac61ba619208d271b878c01f2ad2146d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_ROUTE\_CLKOUT1PEN@{CMU\_ROUTE\_CLKOUT1PEN}}
\index{CMU\_ROUTE\_CLKOUT1PEN@{CMU\_ROUTE\_CLKOUT1PEN}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_ROUTE\_CLKOUT1PEN}{CMU\_ROUTE\_CLKOUT1PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaac61ba619208d271b878c01f2ad2146d} 
\#define CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN~(0x1\+UL $<$$<$ 1)}

CLKOUT1 Pin Enable \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac04af24516fa0bcf3cb977b8e4f92c59}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT@{CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT}}
\index{CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT@{CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT}{CMU\_ROUTE\_CLKOUT1PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac04af24516fa0bcf3cb977b8e4f92c59} 
\#define CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9be0dff8328216c8acf920b9cbf34695}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+CLKOUT1\+PEN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad6c0bb56d0444bfa6296c8c00823d022}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_ROUTE\_LOCATION\_DEFAULT@{CMU\_ROUTE\_LOCATION\_DEFAULT}}
\index{CMU\_ROUTE\_LOCATION\_DEFAULT@{CMU\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_ROUTE\_LOCATION\_DEFAULT}{CMU\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad6c0bb56d0444bfa6296c8c00823d022} 
\#define CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac24ebe76f10e77798d49b33a1f02c468}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad77c3869751c98c9d6ae7a02d78f57bd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_ROUTE\_LOCATION\_LOC0@{CMU\_ROUTE\_LOCATION\_LOC0}}
\index{CMU\_ROUTE\_LOCATION\_LOC0@{CMU\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_ROUTE\_LOCATION\_LOC0}{CMU\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad77c3869751c98c9d6ae7a02d78f57bd} 
\#define CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga51995f0fa0073ff4d996c69ffee51cf9}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 2)}

Shifted mode LOC0 for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a2be1253832c13f2f09c13c3383a735}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_ROUTE\_LOCATION\_LOC1@{CMU\_ROUTE\_LOCATION\_LOC1}}
\index{CMU\_ROUTE\_LOCATION\_LOC1@{CMU\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_ROUTE\_LOCATION\_LOC1}{CMU\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a2be1253832c13f2f09c13c3383a735} 
\#define CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga17764a46869a2b20711d64d39d226249}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 2)}

Shifted mode LOC1 for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf28ecbaab931b995bd4bdf04f8764278}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_ROUTE\_LOCATION\_LOC2@{CMU\_ROUTE\_LOCATION\_LOC2}}
\index{CMU\_ROUTE\_LOCATION\_LOC2@{CMU\_ROUTE\_LOCATION\_LOC2}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_ROUTE\_LOCATION\_LOC2}{CMU\_ROUTE\_LOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf28ecbaab931b995bd4bdf04f8764278} 
\#define CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga214d3484d3a1252f1a13d012ad30f4ed}{\+\_\+\+CMU\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}} $<$$<$ 2)}

Shifted mode LOC2 for CMU\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga03a368b7e8b085b16d18402a0154ebf8}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_AUXHFRCOENS@{CMU\_STATUS\_AUXHFRCOENS}}
\index{CMU\_STATUS\_AUXHFRCOENS@{CMU\_STATUS\_AUXHFRCOENS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_AUXHFRCOENS}{CMU\_STATUS\_AUXHFRCOENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga03a368b7e8b085b16d18402a0154ebf8} 
\#define CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS~(0x1\+UL $<$$<$ 4)}

AUXHFRCO Enable Status \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac6314f17038e723c4bd97a1fb9669f26}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_AUXHFRCOENS\_DEFAULT@{CMU\_STATUS\_AUXHFRCOENS\_DEFAULT}}
\index{CMU\_STATUS\_AUXHFRCOENS\_DEFAULT@{CMU\_STATUS\_AUXHFRCOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_AUXHFRCOENS\_DEFAULT}{CMU\_STATUS\_AUXHFRCOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac6314f17038e723c4bd97a1fb9669f26} 
\#define CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gad8b69f2e6aee659f0e7eb28c5a5c4767}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCOENS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d4be9332b8a631b28ddbc2f0963519c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_AUXHFRCORDY@{CMU\_STATUS\_AUXHFRCORDY}}
\index{CMU\_STATUS\_AUXHFRCORDY@{CMU\_STATUS\_AUXHFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_AUXHFRCORDY}{CMU\_STATUS\_AUXHFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3d4be9332b8a631b28ddbc2f0963519c} 
\#define CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY~(0x1\+UL $<$$<$ 5)}

AUXHFRCO Ready \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaca73a7b863aa1d05355339a0b0bbae8a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_AUXHFRCORDY\_DEFAULT@{CMU\_STATUS\_AUXHFRCORDY\_DEFAULT}}
\index{CMU\_STATUS\_AUXHFRCORDY\_DEFAULT@{CMU\_STATUS\_AUXHFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_AUXHFRCORDY\_DEFAULT}{CMU\_STATUS\_AUXHFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaca73a7b863aa1d05355339a0b0bbae8a} 
\#define CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaf7ba56d1cc8b28d2693aac245bc952aa}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+AUXHFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf61aa2f2d4ed85b9a8c05d3cfa69a936}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_CALBSY@{CMU\_STATUS\_CALBSY}}
\index{CMU\_STATUS\_CALBSY@{CMU\_STATUS\_CALBSY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_CALBSY}{CMU\_STATUS\_CALBSY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf61aa2f2d4ed85b9a8c05d3cfa69a936} 
\#define CMU\+\_\+\+STATUS\+\_\+\+CALBSY~(0x1\+UL $<$$<$ 14)}

Calibration Busy \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf2f97542738b8918df685b5d395e1d1e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_CALBSY\_DEFAULT@{CMU\_STATUS\_CALBSY\_DEFAULT}}
\index{CMU\_STATUS\_CALBSY\_DEFAULT@{CMU\_STATUS\_CALBSY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_CALBSY\_DEFAULT}{CMU\_STATUS\_CALBSY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf2f97542738b8918df685b5d395e1d1e} 
\#define CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab3deaf266dd2e4d41d78266302ca0bb2}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+CALBSY\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaebd06b8fbb760971627127941da50b8b}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFRCOENS@{CMU\_STATUS\_HFRCOENS}}
\index{CMU\_STATUS\_HFRCOENS@{CMU\_STATUS\_HFRCOENS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFRCOENS}{CMU\_STATUS\_HFRCOENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaebd06b8fbb760971627127941da50b8b} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS~(0x1\+UL $<$$<$ 0)}

HFRCO Enable Status \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d33af5149c324c3cba8948a06f9082d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFRCOENS\_DEFAULT@{CMU\_STATUS\_HFRCOENS\_DEFAULT}}
\index{CMU\_STATUS\_HFRCOENS\_DEFAULT@{CMU\_STATUS\_HFRCOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFRCOENS\_DEFAULT}{CMU\_STATUS\_HFRCOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2d33af5149c324c3cba8948a06f9082d} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae2560af1260c5bd52001caf23e6dd9dc}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOENS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad7628ca639cbc23254bcd5d51d4ce196}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFRCORDY@{CMU\_STATUS\_HFRCORDY}}
\index{CMU\_STATUS\_HFRCORDY@{CMU\_STATUS\_HFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFRCORDY}{CMU\_STATUS\_HFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad7628ca639cbc23254bcd5d51d4ce196} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY~(0x1\+UL $<$$<$ 1)}

HFRCO Ready \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b3732870f91dbdfe3062cfd8d725b3a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFRCORDY\_DEFAULT@{CMU\_STATUS\_HFRCORDY\_DEFAULT}}
\index{CMU\_STATUS\_HFRCORDY\_DEFAULT@{CMU\_STATUS\_HFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFRCORDY\_DEFAULT}{CMU\_STATUS\_HFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7b3732870f91dbdfe3062cfd8d725b3a} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab7d1b2bab576b0bec27328b7c7083853}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0faaa6d2bbe3b6343fdfa9ad6fa27c92}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFRCOSEL@{CMU\_STATUS\_HFRCOSEL}}
\index{CMU\_STATUS\_HFRCOSEL@{CMU\_STATUS\_HFRCOSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFRCOSEL}{CMU\_STATUS\_HFRCOSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0faaa6d2bbe3b6343fdfa9ad6fa27c92} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL~(0x1\+UL $<$$<$ 10)}

HFRCO Selected \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga474f5bcbd904ab79655b8efe6fc35754}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFRCOSEL\_DEFAULT@{CMU\_STATUS\_HFRCOSEL\_DEFAULT}}
\index{CMU\_STATUS\_HFRCOSEL\_DEFAULT@{CMU\_STATUS\_HFRCOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFRCOSEL\_DEFAULT}{CMU\_STATUS\_HFRCOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga474f5bcbd904ab79655b8efe6fc35754} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga970f042b29a2bf874427c230d4f3e896}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFRCOSEL\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga867d20b59b6892d340d5e52890b15f95}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFXOENS@{CMU\_STATUS\_HFXOENS}}
\index{CMU\_STATUS\_HFXOENS@{CMU\_STATUS\_HFXOENS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFXOENS}{CMU\_STATUS\_HFXOENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga867d20b59b6892d340d5e52890b15f95} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFXOENS~(0x1\+UL $<$$<$ 2)}

HFXO Enable Status \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga364dc852ff6abc5ad6b8a00491a3a834}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFXOENS\_DEFAULT@{CMU\_STATUS\_HFXOENS\_DEFAULT}}
\index{CMU\_STATUS\_HFXOENS\_DEFAULT@{CMU\_STATUS\_HFXOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFXOENS\_DEFAULT}{CMU\_STATUS\_HFXOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga364dc852ff6abc5ad6b8a00491a3a834} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae568aebe1bb3744081ac8184399ad880}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOENS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga175b8367c54a1e5bbe7afe6cb37419dd}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFXORDY@{CMU\_STATUS\_HFXORDY}}
\index{CMU\_STATUS\_HFXORDY@{CMU\_STATUS\_HFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFXORDY}{CMU\_STATUS\_HFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga175b8367c54a1e5bbe7afe6cb37419dd} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFXORDY~(0x1\+UL $<$$<$ 3)}

HFXO Ready \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga58f8f71d0af09b56d785c40863218a10}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFXORDY\_DEFAULT@{CMU\_STATUS\_HFXORDY\_DEFAULT}}
\index{CMU\_STATUS\_HFXORDY\_DEFAULT@{CMU\_STATUS\_HFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFXORDY\_DEFAULT}{CMU\_STATUS\_HFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga58f8f71d0af09b56d785c40863218a10} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaef09dd913766ac10c16ba3e90323f836}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXORDY\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6963fd7b875e85b2a97b31643270469f}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFXOSEL@{CMU\_STATUS\_HFXOSEL}}
\index{CMU\_STATUS\_HFXOSEL@{CMU\_STATUS\_HFXOSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFXOSEL}{CMU\_STATUS\_HFXOSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6963fd7b875e85b2a97b31643270469f} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL~(0x1\+UL $<$$<$ 11)}

HFXO Selected \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab94573c982e0e448f8e271c3713d066d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_HFXOSEL\_DEFAULT@{CMU\_STATUS\_HFXOSEL\_DEFAULT}}
\index{CMU\_STATUS\_HFXOSEL\_DEFAULT@{CMU\_STATUS\_HFXOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_HFXOSEL\_DEFAULT}{CMU\_STATUS\_HFXOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab94573c982e0e448f8e271c3713d066d} 
\#define CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga369b7de8f81bdfdb7a60d20b3ceaf849}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+HFXOSEL\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaf78ac5469319a29e6be6b27202bc6dd2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFRCOENS@{CMU\_STATUS\_LFRCOENS}}
\index{CMU\_STATUS\_LFRCOENS@{CMU\_STATUS\_LFRCOENS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFRCOENS}{CMU\_STATUS\_LFRCOENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaf78ac5469319a29e6be6b27202bc6dd2} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS~(0x1\+UL $<$$<$ 6)}

LFRCO Enable Status \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gae3c49e6a84e7cd35cbe7c4b79bafd022}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFRCOENS\_DEFAULT@{CMU\_STATUS\_LFRCOENS\_DEFAULT}}
\index{CMU\_STATUS\_LFRCOENS\_DEFAULT@{CMU\_STATUS\_LFRCOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFRCOENS\_DEFAULT}{CMU\_STATUS\_LFRCOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gae3c49e6a84e7cd35cbe7c4b79bafd022} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga25628353faa26d07ea0c576e604e2e9e}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOENS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga2ebcaa6d1b0b1746119add385c98b8e0}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFRCORDY@{CMU\_STATUS\_LFRCORDY}}
\index{CMU\_STATUS\_LFRCORDY@{CMU\_STATUS\_LFRCORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFRCORDY}{CMU\_STATUS\_LFRCORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga2ebcaa6d1b0b1746119add385c98b8e0} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY~(0x1\+UL $<$$<$ 7)}

LFRCO Ready \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad8fb6acb2ab3497466ab8c1f36d6ec6c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFRCORDY\_DEFAULT@{CMU\_STATUS\_LFRCORDY\_DEFAULT}}
\index{CMU\_STATUS\_LFRCORDY\_DEFAULT@{CMU\_STATUS\_LFRCORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFRCORDY\_DEFAULT}{CMU\_STATUS\_LFRCORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad8fb6acb2ab3497466ab8c1f36d6ec6c} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gac2d8bb38370b7dac0910fc0dc2bd3a2c}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCORDY\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga6926ce4fab9c672ec511b8c7112fe854}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFRCOSEL@{CMU\_STATUS\_LFRCOSEL}}
\index{CMU\_STATUS\_LFRCOSEL@{CMU\_STATUS\_LFRCOSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFRCOSEL}{CMU\_STATUS\_LFRCOSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga6926ce4fab9c672ec511b8c7112fe854} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL~(0x1\+UL $<$$<$ 12)}

LFRCO Selected \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga084144a1e446ec272621be90e5c16435}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFRCOSEL\_DEFAULT@{CMU\_STATUS\_LFRCOSEL\_DEFAULT}}
\index{CMU\_STATUS\_LFRCOSEL\_DEFAULT@{CMU\_STATUS\_LFRCOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFRCOSEL\_DEFAULT}{CMU\_STATUS\_LFRCOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga084144a1e446ec272621be90e5c16435} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga087a494951fae68c7a285ef50350f5a0}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFRCOSEL\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0ca1c88f9e3303793b26bcb62048c66a}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFXOENS@{CMU\_STATUS\_LFXOENS}}
\index{CMU\_STATUS\_LFXOENS@{CMU\_STATUS\_LFXOENS}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFXOENS}{CMU\_STATUS\_LFXOENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0ca1c88f9e3303793b26bcb62048c66a} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFXOENS~(0x1\+UL $<$$<$ 8)}

LFXO Enable Status \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab31d6404988089f9d64703eb9a75646d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFXOENS\_DEFAULT@{CMU\_STATUS\_LFXOENS\_DEFAULT}}
\index{CMU\_STATUS\_LFXOENS\_DEFAULT@{CMU\_STATUS\_LFXOENS\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFXOENS\_DEFAULT}{CMU\_STATUS\_LFXOENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab31d6404988089f9d64703eb9a75646d} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga595169201afe4b03a70897292080dfa3}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOENS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga78be53d4efe6c39d8903f0d4c2c5ab32}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFXORDY@{CMU\_STATUS\_LFXORDY}}
\index{CMU\_STATUS\_LFXORDY@{CMU\_STATUS\_LFXORDY}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFXORDY}{CMU\_STATUS\_LFXORDY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga78be53d4efe6c39d8903f0d4c2c5ab32} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFXORDY~(0x1\+UL $<$$<$ 9)}

LFXO Ready \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafc0d9b43888bb4692740c03973ed6933}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFXORDY\_DEFAULT@{CMU\_STATUS\_LFXORDY\_DEFAULT}}
\index{CMU\_STATUS\_LFXORDY\_DEFAULT@{CMU\_STATUS\_LFXORDY\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFXORDY\_DEFAULT}{CMU\_STATUS\_LFXORDY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafc0d9b43888bb4692740c03973ed6933} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga8bcef9f2da2638161a02362c3c931fdc}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXORDY\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa7ceb79efd3fe5547479edecc773f619}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFXOSEL@{CMU\_STATUS\_LFXOSEL}}
\index{CMU\_STATUS\_LFXOSEL@{CMU\_STATUS\_LFXOSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFXOSEL}{CMU\_STATUS\_LFXOSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa7ceb79efd3fe5547479edecc773f619} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL~(0x1\+UL $<$$<$ 13)}

LFXO Selected \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaa9421ea1794e4d935c1aca99f589560c}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_LFXOSEL\_DEFAULT@{CMU\_STATUS\_LFXOSEL\_DEFAULT}}
\index{CMU\_STATUS\_LFXOSEL\_DEFAULT@{CMU\_STATUS\_LFXOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_LFXOSEL\_DEFAULT}{CMU\_STATUS\_LFXOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaa9421ea1794e4d935c1aca99f589560c} 
\#define CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gabca01034e9d4ee521425b03cea83e05d}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+LFXOSEL\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gaefaaf411a15999b3fb77a8549d0fdaaa}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_USBCHFCLKSEL@{CMU\_STATUS\_USBCHFCLKSEL}}
\index{CMU\_STATUS\_USBCHFCLKSEL@{CMU\_STATUS\_USBCHFCLKSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_USBCHFCLKSEL}{CMU\_STATUS\_USBCHFCLKSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gaefaaf411a15999b3fb77a8549d0fdaaa} 
\#define CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL~(0x1\+UL $<$$<$ 15)}

USBC HFCLK Selected \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dbec756dc2d6ba657115f12824c2c0d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT@{CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT}}
\index{CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT@{CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT}{CMU\_STATUS\_USBCHFCLKSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga1dbec756dc2d6ba657115f12824c2c0d} 
\#define CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga642cbe55a479dadb44d76c8e65bb4b85}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCHFCLKSEL\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga98c45a8c2ca03c6d8eb5225e9a2cdca4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_USBCLFRCOSEL@{CMU\_STATUS\_USBCLFRCOSEL}}
\index{CMU\_STATUS\_USBCLFRCOSEL@{CMU\_STATUS\_USBCLFRCOSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_USBCLFRCOSEL}{CMU\_STATUS\_USBCLFRCOSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga98c45a8c2ca03c6d8eb5225e9a2cdca4} 
\#define CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL~(0x1\+UL $<$$<$ 17)}

USBC LFRCO Selected \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad7994e638e886d3f3771fc1d9bb6ec33}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT@{CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT}}
\index{CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT@{CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT}{CMU\_STATUS\_USBCLFRCOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad7994e638e886d3f3771fc1d9bb6ec33} 
\#define CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gab2992f2f6e96cecf528cce1308cafdcf}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFRCOSEL\+\_\+\+DEFAULT}} $<$$<$ 17)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f185a4720734948e30ba8a7854cd033}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_USBCLFXOSEL@{CMU\_STATUS\_USBCLFXOSEL}}
\index{CMU\_STATUS\_USBCLFXOSEL@{CMU\_STATUS\_USBCLFXOSEL}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_USBCLFXOSEL}{CMU\_STATUS\_USBCLFXOSEL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga7f185a4720734948e30ba8a7854cd033} 
\#define CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL~(0x1\+UL $<$$<$ 16)}

USBC LFXO Selected \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e563f7eb1713ec2250c7169aeabe86d}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_STATUS\_USBCLFXOSEL\_DEFAULT@{CMU\_STATUS\_USBCLFXOSEL\_DEFAULT}}
\index{CMU\_STATUS\_USBCLFXOSEL\_DEFAULT@{CMU\_STATUS\_USBCLFXOSEL\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_STATUS\_USBCLFXOSEL\_DEFAULT}{CMU\_STATUS\_USBCLFXOSEL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga5e563f7eb1713ec2250c7169aeabe86d} 
\#define CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gae7f94d1d7dc41d037d9c08ca3917b48f}{\+\_\+\+CMU\+\_\+\+STATUS\+\_\+\+USBCLFXOSEL\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for CMU\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e30cc376b1d4ed0aa35f66756caa8ff}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_SYNCBUSY\_LFACLKEN0@{CMU\_SYNCBUSY\_LFACLKEN0}}
\index{CMU\_SYNCBUSY\_LFACLKEN0@{CMU\_SYNCBUSY\_LFACLKEN0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_SYNCBUSY\_LFACLKEN0}{CMU\_SYNCBUSY\_LFACLKEN0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga3e30cc376b1d4ed0aa35f66756caa8ff} 
\#define CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0~(0x1\+UL $<$$<$ 0)}

Low Frequency A Clock Enable 0 Busy \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gadc44885233159279d689649fc511344e}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT@{CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT}}
\index{CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT@{CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT}{CMU\_SYNCBUSY\_LFACLKEN0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gadc44885233159279d689649fc511344e} 
\#define CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_gaccb47e944b1b6e5297b8fbc071757f2e}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFACLKEN0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga75dd8c8c07a2ab928258402d761a2c86}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_SYNCBUSY\_LFAPRESC0@{CMU\_SYNCBUSY\_LFAPRESC0}}
\index{CMU\_SYNCBUSY\_LFAPRESC0@{CMU\_SYNCBUSY\_LFAPRESC0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_SYNCBUSY\_LFAPRESC0}{CMU\_SYNCBUSY\_LFAPRESC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga75dd8c8c07a2ab928258402d761a2c86} 
\#define CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0~(0x1\+UL $<$$<$ 2)}

Low Frequency A Prescaler 0 Busy \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a7751bcaf6771435e989956b1629dba}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT@{CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT}}
\index{CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT@{CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT}{CMU\_SYNCBUSY\_LFAPRESC0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_ga0a7751bcaf6771435e989956b1629dba} 
\#define CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga9e8dfbecc7d4f8e2a286cdf2735b6860}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFAPRESC0\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gac3acf5583a7be1b2a6963df0ffa0b2b4}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_SYNCBUSY\_LFBCLKEN0@{CMU\_SYNCBUSY\_LFBCLKEN0}}
\index{CMU\_SYNCBUSY\_LFBCLKEN0@{CMU\_SYNCBUSY\_LFBCLKEN0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_SYNCBUSY\_LFBCLKEN0}{CMU\_SYNCBUSY\_LFBCLKEN0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gac3acf5583a7be1b2a6963df0ffa0b2b4} 
\#define CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0~(0x1\+UL $<$$<$ 4)}

Low Frequency B Clock Enable 0 Busy \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gab1da50341aa59c62ac5288e5a4a525df}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT@{CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT}}
\index{CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT@{CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT}{CMU\_SYNCBUSY\_LFBCLKEN0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gab1da50341aa59c62ac5288e5a4a525df} 
\#define CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga7a78faa1a00da161849cd8204ea3f612}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBCLKEN0\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for CMU\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gad6863abba1719e2d06f437e7f425c6ad}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_SYNCBUSY\_LFBPRESC0@{CMU\_SYNCBUSY\_LFBPRESC0}}
\index{CMU\_SYNCBUSY\_LFBPRESC0@{CMU\_SYNCBUSY\_LFBPRESC0}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_SYNCBUSY\_LFBPRESC0}{CMU\_SYNCBUSY\_LFBPRESC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gad6863abba1719e2d06f437e7f425c6ad} 
\#define CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0~(0x1\+UL $<$$<$ 6)}

Low Frequency B Prescaler 0 Busy \Hypertarget{group___e_f_m32_g_g___c_m_u___bit_fields_gafbabe279bdb75d9b5eccad455a5956a2}\index{EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}!CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT@{CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT}}
\index{CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT@{CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT}!EFM32GG\_CMU\_BitFields@{EFM32GG\_CMU\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT}{CMU\_SYNCBUSY\_LFBPRESC0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___c_m_u___bit_fields_gafbabe279bdb75d9b5eccad455a5956a2} 
\#define CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___c_m_u___bit_fields_ga79316df303faba9c21f0b554410b3188}{\+\_\+\+CMU\+\_\+\+SYNCBUSY\+\_\+\+LFBPRESC0\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for CMU\+\_\+\+SYNCBUSY 