// Seed: 1492251780
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  supply0 id_4, id_5, id_6 = id_6, id_7, id_8, id_9, id_10, id_11 = 1, id_12;
  wire id_13;
  assign id_6 = id_11;
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[1] = 1;
  module_0 modCall_1 ();
  logic [7:0] id_4;
  wire id_5;
endmodule
