Part number:		ethernet-inline-probe v0.1

General fabrication notes

	* Boards are be individually routed.
	* Board material is S1000-2
	* Green solder mask on both sides of board. All vias to be tented.
	* White LPI legend on top side of board.
	* Pad finish is ENIG.
	* Finished board thickness is 1.6 mm.
	* Place UL mark and date code in the area marked on the "F. Fab" gerber layer.

Impedances

	Control to within 10%.

	Layer 1 microstrip (ref to layer 2 ground)
		130 μm trace = 50 ohm single ended
		125 μm trace / 250 μm space = 100 ohm differential

	Layer 4 microstrip (ref to layer 3 power plane)
		130 μm trace = 50 ohm single ended
		125 μm trace / 250 μm space = 100 ohm differential

Suggested stackup
	1	35 μm (1 oz) copper			Signal
		0.1mm prepreg
	2	35 μm (1 oz) copper			Ground
		Core(s) and prepregs as needed for 1.6mm finished PCB thickness
	3	35 μm (1 oz) copper			Power
		0.1mm prepreg
	4	35 μm (1 oz) copper			Signal

File naming
	ethernet-inline-probe-Edge_Cuts.gbr		Board outline
	ethernet-inline-probe-F.Fab.gbr			Shows requested location of date code and UL marking
	ethernet-inline-probe.drl				Through-board plated holes
	ethernet-inline-probe-NPTH.drl			Through-board unplated holes
	ethernet-inline-probe-F_SilkS.gbr		Front silkscreen
	ethernet-inline-probe-F_Mask.gbr		Front solder mask
	ethernet-inline-probe-F_Cu.gbr			Layer 1 copper
	ethernet-inline-probe-In1_Cu.gbr		Layer 2 copper
	ethernet-inline-probe-In2_Cu.gbr		Layer 3 copper
	ethernet-inline-probe-B_Cu.gbr			Layer 4 copper
	ethernet-inline-probe-B_Mask.gbr		Back solder mask
	ethernet-inline-probe-B_SilkS.gbr		Back silkscreen

