
---------- Begin Simulation Statistics ----------
final_tick                               166917229000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 379732                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661020                       # Number of bytes of host memory used
host_op_rate                                   380478                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   263.34                       # Real time elapsed on the host
host_tick_rate                              633838203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166917                       # Number of seconds simulated
sim_ticks                                166917229000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.669172                       # CPI: cycles per instruction
system.cpu.discardedOps                        189528                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34031288                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.599099                       # IPC: instructions per cycle
system.cpu.numCycles                        166917229                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132885941                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565801                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          665                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14249                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562250                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14266                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485825                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735490                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103826                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101851                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906123                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65393                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              398                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51239815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51239815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51240287                       # number of overall hits
system.cpu.dcache.overall_hits::total        51240287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       828700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         828700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       836646                       # number of overall misses
system.cpu.dcache.overall_misses::total        836646                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46039605000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46039605000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46039605000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46039605000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068515                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068515                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076933                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076933                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55556.419693                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55556.419693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55028.775611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55028.775611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        96502                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       679927                       # number of writebacks
system.cpu.dcache.writebacks::total            679927                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55398                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781245                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781245                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42758495000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42758495000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43570828999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43570828999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55293.397664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55293.397664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55771.018053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55771.018053                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780221                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40666852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40666852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20383173000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20383173000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45037.325668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45037.325668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1505                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1505                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       451079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       451079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19409462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19409462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43028.963884                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43028.963884                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10572963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10572963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       376116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       376116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25656432000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25656432000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68214.146699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68214.146699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53893                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53893                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23349033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23349033000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72462.341298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72462.341298                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943930                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943930                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    812333999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    812333999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102270.426665                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102270.426665                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.966104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021608                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781245                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.588084                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.966104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52858254                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52858254                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685990                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475187                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024935                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278352                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278352                       # number of overall hits
system.cpu.icache.overall_hits::total        10278352                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69214000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69214000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69214000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69214000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279046                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99731.988473                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99731.988473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99731.988473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99731.988473                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67826000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67826000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97731.988473                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97731.988473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97731.988473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97731.988473                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278352                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69214000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69214000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99731.988473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99731.988473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97731.988473                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97731.988473                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.947371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14811.305476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.947371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279740                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279740                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 166917229000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               494590                       # number of demand (read+write) hits
system.l2.demand_hits::total                   494623                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              494590                       # number of overall hits
system.l2.overall_hits::total                  494623                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286655                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287316                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            286655                       # number of overall misses
system.l2.overall_misses::total                287316                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65014000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30576737000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30641751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65014000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30576737000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30641751000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781245                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781939                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781245                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781939                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.366921                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367440                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.366921                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367440                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98357.034796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106667.377161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106648.258364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98357.034796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106667.377161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106648.258364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199647                       # number of writebacks
system.l2.writebacks::total                    199647                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287311                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51794000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24843357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24895151000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51794000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24843357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24895151000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.366914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367434                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.366914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367434                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78357.034796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86667.912088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86648.791727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78357.034796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86667.912088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86648.791727                       # average overall mshr miss latency
system.l2.replacements                         288095                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       679927                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           679927                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       679927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       679927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4661                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4661                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            145489                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145489                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176825                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19225155000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19225155000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.548611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108724.190584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108724.190584                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15688655000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15688655000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.548611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88724.190584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88724.190584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65014000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65014000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98357.034796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98357.034796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51794000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51794000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78357.034796                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78357.034796                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        349101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            349101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11351582000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11351582000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.239317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103355.931895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103355.931895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9154702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9154702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.239306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83357.177328                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83357.177328                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8084.907531                       # Cycle average of tags in use
system.l2.tags.total_refs                     1556919                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296287                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.254766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     172.553837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.343704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7897.009991                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986927                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3419457                       # Number of tag accesses
system.l2.tags.data_accesses                  3419457                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005364514500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11700                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11700                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802272                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188228                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287311                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199647                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287311                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199647                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    923                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199647                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.477094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.076185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.744553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11641     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           28      0.24%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           28      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.060342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.026857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5729     48.97%     48.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      1.54%     50.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5160     44.10%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              618      5.28%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11700                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   59072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18387904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12777408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  166902872000                       # Total gap between requests
system.mem_ctrls.avgGap                     342745.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18286528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12774784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 253442.980412764940                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 109554466.663234621286                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76533645.307519450784                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286650                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199647                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17856000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10097582250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3990933307500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27013.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35226.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19989948.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18345600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18387904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12777408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12777408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286650                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287311                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199647                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199647                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       253443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    109908367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110161810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       253443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       253443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76549366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76549366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76549366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       253443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    109908367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       186711175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286388                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199606                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12571                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4745663250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1431940000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10115438250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16570.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35320.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145956                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101943                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.635318                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.247175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.572579                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       183501     77.07%     77.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29386     12.34%     89.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6036      2.54%     91.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1522      0.64%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9280      3.90%     96.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          622      0.26%     96.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          812      0.34%     97.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          591      0.25%     97.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6345      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18328832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12774784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.807910                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.533645                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       834730260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       443669655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1014929580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514378800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13176037680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41230308180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29375956800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86590010955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.760175                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75942618000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5573620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85400991000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       865268040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       459900870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1029880740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     527564520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13176037680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40849258050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29696841120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86604751020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.848483                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76780384000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5573620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  84563225000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199647                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78843                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176825                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176825                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110486                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853112                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853112                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31165312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31165312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287311                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287311    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287311                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1364389000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564131250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       879574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342711                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344189                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     93515008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               93565184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          288095                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12777408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1070034                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1055101     98.60%     98.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14916      1.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1070034                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 166917229000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2922284000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2343739995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
