Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:10:18 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/27bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.723ns  (logic 5.202ns (27.784%)  route 13.521ns (72.216%))
  Logic Levels:           15  (IBUF=1 LUT3=1 LUT5=11 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           2.243     3.194    b_IBUF[1]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.124     3.318 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.816     4.134    c_2
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     4.258 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.816     5.074    c_4
    SLICE_X43Y32         LUT5 (Prop_lut5_I2_O)        0.124     5.198 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.594     5.791    c_6
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     5.915 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.968     6.883    c_8
    SLICE_X43Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.007 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.426     7.432    c_1010_out
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124     7.556 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.816     8.372    c_12
    SLICE_X43Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.496 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.426     8.922    c_14
    SLICE_X43Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.046 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           0.816     9.861    c_16
    SLICE_X43Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.985 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           0.799    10.785    c_18
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124    10.909 r  s_OBUF[22]_inst_i_2/O
                         net (fo=3, routed)           0.816    11.724    c_2022_out
    SLICE_X43Y49         LUT5 (Prop_lut5_I2_O)        0.124    11.848 r  s_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           1.286    13.134    c_22
    SLICE_X43Y73         LUT5 (Prop_lut5_I2_O)        0.124    13.258 r  s_OBUF[26]_inst_i_2/O
                         net (fo=2, routed)           0.837    14.095    c_24
    SLICE_X43Y75         LUT3 (Prop_lut3_I0_O)        0.124    14.219 r  s_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.865    16.085    s_OBUF[25]
    J19                  OBUF (Prop_obuf_I_O)         2.639    18.723 r  s_OBUF[25]_inst/O
                         net (fo=0)                   0.000    18.723    s[25]
    J19                                                               r  s[25] (OUT)
  -------------------------------------------------------------------    -------------------




