-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/divider_ip_src_Normalize_real_numerator.vhd
-- Created: 2024-10-03 19:36:10
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: divider_ip_src_Normalize_real_numerator
-- Source Path: test/divider/Complex Divide HDL Optimized/ForEach - Complex Divide/Normalize real numerator
-- Hierarchy Level: 3
-- Model version: 1.59
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY divider_ip_src_Normalize_real_numerator IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        u                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
        validIn                           :   IN    std_logic;
        x                                 :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        e                                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        isNegative                        :   OUT   std_logic
        );
END divider_ip_src_Normalize_real_numerator;


ARCHITECTURE rtl OF divider_ip_src_Normalize_real_numerator IS

  -- Component Declarations
  COMPONENT divider_ip_src_positiveRealNormalizer
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          u                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En10
          validIn                         :   IN    std_logic;
          x                               :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          e                               :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
          isNegative                      :   OUT   std_logic;
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : divider_ip_src_positiveRealNormalizer
    USE ENTITY work.divider_ip_src_positiveRealNormalizer(rtl);

  -- Signals
  SIGNAL x_tmp                            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL e_tmp                            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL validOutdeadOut                  : std_logic;

BEGIN
  u_positiveRealNormalizer : divider_ip_src_positiveRealNormalizer
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              u => u,  -- sfix16_En10
              validIn => validIn,
              x => x_tmp,  -- sfix16_En14
              e => e_tmp,  -- int32
              isNegative => isNegative,
              validOut => validOutdeadOut
              );

  x <= x_tmp;

  e <= e_tmp;

END rtl;

