// Seed: 2961604332
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  tri   id_5,
    input  uwire id_6,
    input  uwire id_7
);
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4
);
  always begin
    #1 $display(id_4, id_3, 1, 1);
  end
  wor id_6;
  assign #1 id_6 = 1;
  logic [7:0][1 'b0] id_7 = id_0;
  tri1 id_8 = 1;
  module_0(
      id_7, id_6, id_6, id_0, id_7, id_4, id_6, id_7
  );
  assign id_2 = (id_0 - 1);
  wire id_9;
  assign id_2 = id_6;
  wire id_10;
  assign id_7 = !id_6;
  wire id_11;
endmodule
