<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_a8d76a4e_A4200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_a8d76a4e_A4200')">rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.33</td>
<td class="s10 cl rt"><a href="mod3236.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod3236.html#Toggle" > 92.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236724"  onclick="showContent('inst_tag_236724')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s7 cl rt"> 78.67</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236724_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod3236.html#inst_tag_236724_Toggle" > 36.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236724_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236728"  onclick="showContent('inst_tag_236728')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236728_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod3236.html#inst_tag_236728_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236728_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236731"  onclick="showContent('inst_tag_236731')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236731_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3236.html#inst_tag_236731_Toggle" > 52.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236731_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236725"  onclick="showContent('inst_tag_236725')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236725_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod3236.html#inst_tag_236725_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236725_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236729"  onclick="showContent('inst_tag_236729')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236729_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod3236.html#inst_tag_236729_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236729_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236726"  onclick="showContent('inst_tag_236726')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236726_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod3236.html#inst_tag_236726_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236726_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236730"  onclick="showContent('inst_tag_236730')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236730_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod3236.html#inst_tag_236730_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236730_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236723"  onclick="showContent('inst_tag_236723')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s9 cl rt"> 94.67</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236723_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod3236.html#inst_tag_236723_Toggle" > 84.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236723_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3236.html#inst_tag_236727"  onclick="showContent('inst_tag_236727')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236727_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod3236.html#inst_tag_236727_Toggle" > 88.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236727_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_236724'>
<hr>
<a name="inst_tag_236724"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236724" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.67</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236724_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod3236.html#inst_tag_236724_Toggle" > 36.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236724_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.27</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 50.60</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td><a href="mod3214.html#inst_tag_235263" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_236728'>
<hr>
<a name="inst_tag_236728"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236728" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236728_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod3236.html#inst_tag_236728_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236728_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.61</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.96</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td><a href="mod3379.html#inst_tag_253122" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_236731'>
<hr>
<a name="inst_tag_236731"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236731" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236731_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod3236.html#inst_tag_236731_Toggle" > 52.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236731_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 75.55</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod193.html#inst_tag_12016" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_236725'>
<hr>
<a name="inst_tag_236725"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236725" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236725_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod3236.html#inst_tag_236725_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236725_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 89.42</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod193.html#inst_tag_12013" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_236729'>
<hr>
<a name="inst_tag_236729"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236729" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236729_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod3236.html#inst_tag_236729_Toggle" > 76.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236729_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 89.42</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod193.html#inst_tag_12015" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_236726'>
<hr>
<a name="inst_tag_236726"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236726" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236726_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod3236.html#inst_tag_236726_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236726_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.94</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s9 cl rt"> 94.35</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod834.html#inst_tag_38104" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_236730'>
<hr>
<a name="inst_tag_236730"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236730" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236730_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod3236.html#inst_tag_236730_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236730_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.07</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s9 cl rt"> 90.87</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod3379.html#inst_tag_253123" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_236723'>
<hr>
<a name="inst_tag_236723"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236723" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.67</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236723_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod3236.html#inst_tag_236723_Toggle" > 84.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236723_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s9 cl rt"> 95.24</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod3214.html#inst_tag_235262" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_236727'>
<hr>
<a name="inst_tag_236727"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_236727" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236727_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod3236.html#inst_tag_236727_Toggle" > 88.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3236.html#inst_tag_236727_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.82</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.23</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td><a href="mod193.html#inst_tag_12014" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_a8d76a4e_A4200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3236.html" >rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3236.html" >rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">15</td>
<td class="rt">88.24 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">46</td>
<td class="rt">92.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">23</td>
<td class="rt">92.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">23</td>
<td class="rt">92.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">15</td>
<td class="rt">88.24 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">46</td>
<td class="rt">92.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">23</td>
<td class="rt">92.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">23</td>
<td class="rt">92.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3236.html" >rsnoc_z_H_R_U_P_F_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236724'>
<a name="inst_tag_236724_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236724" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236724_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236724" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">18</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">18</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">9</td>
<td class="rt">36.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236724_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236724" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236728'>
<a name="inst_tag_236728_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236728" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236728_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236728" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">20</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">10</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">10</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">20</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">10</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">10</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236728_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236728" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236731'>
<a name="inst_tag_236731_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236731" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236731_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236731" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">26</td>
<td class="rt">52.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">13</td>
<td class="rt">52.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">13</td>
<td class="rt">52.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">26</td>
<td class="rt">52.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">13</td>
<td class="rt">52.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">13</td>
<td class="rt">52.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236731_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236731" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236725'>
<a name="inst_tag_236725_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236725" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236725_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236725" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236725_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236725" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236729'>
<a name="inst_tag_236729_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236729" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236729_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236729" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">38</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236729_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236729" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236726'>
<a name="inst_tag_236726_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236726" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236726_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236726" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">40</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">40</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236726_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236726" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236730'>
<a name="inst_tag_236730_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236730" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236730_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236730" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">40</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">40</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236730_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236730" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236723'>
<a name="inst_tag_236723_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236723" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236723_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236723" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">42</td>
<td class="rt">84.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">21</td>
<td class="rt">84.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">21</td>
<td class="rt">84.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">42</td>
<td class="rt">84.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">21</td>
<td class="rt">84.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">21</td>
<td class="rt">84.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236723_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236723" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_236727'>
<a name="inst_tag_236727_Line"></a>
<b>Line Coverage for Instance : <a href="mod3236.html#inst_tag_236727" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126562</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126571</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126585</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126561                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126562     1/1          		if ( ! Sys_Clk_RstN )
126563     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
126564     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
126565                  	assign Sys_Pwr_Idle = ~ TxVld;
126566                  	assign Sys_Pwr_WakeUp = 1'b0;
126567                  	assign RxInt_0 = Rx_0;
126568                  	assign CeVld = RxVld;
126569                  	assign Tx_0 = u_7c15;
126570                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126571     1/1          		if ( ! Sys_Clk_RstN )
126572     1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
126573     1/1          		else if ( CeVld &amp; RxRdy )
126574     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
126575                  	assign RxInt_2 = Rx_2;
126576                  	assign Tx_2 = u_8549;
126577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126578     1/1          		if ( ! Sys_Clk_RstN )
126579     1/1          			u_8549 &lt;= #1.0 ( 2'b0 );
126580     1/1          		else if ( CeVld &amp; RxRdy )
126581     1/1          			u_8549 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
126582                  	// synopsys translate_off
126583                  	// synthesis translate_off
126584                  	always @( posedge Sys_Clk )
126585     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126586     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126587     <font color = "grey">unreachable  </font>				dontStop = 0;
126588     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126589     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126590     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
126591     <font color = "grey">unreachable  </font>					$stop;
126592                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126593                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_236727_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3236.html#inst_tag_236727" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">44</td>
<td class="rt">88.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">22</td>
<td class="rt">88.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">22</td>
<td class="rt">88.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">44</td>
<td class="rt">88.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">22</td>
<td class="rt">88.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">22</td>
<td class="rt">88.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_236727_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3236.html#inst_tag_236727" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126562</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126571</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126562     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126563     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
126564     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126571     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126572     			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126573     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126574     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126578     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126579     			u_8549 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126580     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
126581     			u_8549 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_236723">
    <li>
      <a href="#inst_tag_236723_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236723_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236723_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_236724">
    <li>
      <a href="#inst_tag_236724_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236724_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236724_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_236725">
    <li>
      <a href="#inst_tag_236725_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236725_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236725_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_236726">
    <li>
      <a href="#inst_tag_236726_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236726_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236726_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_236727">
    <li>
      <a href="#inst_tag_236727_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236727_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236727_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_236728">
    <li>
      <a href="#inst_tag_236728_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236728_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236728_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_236729">
    <li>
      <a href="#inst_tag_236729_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236729_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236729_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_236730">
    <li>
      <a href="#inst_tag_236730_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236730_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236730_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_236731">
    <li>
      <a href="#inst_tag_236731_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_236731_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_236731_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_a8d76a4e_A4200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
