

set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER ON

set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
#set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VHDL" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation

set_global_assignment -name SEARCH_PATH "./../../../rtl/verilog"
#set_global_assignment -name SEARCH_PATH "./../../../rtl/vhdl"

set_location_assignment PIN_P11 -to clk
set_location_assignment PIN_B8 -to rst_n
set_location_assignment PIN_A8 -to led0

#set_location_assignment PIN_T10 -to sel[0]
#set_location_assignment PIN_T13 -to sel[0]
#set_location_assignment PIN_T11  -to sd
#set_location_assignment PIN_A15 -to do[0]
#set_location_assignment PIN_A13 -to do[1]
#set_location_assignment PIN_B13 -to do[2]
#set_location_assignment PIN_A11 -to do[3]
#set_location_assignment PIN_D1  -to do[4]
#set_location_assignment PIN_F3  -to do[5]
#set_location_assignment PIN_B1  -to do[6]
#set_location_assignment PIN_L3  -to do[7]
#set_location_assignment PIN_P2 -to do[8]
#set_location_assignment PIN_N5 -to do[9]
#set_location_assignment PIN_N6 -to do[10]
#set_location_assignment PIN_M8 -to do[11]
#set_location_assignment PIN_P8 -to do[12]
#set_location_assignment PIN_T7 -to do[13]
#set_location_assignment PIN_N8 -to do[14]
#set_location_assignment PIN_T6 -to do[15]


