0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_1_2/calc_parity_tb.v,1646710249,verilog,,,,calc_parity_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_1_2/lab4_1_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_1_2/lab4_1_2.srcs/sources_1/new/calc_parity.v,1646710469,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_1_2/calc_parity_tb.v,,calc_parity,,,,,,,,
