INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/project_4/project_4.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-311] analyzing module large_adder
INFO: [VRFC 10-311] analyzing module complementor
INFO: [VRFC 10-311] analyzing module right_shift
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/project_4/project_4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
