[
    {
        "instr": "add",
        "PCsrc": 0,
        "BRwr": 1,
        "ALUsrc": 0,
        "ALUctr": 0,
        "MemWr": 0,
        "ResSrc": 0,
        "ImmSrc": 0,
        "mask": 4261412991,
        "value": 51,
        "type": "R"
    },
    {
        "instr": "sub",
        "PCsrc": 0,
        "BRwr": 1,
        "ALUsrc": 0,
        "ALUctr": 1,
        "MemWr": 0,
        "ResSrc": 0,
        "ImmSrc": 0,
        "mask": 4261412991,
        "value": 1073741875,
        "type": "R"
    },
    {
        "instr": "and",
        "PCsrc": 0,
        "BRwr": 1,
        "ALUsrc": 0,
        "ALUctr": 2,
        "MemWr": 0,
        "ResSrc": 0,
        "ImmSrc": 0,
        "mask": 4261412991,
        "value": 28723,
        "type": "R"
    },
    {
        "instr": "or",
        "PCsrc": 0,
        "BRwr": 1,
        "ALUsrc": 0,
        "ALUctr": 3,
        "MemWr": 0,
        "ResSrc": 0,
        "ImmSrc": 0,
        "mask": 4261412991,
        "value": 24627,
        "type": "R"
    },
    {
        "instr": "addi",
        "PCsrc": 0,
        "BRwr": 1,
        "ALUsrc": 1,
        "ALUctr": 0,
        "MemWr": 0,
        "ResSrc": 0,
        "ImmSrc": 0,
        "mask": 28799,
        "value": 19,
        "type": "I"
    },
    {
        "instr": "lw",
        "PCsrc": 0,
        "BRwr": 1,
        "ALUsrc": 1,
        "ALUctr": 0,
        "MemWr": 0,
        "ResSrc": 1,
        "ImmSrc": 0,
        "mask": 28799,
        "value": 8291,
        "type": "I"
    },
    {
        "instr": "sw",
        "PCsrc": 0,
        "BRwr": 0,
        "ALUsrc": 1,
        "ALUctr": 0,
        "MemWr": 1,
        "ResSrc": 0,
        "ImmSrc": 1,
        "mask": 28799,
        "value": 8227,
        "type": "S"
    },
    {
        "instr": "beq",
        "PCsrc": 1,
        "BRwr": 0,
        "ALUsrc": 0,
        "ALUctr": 1,
        "MemWr": 0,
        "ResSrc": 0,
        "ImmSrc": 2,
        "mask": 28799,
        "value": 99,
        "type": "B"
    },
    {
        "instr": "jal",
        "PCsrc": 1,
        "BRwr": 1,
        "ALUsrc": 0,
        "ALUctr": 0,
        "MemWr": 0,
        "ResSrc": 2,
        "ImmSrc": 3,
        "mask": 127,
        "value": 111,
        "type": "J"
    },
    {
        "instr": "sll",
        "PCsrc": 0,
        "BRwr": 1,
        "ALUsrc": 0,
        "ALUctr": 6,
        "MemWr": 0,
        "ResSrc": 0,
        "ImmSrc": 0,
        "mask": 4261412991,
        "value": 4147,
        "type": "R"
    }
]