// Seed: 3775152737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = -1'b0;
  wire  id_9;
  logic id_10;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri id_9,
    output wor id_10,
    input wire id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri1 id_14
    , id_23,
    input tri0 id_15,
    input uwire id_16,
    output uwire id_17,
    input tri1 id_18,
    input supply1 id_19,
    output tri0 id_20,
    output supply1 id_21
);
  parameter id_24 = 1;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24
  );
  assign id_23 = id_14;
endmodule
