{
  "Top": "computeS4_4",
  "RtlTop": "computeS4_4",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4873",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "computeS4_4",
    "Version": "1.0",
    "DisplayName": "Computes4_4",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/Compute.cpp"],
    "Vhdl": [
      "impl\/vhdl\/computeS4_4_mul_7cow.vhd",
      "impl\/vhdl\/computeS4_4_mux_6cnw.vhd",
      "impl\/vhdl\/FCMac.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we0iy.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we1iI.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we2iS.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we3i2.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we4jc.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we5jm.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we6jw.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we7jG.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we8jQ.vhd",
      "impl\/vhdl\/FCMac_bias25_m_we9j0.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weAem.vhd",
      "impl\/vhdl\/FCMac_bias25_m_webak.vhd",
      "impl\/vhdl\/FCMac_bias25_m_webbk.vhd",
      "impl\/vhdl\/FCMac_bias25_m_webck.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weBew.vhd",
      "impl\/vhdl\/FCMac_bias25_m_webkb.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weCeG.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wecud.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wedEe.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weDeQ.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weEe0.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weeOg.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weFfa.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wefYi.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weg8j.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weGfk.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wehbi.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weHfu.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weibs.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weIfE.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wejbC.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weJfO.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wekbM.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weKfY.vhd",
      "impl\/vhdl\/FCMac_bias25_m_welbW.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weLf8.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wemb6.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weMgi.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wencg.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weNgs.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weocq.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weOgC.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wepcA.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wePgM.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weqcK.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weQgW.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wercU.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weRg6.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wesc4.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weShg.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wetde.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weThq.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weudo.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weUhA.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wevdy.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weVhK.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wewdI.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weWhU.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wexdS.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weXh4.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weyd2.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weYie.vhd",
      "impl\/vhdl\/FCMac_bias25_m_wezec.vhd",
      "impl\/vhdl\/FCMac_bias25_m_weZio.vhd",
      "impl\/vhdl\/FCMac_macRegisterbll.vhd",
      "impl\/vhdl\/FCMac_weights25_mbdk.vhd",
      "impl\/vhdl\/FCMac_weights25_mbek.vhd",
      "impl\/vhdl\/FCMac_weights25_mbfk.vhd",
      "impl\/vhdl\/FCMac_weights25_mbgk.vhd",
      "impl\/vhdl\/FCMac_weights25_mbhl.vhd",
      "impl\/vhdl\/FCMac_weights25_mbil.vhd",
      "impl\/vhdl\/FCMac_weights25_mbjl.vhd",
      "impl\/vhdl\/FCMac_weights25_mbkl.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w64_d2_A.vhd",
      "impl\/vhdl\/Relu1D_NP.vhd",
      "impl\/vhdl\/ResizeStream.vhd",
      "impl\/vhdl\/ResizeStream_1.vhd",
      "impl\/vhdl\/start_for_FCMac_U0.vhd",
      "impl\/vhdl\/start_for_Relu1D_cqw.vhd",
      "impl\/vhdl\/start_for_ResizeScsw.vhd",
      "impl\/vhdl\/start_for_Streamicpw.vhd",
      "impl\/vhdl\/start_for_Streamicrw.vhd",
      "impl\/vhdl\/StreamingDataWidthCo.vhd",
      "impl\/vhdl\/StreamingDataWidthCo_1.vhd",
      "impl\/vhdl\/computeS4_4.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/computeS4_4_mul_7cow.v",
      "impl\/verilog\/computeS4_4_mux_6cnw.v",
      "impl\/verilog\/FCMac.v",
      "impl\/verilog\/FCMac_bias25_m_we0iy.v",
      "impl\/verilog\/FCMac_bias25_m_we0iy_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we1iI.v",
      "impl\/verilog\/FCMac_bias25_m_we1iI_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we2iS.v",
      "impl\/verilog\/FCMac_bias25_m_we2iS_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we3i2.v",
      "impl\/verilog\/FCMac_bias25_m_we3i2_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we4jc.v",
      "impl\/verilog\/FCMac_bias25_m_we4jc_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we5jm.v",
      "impl\/verilog\/FCMac_bias25_m_we5jm_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we6jw.v",
      "impl\/verilog\/FCMac_bias25_m_we6jw_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we7jG.v",
      "impl\/verilog\/FCMac_bias25_m_we7jG_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we8jQ.v",
      "impl\/verilog\/FCMac_bias25_m_we8jQ_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_we9j0.v",
      "impl\/verilog\/FCMac_bias25_m_we9j0_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weAem.v",
      "impl\/verilog\/FCMac_bias25_m_weAem_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_webak.v",
      "impl\/verilog\/FCMac_bias25_m_webak_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_webbk.v",
      "impl\/verilog\/FCMac_bias25_m_webbk_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_webck.v",
      "impl\/verilog\/FCMac_bias25_m_webck_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weBew.v",
      "impl\/verilog\/FCMac_bias25_m_weBew_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_webkb.v",
      "impl\/verilog\/FCMac_bias25_m_webkb_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weCeG.v",
      "impl\/verilog\/FCMac_bias25_m_weCeG_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wecud.v",
      "impl\/verilog\/FCMac_bias25_m_wecud_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wedEe.v",
      "impl\/verilog\/FCMac_bias25_m_wedEe_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weDeQ.v",
      "impl\/verilog\/FCMac_bias25_m_weDeQ_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weEe0.v",
      "impl\/verilog\/FCMac_bias25_m_weEe0_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weeOg.v",
      "impl\/verilog\/FCMac_bias25_m_weeOg_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weFfa.v",
      "impl\/verilog\/FCMac_bias25_m_weFfa_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wefYi.v",
      "impl\/verilog\/FCMac_bias25_m_wefYi_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weg8j.v",
      "impl\/verilog\/FCMac_bias25_m_weg8j_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weGfk.v",
      "impl\/verilog\/FCMac_bias25_m_weGfk_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wehbi.v",
      "impl\/verilog\/FCMac_bias25_m_wehbi_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weHfu.v",
      "impl\/verilog\/FCMac_bias25_m_weHfu_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weibs.v",
      "impl\/verilog\/FCMac_bias25_m_weibs_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weIfE.v",
      "impl\/verilog\/FCMac_bias25_m_weIfE_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wejbC.v",
      "impl\/verilog\/FCMac_bias25_m_wejbC_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weJfO.v",
      "impl\/verilog\/FCMac_bias25_m_weJfO_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wekbM.v",
      "impl\/verilog\/FCMac_bias25_m_wekbM_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weKfY.v",
      "impl\/verilog\/FCMac_bias25_m_weKfY_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_welbW.v",
      "impl\/verilog\/FCMac_bias25_m_welbW_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weLf8.v",
      "impl\/verilog\/FCMac_bias25_m_weLf8_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wemb6.v",
      "impl\/verilog\/FCMac_bias25_m_wemb6_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weMgi.v",
      "impl\/verilog\/FCMac_bias25_m_weMgi_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wencg.v",
      "impl\/verilog\/FCMac_bias25_m_wencg_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weNgs.v",
      "impl\/verilog\/FCMac_bias25_m_weNgs_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weocq.v",
      "impl\/verilog\/FCMac_bias25_m_weocq_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weOgC.v",
      "impl\/verilog\/FCMac_bias25_m_weOgC_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wepcA.v",
      "impl\/verilog\/FCMac_bias25_m_wepcA_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wePgM.v",
      "impl\/verilog\/FCMac_bias25_m_wePgM_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weqcK.v",
      "impl\/verilog\/FCMac_bias25_m_weqcK_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weQgW.v",
      "impl\/verilog\/FCMac_bias25_m_weQgW_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wercU.v",
      "impl\/verilog\/FCMac_bias25_m_wercU_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weRg6.v",
      "impl\/verilog\/FCMac_bias25_m_weRg6_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wesc4.v",
      "impl\/verilog\/FCMac_bias25_m_wesc4_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weShg.v",
      "impl\/verilog\/FCMac_bias25_m_weShg_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wetde.v",
      "impl\/verilog\/FCMac_bias25_m_wetde_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weThq.v",
      "impl\/verilog\/FCMac_bias25_m_weThq_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weudo.v",
      "impl\/verilog\/FCMac_bias25_m_weudo_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weUhA.v",
      "impl\/verilog\/FCMac_bias25_m_weUhA_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wevdy.v",
      "impl\/verilog\/FCMac_bias25_m_wevdy_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weVhK.v",
      "impl\/verilog\/FCMac_bias25_m_weVhK_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wewdI.v",
      "impl\/verilog\/FCMac_bias25_m_wewdI_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weWhU.v",
      "impl\/verilog\/FCMac_bias25_m_weWhU_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wexdS.v",
      "impl\/verilog\/FCMac_bias25_m_wexdS_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weXh4.v",
      "impl\/verilog\/FCMac_bias25_m_weXh4_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weyd2.v",
      "impl\/verilog\/FCMac_bias25_m_weyd2_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weYie.v",
      "impl\/verilog\/FCMac_bias25_m_weYie_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_wezec.v",
      "impl\/verilog\/FCMac_bias25_m_wezec_rom.dat",
      "impl\/verilog\/FCMac_bias25_m_weZio.v",
      "impl\/verilog\/FCMac_bias25_m_weZio_rom.dat",
      "impl\/verilog\/FCMac_macRegisterbll.v",
      "impl\/verilog\/FCMac_weights25_mbdk.v",
      "impl\/verilog\/FCMac_weights25_mbdk_rom.dat",
      "impl\/verilog\/FCMac_weights25_mbek.v",
      "impl\/verilog\/FCMac_weights25_mbek_rom.dat",
      "impl\/verilog\/FCMac_weights25_mbfk.v",
      "impl\/verilog\/FCMac_weights25_mbfk_rom.dat",
      "impl\/verilog\/FCMac_weights25_mbgk.v",
      "impl\/verilog\/FCMac_weights25_mbgk_rom.dat",
      "impl\/verilog\/FCMac_weights25_mbhl.v",
      "impl\/verilog\/FCMac_weights25_mbhl_rom.dat",
      "impl\/verilog\/FCMac_weights25_mbil.v",
      "impl\/verilog\/FCMac_weights25_mbil_rom.dat",
      "impl\/verilog\/FCMac_weights25_mbjl.v",
      "impl\/verilog\/FCMac_weights25_mbjl_rom.dat",
      "impl\/verilog\/FCMac_weights25_mbkl.v",
      "impl\/verilog\/FCMac_weights25_mbkl_rom.dat",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w64_d2_A.v",
      "impl\/verilog\/Relu1D_NP.v",
      "impl\/verilog\/ResizeStream.v",
      "impl\/verilog\/ResizeStream_1.v",
      "impl\/verilog\/start_for_FCMac_U0.v",
      "impl\/verilog\/start_for_Relu1D_cqw.v",
      "impl\/verilog\/start_for_ResizeScsw.v",
      "impl\/verilog\/start_for_Streamicpw.v",
      "impl\/verilog\/start_for_Streamicrw.v",
      "impl\/verilog\/StreamingDataWidthCo.v",
      "impl\/verilog\/StreamingDataWidthCo_1.v",
      "impl\/verilog\/computeS4_4.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "input1_V_V s4_out_V_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_done ap_start ap_ready ap_idle",
      "ctype": {
        "done": {"Type": "bool"},
        "start": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input1_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input1_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "s4_out_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "s4_out_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    }
  },
  "RtlPorts": {
    "input1_V_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "input1_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input1_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s4_out_V_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "s4_out_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "s4_out_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "input1_V_V": {
      "interfaceRef": "input1_V_V",
      "dir": "in"
    },
    "s4_out_V_V": {
      "interfaceRef": "s4_out_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "computeS4_4",
      "Instances": [
        {
          "ModuleName": "FCMac",
          "InstanceName": "FCMac_U0"
        },
        {
          "ModuleName": "StreamingDataWidthCo_1",
          "InstanceName": "StreamingDataWidthCo_1_U0"
        },
        {
          "ModuleName": "StreamingDataWidthCo",
          "InstanceName": "StreamingDataWidthCo_U0"
        },
        {
          "ModuleName": "ResizeStream",
          "InstanceName": "ResizeStream_U0"
        },
        {
          "ModuleName": "Relu1D_NP",
          "InstanceName": "Relu1D_NP_U0"
        },
        {
          "ModuleName": "ResizeStream_1",
          "InstanceName": "ResizeStream_1_U0"
        }
      ]
    },
    "Metrics": {
      "ResizeStream_1": {
        "Latency": {
          "LatencyBest": "513",
          "LatencyAvg": "513",
          "LatencyWorst": "513",
          "PipelineII": "513",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "512",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "155",
          "LUT": "135",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "StreamingDataWidthCo": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.802"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "106",
          "LUT": "195",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "FCMac": {
        "Latency": {
          "LatencyBest": "4872",
          "LatencyAvg": "4872",
          "LatencyWorst": "4872",
          "PipelineII": "4872",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.662"
        },
        "Loops": [
          {
            "Name": "loop_init_ne",
            "TripCount": "64",
            "Latency": "1664",
            "PipelineII": "",
            "PipelineDepth": "26",
            "Loops": [{
                "Name": "loop_init_pe",
                "TripCount": "8",
                "Latency": "24",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "loop_dim",
            "TripCount": "32",
            "Latency": "2052",
            "PipelineII": "64",
            "PipelineDepth": "69"
          },
          {
            "Name": "loop_output_ne",
            "TripCount": "64",
            "Latency": "1152",
            "PipelineII": "",
            "PipelineDepth": "18",
            "Loops": [{
                "Name": "loop_output_pe",
                "TripCount": "8",
                "Latency": "16",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "120",
          "DSP48E": "8192",
          "FF": "230881",
          "LUT": "138834"
        }
      },
      "Relu1D_NP": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.938"
        },
        "Loops": [{
            "Name": "loop_dim",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "LUT": "180",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "StreamingDataWidthCo_1": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "514",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.106"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "107",
          "LUT": "265",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ResizeStream": {
        "Latency": {
          "LatencyBest": "81",
          "LatencyAvg": "81",
          "LatencyWorst": "81",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "40",
            "Latency": "80",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "148",
          "LUT": "125",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "computeS4_4": {
        "Latency": {
          "LatencyBest": "4873",
          "LatencyAvg": "4873",
          "LatencyWorst": "4873",
          "PipelineII": "4873",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.662"
        },
        "Area": {
          "BRAM_18K": "120",
          "DSP48E": "8192",
          "FF": "231437",
          "LUT": "140004"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-05-02 19:21:01 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
