________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_4_6_8_8_80_x25_y25.xml
Circuit name: simple_comp.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 0 nets with no fanout.
0 unconnected blocks in input netlist.
Removed 16 LUT buffers.
Sweeped away 16 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	0 LUTs of size 1
	26 LUTs of size 2
	12 LUTs of size 3
	48 LUTs of size 4
	50 of type input
	16 of type output
	32 of type latch
	86 of type names
Timing analysis: ON
Circuit netlist file: simple_comp.net
Circuit placement file: simple_comp.place
Circuit routing file: simple_comp.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/simple_comp.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 80
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'simple_comp.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 184, total nets: 168, total inputs: 50, total outputs: 16
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/simple_comp.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.top^FF_NODE~29, type: clb
	.............
Passed route at end.
Complex block 1: cb.n192, type: clb
	...........................
Passed route at end.
Complex block 2: cb.n174, type: clb
	..........................
Passed route at end.
Complex block 3: cb.top^FF_NODE~10, type: clb
	.........
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 4: cb.n234, type: clb
	........
Passed route at end.
Complex block 5: cb.n216, type: clb
	.......
Passed route at end.
Complex block 6: cb.top^c_in~3, type: io
	
Passed route at end.
Complex block 7: cb.top^b_in~3, type: io
	
Passed route at end.
Complex block 8: cb.top^b_in~1, type: io
	
Passed route at end.
Complex block 9: cb.top^a_in~1, type: io
	
Passed route at end.
Complex block 10: cb.top^c_in~0, type: io
	
Passed route at end.
Complex block 11: cb.top^a_in~0, type: io
	
Passed route at end.
Complex block 12: cb.top^b_in~0, type: io
	
Passed route at end.
Complex block 13: cb.top^c_in~1, type: io
	
Passed route at end.
Complex block 14: cb.top^a_in~3, type: io
	
Passed route at end.
Complex block 15: cb.top^a_in~2, type: io
	
Passed route at end.
Complex block 16: cb.top^b_in~2, type: io
	
Passed route at end.
Complex block 17: cb.top^c_in~2, type: io
	
Passed route at end.
Complex block 18: cb.top^FF_NODE~26, type: clb
	.........
Passed route at end.
Complex block 19: cb.top^FF_NODE~27, type: clb
	........
Passed route at end.
Complex block 20: cb.n184, type: clb
	........
Passed route at end.
Complex block 21: cb.top^a_in~6, type: io
	
Passed route at end.
Complex block 22: cb.top^a_in~4, type: io
	
Passed route at end.
Complex block 23: cb.top^b_in~6, type: io
	
Passed route at end.
Complex block 24: cb.top^c_in~6, type: io
	
Passed route at end.
Complex block 25: cb.top^b_in~4, type: io
	
Passed route at end.
Complex block 26: cb.top^c_in~4, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 4 y = 4.
Complex block 27: cb.top^FF_NODE~25, type: clb
	..........
Passed route at end.
Complex block 28: cb.top^FF_NODE~14, type: clb
	..........
Passed route at end.
Complex block 29: cb.n223_1, type: clb
	.........
Passed route at end.
Complex block 30: cb.top^b_in~5, type: io
	
Passed route at end.
Complex block 31: cb.top^c_in~5, type: io
	
Passed route at end.
Complex block 32: cb.top^a_in~5, type: io
	
Passed route at end.
Complex block 33: cb.top^FF_NODE~24, type: clb
	.........
Passed route at end.
Complex block 34: cb.n230, type: clb
	.......
Passed route at end.
Complex block 35: cb.n235, type: clb
	..
Passed route at end.
Complex block 36: cb.top^b_in~9, type: io
	
Passed route at end.
Complex block 37: cb.top^b_in~7, type: io
	
Passed route at end.
Complex block 38: cb.top^a_in~9, type: io
	
Passed route at end.
Complex block 39: cb.top^c_in~9, type: io
	
Passed route at end.
Complex block 40: cb.top^a_in~7, type: io
	
Passed route at end.
Complex block 41: cb.top^c_in~7, type: io
	
Passed route at end.
Complex block 42: cb.top^b_in~8, type: io
	
Passed route at end.
Complex block 43: cb.top^c_in~8, type: io
	
Passed route at end.
Complex block 44: cb.top^a_in~8, type: io
	
Passed route at end.
Complex block 45: cb.top^a_in~10, type: io
	
Passed route at end.
Complex block 46: cb.top^b_in~12, type: io
	
Passed route at end.
Complex block 47: cb.top^b_in~10, type: io
	
Passed route at end.
Complex block 48: cb.top^a_in~12, type: io
	
Passed route at end.
Complex block 49: cb.top^c_in~10, type: io
	
Passed route at end.
Complex block 50: cb.top^c_in~12, type: io
	
Passed route at end.
Complex block 51: cb.top^a_in~11, type: io
	
Passed route at end.
Complex block 52: cb.top^b_in~11, type: io
	
Passed route at end.
Complex block 53: cb.top^c_in~11, type: io
	
Passed route at end.
Complex block 54: cb.top^b_in~13, type: io
	
Passed route at end.
Complex block 55: cb.top^a_in~13, type: io
	
Passed route at end.
Complex block 56: cb.top^c_in~13, type: io
	
Passed route at end.
Complex block 57: cb.top^b_in~14, type: io
	
Passed route at end.
Complex block 58: cb.top^c_in~14, type: io
	
Passed route at end.
Complex block 59: cb.top^a_in~14, type: io
	
Passed route at end.
Complex block 60: cb.top^rst, type: io
	
Passed route at end.
Complex block 61: cb.top^a_in~15, type: io
	
Passed route at end.
Complex block 62: cb.top^c_in~15, type: io
	
Passed route at end.
Complex block 63: cb.top^b_in~15, type: io
	
Passed route at end.
Complex block 64: cb.out:top^d_out~12, type: io
	
Passed route at end.
Complex block 65: cb.out:top^d_out~11, type: io
	
Passed route at end.
Complex block 66: cb.out:top^d_out~10, type: io
	
Passed route at end.
Complex block 67: cb.out:top^d_out~9, type: io
	
Passed route at end.
Complex block 68: cb.out:top^d_out~8, type: io
	
Passed route at end.
Complex block 69: cb.out:top^d_out~7, type: io
	
Passed route at end.
Complex block 70: cb.out:top^d_out~6, type: io
	
Passed route at end.
Complex block 71: cb.out:top^d_out~5, type: io
	
Passed route at end.
Complex block 72: cb.out:top^d_out~4, type: io
	
Passed route at end.
Complex block 73: cb.out:top^d_out~3, type: io
	
Passed route at end.
Complex block 74: cb.out:top^d_out~2, type: io
	
Passed route at end.
Complex block 75: cb.out:top^d_out~1, type: io
	
Passed route at end.
Complex block 76: cb.out:top^d_out~0, type: io
	
Passed route at end.
Complex block 77: cb.out:top^d_out~15, type: io
	
Passed route at end.
Complex block 78: cb.out:top^d_out~14, type: io
	
Passed route at end.
Complex block 79: cb.out:top^d_out~13, type: io
	
Passed route at end.
Complex block 80: cb.top^clock, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 66, average # input + clock pins used: 0.242424, average # output pins used: 0.757576
	clb: # blocks: 15, average # input + clock pins used: 12.8667, average # output pins used: 4.4
Absorbed logical nets 52 out of 168 nets, 116 nets not absorbed.

Netlist conversion complete.

Packing took 0.05 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'simple_comp.net'.

Netlist num_nets: 116
Netlist num_blocks: 81
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 15.
Netlist inputs pins: 50
Netlist output pins: 16

The circuit will be mapped into a 25 x 25 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      66	blocks of type: io
	Architecture 800	blocks of type: io
	Netlist      15	blocks of type: clb
	Architecture 625	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 196 point to point connections in this circuit.

Initial placement cost: 1.09346 bb_cost: 31.3619 td_cost: 5.48075e-08 delay_cost: 1.37796e-07

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.80940   0.94698     29.8284 5.35708e-08 1.37132e-07  7.0304e-10   5.7972   0.9980  0.0491 26.0000  1.0000      3504  0.5000
  0.40470   0.99864     29.7684 6.46981e-08 1.37379e-07 6.93856e-10   4.3945   0.9949  0.0484 26.0000  1.0000      7008  0.5000
  0.20235   0.98796     29.6645 6.02295e-08 1.36425e-07 6.94367e-10   4.9110   0.9826  0.0446 26.0000  1.0000     10512  0.5000
  0.10117    1.0739     28.6663 6.20077e-08 1.33934e-07 6.45898e-10   4.2945   0.9712  0.0604 26.0000  1.0000     14016  0.5000
  0.05059   0.97841     28.8752 5.41921e-08 1.34759e-07 6.98957e-10   5.1110   0.9535  0.0405 26.0000  1.0000     17520  0.9000
  0.04553    1.0292     28.3319 6.32143e-08 1.33515e-07 6.63755e-10   4.1945   0.9475  0.0548 26.0000  1.0000     21024  0.9000
  0.04098   0.97631     27.2524 5.92249e-08  1.3049e-07 6.67328e-10   4.2945   0.9386  0.0535 26.0000  1.0000     24528  0.9000
  0.03688   0.96738     28.2811 5.77955e-08 1.33163e-07 6.89775e-10   5.0110   0.9309  0.0430 26.0000  1.0000     28032  0.9000
  0.03319   0.98778     28.0779 6.17969e-08  1.3282e-07 6.83142e-10   4.5945   0.9267  0.0464 26.0000  1.0000     31536  0.9000
  0.02987    1.0131     27.3334 5.64448e-08  1.3094e-07 6.58653e-10   4.6274   0.9187  0.0447 26.0000  1.0000     35040  0.9000
  0.02688   0.93911     26.5883 5.75431e-08 1.28369e-07 6.77021e-10   4.6945   0.9044  0.0598 26.0000  1.0000     38544  0.9000
  0.02420   0.93245      26.352 5.37746e-08 1.28248e-07 6.74469e-10   4.9945   0.8913  0.0435 26.0000  1.0000     42048  0.9000
  0.02178   0.94959     25.8634  5.5565e-08 1.26426e-07 6.57121e-10   4.3945   0.8824  0.0529 26.0000  1.0000     45552  0.9000
  0.01960   0.95891     26.1047 5.69476e-08 1.26871e-07 6.46409e-10   4.3945   0.8858  0.0508 26.0000  1.0000     49056  0.9000
  0.01764   0.96354     24.8489 5.48247e-08 1.23612e-07 6.40285e-10   4.4945   0.8490  0.0562 26.0000  1.0000     52560  0.9000
  0.01587    1.0044      24.423 5.62823e-08 1.23423e-07 6.16306e-10   4.0945   0.8296  0.0598 26.0000  1.0000     56064  0.9000
  0.01429   0.94222     24.3033 5.26159e-08 1.22409e-07 6.42837e-10   4.6945   0.8202  0.0360 26.0000  1.0000     59568  0.9000
  0.01286   0.87531     22.8218 5.02196e-08 1.18672e-07 6.82122e-10   4.6945   0.8082  0.0558 26.0000  1.0000     63072  0.9000
  0.01157   0.94983     22.6412 4.55525e-08 1.18545e-07 6.19367e-10   4.9701   0.8037  0.0409 26.0000  1.0000     66576  0.9000
  0.01042   0.90272     21.8897 5.02074e-08 1.16085e-07 6.30591e-10   4.3945   0.7708  0.0314 26.0000  1.0000     70080  0.9500
  0.00989    0.9853      21.089 5.36206e-08 1.15118e-07 5.93346e-10   3.7945   0.7494  0.0407 26.0000  1.0000     73584  0.9500
  0.00940   0.95368     20.8551  4.9271e-08 1.14954e-07 5.93856e-10   4.1945   0.7560  0.0540 26.0000  1.0000     77088  0.9500
  0.00893   0.98629     20.3676 5.15418e-08 1.10694e-07 5.73959e-10   3.6945   0.6898  0.0325 26.0000  1.0000     80592  0.9500
  0.00848   0.97093     19.8079 4.37401e-08 1.08589e-07 5.56102e-10   4.4945   0.6621  0.0573 26.0000  1.0000     84096  0.9500
  0.00806   0.97417     18.5886 4.92205e-08 1.07748e-07 5.44367e-10   3.5945   0.6846  0.0297 26.0000  1.0000     87600  0.9500
  0.00766    0.9822     18.4753  4.6553e-08 1.05635e-07 5.43346e-10   3.7537   0.6321  0.0491 26.0000  1.0000     91104  0.9500
  0.00727   0.97483     16.1551 4.18946e-08 9.68509e-08 4.97428e-10   3.6945   0.5471  0.0344 26.0000  1.0000     94608  0.9500
  0.00691   0.95705     15.6477 4.14354e-08 9.56188e-08  5.0049e-10   3.7537   0.5300  0.0337 26.0000  1.0000     98112  0.9500
  0.00656   0.98224     16.5383 4.63183e-08 9.97246e-08 5.12224e-10   3.4537   0.5602  0.0291 26.0000  1.0000    101616  0.9500
  0.00624   0.97084     15.9177 4.46262e-08 9.51898e-08 4.95898e-10   3.3945   0.5077  0.0409 26.0000  1.0000    105120  0.9500
  0.00592    1.0033       15.58 3.91425e-08 9.42213e-08 4.64265e-10   3.7945   0.4755  0.0427 26.0000  1.0000    108624  0.9500
  0.00563   0.95894     15.3634 4.15383e-08 9.45584e-08 4.88245e-10   3.5945   0.4463  0.0459 26.0000  1.0000    112128  0.9500
  0.00535   0.93254     14.3326 4.16217e-08 9.09116e-08 4.86713e-10   3.4945   0.4167  0.0402 26.0000  1.0000    115632  0.9500
  0.00508   0.93076     14.9876 3.50668e-08 9.21473e-08 4.91306e-10   3.7945   0.4772  0.0496 25.3933  1.1699    119136  0.9500
  0.00483    0.9178     13.1383 3.68266e-08 8.76269e-08 4.56102e-10   3.6537   0.3719  0.0402 26.0000  1.0000    122640  0.9500
  0.00458   0.93266     12.2685 2.44568e-08  8.2943e-08 4.38245e-10   3.7537   0.3910  0.0419 24.2284  1.4961    126144  0.9500
  0.00435   0.92437     12.2734  2.1217e-08 8.14058e-08 4.29572e-10   3.5537   0.4018  0.0376 23.0407  1.8286    129648  0.9500
  0.00414   0.91728     11.2722 2.02219e-08 7.91305e-08 4.16816e-10   3.1537   0.3701  0.0268 22.1612  2.0749    133152  0.9500
  0.00393   0.90759      10.291  1.3225e-08 7.46919e-08  4.0253e-10   3.5537   0.3690  0.0454 20.6132  2.5083    136656  0.9500
  0.00373   0.87906     9.80417 1.39052e-08 7.39566e-08 4.04571e-10   3.2537   0.3636  0.0339 19.1498  2.9181    140160  0.9500
  0.00355   0.97084     9.32838 1.06807e-08 7.22772e-08 3.79571e-10   3.2537   0.3410  0.0353 17.6865  3.3278    143664  0.9500
  0.00337     0.974     9.07425 8.58943e-09 7.10408e-08 3.58142e-10   3.2537   0.3419  0.0271 15.9362  3.8179    147168  0.9500
  0.00320   0.92934     8.62823 8.44525e-09 6.92669e-08 3.68857e-10   3.1537   0.3545  0.0358 14.3728  4.2556    150672  0.9500
  0.00304   0.96987     8.84132 8.11357e-09 6.96056e-08 3.56101e-10   3.0537   0.3530  0.0228 13.1432  4.5999    154176  0.9500
  0.00289   0.96864     8.68632  8.8519e-09 6.84684e-08 3.56102e-10   2.9537   0.3499  0.0474 12.0001  4.9200    157680  0.9500
  0.00274   0.97657     8.77287 7.99193e-09 6.87982e-08 3.47428e-10   3.0537   0.4112  0.0237 10.9187  5.2228    161184  0.9500
  0.00261   0.95467     8.31371 6.93855e-09  6.7955e-08 3.45898e-10   3.1537   0.3770  0.0192 10.6047  5.3107    164688  0.9500
  0.00248   0.99298     8.34312 6.90318e-09 6.80735e-08 3.44367e-10   3.0537   0.3761  0.0270  9.9366  5.4977    168192  0.9500
  0.00235   0.98126     8.09559 6.47012e-09 6.72646e-08 3.34163e-10   3.0537   0.3550  0.0219  9.3021  5.6754    171696  0.9500
  0.00224   0.94265     7.72941 6.12587e-09 6.53767e-08 3.44367e-10   3.0537   0.3539  0.0178  8.5116  5.8967    175200  0.9500
  0.00212   0.99259     7.29502 6.69185e-09 6.43797e-08 3.19367e-10   2.9537   0.3522  0.0174  7.7786  6.1020    178704  0.9500
  0.00202    0.9804     7.10592 6.24837e-09 6.38213e-08 3.28551e-10   2.9537   0.3445  0.0201  7.0954  6.2933    182208  0.9500
  0.00192    1.0005     6.74847 6.03149e-09 6.22653e-08 3.20388e-10   2.9537   0.3510  0.0106  6.4175  6.4831    185712  0.9500
  0.00182   0.98327     6.63539 5.91533e-09 6.21224e-08 3.10184e-10   2.9537   0.3684  0.0091  5.8465  6.6430    189216  0.9500
  0.00173    1.0117     6.98408 5.67371e-09 6.21288e-08 3.08653e-10   2.9537   0.3476  0.0124  5.4281  6.7601    192720  0.9500
  0.00164   0.97352     6.79996 5.58582e-09 6.14133e-08 3.13245e-10   2.9537   0.3973  0.0238  4.9266  6.9006    196224  0.9500
  0.00156   0.97015     6.29998 5.41995e-09 5.93225e-08 3.09672e-10   2.9537   0.3479  0.0163  4.7160  6.9595    199728  0.9500
  0.00148    1.0012      6.1417 6.30061e-09 5.92488e-08 2.96918e-10   2.8537   0.3456  0.0116  4.2816  7.0811    203232  0.9500
  0.00141   0.98154     6.18424 6.26054e-09 5.90428e-08 3.03041e-10   2.8537   0.3587  0.0111  3.8775  7.1943    206736  0.9500
  0.00134   0.97595     5.91042  6.2207e-09 5.81812e-08 2.99979e-10   2.8537   0.3505  0.0093  3.5624  7.2825    210240  0.9500
  0.00127   0.99278     5.65831 6.18629e-09 5.73884e-08 2.98448e-10   2.8537   0.3299  0.0073  3.2434  7.3719    213744  0.9500
  0.00121   0.99086      5.6269 6.10107e-09 5.75266e-08 2.88754e-10   2.8537   0.3550  0.0114  2.8863  7.4718    217248  0.9500
  0.00115    1.0067     5.58958 5.97486e-09 5.70435e-08 2.90796e-10   2.8537   0.3550  0.0086  2.6410  7.5405    220752  0.9500
  0.00109   0.98761     5.73568 5.90269e-09 5.71982e-08 2.90795e-10   2.8537   0.3396  0.0074  2.4166  7.6034    224256  0.9500
  0.00104   0.98344     5.60383 5.79666e-09 5.70708e-08 2.94877e-10   2.8537   0.3299  0.0094  2.1740  7.6713    227760  0.9500
  0.00098    0.9768     5.39086  5.7356e-09 5.63935e-08 2.94877e-10   2.8537   0.3388  0.0099  1.9347  7.7383    231264  0.9500
  0.00093   0.99163     5.32069 5.77068e-09  5.6005e-08 2.84163e-10   2.8537   0.3233  0.0049  1.7388  7.7931    234768  0.9500
  0.00089    0.9899     5.31318 5.63071e-09 5.57904e-08 2.84163e-10   2.8537   0.3176  0.0066  1.5360  7.8499    238272  0.9500
  0.00084   0.98554     5.33749 5.73806e-09 5.64812e-08 2.87735e-10   2.8537   0.3079  0.0072  1.3480  7.9026    241776  0.9500
  0.00080   0.98584     5.28004 5.77735e-09 5.58928e-08 2.87735e-10   2.8537   0.3059  0.0078  1.1700  7.9524    245280  0.9500
  0.00076   0.98514     5.27871 5.70512e-09 5.55593e-08 2.88245e-10   2.8537   0.2842  0.0070  1.0131  7.9963    248784  0.9500
  0.00072   0.98184     5.14247  5.7553e-09 5.50501e-08 2.79571e-10   2.8537   0.2531  0.0046  1.0000  8.0000    252288  0.9500
  0.00069   0.99351     5.15906  5.6245e-09 5.54041e-08 2.80591e-10   2.8537   0.2343  0.0065  1.0000  8.0000    255792  0.9500
  0.00065    1.0011     5.15333 5.66296e-09 5.54799e-08 2.82122e-10   2.8537   0.2554  0.0029  1.0000  8.0000    259296  0.9500
  0.00062   0.99016      5.1213 5.65355e-09  5.5033e-08 2.82632e-10   2.8537   0.2463  0.0040  1.0000  8.0000    262800  0.9500
  0.00059   0.99596     5.16568 5.64021e-09 5.53445e-08 2.83653e-10   2.8537   0.2337  0.0044  1.0000  8.0000    266304  0.9500
  0.00056   0.99665     5.12282 5.64556e-09 5.49296e-08 2.80592e-10   2.8537   0.2260  0.0027  1.0000  8.0000    269808  0.9500
  0.00053   0.99034     5.10093 5.63685e-09 5.48103e-08 2.77531e-10   2.8537   0.2023  0.0042  1.0000  8.0000    273312  0.9500
  0.00051   0.99971     5.07589  5.5809e-09  5.4595e-08    2.76e-10   2.8537   0.2035  0.0047  1.0000  8.0000    276816  0.9500
  0.00048   0.99094     5.08224  5.6532e-09 5.48172e-08 2.80081e-10   2.8537   0.2001  0.0034  1.0000  8.0000    280320  0.9500
  0.00046   0.99121     5.04586 5.61838e-09 5.46147e-08  2.7753e-10   2.8537   0.1844  0.0030  1.0000  8.0000    283824  0.9500
  0.00043    0.9938     5.06719 5.63155e-09 5.48019e-08  2.7549e-10   2.8537   0.1818  0.0028  1.0000  8.0000    287328  0.9500
  0.00041   0.98994      5.0318 5.57794e-09 5.46467e-08 2.78041e-10   2.8537   0.1618  0.0032  1.0000  8.0000    290832  0.9500
  0.00039   0.99436     5.02605 5.61772e-09 5.45994e-08 2.79061e-10   2.8537   0.1390  0.0027  1.0000  8.0000    294336  0.8000
  0.00031   0.99547     5.01131 5.57722e-09 5.45311e-08 2.80081e-10   2.8537   0.1364  0.0021  1.0000  8.0000    297840  0.8000
  0.00025   0.99425     5.00806 5.59664e-09 5.44049e-08 2.79061e-10   2.8537   0.1184  0.0019  1.0000  8.0000    301344  0.8000
  0.00020   0.99155     4.98232 5.58324e-09 5.41976e-08  2.7753e-10   2.8537   0.0853  0.0022  1.0000  8.0000    304848  0.8000
  0.00016   0.99638     4.98656 5.62326e-09 5.44241e-08  2.7753e-10   2.8537   0.0973  0.0016  1.0000  8.0000    308352  0.8000
  0.00013   0.99415     4.98633 5.55198e-09 5.41863e-08 2.74469e-10   2.8537   0.0802  0.0025  1.0000  8.0000    311856  0.8000
  0.00010   0.99471      4.9897 5.58795e-09 5.43514e-08  2.7753e-10   2.8537   0.0793  0.0012  1.0000  8.0000    315360  0.8000
  0.00008   0.99424     4.97706 5.55505e-09 5.42332e-08  2.7753e-10   2.8537   0.0759  0.0014  1.0000  8.0000    318864  0.8000
  0.00007   0.99453     4.98516 5.59506e-09 5.41122e-08    2.76e-10   2.8537   0.0682  0.0015  1.0000  8.0000    322368  0.8000
  0.00005   0.99468     4.97986 5.55376e-09 5.40408e-08  2.7804e-10   2.8537   0.0688  0.0017  1.0000  8.0000    325872  0.8000
  0.00000   0.99209     4.97553 5.64168e-09 5.37848e-08    2.76e-10            0.0154  0.0015  1.0000  8.0000    329376

BB estimate of min-dist (placement) wirelength: 498
bb_cost recomputed from scratch: 4.97553
timing_cost recomputed from scratch: 5.62588e-09
delay_cost recomputed from scratch: 5.37959e-08

Completed placement consistency check successfully.

Swaps called: 329457

Placement estimated critical path delay: 2.85367 ns
Placement cost: 0.990696, bb_cost: 4.97553, td_cost: 5.62588e-09, delay_cost: 5.3796e-08
Placement total # of swap attempts: 329457
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 1.2 seconds.
Build rr_graph took 0.42 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 1097, total available wire length 104000, ratio 0.0105481
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 3
Critical path: 2.95367 ns
Routing iteration took 0.01 seconds.

Routing iteration: 4
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 5
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 7
Critical path: 2.95367 ns
Routing iteration took 0.01 seconds.

Routing iteration: 8
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 9
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 10
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 11
Critical path: 2.95367 ns
Routing iteration took 0.01 seconds.

Routing iteration: 12
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 13
Critical path: 2.95367 ns
Routing iteration took 0 seconds.

Routing iteration: 14
Successfully routed after 14 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -12386461
Circuit successfully routed with a channel width factor of 80.


Average number of bends per net: 1.75652  Maximum # of bends: 14

Number of routed nets (nonglobal): 115
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 1253, average net length: 10.8957
	Maximum net length: 58

Wirelength results in terms of physical segments...
	Total wiring segments used: 358, average wire segments per net: 3.11304
	Maximum segments used by a net: 17
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	54	16.8000  	80
1	26	7.68000  	80
2	22	5.44000  	80
3	11	2.08000  	80
4	2	0.480000 	80
5	0	0.00000  	80
6	0	0.00000  	80
7	0	0.00000  	80
8	0	0.00000  	80
9	0	0.00000  	80
10	0	0.00000  	80
11	0	0.00000  	80
12	0	0.00000  	80
13	0	0.00000  	80
14	0	0.00000  	80
15	0	0.00000  	80
16	0	0.00000  	80
17	0	0.00000  	80
18	0	0.00000  	80
19	0	0.00000  	80
20	0	0.00000  	80
21	0	0.00000  	80
22	0	0.00000  	80
23	0	0.00000  	80
24	0	0.00000  	80
25	0	0.00000  	80

Y - Directed channels: i	max occ	av_occ		capacity
0	0	0.00000  	80
1	0	0.00000  	80
2	1	0.120000 	80
3	1	0.120000 	80
4	3	0.320000 	80
5	5	0.440000 	80
6	10	1.32000  	80
7	15	2.00000  	80
8	20	2.32000  	80
9	20	2.88000  	80
10	29	3.68000  	80
11	17	2.40000  	80
12	7	0.880000 	80
13	7	0.800000 	80
14	3	0.360000 	80
15	0	0.00000  	80
16	0	0.00000  	80
17	0	0.00000  	80
18	0	0.00000  	80
19	0	0.00000  	80
20	0	0.00000  	80
21	0	0.00000  	80
22	0	0.00000  	80
23	0	0.00000  	80
24	0	0.00000  	80
25	0	0.00000  	80

Total tracks in x-direction: 2080, in y-direction: 2080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.87942e+06
	Total used logic block area: 93106.8

Routing area (in minimum width transistor areas)...
	Total routing area: 4.26166e+06, per logic tile: 6818.66

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0123

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.0123

Nets on critical path: 3 normal, 0 global.
Total logic delay: 2.0931e-09 (s), total net delay: 9.03e-10 (s)
Final critical path: 2.95367 ns
f_max: 338.562 MHz

Least slack in design: -2.95367 ns

Routing took 0.91 seconds.
The entire flow of VPR took 2.24 seconds.
