#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 19 17:34:17 2022
# Process ID: 3728
# Current directory: E:/xintu_work/fifo/fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13952 E:\xintu_work\fifo\fifo\fifo.xpr
# Log file: E:/xintu_work/fifo/fifo/vivado.log
# Journal file: E:/xintu_work/fifo/fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/xintu_work/fifo/fifo/fifo.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sdp_ram_ip -dir e:/xintu_work/fifo/fifo/fifo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {sdp_ram_ip} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips sdp_ram_ip]
generate_target {instantiation_template} [get_files e:/xintu_work/fifo/fifo/fifo.srcs/sources_1/ip/sdp_ram_ip/sdp_ram_ip.xci]
generate_target all [get_files  e:/xintu_work/fifo/fifo/fifo.srcs/sources_1/ip/sdp_ram_ip/sdp_ram_ip.xci]
catch { config_ip_cache -export [get_ips -all sdp_ram_ip] }
export_ip_user_files -of_objects [get_files e:/xintu_work/fifo/fifo/fifo.srcs/sources_1/ip/sdp_ram_ip/sdp_ram_ip.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/xintu_work/fifo/fifo/fifo.srcs/sources_1/ip/sdp_ram_ip/sdp_ram_ip.xci]
launch_runs -jobs 10 sdp_ram_ip_synth_1
export_simulation -of_objects [get_files e:/xintu_work/fifo/fifo/fifo.srcs/sources_1/ip/sdp_ram_ip/sdp_ram_ip.xci] -directory E:/xintu_work/fifo/fifo/fifo.ip_user_files/sim_scripts -ip_user_files_dir E:/xintu_work/fifo/fifo/fifo.ip_user_files -ipstatic_source_dir E:/xintu_work/fifo/fifo/fifo.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/xintu_work/fifo/fifo/fifo.cache/compile_simlib/modelsim} {questa=E:/xintu_work/fifo/fifo/fifo.cache/compile_simlib/questa} {riviera=E:/xintu_work/fifo/fifo/fifo.cache/compile_simlib/riviera} {activehdl=E:/xintu_work/fifo/fifo/fifo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
