{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589942120455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589942120462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 19:35:20 2020 " "Processing started: Tue May 19 19:35:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589942120462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942120462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942120462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589942120783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589942120783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rel_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file rel_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REL_LUT " "Found entity 1: REL_LUT" {  } { { "REL_LUT.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/REL_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.sv(27) " "Verilog HDL information at reg_file.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/reg_file.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589942128159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/reg_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.sv 1 1 " "Found 1 design units, including 1 entities, in source file if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128163 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(22) " "Verilog HDL warning at data_mem.sv(22): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/data_mem.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589942128164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/data_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/controlpath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FLAGS " "Found entity 1: ALU_FLAGS" {  } { { "ALU_FLAGS.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/ALU_FLAGS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file abs_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ABS_LUT " "Found entity 1: ABS_LUT" {  } { { "ABS_LUT.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/ABS_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589942128172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op_out datapath.sv(20) " "Verilog HDL Implicit Net warning at datapath.sv(20): created implicit net for \"op_out\"" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "funct_out datapath.sv(21) " "Verilog HDL Implicit Net warning at datapath.sv(21): created implicit net for \"funct_out\"" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_data_out datapath.sv(94) " "Verilog HDL Implicit Net warning at datapath.sv(94): created implicit net for \"mem_data_out\"" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589942128205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "toplevel.sv" "dp" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_out datapath.sv(20) " "Verilog HDL or VHDL warning at datapath.sv(20): object \"op_out\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589942128223 "|toplevel|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct_out datapath.sv(21) " "Verilog HDL or VHDL warning at datapath.sv(21): object \"funct_out\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589942128223 "|toplevel|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 datapath.sv(20) " "Verilog HDL assignment warning at datapath.sv(20): truncated value with size 4 to match size of target (1)" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589942128223 "|toplevel|datapath:dp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "opcode datapath.sv(15) " "Output port \"opcode\" at datapath.sv(15) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589942128225 "|toplevel|datapath:dp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fcode datapath.sv(18) " "Output port \"fcode\" at datapath.sv(18) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589942128225 "|toplevel|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_FLAGS datapath:dp\|ALU_FLAGS:af " "Elaborating entity \"ALU_FLAGS\" for hierarchy \"datapath:dp\|ALU_FLAGS:af\"" {  } { { "datapath.sv" "af" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REL_LUT datapath:dp\|REL_LUT:r_lut " "Elaborating entity \"REL_LUT\" for hierarchy \"datapath:dp\|REL_LUT:r_lut\"" {  } { { "datapath.sv" "r_lut" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABS_LUT datapath:dp\|ABS_LUT:a_lut " "Elaborating entity \"ABS_LUT\" for hierarchy \"datapath:dp\|ABS_LUT:a_lut\"" {  } { { "datapath.sv" "a_lut" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF datapath:dp\|IF:infet " "Elaborating entity \"IF\" for hierarchy \"datapath:dp\|IF:infet\"" {  } { { "datapath.sv" "infet" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IF.sv(33) " "Verilog HDL assignment warning at IF.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "IF.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/IF.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589942128278 "|toplevel|datapath:dp|IF:infet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM datapath:dp\|InstROM:ir " "Elaborating entity \"InstROM\" for hierarchy \"datapath:dp\|InstROM:ir\"" {  } { { "datapath.sv" "ir" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128307 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "machine_code.txt InstROM.sv(21) " "Verilog HDL File I/O error at InstROM.sv(21): can't open Verilog Design File \"machine_code.txt\"" {  } { { "InstROM.sv" "" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/InstROM.sv" 21 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128426 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:dp\|InstROM:ir " "Can't elaborate user hierarchy \"datapath:dp\|InstROM:ir\"" {  } { { "datapath.sv" "ir" { Text "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/datapath.sv" 60 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589942128480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/output_files/toplevel.map.smsg " "Generated suppressed messages file C:/Users/Sammy Gill/Desktop/141L-Lab-2/our processor/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589942128583 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 19 19:35:28 2020 " "Processing ended: Tue May 19 19:35:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589942128583 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589942128583 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589942128583 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942128583 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589942129196 ""}
