// Seed: 2732920073
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(id_3) begin : LABEL_0
    if (1'h0) begin : LABEL_0
      wait (1);
    end
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5
);
  assign id_3 = id_5;
  module_0 modCall_1 ();
endmodule
