-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

-- DATE "05/31/2024 10:30:54"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	LIB_LCD_INTESC_REVD IS
    PORT (
	CLK : IN std_logic;
	RS : OUT std_logic;
	RW : OUT std_logic;
	ENA : OUT std_logic;
	DATA_LCD : OUT std_logic_vector(7 DOWNTO 0);
	Start : IN std_logic;
	DATA : INOUT std_logic;
	Salida_PWM : OUT std_logic;
	mtr2 : OUT std_logic;
	HmOut : OUT std_logic;
	HmOutTemp : OUT std_logic
	);
END LIB_LCD_INTESC_REVD;

-- Design Ports Information
-- RS	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RW	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENA	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_LCD[0]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_LCD[1]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_LCD[2]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_LCD[3]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_LCD[4]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_LCD[5]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_LCD[6]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA_LCD[7]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Salida_PWM	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mtr2	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HmOut	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HmOutTemp	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Start	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF LIB_LCD_INTESC_REVD IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RS : std_logic;
SIGNAL ww_RW : std_logic;
SIGNAL ww_ENA : std_logic;
SIGNAL ww_DATA_LCD : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Start : std_logic;
SIGNAL ww_Salida_PWM : std_logic;
SIGNAL ww_mtr2 : std_logic;
SIGNAL ww_HmOut : std_logic;
SIGNAL ww_HmOutTemp : std_logic;
SIGNAL \u3|one_hz_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|one_hz_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Start~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DATA~output_o\ : std_logic;
SIGNAL \RS~output_o\ : std_logic;
SIGNAL \RW~output_o\ : std_logic;
SIGNAL \ENA~output_o\ : std_logic;
SIGNAL \DATA_LCD[0]~output_o\ : std_logic;
SIGNAL \DATA_LCD[1]~output_o\ : std_logic;
SIGNAL \DATA_LCD[2]~output_o\ : std_logic;
SIGNAL \DATA_LCD[3]~output_o\ : std_logic;
SIGNAL \DATA_LCD[4]~output_o\ : std_logic;
SIGNAL \DATA_LCD[5]~output_o\ : std_logic;
SIGNAL \DATA_LCD[6]~output_o\ : std_logic;
SIGNAL \DATA_LCD[7]~output_o\ : std_logic;
SIGNAL \Salida_PWM~output_o\ : std_logic;
SIGNAL \mtr2~output_o\ : std_logic;
SIGNAL \HmOut~output_o\ : std_logic;
SIGNAL \HmOutTemp~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \Start~input_o\ : std_logic;
SIGNAL \U4|cont[0]~27_combout\ : std_logic;
SIGNAL \U4|Add1~7\ : std_logic;
SIGNAL \U4|Add1~9\ : std_logic;
SIGNAL \U4|Add1~10_combout\ : std_logic;
SIGNAL \U4|i[5]~1_combout\ : std_logic;
SIGNAL \U4|Equal1~2_combout\ : std_logic;
SIGNAL \U4|cont[16]~60\ : std_logic;
SIGNAL \U4|cont[17]~61_combout\ : std_logic;
SIGNAL \U4|cont[17]~62\ : std_logic;
SIGNAL \U4|cont[18]~63_combout\ : std_logic;
SIGNAL \U4|cont[18]~64\ : std_logic;
SIGNAL \U4|cont[19]~65_combout\ : std_logic;
SIGNAL \U4|cont[19]~66\ : std_logic;
SIGNAL \U4|cont[20]~67_combout\ : std_logic;
SIGNAL \U4|cont[20]~68\ : std_logic;
SIGNAL \U4|cont[21]~69_combout\ : std_logic;
SIGNAL \U4|cont[21]~70\ : std_logic;
SIGNAL \U4|cont[22]~71_combout\ : std_logic;
SIGNAL \U4|cont[22]~72\ : std_logic;
SIGNAL \U4|cont[23]~73_combout\ : std_logic;
SIGNAL \U4|cont[23]~74\ : std_logic;
SIGNAL \U4|cont[24]~75_combout\ : std_logic;
SIGNAL \U4|cont[24]~76\ : std_logic;
SIGNAL \U4|cont[25]~77_combout\ : std_logic;
SIGNAL \U4|cont[25]~78\ : std_logic;
SIGNAL \U4|cont[26]~79_combout\ : std_logic;
SIGNAL \U4|Equal0~2_combout\ : std_logic;
SIGNAL \U4|Equal0~3_combout\ : std_logic;
SIGNAL \U4|Equal0~0_combout\ : std_logic;
SIGNAL \U4|Equal0~1_combout\ : std_logic;
SIGNAL \U4|Equal0~8_combout\ : std_logic;
SIGNAL \U4|estados[1]~0_combout\ : std_logic;
SIGNAL \U4|estados[1]~1_combout\ : std_logic;
SIGNAL \DATA~input_o\ : std_logic;
SIGNAL \U4|reg[0]~feeder_combout\ : std_logic;
SIGNAL \U4|reg[2]~feeder_combout\ : std_logic;
SIGNAL \U4|reg[3]~feeder_combout\ : std_logic;
SIGNAL \U4|Equal4~0_combout\ : std_logic;
SIGNAL \U4|flanco_bajada~q\ : std_logic;
SIGNAL \U4|estados[1]~2_combout\ : std_logic;
SIGNAL \U4|estados[1]~3_combout\ : std_logic;
SIGNAL \Start~inputclkctrl_outclk\ : std_logic;
SIGNAL \U4|cont2[25]~0_combout\ : std_logic;
SIGNAL \U4|reg_total[39]~0_combout\ : std_logic;
SIGNAL \U4|Add1~0_combout\ : std_logic;
SIGNAL \U4|Mux78~0_combout\ : std_logic;
SIGNAL \U4|Add1~1\ : std_logic;
SIGNAL \U4|Add1~2_combout\ : std_logic;
SIGNAL \U4|Mux77~0_combout\ : std_logic;
SIGNAL \U4|Add1~3\ : std_logic;
SIGNAL \U4|Add1~5\ : std_logic;
SIGNAL \U4|Add1~6_combout\ : std_logic;
SIGNAL \U4|i[3]~0_combout\ : std_logic;
SIGNAL \U4|Equal1~1_combout\ : std_logic;
SIGNAL \U4|Add1~8_combout\ : std_logic;
SIGNAL \U4|Mux74~0_combout\ : std_logic;
SIGNAL \U4|Add1~4_combout\ : std_logic;
SIGNAL \U4|Mux76~0_combout\ : std_logic;
SIGNAL \U4|Decoder0~2_combout\ : std_logic;
SIGNAL \U4|cont2[9]~feeder_combout\ : std_logic;
SIGNAL \U4|cont2[25]~1_combout\ : std_logic;
SIGNAL \U4|cont2[16]~feeder_combout\ : std_logic;
SIGNAL \U4|cont2[15]~feeder_combout\ : std_logic;
SIGNAL \U4|process_1~2_combout\ : std_logic;
SIGNAL \U4|cont2[25]~feeder_combout\ : std_logic;
SIGNAL \U4|cont2[24]~feeder_combout\ : std_logic;
SIGNAL \U4|process_1~0_combout\ : std_logic;
SIGNAL \U4|cont2[21]~feeder_combout\ : std_logic;
SIGNAL \U4|process_1~1_combout\ : std_logic;
SIGNAL \U4|cont2[11]~feeder_combout\ : std_logic;
SIGNAL \U4|cont2[12]~feeder_combout\ : std_logic;
SIGNAL \U4|process_1~3_combout\ : std_logic;
SIGNAL \U4|process_1~4_combout\ : std_logic;
SIGNAL \U4|cont2[6]~feeder_combout\ : std_logic;
SIGNAL \U4|cont2[8]~feeder_combout\ : std_logic;
SIGNAL \U4|process_1~5_combout\ : std_logic;
SIGNAL \U4|LessThan0~0_combout\ : std_logic;
SIGNAL \U4|process_1~6_combout\ : std_logic;
SIGNAL \U4|process_1~7_combout\ : std_logic;
SIGNAL \U4|Decoder0~3_combout\ : std_logic;
SIGNAL \U4|reg_total[1]~3_combout\ : std_logic;
SIGNAL \U4|Decoder0~9_combout\ : std_logic;
SIGNAL \U4|Decoder0~0_combout\ : std_logic;
SIGNAL \U4|Decoder0~10_combout\ : std_logic;
SIGNAL \U4|reg_total[33]~10_combout\ : std_logic;
SIGNAL \U4|Decoder0~12_combout\ : std_logic;
SIGNAL \U4|Decoder0~17_combout\ : std_logic;
SIGNAL \U4|reg_total[25]~27_combout\ : std_logic;
SIGNAL \U4|Equal1~0_combout\ : std_logic;
SIGNAL \U4|reg_total[32]~1_combout\ : std_logic;
SIGNAL \U4|Decoder0~14_combout\ : std_logic;
SIGNAL \U4|Decoder0~19_combout\ : std_logic;
SIGNAL \U4|reg_total[24]~28_combout\ : std_logic;
SIGNAL \U4|Add2~1\ : std_logic;
SIGNAL \U4|Add2~2_combout\ : std_logic;
SIGNAL \U4|reg_total[17]~17_combout\ : std_logic;
SIGNAL \U4|reg_total[9]~25_combout\ : std_logic;
SIGNAL \U4|Decoder0~18_combout\ : std_logic;
SIGNAL \U4|reg_total[8]~26_combout\ : std_logic;
SIGNAL \U4|reg_total[16]~24_combout\ : std_logic;
SIGNAL \U4|Add3~1\ : std_logic;
SIGNAL \U4|Add3~2_combout\ : std_logic;
SIGNAL \U4|Add3~0_combout\ : std_logic;
SIGNAL \U4|Add2~0_combout\ : std_logic;
SIGNAL \U4|sum[0]~9\ : std_logic;
SIGNAL \U4|sum[1]~10_combout\ : std_logic;
SIGNAL \U4|sum[7]~12_combout\ : std_logic;
SIGNAL \U4|sum[0]~8_combout\ : std_logic;
SIGNAL \U4|Decoder0~1_combout\ : std_logic;
SIGNAL \U4|reg_total[0]~2_combout\ : std_logic;
SIGNAL \U4|RH[7]~0_combout\ : std_logic;
SIGNAL \U4|Decoder0~8_combout\ : std_logic;
SIGNAL \U4|Decoder0~5_combout\ : std_logic;
SIGNAL \U4|reg_total[6]~8_combout\ : std_logic;
SIGNAL \U4|Decoder0~25_combout\ : std_logic;
SIGNAL \U4|Decoder0~23_combout\ : std_logic;
SIGNAL \U4|reg_total[30]~40_combout\ : std_logic;
SIGNAL \U4|Decoder0~11_combout\ : std_logic;
SIGNAL \U4|reg_total[38]~12_combout\ : std_logic;
SIGNAL \U4|Decoder0~7_combout\ : std_logic;
SIGNAL \U4|reg_total[37]~13_combout\ : std_logic;
SIGNAL \U4|Decoder0~22_combout\ : std_logic;
SIGNAL \U4|reg_total[29]~35_combout\ : std_logic;
SIGNAL \U4|Decoder0~16_combout\ : std_logic;
SIGNAL \U4|reg_total[28]~36_combout\ : std_logic;
SIGNAL \U4|reg_total[36]~14_combout\ : std_logic;
SIGNAL \U4|Decoder0~4_combout\ : std_logic;
SIGNAL \U4|reg_total[35]~15_combout\ : std_logic;
SIGNAL \U4|reg_total[27]~31_combout\ : std_logic;
SIGNAL \U4|Decoder0~24_combout\ : std_logic;
SIGNAL \U4|reg_total[26]~32_combout\ : std_logic;
SIGNAL \U4|reg_total[34]~16_combout\ : std_logic;
SIGNAL \U4|Add2~3\ : std_logic;
SIGNAL \U4|Add2~5\ : std_logic;
SIGNAL \U4|Add2~7\ : std_logic;
SIGNAL \U4|Add2~9\ : std_logic;
SIGNAL \U4|Add2~11\ : std_logic;
SIGNAL \U4|Add2~12_combout\ : std_logic;
SIGNAL \U4|Decoder0~15_combout\ : std_logic;
SIGNAL \U4|reg_total[22]~19_combout\ : std_logic;
SIGNAL \U4|Decoder0~21_combout\ : std_logic;
SIGNAL \U4|reg_total[14]~38_combout\ : std_logic;
SIGNAL \U4|Decoder0~20_combout\ : std_logic;
SIGNAL \U4|reg_total[13]~33_combout\ : std_logic;
SIGNAL \U4|Decoder0~13_combout\ : std_logic;
SIGNAL \U4|reg_total[21]~20_combout\ : std_logic;
SIGNAL \U4|reg_total[20]~21_combout\ : std_logic;
SIGNAL \U4|reg_total[12]~34_combout\ : std_logic;
SIGNAL \U4|reg_total[11]~29_combout\ : std_logic;
SIGNAL \U4|reg_total[19]~22_combout\ : std_logic;
SIGNAL \U4|reg_total[18]~23_combout\ : std_logic;
SIGNAL \U4|reg_total[10]~30_combout\ : std_logic;
SIGNAL \U4|Add3~3\ : std_logic;
SIGNAL \U4|Add3~5\ : std_logic;
SIGNAL \U4|Add3~7\ : std_logic;
SIGNAL \U4|Add3~9\ : std_logic;
SIGNAL \U4|Add3~11\ : std_logic;
SIGNAL \U4|Add3~12_combout\ : std_logic;
SIGNAL \U4|Add2~10_combout\ : std_logic;
SIGNAL \U4|Add3~10_combout\ : std_logic;
SIGNAL \U4|Add2~8_combout\ : std_logic;
SIGNAL \U4|Add3~8_combout\ : std_logic;
SIGNAL \U4|Add2~6_combout\ : std_logic;
SIGNAL \U4|Add3~6_combout\ : std_logic;
SIGNAL \U4|Add3~4_combout\ : std_logic;
SIGNAL \U4|Add2~4_combout\ : std_logic;
SIGNAL \U4|sum[1]~11\ : std_logic;
SIGNAL \U4|sum[2]~14\ : std_logic;
SIGNAL \U4|sum[3]~16\ : std_logic;
SIGNAL \U4|sum[4]~18\ : std_logic;
SIGNAL \U4|sum[5]~20\ : std_logic;
SIGNAL \U4|sum[6]~21_combout\ : std_logic;
SIGNAL \U4|reg_total[23]~18_combout\ : std_logic;
SIGNAL \U4|reg_total[15]~37_combout\ : std_logic;
SIGNAL \U4|Add3~13\ : std_logic;
SIGNAL \U4|Add3~14_combout\ : std_logic;
SIGNAL \U4|reg_total[31]~39_combout\ : std_logic;
SIGNAL \U4|reg_total[39]~11_combout\ : std_logic;
SIGNAL \U4|Add2~13\ : std_logic;
SIGNAL \U4|Add2~14_combout\ : std_logic;
SIGNAL \U4|sum[6]~22\ : std_logic;
SIGNAL \U4|sum[7]~23_combout\ : std_logic;
SIGNAL \U4|Decoder0~6_combout\ : std_logic;
SIGNAL \U4|reg_total[7]~9_combout\ : std_logic;
SIGNAL \U4|RH[7]~3_combout\ : std_logic;
SIGNAL \U4|sum[3]~15_combout\ : std_logic;
SIGNAL \U4|reg_total[2]~4_combout\ : std_logic;
SIGNAL \U4|reg_total[3]~5_combout\ : std_logic;
SIGNAL \U4|sum[2]~13_combout\ : std_logic;
SIGNAL \U4|RH[7]~1_combout\ : std_logic;
SIGNAL \U4|reg_total[4]~6_combout\ : std_logic;
SIGNAL \U4|sum[4]~17_combout\ : std_logic;
SIGNAL \U4|sum[5]~19_combout\ : std_logic;
SIGNAL \U4|reg_total[5]~7_combout\ : std_logic;
SIGNAL \U4|RH[7]~2_combout\ : std_logic;
SIGNAL \U4|RH[7]~4_combout\ : std_logic;
SIGNAL \U4|estados[2]~4_combout\ : std_logic;
SIGNAL \U4|estados[2]~5_combout\ : std_logic;
SIGNAL \U4|enable_cont~0_combout\ : std_logic;
SIGNAL \U4|enable_cont~1_combout\ : std_logic;
SIGNAL \U4|enable_cont~2_combout\ : std_logic;
SIGNAL \U4|enable_cont~3_combout\ : std_logic;
SIGNAL \U4|enable_cont~4_combout\ : std_logic;
SIGNAL \U4|enable_cont~q\ : std_logic;
SIGNAL \U4|cont[0]~28\ : std_logic;
SIGNAL \U4|cont[1]~29_combout\ : std_logic;
SIGNAL \U4|cont[1]~30\ : std_logic;
SIGNAL \U4|cont[2]~31_combout\ : std_logic;
SIGNAL \U4|cont[2]~32\ : std_logic;
SIGNAL \U4|cont[3]~33_combout\ : std_logic;
SIGNAL \U4|cont[3]~34\ : std_logic;
SIGNAL \U4|cont[4]~35_combout\ : std_logic;
SIGNAL \U4|cont[4]~36\ : std_logic;
SIGNAL \U4|cont[5]~37_combout\ : std_logic;
SIGNAL \U4|cont[5]~38\ : std_logic;
SIGNAL \U4|cont[6]~39_combout\ : std_logic;
SIGNAL \U4|cont[6]~40\ : std_logic;
SIGNAL \U4|cont[7]~41_combout\ : std_logic;
SIGNAL \U4|cont[7]~42\ : std_logic;
SIGNAL \U4|cont[8]~43_combout\ : std_logic;
SIGNAL \U4|cont[8]~44\ : std_logic;
SIGNAL \U4|cont[9]~45_combout\ : std_logic;
SIGNAL \U4|cont[9]~46\ : std_logic;
SIGNAL \U4|cont[10]~47_combout\ : std_logic;
SIGNAL \U4|cont[10]~48\ : std_logic;
SIGNAL \U4|cont[11]~49_combout\ : std_logic;
SIGNAL \U4|cont[11]~50\ : std_logic;
SIGNAL \U4|cont[12]~51_combout\ : std_logic;
SIGNAL \U4|cont[12]~52\ : std_logic;
SIGNAL \U4|cont[13]~53_combout\ : std_logic;
SIGNAL \U4|cont[13]~54\ : std_logic;
SIGNAL \U4|cont[14]~55_combout\ : std_logic;
SIGNAL \U4|cont[14]~56\ : std_logic;
SIGNAL \U4|cont[15]~57_combout\ : std_logic;
SIGNAL \U4|cont[15]~58\ : std_logic;
SIGNAL \U4|cont[16]~59_combout\ : std_logic;
SIGNAL \U4|Equal0~6_combout\ : std_logic;
SIGNAL \U4|Equal0~5_combout\ : std_logic;
SIGNAL \U4|Equal0~4_combout\ : std_logic;
SIGNAL \U4|Equal0~7_combout\ : std_logic;
SIGNAL \U4|Equal3~0_combout\ : std_logic;
SIGNAL \U4|Equal3~2_combout\ : std_logic;
SIGNAL \U4|Equal3~3_combout\ : std_logic;
SIGNAL \U4|Equal3~1_combout\ : std_logic;
SIGNAL \U4|Equal3~4_combout\ : std_logic;
SIGNAL \U4|Mux3~0_combout\ : std_logic;
SIGNAL \U4|Mux3~1_combout\ : std_logic;
SIGNAL \U4|Mux3~2_combout\ : std_logic;
SIGNAL \U4|Mux5~0_combout\ : std_logic;
SIGNAL \U4|Mux5~1_combout\ : std_logic;
SIGNAL \U4|Mux2~0_combout\ : std_logic;
SIGNAL \U4|DATA~1_combout\ : std_logic;
SIGNAL \U4|DATA~2_combout\ : std_logic;
SIGNAL \U4|DATA~en_q\ : std_logic;
SIGNAL \u1|conta_enable[0]~16_combout\ : std_logic;
SIGNAL \u1|conta_delay[0]~22_combout\ : std_logic;
SIGNAL \u1|edo~17_combout\ : std_logic;
SIGNAL \u1|DATA~33_combout\ : std_logic;
SIGNAL \u1|Equal0~4_combout\ : std_logic;
SIGNAL \u1|Equal0~10_combout\ : std_logic;
SIGNAL \u1|conta_delay[15]~57\ : std_logic;
SIGNAL \u1|conta_delay[16]~58_combout\ : std_logic;
SIGNAL \u1|conta_delay[4]~42_combout\ : std_logic;
SIGNAL \u1|conta_delay[4]~43_combout\ : std_logic;
SIGNAL \u1|conta_delay[16]~59\ : std_logic;
SIGNAL \u1|conta_delay[17]~60_combout\ : std_logic;
SIGNAL \u1|conta_delay[17]~61\ : std_logic;
SIGNAL \u1|conta_delay[18]~62_combout\ : std_logic;
SIGNAL \u1|Equal12~4_combout\ : std_logic;
SIGNAL \u1|Equal12~5_combout\ : std_logic;
SIGNAL \u1|Equal12~0_combout\ : std_logic;
SIGNAL \u1|conta_delay[18]~63\ : std_logic;
SIGNAL \u1|conta_delay[19]~64_combout\ : std_logic;
SIGNAL \u1|conta_delay[19]~65\ : std_logic;
SIGNAL \u1|conta_delay[20]~66_combout\ : std_logic;
SIGNAL \u1|Equal12~1_combout\ : std_logic;
SIGNAL \u1|Equal12~2_combout\ : std_logic;
SIGNAL \u1|conta_delay[20]~67\ : std_logic;
SIGNAL \u1|conta_delay[21]~68_combout\ : std_logic;
SIGNAL \u1|Equal12~3_combout\ : std_logic;
SIGNAL \u1|Equal12~6_combout\ : std_logic;
SIGNAL \u1|Equal0~9_combout\ : std_logic;
SIGNAL \u1|Equal0~8_combout\ : std_logic;
SIGNAL \u1|conta_delay[4]~40_combout\ : std_logic;
SIGNAL \u1|Equal1~1_combout\ : std_logic;
SIGNAL \u1|Equal1~2_combout\ : std_logic;
SIGNAL \u1|Equal16~0_combout\ : std_logic;
SIGNAL \u1|Equal1~0_combout\ : std_logic;
SIGNAL \u1|Equal1~3_combout\ : std_logic;
SIGNAL \u1|conta_delay[4]~41_combout\ : std_logic;
SIGNAL \u1|conta_delay[0]~23\ : std_logic;
SIGNAL \u1|conta_delay[1]~24_combout\ : std_logic;
SIGNAL \u1|conta_delay[1]~25\ : std_logic;
SIGNAL \u1|conta_delay[2]~26_combout\ : std_logic;
SIGNAL \u1|conta_delay[2]~27\ : std_logic;
SIGNAL \u1|conta_delay[3]~28_combout\ : std_logic;
SIGNAL \u1|conta_delay[3]~29\ : std_logic;
SIGNAL \u1|conta_delay[4]~30_combout\ : std_logic;
SIGNAL \u1|conta_delay[4]~31\ : std_logic;
SIGNAL \u1|conta_delay[5]~32_combout\ : std_logic;
SIGNAL \u1|conta_delay[5]~33\ : std_logic;
SIGNAL \u1|conta_delay[6]~34_combout\ : std_logic;
SIGNAL \u1|conta_delay[6]~35\ : std_logic;
SIGNAL \u1|conta_delay[7]~36_combout\ : std_logic;
SIGNAL \u1|conta_delay[7]~37\ : std_logic;
SIGNAL \u1|conta_delay[8]~38_combout\ : std_logic;
SIGNAL \u1|conta_delay[8]~39\ : std_logic;
SIGNAL \u1|conta_delay[9]~44_combout\ : std_logic;
SIGNAL \u1|conta_delay[9]~45\ : std_logic;
SIGNAL \u1|conta_delay[10]~46_combout\ : std_logic;
SIGNAL \u1|conta_delay[10]~47\ : std_logic;
SIGNAL \u1|conta_delay[11]~48_combout\ : std_logic;
SIGNAL \u1|conta_delay[11]~49\ : std_logic;
SIGNAL \u1|conta_delay[12]~50_combout\ : std_logic;
SIGNAL \u1|conta_delay[12]~51\ : std_logic;
SIGNAL \u1|conta_delay[13]~52_combout\ : std_logic;
SIGNAL \u1|conta_delay[13]~53\ : std_logic;
SIGNAL \u1|conta_delay[14]~54_combout\ : std_logic;
SIGNAL \u1|conta_delay[14]~55\ : std_logic;
SIGNAL \u1|conta_delay[15]~56_combout\ : std_logic;
SIGNAL \u1|Equal16~1_combout\ : std_logic;
SIGNAL \u1|Equal16~2_combout\ : std_logic;
SIGNAL \u1|edo~75_combout\ : std_logic;
SIGNAL \u1|edo~76_combout\ : std_logic;
SIGNAL \u1|DATA~117_combout\ : std_logic;
SIGNAL \u1|edo~77_combout\ : std_logic;
SIGNAL \u1|edo~78_combout\ : std_logic;
SIGNAL \u1|avanzar~1_combout\ : std_logic;
SIGNAL \u1|edo~79_combout\ : std_logic;
SIGNAL \u1|edo~84_combout\ : std_logic;
SIGNAL \u1|edo~73_combout\ : std_logic;
SIGNAL \u1|edo~97_combout\ : std_logic;
SIGNAL \u1|edo~71_combout\ : std_logic;
SIGNAL \u1|edo~72_combout\ : std_logic;
SIGNAL \u1|edo~74_combout\ : std_logic;
SIGNAL \u1|edo~80_combout\ : std_logic;
SIGNAL \u1|edo~81_combout\ : std_logic;
SIGNAL \u1|DATA~144_combout\ : std_logic;
SIGNAL \u1|dir_mem_s[0]~6_combout\ : std_logic;
SIGNAL \u1|dir_salto_mem[0]~feeder_combout\ : std_logic;
SIGNAL \u1|Equal0~2_combout\ : std_logic;
SIGNAL \u1|Equal0~11_combout\ : std_logic;
SIGNAL \u1|Equal0~0_combout\ : std_logic;
SIGNAL \u1|avanzar~8_combout\ : std_logic;
SIGNAL \u1|avanzar~9_combout\ : std_logic;
SIGNAL \u1|avanzar~2_combout\ : std_logic;
SIGNAL \u1|DATA~89_combout\ : std_logic;
SIGNAL \u1|avanzar~5_combout\ : std_logic;
SIGNAL \u1|avanzar~3_combout\ : std_logic;
SIGNAL \u1|ciclo_enable[0]~2_combout\ : std_logic;
SIGNAL \u1|avanzar~4_combout\ : std_logic;
SIGNAL \u1|avanzar~6_combout\ : std_logic;
SIGNAL \u1|avanzar~7_combout\ : std_logic;
SIGNAL \u1|avanzar~10_combout\ : std_logic;
SIGNAL \u1|avanzar~25_combout\ : std_logic;
SIGNAL \u1|avanzar~18_combout\ : std_logic;
SIGNAL \u1|avanzar~19_combout\ : std_logic;
SIGNAL \u1|avanzar~17_combout\ : std_logic;
SIGNAL \u1|avanzar~20_combout\ : std_logic;
SIGNAL \u1|DATA~147_combout\ : std_logic;
SIGNAL \u1|avanzar~21_combout\ : std_logic;
SIGNAL \u1|avanzar~22_combout\ : std_logic;
SIGNAL \u1|avanzar~23_combout\ : std_logic;
SIGNAL \u1|avanzar~11_combout\ : std_logic;
SIGNAL \u1|avanzar~12_combout\ : std_logic;
SIGNAL \u1|avanzar~28_combout\ : std_logic;
SIGNAL \u1|avanzar~29_combout\ : std_logic;
SIGNAL \u1|avanzar~13_combout\ : std_logic;
SIGNAL \u1|avanzar~14_combout\ : std_logic;
SIGNAL \u1|avanzar~15_combout\ : std_logic;
SIGNAL \u1|avanzar~16_combout\ : std_logic;
SIGNAL \u1|avanzar~24_combout\ : std_logic;
SIGNAL \u1|avanzar~26_combout\ : std_logic;
SIGNAL \u1|avanzar~27_combout\ : std_logic;
SIGNAL \u1|avanzar~q\ : std_logic;
SIGNAL \u1|Equal0~3_combout\ : std_logic;
SIGNAL \u1|salto~0_combout\ : std_logic;
SIGNAL \u1|salto~1_combout\ : std_logic;
SIGNAL \u1|salto~q\ : std_logic;
SIGNAL \u1|dir_mem_s[4]~12_combout\ : std_logic;
SIGNAL \u1|dir_mem_s[0]~7\ : std_logic;
SIGNAL \u1|dir_mem_s[1]~8_combout\ : std_logic;
SIGNAL \u1|dir_salto_mem[1]~feeder_combout\ : std_logic;
SIGNAL \u1|dir_mem_s[1]~9\ : std_logic;
SIGNAL \u1|dir_mem_s[2]~10_combout\ : std_logic;
SIGNAL \u1|dir_salto_mem[2]~feeder_combout\ : std_logic;
SIGNAL \u1|dir_mem_s[2]~11\ : std_logic;
SIGNAL \u1|dir_mem_s[3]~13_combout\ : std_logic;
SIGNAL \u1|dir_salto_mem[3]~feeder_combout\ : std_logic;
SIGNAL \u1|dir_mem_s[3]~14\ : std_logic;
SIGNAL \u1|dir_mem_s[4]~15_combout\ : std_logic;
SIGNAL \u1|dir_salto_mem[4]~feeder_combout\ : std_logic;
SIGNAL \u1|dir_mem_s[4]~16\ : std_logic;
SIGNAL \u1|dir_mem_s[5]~17_combout\ : std_logic;
SIGNAL \u1|dir_salto_mem[5]~feeder_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux4~17_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \Mux5~10_combout\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \u3|count[0]~10_combout\ : std_logic;
SIGNAL \u3|count[0]~11\ : std_logic;
SIGNAL \u3|count[1]~12_combout\ : std_logic;
SIGNAL \u3|count[1]~13\ : std_logic;
SIGNAL \u3|count[2]~14_combout\ : std_logic;
SIGNAL \u3|count[2]~15\ : std_logic;
SIGNAL \u3|count[3]~16_combout\ : std_logic;
SIGNAL \u3|count[3]~17\ : std_logic;
SIGNAL \u3|count[4]~18_combout\ : std_logic;
SIGNAL \u3|count[4]~19\ : std_logic;
SIGNAL \u3|count[5]~20_combout\ : std_logic;
SIGNAL \u3|count[5]~21\ : std_logic;
SIGNAL \u3|count[6]~22_combout\ : std_logic;
SIGNAL \u3|count[6]~23\ : std_logic;
SIGNAL \u3|count[7]~24_combout\ : std_logic;
SIGNAL \u3|count[7]~25\ : std_logic;
SIGNAL \u3|count[8]~26_combout\ : std_logic;
SIGNAL \u3|count[8]~27\ : std_logic;
SIGNAL \u3|count[9]~28_combout\ : std_logic;
SIGNAL \u3|LessThan0~1_combout\ : std_logic;
SIGNAL \u3|LessThan0~0_combout\ : std_logic;
SIGNAL \u3|LessThan0~2_combout\ : std_logic;
SIGNAL \u3|one_hz_clk~0_combout\ : std_logic;
SIGNAL \u3|one_hz_clk~feeder_combout\ : std_logic;
SIGNAL \u3|one_hz_clk~q\ : std_logic;
SIGNAL \u3|one_hz_clk~clkctrl_outclk\ : std_logic;
SIGNAL \u3|min_count[0]~6_combout\ : std_logic;
SIGNAL \u3|LessThan3~0_combout\ : std_logic;
SIGNAL \u3|LessThan3~1_combout\ : std_logic;
SIGNAL \u3|sec_count[0]~6_combout\ : std_logic;
SIGNAL \u3|sec_count[3]~13\ : std_logic;
SIGNAL \u3|sec_count[4]~14_combout\ : std_logic;
SIGNAL \u3|hour_count[0]~5_combout\ : std_logic;
SIGNAL \u3|sec_count[4]~15\ : std_logic;
SIGNAL \u3|sec_count[5]~16_combout\ : std_logic;
SIGNAL \u3|LessThan2~0_combout\ : std_logic;
SIGNAL \u3|hour_count[4]~7_combout\ : std_logic;
SIGNAL \u3|hour_count[4]~8_combout\ : std_logic;
SIGNAL \u3|hour_count[0]~6\ : std_logic;
SIGNAL \u3|hour_count[1]~9_combout\ : std_logic;
SIGNAL \u3|hour_count[1]~10\ : std_logic;
SIGNAL \u3|hour_count[2]~11_combout\ : std_logic;
SIGNAL \u3|hour_count[2]~12\ : std_logic;
SIGNAL \u3|hour_count[3]~13_combout\ : std_logic;
SIGNAL \u3|hour_count[3]~14\ : std_logic;
SIGNAL \u3|hour_count[4]~15_combout\ : std_logic;
SIGNAL \u3|LessThan4~0_combout\ : std_logic;
SIGNAL \u3|LessThan4~1_combout\ : std_logic;
SIGNAL \u3|day_count[0]~13_combout\ : std_logic;
SIGNAL \u3|day_count[1]~4_combout\ : std_logic;
SIGNAL \u3|day_count[4]~12_combout\ : std_logic;
SIGNAL \u3|day_count[1]~5\ : std_logic;
SIGNAL \u3|day_count[2]~6_combout\ : std_logic;
SIGNAL \u3|day_count[2]~7\ : std_logic;
SIGNAL \u3|day_count[3]~8_combout\ : std_logic;
SIGNAL \u3|day_count[3]~9\ : std_logic;
SIGNAL \u3|day_count[4]~10_combout\ : std_logic;
SIGNAL \u3|LessThan1~0_combout\ : std_logic;
SIGNAL \u3|LessThan2~1_combout\ : std_logic;
SIGNAL \u3|sec_count[0]~7\ : std_logic;
SIGNAL \u3|sec_count[1]~8_combout\ : std_logic;
SIGNAL \u3|sec_count[1]~9\ : std_logic;
SIGNAL \u3|sec_count[2]~10_combout\ : std_logic;
SIGNAL \u3|sec_count[2]~11\ : std_logic;
SIGNAL \u3|sec_count[3]~12_combout\ : std_logic;
SIGNAL \u3|min_count[5]~18_combout\ : std_logic;
SIGNAL \u3|min_count[0]~7\ : std_logic;
SIGNAL \u3|min_count[1]~8_combout\ : std_logic;
SIGNAL \u3|min_count[1]~9\ : std_logic;
SIGNAL \u3|min_count[2]~10_combout\ : std_logic;
SIGNAL \u3|min_count[2]~11\ : std_logic;
SIGNAL \u3|min_count[3]~12_combout\ : std_logic;
SIGNAL \u3|min_count[3]~13\ : std_logic;
SIGNAL \u3|min_count[4]~14_combout\ : std_logic;
SIGNAL \u3|min_count[4]~15\ : std_logic;
SIGNAL \u3|min_count[5]~16_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[15]~1_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[15]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\ : std_logic;
SIGNAL \Mux4~15_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~17_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~16_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~18_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~20_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~21_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~22_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~23_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux4~16_combout\ : std_logic;
SIGNAL \Mux7~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U4|RH[7]~feeder_combout\ : std_logic;
SIGNAL \U4|RH[7]~5_combout\ : std_logic;
SIGNAL \U4|RH[5]~feeder_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[28]~37_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[28]~36_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[27]~38_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[27]~39_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[26]~41_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[26]~40_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[25]~43_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[25]~42_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[33]~44_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[33]~64_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[32]~45_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[32]~65_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[31]~46_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[30]~49_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[38]~62_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[38]~50_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[37]~51_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[37]~66_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[36]~52_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[36]~53_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[35]~55_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \Mux7~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~15_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~14_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~11_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~12_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~13_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux5~18_combout\ : std_logic;
SIGNAL \Mux7~11_combout\ : std_logic;
SIGNAL \Mux6~8_combout\ : std_logic;
SIGNAL \U4|TEMP[7]~feeder_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~37_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~36_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[27]~38_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[27]~39_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[26]~41_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[26]~40_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~42_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~43_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[33]~64_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[33]~44_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[32]~65_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[32]~45_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[31]~46_combout\ : std_logic;
SIGNAL \U4|TEMP[3]~feeder_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[30]~49_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[38]~50_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[38]~62_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[37]~51_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[37]~66_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[36]~52_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[36]~53_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[35]~55_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux59~0_combout\ : std_logic;
SIGNAL \Mux5~19_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mux4~33_combout\ : std_logic;
SIGNAL \Mux4~31_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[28]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[27]~43_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[27]~35_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[24]~33_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[24]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mux4~13_combout\ : std_logic;
SIGNAL \Mux4~14_combout\ : std_logic;
SIGNAL \Mux5~20_combout\ : std_logic;
SIGNAL \Mux5~21_combout\ : std_logic;
SIGNAL \Mux7~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[15]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[15]~1_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[18]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[18]~3_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[55]~66_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[54]~67_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[53]~68_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[53]~69_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[52]~71_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[52]~70_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[51]~73_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[51]~72_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[50]~75_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[50]~74_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[66]~76_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[65]~77_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[64]~78_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[63]~79_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[62]~80_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[61]~82_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[61]~81_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[60]~83_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[60]~84_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[71]~91_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[71]~92_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[70]~93_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[70]~94_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[77]~85_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[76]~86_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[75]~87_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[74]~88_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[73]~89_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[72]~90_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mux5~25_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\ : std_logic;
SIGNAL \Mux5~24_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[80]~95_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[80]~96_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mux5~11_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[88]~97_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[88]~116_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[87]~117_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[87]~98_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[86]~118_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[86]~99_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[85]~119_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[85]~100_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[84]~120_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[84]~101_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[83]~121_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[83]~102_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mux5~12_combout\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[55]~66_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[54]~67_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[53]~69_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[53]~68_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[52]~71_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[52]~70_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[51]~73_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[51]~72_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[50]~75_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[50]~74_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[66]~76_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[65]~77_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[64]~78_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[63]~79_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[62]~80_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[61]~82_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[61]~81_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[60]~83_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[60]~84_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[77]~85_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[76]~86_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[75]~87_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[74]~88_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[73]~89_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[72]~90_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[71]~92_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[71]~91_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[70]~94_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[70]~93_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[88]~116_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[88]~97_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[87]~98_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[87]~117_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[86]~118_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[86]~99_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[85]~100_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[85]~119_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[84]~101_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[84]~120_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[83]~102_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[83]~121_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[80]~95_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[80]~96_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \Mux7~7_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[20]~26_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[20]~27_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[19]~29_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[19]~28_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[18]~30_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[18]~31_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[24]~33_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[28]~34_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[28]~42_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[27]~43_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[27]~35_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\ : std_logic;
SIGNAL \Mux8~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\ : std_logic;
SIGNAL \Mux5~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mux5~13_combout\ : std_logic;
SIGNAL \Mux5~15_combout\ : std_logic;
SIGNAL \Mux5~16_combout\ : std_logic;
SIGNAL \Mux5~17_combout\ : std_logic;
SIGNAL \Mux5~22_combout\ : std_logic;
SIGNAL \Mux5~23_combout\ : std_logic;
SIGNAL \u1|data_s[3]~1_combout\ : std_logic;
SIGNAL \Mux4~32_combout\ : std_logic;
SIGNAL \Mux8~17_combout\ : std_logic;
SIGNAL \Mux7~13_combout\ : std_logic;
SIGNAL \Mux4~18_combout\ : std_logic;
SIGNAL \Mux4~25_combout\ : std_logic;
SIGNAL \Mux4~26_combout\ : std_logic;
SIGNAL \Mux4~27_combout\ : std_logic;
SIGNAL \Mux4~28_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\ : std_logic;
SIGNAL \Mux4~19_combout\ : std_logic;
SIGNAL \Mux4~20_combout\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \Mux4~21_combout\ : std_logic;
SIGNAL \Mux4~22_combout\ : std_logic;
SIGNAL \Mux4~23_combout\ : std_logic;
SIGNAL \Mux4~24_combout\ : std_logic;
SIGNAL \Mux4~29_combout\ : std_logic;
SIGNAL \Mux4~30_combout\ : std_logic;
SIGNAL \u1|process_0~29_combout\ : std_logic;
SIGNAL \u1|LessThan2~0_combout\ : std_logic;
SIGNAL \Mux6~30_combout\ : std_logic;
SIGNAL \Mux6~27_combout\ : std_logic;
SIGNAL \Mux6~20_combout\ : std_logic;
SIGNAL \Mux6~18_combout\ : std_logic;
SIGNAL \Mux6~19_combout\ : std_logic;
SIGNAL \Mux6~21_combout\ : std_logic;
SIGNAL \Mux6~22_combout\ : std_logic;
SIGNAL \Mux6~23_combout\ : std_logic;
SIGNAL \Mux6~24_combout\ : std_logic;
SIGNAL \Mux6~25_combout\ : std_logic;
SIGNAL \Mux6~26_combout\ : std_logic;
SIGNAL \Mux6~28_combout\ : std_logic;
SIGNAL \Mux6~10_combout\ : std_logic;
SIGNAL \Mux6~33_combout\ : std_logic;
SIGNAL \Mux6~11_combout\ : std_logic;
SIGNAL \Mux6~34_combout\ : std_logic;
SIGNAL \Mux6~9_combout\ : std_logic;
SIGNAL \Mux6~15_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \Mux6~32_combout\ : std_logic;
SIGNAL \Mux6~12_combout\ : std_logic;
SIGNAL \Mux6~13_combout\ : std_logic;
SIGNAL \Mux6~14_combout\ : std_logic;
SIGNAL \Mux6~16_combout\ : std_logic;
SIGNAL \Mux6~17_combout\ : std_logic;
SIGNAL \Mux6~29_combout\ : std_logic;
SIGNAL \Mux6~31_combout\ : std_logic;
SIGNAL \Mux7~12_combout\ : std_logic;
SIGNAL \Mux4~12_combout\ : std_logic;
SIGNAL \Mux7~27_combout\ : std_logic;
SIGNAL \Mux7~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[31]~39_combout\ : std_logic;
SIGNAL \Mux7~23_combout\ : std_logic;
SIGNAL \Mux7~24_combout\ : std_logic;
SIGNAL \Mux7~31_combout\ : std_logic;
SIGNAL \Mux7~32_combout\ : std_logic;
SIGNAL \Mux17~2_combout\ : std_logic;
SIGNAL \Mux57~3_combout\ : std_logic;
SIGNAL \Mux57~2_combout\ : std_logic;
SIGNAL \Mux7~16_combout\ : std_logic;
SIGNAL \Mux7~30_combout\ : std_logic;
SIGNAL \Mux7~17_combout\ : std_logic;
SIGNAL \Mux7~18_combout\ : std_logic;
SIGNAL \Mux7~19_combout\ : std_logic;
SIGNAL \Mux7~29_combout\ : std_logic;
SIGNAL \Mux7~14_combout\ : std_logic;
SIGNAL \Mux7~15_combout\ : std_logic;
SIGNAL \Mux7~20_combout\ : std_logic;
SIGNAL \Mux7~21_combout\ : std_logic;
SIGNAL \Mux7~25_combout\ : std_logic;
SIGNAL \Mux7~26_combout\ : std_logic;
SIGNAL \Mux7~28_combout\ : std_logic;
SIGNAL \u1|process_0~10_combout\ : std_logic;
SIGNAL \u1|Add4~0_combout\ : std_logic;
SIGNAL \u1|Equal47~2_combout\ : std_logic;
SIGNAL \u1|process_0~9_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~25_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~27_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~29_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux8~11_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~16_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~21_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~17_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~19_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~20_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~3_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~5_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[43]~63_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[43]~56_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[42]~57_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[42]~67_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[41]~59_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[41]~58_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[40]~60_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[40]~61_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[32]~40_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Mux8~13_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[43]~56_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[43]~63_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[42]~67_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[42]~57_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[41]~59_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[41]~58_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[40]~61_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[40]~60_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux63~0_combout\ : std_logic;
SIGNAL \Mux8~12_combout\ : std_logic;
SIGNAL \Mux8~14_combout\ : std_logic;
SIGNAL \Mux8~15_combout\ : std_logic;
SIGNAL \U4|TEMP[0]~feeder_combout\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mux8~7_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux8~19_combout\ : std_logic;
SIGNAL \Mux8~9_combout\ : std_logic;
SIGNAL \Mux58~0_combout\ : std_logic;
SIGNAL \Mux8~10_combout\ : std_logic;
SIGNAL \Mux8~16_combout\ : std_logic;
SIGNAL \Mux8~18_combout\ : std_logic;
SIGNAL \u1|process_0~8_combout\ : std_logic;
SIGNAL \u1|process_0~11_combout\ : std_logic;
SIGNAL \u1|Equal3~3_combout\ : std_logic;
SIGNAL \u1|Equal3~2_combout\ : std_logic;
SIGNAL \u1|process_0~16_combout\ : std_logic;
SIGNAL \u1|edo~50_combout\ : std_logic;
SIGNAL \u1|process_0~12_combout\ : std_logic;
SIGNAL \u1|process_0~13_combout\ : std_logic;
SIGNAL \u1|process_0~14_combout\ : std_logic;
SIGNAL \u1|Equal4~2_combout\ : std_logic;
SIGNAL \u1|Equal6~0_combout\ : std_logic;
SIGNAL \u1|Equal7~2_combout\ : std_logic;
SIGNAL \u1|Equal47~3_combout\ : std_logic;
SIGNAL \u1|process_0~17_combout\ : std_logic;
SIGNAL \u1|edo~82_combout\ : std_logic;
SIGNAL \u1|edo~83_combout\ : std_logic;
SIGNAL \u1|edo~85_combout\ : std_logic;
SIGNAL \u1|avanzar~0_combout\ : std_logic;
SIGNAL \u1|ciclo_enable[0]~1_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \u1|process_0~6_combout\ : std_logic;
SIGNAL \u1|Equal4~3_combout\ : std_logic;
SIGNAL \u1|process_0~7_combout\ : std_logic;
SIGNAL \u1|edo~45_combout\ : std_logic;
SIGNAL \u1|edo~46_combout\ : std_logic;
SIGNAL \u1|edo~47_combout\ : std_logic;
SIGNAL \u1|edo~48_combout\ : std_logic;
SIGNAL \u1|edo~52_combout\ : std_logic;
SIGNAL \u1|edo~53_combout\ : std_logic;
SIGNAL \u1|edo~54_combout\ : std_logic;
SIGNAL \u1|edo~25_combout\ : std_logic;
SIGNAL \u1|edo~24_combout\ : std_logic;
SIGNAL \u1|edo~49_combout\ : std_logic;
SIGNAL \u1|edo~51_combout\ : std_logic;
SIGNAL \u1|edo~55_combout\ : std_logic;
SIGNAL \u1|ok_enable~0_combout\ : std_logic;
SIGNAL \u1|ok_enable~1_combout\ : std_logic;
SIGNAL \u1|ok_enable~2_combout\ : std_logic;
SIGNAL \u1|ok_enable~3_combout\ : std_logic;
SIGNAL \u1|ok_enable~4_combout\ : std_logic;
SIGNAL \u1|ok_enable~5_combout\ : std_logic;
SIGNAL \u1|ok_enable~6_combout\ : std_logic;
SIGNAL \u1|ok_enable~q\ : std_logic;
SIGNAL \u1|edo_enable[0]~0_combout\ : std_logic;
SIGNAL \u1|edo_enable[1]~1_combout\ : std_logic;
SIGNAL \u1|Equal90~0_combout\ : std_logic;
SIGNAL \u1|conta_enable[0]~17\ : std_logic;
SIGNAL \u1|conta_enable[1]~18_combout\ : std_logic;
SIGNAL \u1|conta_enable[1]~19\ : std_logic;
SIGNAL \u1|conta_enable[2]~20_combout\ : std_logic;
SIGNAL \u1|conta_enable[2]~21\ : std_logic;
SIGNAL \u1|conta_enable[3]~22_combout\ : std_logic;
SIGNAL \u1|conta_enable[3]~23\ : std_logic;
SIGNAL \u1|conta_enable[4]~24_combout\ : std_logic;
SIGNAL \u1|conta_enable[4]~25\ : std_logic;
SIGNAL \u1|conta_enable[5]~26_combout\ : std_logic;
SIGNAL \u1|conta_enable[5]~27\ : std_logic;
SIGNAL \u1|conta_enable[6]~28_combout\ : std_logic;
SIGNAL \u1|conta_enable[6]~29\ : std_logic;
SIGNAL \u1|conta_enable[7]~30_combout\ : std_logic;
SIGNAL \u1|conta_enable[7]~31\ : std_logic;
SIGNAL \u1|conta_enable[8]~32_combout\ : std_logic;
SIGNAL \u1|conta_enable[8]~33\ : std_logic;
SIGNAL \u1|conta_enable[9]~34_combout\ : std_logic;
SIGNAL \u1|conta_enable[9]~35\ : std_logic;
SIGNAL \u1|conta_enable[10]~36_combout\ : std_logic;
SIGNAL \u1|conta_enable[10]~37\ : std_logic;
SIGNAL \u1|conta_enable[11]~38_combout\ : std_logic;
SIGNAL \u1|conta_enable[11]~39\ : std_logic;
SIGNAL \u1|conta_enable[12]~40_combout\ : std_logic;
SIGNAL \u1|conta_enable[12]~41\ : std_logic;
SIGNAL \u1|conta_enable[13]~42_combout\ : std_logic;
SIGNAL \u1|LessThan20~0_combout\ : std_logic;
SIGNAL \u1|LessThan20~1_combout\ : std_logic;
SIGNAL \u1|LessThan20~2_combout\ : std_logic;
SIGNAL \u1|conta_enable[13]~43\ : std_logic;
SIGNAL \u1|conta_enable[14]~44_combout\ : std_logic;
SIGNAL \u1|conta_enable[14]~45\ : std_logic;
SIGNAL \u1|conta_enable[15]~46_combout\ : std_logic;
SIGNAL \u1|LessThan20~3_combout\ : std_logic;
SIGNAL \u1|enable_fin~0_combout\ : std_logic;
SIGNAL \u1|enable_fin~q\ : std_logic;
SIGNAL \u1|edo~39_combout\ : std_logic;
SIGNAL \u1|edo~41_combout\ : std_logic;
SIGNAL \u1|Equal31~2_combout\ : std_logic;
SIGNAL \u1|edo~40_combout\ : std_logic;
SIGNAL \u1|edo~42_combout\ : std_logic;
SIGNAL \u1|edo~43_combout\ : std_logic;
SIGNAL \u1|edo~32_combout\ : std_logic;
SIGNAL \u1|edo~33_combout\ : std_logic;
SIGNAL \u1|edo~36_combout\ : std_logic;
SIGNAL \u1|edo~93_combout\ : std_logic;
SIGNAL \u1|edo~35_combout\ : std_logic;
SIGNAL \u1|DATA~41_combout\ : std_logic;
SIGNAL \u1|edo~34_combout\ : std_logic;
SIGNAL \u1|edo~37_combout\ : std_logic;
SIGNAL \u1|edo~38_combout\ : std_logic;
SIGNAL \u1|edo~44_combout\ : std_logic;
SIGNAL \u1|DATA~145_combout\ : std_logic;
SIGNAL \u1|edo~59_combout\ : std_logic;
SIGNAL \u1|edo~58_combout\ : std_logic;
SIGNAL \u1|process_0~15_combout\ : std_logic;
SIGNAL \u1|edo~56_combout\ : std_logic;
SIGNAL \u1|edo~57_combout\ : std_logic;
SIGNAL \u1|edo~60_combout\ : std_logic;
SIGNAL \u1|edo~61_combout\ : std_logic;
SIGNAL \u1|edo~62_combout\ : std_logic;
SIGNAL \u1|DATA~30_combout\ : std_logic;
SIGNAL \u1|edo~18_combout\ : std_logic;
SIGNAL \u1|edo~86_combout\ : std_logic;
SIGNAL \u1|edo~87_combout\ : std_logic;
SIGNAL \u1|edo[6]~0_combout\ : std_logic;
SIGNAL \u1|edo~88_combout\ : std_logic;
SIGNAL \u1|edo~98_combout\ : std_logic;
SIGNAL \u1|edo~89_combout\ : std_logic;
SIGNAL \u1|Equal85~0_combout\ : std_logic;
SIGNAL \u1|edo~90_combout\ : std_logic;
SIGNAL \u1|edo~91_combout\ : std_logic;
SIGNAL \u1|Equal0~1_combout\ : std_logic;
SIGNAL \u1|edo~20_combout\ : std_logic;
SIGNAL \u1|edo~28_combout\ : std_logic;
SIGNAL \u1|edo~29_combout\ : std_logic;
SIGNAL \u1|edo~30_combout\ : std_logic;
SIGNAL \u1|edo~31_combout\ : std_logic;
SIGNAL \u1|edo~92_combout\ : std_logic;
SIGNAL \u1|edo~22_combout\ : std_logic;
SIGNAL \u1|edo~94_combout\ : std_logic;
SIGNAL \u1|edo~21_combout\ : std_logic;
SIGNAL \u1|edo~23_combout\ : std_logic;
SIGNAL \u1|edo~26_combout\ : std_logic;
SIGNAL \u1|edo~27_combout\ : std_logic;
SIGNAL \u1|edo~95_combout\ : std_logic;
SIGNAL \u1|edo~69_combout\ : std_logic;
SIGNAL \u1|DATA~146_combout\ : std_logic;
SIGNAL \u1|edo~63_combout\ : std_logic;
SIGNAL \u1|edo~67_combout\ : std_logic;
SIGNAL \u1|edo~96_combout\ : std_logic;
SIGNAL \u1|edo~65_combout\ : std_logic;
SIGNAL \u1|edo~64_combout\ : std_logic;
SIGNAL \u1|edo~66_combout\ : std_logic;
SIGNAL \u1|edo~68_combout\ : std_logic;
SIGNAL \u1|edo~70_combout\ : std_logic;
SIGNAL \u1|RS~1_combout\ : std_logic;
SIGNAL \u1|RS~0_combout\ : std_logic;
SIGNAL \u1|RS~2_combout\ : std_logic;
SIGNAL \u1|RS~3_combout\ : std_logic;
SIGNAL \u1|RS~4_combout\ : std_logic;
SIGNAL \u1|RS~6_combout\ : std_logic;
SIGNAL \u1|ciclo_enable[0]~0_combout\ : std_logic;
SIGNAL \u1|RS~5_combout\ : std_logic;
SIGNAL \u1|RS~7_combout\ : std_logic;
SIGNAL \u1|RS~8_combout\ : std_logic;
SIGNAL \u1|RS~q\ : std_logic;
SIGNAL \u1|LessThan21~3_combout\ : std_logic;
SIGNAL \u1|LessThan22~0_combout\ : std_logic;
SIGNAL \u1|LessThan22~1_combout\ : std_logic;
SIGNAL \u1|ciclo_enable[3]~feeder_combout\ : std_logic;
SIGNAL \u1|LessThan22~2_combout\ : std_logic;
SIGNAL \u1|LessThan21~6_combout\ : std_logic;
SIGNAL \u1|LessThan21~7_combout\ : std_logic;
SIGNAL \u1|LessThan21~8_combout\ : std_logic;
SIGNAL \u1|LessThan21~9_combout\ : std_logic;
SIGNAL \u1|LessThan21~2_combout\ : std_logic;
SIGNAL \u1|LessThan21~4_combout\ : std_logic;
SIGNAL \u1|LessThan21~1_combout\ : std_logic;
SIGNAL \u1|LessThan21~0_combout\ : std_logic;
SIGNAL \u1|LessThan21~5_combout\ : std_logic;
SIGNAL \u1|LessThan21~10_combout\ : std_logic;
SIGNAL \u1|LessThan22~3_combout\ : std_logic;
SIGNAL \u1|LessThan22~4_combout\ : std_logic;
SIGNAL \u1|ENA~0_combout\ : std_logic;
SIGNAL \u1|ENA~combout\ : std_logic;
SIGNAL \u1|DATA~28_combout\ : std_logic;
SIGNAL \u1|Equal0~6_combout\ : std_logic;
SIGNAL \u1|Add3~0_combout\ : std_logic;
SIGNAL \u1|data_s~4_combout\ : std_logic;
SIGNAL \u1|process_0~26_combout\ : std_logic;
SIGNAL \u1|process_0~25_combout\ : std_logic;
SIGNAL \u1|Equal4~4_combout\ : std_logic;
SIGNAL \u1|process_0~20_combout\ : std_logic;
SIGNAL \u1|process_0~21_combout\ : std_logic;
SIGNAL \u1|process_0~27_combout\ : std_logic;
SIGNAL \u1|edo~19_combout\ : std_logic;
SIGNAL \u1|Equal0~7_combout\ : std_logic;
SIGNAL \u1|process_0~30_combout\ : std_logic;
SIGNAL \u1|process_0~19_combout\ : std_logic;
SIGNAL \u1|process_0~18_combout\ : std_logic;
SIGNAL \u1|process_0~22_combout\ : std_logic;
SIGNAL \u1|data_s[6]~5_combout\ : std_logic;
SIGNAL \u1|process_0~31_combout\ : std_logic;
SIGNAL \u1|process_0~23_combout\ : std_logic;
SIGNAL \u1|process_0~24_combout\ : std_logic;
SIGNAL \u1|data_s[6]~6_combout\ : std_logic;
SIGNAL \u1|data_s~7_combout\ : std_logic;
SIGNAL \u1|data_s~8_combout\ : std_logic;
SIGNAL \u1|data_s[0]~9_combout\ : std_logic;
SIGNAL \u1|data_s[0]~10_combout\ : std_logic;
SIGNAL \u1|DATA~26_combout\ : std_logic;
SIGNAL \u1|Equal76~0_combout\ : std_logic;
SIGNAL \u1|Equal80~0_combout\ : std_logic;
SIGNAL \u1|vec_l_ram~2_combout\ : std_logic;
SIGNAL \u1|Equal51~0_combout\ : std_logic;
SIGNAL \u1|vec_l_ram~3_combout\ : std_logic;
SIGNAL \u1|Equal0~5_combout\ : std_logic;
SIGNAL \u1|vec_l_ram[0]~7_combout\ : std_logic;
SIGNAL \u1|vec_l_ram[0]~5_combout\ : std_logic;
SIGNAL \u1|DATA~24_combout\ : std_logic;
SIGNAL \u1|DATA~25_combout\ : std_logic;
SIGNAL \u1|DATA~27_combout\ : std_logic;
SIGNAL \u1|DATA~29_combout\ : std_logic;
SIGNAL \u1|DATA[0]~0_combout\ : std_logic;
SIGNAL \u1|Equal46~0_combout\ : std_logic;
SIGNAL \u1|vec_c_char[15]~18_combout\ : std_logic;
SIGNAL \u1|Equal47~4_combout\ : std_logic;
SIGNAL \u1|vec_c_char~20_combout\ : std_logic;
SIGNAL \u1|vec_c_char~19_combout\ : std_logic;
SIGNAL \u1|vec_c_char[15]~21_combout\ : std_logic;
SIGNAL \u1|vec_c_char[15]~22_combout\ : std_logic;
SIGNAL \u1|vec_c_char~24_combout\ : std_logic;
SIGNAL \u1|vec_c_char~25_combout\ : std_logic;
SIGNAL \u1|DATA~36_combout\ : std_logic;
SIGNAL \u1|DATA~37_combout\ : std_logic;
SIGNAL \u1|DATA~38_combout\ : std_logic;
SIGNAL \u1|DATA~39_combout\ : std_logic;
SIGNAL \u1|DATA~40_combout\ : std_logic;
SIGNAL \u1|DATA~42_combout\ : std_logic;
SIGNAL \u1|vec_c_char~23_combout\ : std_logic;
SIGNAL \u1|vec_c_char~16_combout\ : std_logic;
SIGNAL \u1|vec_c_char~17_combout\ : std_logic;
SIGNAL \u1|DATA~31_combout\ : std_logic;
SIGNAL \u1|DATA~32_combout\ : std_logic;
SIGNAL \u1|Equal30~0_combout\ : std_logic;
SIGNAL \u1|Equal30~1_combout\ : std_logic;
SIGNAL \u1|DATA~34_combout\ : std_logic;
SIGNAL \u1|DATA~35_combout\ : std_logic;
SIGNAL \u1|DATA~43_combout\ : std_logic;
SIGNAL \u1|DATA~65_combout\ : std_logic;
SIGNAL \u1|vec_c_char~26_combout\ : std_logic;
SIGNAL \u1|DATA~46_combout\ : std_logic;
SIGNAL \u1|vec_ram~2_combout\ : std_logic;
SIGNAL \u1|DATA~45_combout\ : std_logic;
SIGNAL \u1|DATA~44_combout\ : std_logic;
SIGNAL \u1|DATA~47_combout\ : std_logic;
SIGNAL \u1|DATA~48_combout\ : std_logic;
SIGNAL \u1|DATA~49_combout\ : std_logic;
SIGNAL \u1|DATA~61_combout\ : std_logic;
SIGNAL \u1|DATA~60_combout\ : std_logic;
SIGNAL \u1|DATA~62_combout\ : std_logic;
SIGNAL \u1|DATA~56_combout\ : std_logic;
SIGNAL \u1|Add3~1\ : std_logic;
SIGNAL \u1|Add3~2_combout\ : std_logic;
SIGNAL \u1|Add2~0_combout\ : std_logic;
SIGNAL \u1|data_s~11_combout\ : std_logic;
SIGNAL \u1|data_s~12_combout\ : std_logic;
SIGNAL \u1|data_s~13_combout\ : std_logic;
SIGNAL \u1|DATA~57_combout\ : std_logic;
SIGNAL \u1|DATA~58_combout\ : std_logic;
SIGNAL \u1|DATA~59_combout\ : std_logic;
SIGNAL \u1|DATA~63_combout\ : std_logic;
SIGNAL \u1|DATA~148_combout\ : std_logic;
SIGNAL \u1|vec_l_ram~6_combout\ : std_logic;
SIGNAL \u1|DATA~53_combout\ : std_logic;
SIGNAL \u1|Add6~0_combout\ : std_logic;
SIGNAL \u1|DATA~51_combout\ : std_logic;
SIGNAL \u1|DATA~50_combout\ : std_logic;
SIGNAL \u1|DATA~52_combout\ : std_logic;
SIGNAL \u1|DATA~54_combout\ : std_logic;
SIGNAL \u1|DATA~55_combout\ : std_logic;
SIGNAL \u1|DATA~64_combout\ : std_logic;
SIGNAL \u1|DATA[1]~66_combout\ : std_logic;
SIGNAL \u1|vec_c_char~27_combout\ : std_logic;
SIGNAL \u1|vec_c_char[2]~40_combout\ : std_logic;
SIGNAL \u1|DATA~78_combout\ : std_logic;
SIGNAL \u1|DATA~77_combout\ : std_logic;
SIGNAL \u1|DATA~79_combout\ : std_logic;
SIGNAL \u1|Add2~1\ : std_logic;
SIGNAL \u1|Add2~2_combout\ : std_logic;
SIGNAL \u1|Add3~3\ : std_logic;
SIGNAL \u1|Add3~4_combout\ : std_logic;
SIGNAL \u1|data_s~14_combout\ : std_logic;
SIGNAL \u1|process_0~28_combout\ : std_logic;
SIGNAL \u1|data_s[2]~0_combout\ : std_logic;
SIGNAL \u1|Add5~0_combout\ : std_logic;
SIGNAL \u1|data_s~15_combout\ : std_logic;
SIGNAL \u1|data_s~16_combout\ : std_logic;
SIGNAL \u1|DATA~80_combout\ : std_logic;
SIGNAL \u1|DATA~81_combout\ : std_logic;
SIGNAL \u1|DATA~67_combout\ : std_logic;
SIGNAL \u1|Equal45~0_combout\ : std_logic;
SIGNAL \u1|vec_c_char~28_combout\ : std_logic;
SIGNAL \u1|DATA~68_combout\ : std_logic;
SIGNAL \u1|DATA~69_combout\ : std_logic;
SIGNAL \u1|DATA~70_combout\ : std_logic;
SIGNAL \u1|DATA~149_combout\ : std_logic;
SIGNAL \u1|vec_l_ram~4_combout\ : std_logic;
SIGNAL \u1|DATA~74_combout\ : std_logic;
SIGNAL \u1|DATA~72_combout\ : std_logic;
SIGNAL \u1|Add6~1\ : std_logic;
SIGNAL \u1|Add6~2_combout\ : std_logic;
SIGNAL \u1|DATA~71_combout\ : std_logic;
SIGNAL \u1|DATA~73_combout\ : std_logic;
SIGNAL \u1|DATA~75_combout\ : std_logic;
SIGNAL \u1|DATA~76_combout\ : std_logic;
SIGNAL \u1|DATA~82_combout\ : std_logic;
SIGNAL \u1|DATA[2]~83_combout\ : std_logic;
SIGNAL \u1|Equal47~5_combout\ : std_logic;
SIGNAL \u1|vec_c_char~30_combout\ : std_logic;
SIGNAL \u1|DATA~100_combout\ : std_logic;
SIGNAL \u1|DATA~101_combout\ : std_logic;
SIGNAL \u1|vec_c_char~34_combout\ : std_logic;
SIGNAL \u1|vec_c_char~29_combout\ : std_logic;
SIGNAL \u1|vec_c_char~35_combout\ : std_logic;
SIGNAL \u1|DATA~98_combout\ : std_logic;
SIGNAL \u1|vec_ram~6_combout\ : std_logic;
SIGNAL \u1|DATA~96_combout\ : std_logic;
SIGNAL \u1|DATA~97_combout\ : std_logic;
SIGNAL \u1|DATA~90_combout\ : std_logic;
SIGNAL \u1|DATA~99_combout\ : std_logic;
SIGNAL \u1|DATA~102_combout\ : std_logic;
SIGNAL \u1|DATA~85_combout\ : std_logic;
SIGNAL \u1|DATA~86_combout\ : std_logic;
SIGNAL \u1|Add1~0_combout\ : std_logic;
SIGNAL \u1|Add2~3\ : std_logic;
SIGNAL \u1|Add2~4_combout\ : std_logic;
SIGNAL \u1|data_s[6]~17_combout\ : std_logic;
SIGNAL \u1|Add3~5\ : std_logic;
SIGNAL \u1|Add3~6_combout\ : std_logic;
SIGNAL \u1|Add5~1\ : std_logic;
SIGNAL \u1|Add5~2_combout\ : std_logic;
SIGNAL \u1|data_s~18_combout\ : std_logic;
SIGNAL \u1|data_s~19_combout\ : std_logic;
SIGNAL \u1|data_s[6]~20_combout\ : std_logic;
SIGNAL \u1|data_s[3]~21_combout\ : std_logic;
SIGNAL \u1|DATA~87_combout\ : std_logic;
SIGNAL \u1|DATA~84_combout\ : std_logic;
SIGNAL \u1|DATA~88_combout\ : std_logic;
SIGNAL \u1|DATA~93_combout\ : std_logic;
SIGNAL \u1|DATA~92_combout\ : std_logic;
SIGNAL \u1|DATA~150_combout\ : std_logic;
SIGNAL \u1|DATA~94_combout\ : std_logic;
SIGNAL \u1|Add6~3\ : std_logic;
SIGNAL \u1|Add6~4_combout\ : std_logic;
SIGNAL \u1|DATA~91_combout\ : std_logic;
SIGNAL \u1|DATA~95_combout\ : std_logic;
SIGNAL \u1|DATA~103_combout\ : std_logic;
SIGNAL \u1|DATA[3]~104_combout\ : std_logic;
SIGNAL \u1|DATA~107_combout\ : std_logic;
SIGNAL \u1|Add6~5\ : std_logic;
SIGNAL \u1|Add6~6_combout\ : std_logic;
SIGNAL \u1|DATA~151_combout\ : std_logic;
SIGNAL \u1|Add2~5\ : std_logic;
SIGNAL \u1|Add2~6_combout\ : std_logic;
SIGNAL \u1|Add3~7\ : std_logic;
SIGNAL \u1|Add3~8_combout\ : std_logic;
SIGNAL \u1|Add1~1\ : std_logic;
SIGNAL \u1|Add1~2_combout\ : std_logic;
SIGNAL \u1|Add5~3\ : std_logic;
SIGNAL \u1|Add5~4_combout\ : std_logic;
SIGNAL \u1|data_s~22_combout\ : std_logic;
SIGNAL \u1|data_s~23_combout\ : std_logic;
SIGNAL \u1|data_s~33_combout\ : std_logic;
SIGNAL \u1|DATA~105_combout\ : std_logic;
SIGNAL \u1|DATA~106_combout\ : std_logic;
SIGNAL \u1|DATA~108_combout\ : std_logic;
SIGNAL \u1|DATA[4]~1_combout\ : std_logic;
SIGNAL \u1|DATA~114_combout\ : std_logic;
SIGNAL \u1|vec_ram~3_combout\ : std_logic;
SIGNAL \u1|DATA~113_combout\ : std_logic;
SIGNAL \u1|DATA~115_combout\ : std_logic;
SIGNAL \u1|vec_c_char~32_combout\ : std_logic;
SIGNAL \u1|DATA~111_combout\ : std_logic;
SIGNAL \u1|vec_c_char~33_combout\ : std_logic;
SIGNAL \u1|DATA~112_combout\ : std_logic;
SIGNAL \u1|DATA~116_combout\ : std_logic;
SIGNAL \u1|DATA~118_combout\ : std_logic;
SIGNAL \u1|vec_c_char~31_combout\ : std_logic;
SIGNAL \u1|DATA~109_combout\ : std_logic;
SIGNAL \u1|DATA~110_combout\ : std_logic;
SIGNAL \u1|DATA~119_combout\ : std_logic;
SIGNAL \u1|DATA~120_combout\ : std_logic;
SIGNAL \u1|vec_ram~4_combout\ : std_logic;
SIGNAL \u1|DATA~121_combout\ : std_logic;
SIGNAL \u1|Add2~7\ : std_logic;
SIGNAL \u1|Add2~8_combout\ : std_logic;
SIGNAL \u1|Add1~3\ : std_logic;
SIGNAL \u1|Add1~4_combout\ : std_logic;
SIGNAL \u1|Add3~9\ : std_logic;
SIGNAL \u1|Add3~10_combout\ : std_logic;
SIGNAL \u1|Add5~5\ : std_logic;
SIGNAL \u1|Add5~6_combout\ : std_logic;
SIGNAL \u1|data_s~24_combout\ : std_logic;
SIGNAL \u1|data_s~25_combout\ : std_logic;
SIGNAL \u1|data_s~26_combout\ : std_logic;
SIGNAL \u1|DATA[5]~122_combout\ : std_logic;
SIGNAL \u1|DATA~124_combout\ : std_logic;
SIGNAL \u1|DATA[5]~123_combout\ : std_logic;
SIGNAL \u1|Add6~7\ : std_logic;
SIGNAL \u1|Add6~8_combout\ : std_logic;
SIGNAL \u1|DATA~125_combout\ : std_logic;
SIGNAL \u1|DATA~126_combout\ : std_logic;
SIGNAL \u1|DATA[5]~127_combout\ : std_logic;
SIGNAL \u1|DATA[5]~128_combout\ : std_logic;
SIGNAL \u1|DATA[5]~22_combout\ : std_logic;
SIGNAL \u1|DATA[5]~23_combout\ : std_logic;
SIGNAL \u1|DATA[5]~154_combout\ : std_logic;
SIGNAL \u1|DATA[5]~129_combout\ : std_logic;
SIGNAL \u1|Add3~11\ : std_logic;
SIGNAL \u1|Add3~12_combout\ : std_logic;
SIGNAL \u1|Add2~9\ : std_logic;
SIGNAL \u1|Add2~10_combout\ : std_logic;
SIGNAL \u1|Add1~5\ : std_logic;
SIGNAL \u1|Add1~6_combout\ : std_logic;
SIGNAL \u1|Add5~7\ : std_logic;
SIGNAL \u1|Add5~8_combout\ : std_logic;
SIGNAL \u1|data_s~27_combout\ : std_logic;
SIGNAL \u1|data_s~28_combout\ : std_logic;
SIGNAL \u1|data_s~29_combout\ : std_logic;
SIGNAL \u1|DATA~131_combout\ : std_logic;
SIGNAL \u1|vec_ram[6]~5_combout\ : std_logic;
SIGNAL \u1|DATA~130_combout\ : std_logic;
SIGNAL \u1|Add6~9\ : std_logic;
SIGNAL \u1|Add6~10_combout\ : std_logic;
SIGNAL \u1|DATA~132_combout\ : std_logic;
SIGNAL \u1|DATA~152_combout\ : std_logic;
SIGNAL \u1|Add1~7\ : std_logic;
SIGNAL \u1|Add1~8_combout\ : std_logic;
SIGNAL \u1|Add2~11\ : std_logic;
SIGNAL \u1|Add2~12_combout\ : std_logic;
SIGNAL \u1|Add5~9\ : std_logic;
SIGNAL \u1|Add5~10_combout\ : std_logic;
SIGNAL \u1|Add3~13\ : std_logic;
SIGNAL \u1|Add3~14_combout\ : std_logic;
SIGNAL \u1|data_s~30_combout\ : std_logic;
SIGNAL \u1|data_s~31_combout\ : std_logic;
SIGNAL \u1|data_s~32_combout\ : std_logic;
SIGNAL \u1|DATA~140_combout\ : std_logic;
SIGNAL \u1|DATA~141_combout\ : std_logic;
SIGNAL \u1|DATA~142_combout\ : std_logic;
SIGNAL \u1|DATA~133_combout\ : std_logic;
SIGNAL \u1|DATA~134_combout\ : std_logic;
SIGNAL \u1|DATA~153_combout\ : std_logic;
SIGNAL \u1|DATA~135_combout\ : std_logic;
SIGNAL \u1|Add6~11\ : std_logic;
SIGNAL \u1|Add6~12_combout\ : std_logic;
SIGNAL \u1|DATA~136_combout\ : std_logic;
SIGNAL \u1|DATA~137_combout\ : std_logic;
SIGNAL \u1|DATA~138_combout\ : std_logic;
SIGNAL \u1|DATA~139_combout\ : std_logic;
SIGNAL \u1|DATA~143_combout\ : std_logic;
SIGNAL \u7|Add0~0_combout\ : std_logic;
SIGNAL \u7|counter~5_combout\ : std_logic;
SIGNAL \u7|Add0~1\ : std_logic;
SIGNAL \u7|Add0~2_combout\ : std_logic;
SIGNAL \u7|Equal0~0_combout\ : std_logic;
SIGNAL \u7|Equal0~1_combout\ : std_logic;
SIGNAL \u7|Equal0~2_combout\ : std_logic;
SIGNAL \u7|Add0~3\ : std_logic;
SIGNAL \u7|Add0~4_combout\ : std_logic;
SIGNAL \u7|counter~4_combout\ : std_logic;
SIGNAL \u7|Add0~5\ : std_logic;
SIGNAL \u7|Add0~6_combout\ : std_logic;
SIGNAL \u7|counter~3_combout\ : std_logic;
SIGNAL \u7|Add0~7\ : std_logic;
SIGNAL \u7|Add0~8_combout\ : std_logic;
SIGNAL \u7|counter~2_combout\ : std_logic;
SIGNAL \u7|Add0~9\ : std_logic;
SIGNAL \u7|Add0~10_combout\ : std_logic;
SIGNAL \u7|counter~1_combout\ : std_logic;
SIGNAL \u7|Add0~11\ : std_logic;
SIGNAL \u7|Add0~12_combout\ : std_logic;
SIGNAL \u7|Add0~13\ : std_logic;
SIGNAL \u7|Add0~14_combout\ : std_logic;
SIGNAL \u7|counter~0_combout\ : std_logic;
SIGNAL \u7|Add0~15\ : std_logic;
SIGNAL \u7|Add0~16_combout\ : std_logic;
SIGNAL \u7|Add0~17\ : std_logic;
SIGNAL \u7|Add0~18_combout\ : std_logic;
SIGNAL \u7|counter~6_combout\ : std_logic;
SIGNAL \process_4~1_combout\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \LessThan2~1_combout\ : std_logic;
SIGNAL \LessThan6~0_combout\ : std_logic;
SIGNAL \process_4~0_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \Velocidad~8_combout\ : std_logic;
SIGNAL \Velocidad~4_combout\ : std_logic;
SIGNAL \Velocidad[7]~feeder_combout\ : std_logic;
SIGNAL \process_4~2_combout\ : std_logic;
SIGNAL \Velocidad[3]~5_combout\ : std_logic;
SIGNAL \Velocidad[6]~feeder_combout\ : std_logic;
SIGNAL \process_4~3_combout\ : std_logic;
SIGNAL \Velocidad~6_combout\ : std_logic;
SIGNAL \Velocidad~9_combout\ : std_logic;
SIGNAL \Velocidad~7_combout\ : std_logic;
SIGNAL \u7|LessThan0~0_combout\ : std_logic;
SIGNAL \u7|LessThan0~2_cout\ : std_logic;
SIGNAL \u7|LessThan0~4_cout\ : std_logic;
SIGNAL \u7|LessThan0~6_cout\ : std_logic;
SIGNAL \u7|LessThan0~8_cout\ : std_logic;
SIGNAL \u7|LessThan0~10_cout\ : std_logic;
SIGNAL \u7|LessThan0~12_cout\ : std_logic;
SIGNAL \u7|LessThan0~13_combout\ : std_logic;
SIGNAL \u7|LessThan0~15_combout\ : std_logic;
SIGNAL \u7|pwm~q\ : std_logic;
SIGNAL \U5|count[0]~15_combout\ : std_logic;
SIGNAL \U5|count[0]~16\ : std_logic;
SIGNAL \U5|count[1]~17_combout\ : std_logic;
SIGNAL \U5|count[1]~18\ : std_logic;
SIGNAL \U5|count[2]~19_combout\ : std_logic;
SIGNAL \U5|count[2]~20\ : std_logic;
SIGNAL \U5|count[3]~21_combout\ : std_logic;
SIGNAL \U5|count[3]~22\ : std_logic;
SIGNAL \U5|count[4]~23_combout\ : std_logic;
SIGNAL \U5|count[4]~24\ : std_logic;
SIGNAL \U5|count[5]~25_combout\ : std_logic;
SIGNAL \U5|count[5]~26\ : std_logic;
SIGNAL \U5|count[6]~27_combout\ : std_logic;
SIGNAL \U5|count[6]~28\ : std_logic;
SIGNAL \U5|count[7]~29_combout\ : std_logic;
SIGNAL \U5|count[7]~30\ : std_logic;
SIGNAL \U5|count[8]~31_combout\ : std_logic;
SIGNAL \U5|count[8]~32\ : std_logic;
SIGNAL \U5|count[9]~33_combout\ : std_logic;
SIGNAL \U5|count[9]~34\ : std_logic;
SIGNAL \U5|count[10]~35_combout\ : std_logic;
SIGNAL \U5|count[10]~36\ : std_logic;
SIGNAL \U5|count[11]~37_combout\ : std_logic;
SIGNAL \U5|count[11]~38\ : std_logic;
SIGNAL \U5|count[12]~39_combout\ : std_logic;
SIGNAL \U5|count[12]~40\ : std_logic;
SIGNAL \U5|count[13]~41_combout\ : std_logic;
SIGNAL \U5|count[13]~42\ : std_logic;
SIGNAL \U5|count[14]~43_combout\ : std_logic;
SIGNAL \U5|LessThan0~0_combout\ : std_logic;
SIGNAL \U5|LessThan0~1_combout\ : std_logic;
SIGNAL \U5|LessThan0~2_combout\ : std_logic;
SIGNAL \U5|LessThan0~3_combout\ : std_logic;
SIGNAL \U5|LessThan0~4_combout\ : std_logic;
SIGNAL \U5|one_hz_clk~0_combout\ : std_logic;
SIGNAL \U5|one_hz_clk~feeder_combout\ : std_logic;
SIGNAL \U5|one_hz_clk~q\ : std_logic;
SIGNAL \U5|one_hz_clk~clkctrl_outclk\ : std_logic;
SIGNAL \U5|hour_count~2_combout\ : std_logic;
SIGNAL \reset_Mtr~0_combout\ : std_logic;
SIGNAL \U5|sec_count[0]~6_combout\ : std_logic;
SIGNAL \U5|LessThan1~2_combout\ : std_logic;
SIGNAL \U5|LessThan1~3_combout\ : std_logic;
SIGNAL \U5|sec_count[0]~7\ : std_logic;
SIGNAL \U5|sec_count[1]~8_combout\ : std_logic;
SIGNAL \U5|sec_count[1]~9\ : std_logic;
SIGNAL \U5|sec_count[2]~10_combout\ : std_logic;
SIGNAL \U5|sec_count[2]~11\ : std_logic;
SIGNAL \U5|sec_count[3]~12_combout\ : std_logic;
SIGNAL \U5|sec_count[3]~13\ : std_logic;
SIGNAL \U5|sec_count[4]~14_combout\ : std_logic;
SIGNAL \U5|sec_count[4]~15\ : std_logic;
SIGNAL \U5|sec_count[5]~16_combout\ : std_logic;
SIGNAL \U5|min_count[0]~6_combout\ : std_logic;
SIGNAL \U5|LessThan2~2_combout\ : std_logic;
SIGNAL \U5|LessThan2~3_combout\ : std_logic;
SIGNAL \U5|min_count[0]~7\ : std_logic;
SIGNAL \U5|min_count[1]~8_combout\ : std_logic;
SIGNAL \U5|min_count[1]~9\ : std_logic;
SIGNAL \U5|min_count[2]~10_combout\ : std_logic;
SIGNAL \U5|min_count[2]~11\ : std_logic;
SIGNAL \U5|min_count[3]~12_combout\ : std_logic;
SIGNAL \U5|min_count[3]~13\ : std_logic;
SIGNAL \U5|min_count[4]~14_combout\ : std_logic;
SIGNAL \U5|min_count[4]~15\ : std_logic;
SIGNAL \U5|min_count[5]~16_combout\ : std_logic;
SIGNAL \U5|hour_count[2]~3_combout\ : std_logic;
SIGNAL \U5|hour_count[2]~4_combout\ : std_logic;
SIGNAL \U5|hour_count~1_combout\ : std_logic;
SIGNAL \U5|hour_count~0_combout\ : std_logic;
SIGNAL \U5|Equal0~0_combout\ : std_logic;
SIGNAL \U5|Pout_signal~q\ : std_logic;
SIGNAL \U6|pulso_last~0_combout\ : std_logic;
SIGNAL \U6|pulso_last~q\ : std_logic;
SIGNAL \U6|counter[0]~31_combout\ : std_logic;
SIGNAL \U6|counter~33_combout\ : std_logic;
SIGNAL \U6|counter[10]~34_combout\ : std_logic;
SIGNAL \U6|counter[0]~32\ : std_logic;
SIGNAL \U6|counter[1]~35_combout\ : std_logic;
SIGNAL \U6|counter[1]~36\ : std_logic;
SIGNAL \U6|counter[2]~37_combout\ : std_logic;
SIGNAL \U6|counter[2]~38\ : std_logic;
SIGNAL \U6|counter[3]~39_combout\ : std_logic;
SIGNAL \U6|counter[3]~40\ : std_logic;
SIGNAL \U6|counter[4]~41_combout\ : std_logic;
SIGNAL \U6|counter[4]~42\ : std_logic;
SIGNAL \U6|counter[5]~43_combout\ : std_logic;
SIGNAL \U6|counter[5]~44\ : std_logic;
SIGNAL \U6|counter[6]~45_combout\ : std_logic;
SIGNAL \U6|counter[6]~46\ : std_logic;
SIGNAL \U6|counter[7]~47_combout\ : std_logic;
SIGNAL \U6|counter[7]~48\ : std_logic;
SIGNAL \U6|counter[8]~49_combout\ : std_logic;
SIGNAL \U6|counter[8]~50\ : std_logic;
SIGNAL \U6|counter[9]~51_combout\ : std_logic;
SIGNAL \U6|counter[9]~52\ : std_logic;
SIGNAL \U6|counter[10]~53_combout\ : std_logic;
SIGNAL \U6|counter[10]~54\ : std_logic;
SIGNAL \U6|counter[11]~55_combout\ : std_logic;
SIGNAL \U6|counter[11]~56\ : std_logic;
SIGNAL \U6|counter[12]~57_combout\ : std_logic;
SIGNAL \U6|counter[12]~58\ : std_logic;
SIGNAL \U6|counter[13]~59_combout\ : std_logic;
SIGNAL \U6|counter[13]~60\ : std_logic;
SIGNAL \U6|counter[14]~61_combout\ : std_logic;
SIGNAL \U6|counter[14]~62\ : std_logic;
SIGNAL \U6|counter[15]~63_combout\ : std_logic;
SIGNAL \U6|counter[15]~64\ : std_logic;
SIGNAL \U6|counter[16]~65_combout\ : std_logic;
SIGNAL \U6|counter[16]~66\ : std_logic;
SIGNAL \U6|counter[17]~67_combout\ : std_logic;
SIGNAL \U6|counter[17]~68\ : std_logic;
SIGNAL \U6|counter[18]~69_combout\ : std_logic;
SIGNAL \U6|counter[18]~70\ : std_logic;
SIGNAL \U6|counter[19]~71_combout\ : std_logic;
SIGNAL \U6|Equal0~5_combout\ : std_logic;
SIGNAL \U6|counter[19]~72\ : std_logic;
SIGNAL \U6|counter[20]~73_combout\ : std_logic;
SIGNAL \U6|counter[20]~74\ : std_logic;
SIGNAL \U6|counter[21]~75_combout\ : std_logic;
SIGNAL \U6|counter[21]~76\ : std_logic;
SIGNAL \U6|counter[22]~77_combout\ : std_logic;
SIGNAL \U6|counter[22]~78\ : std_logic;
SIGNAL \U6|counter[23]~79_combout\ : std_logic;
SIGNAL \U6|Equal0~6_combout\ : std_logic;
SIGNAL \U6|Equal0~2_combout\ : std_logic;
SIGNAL \U6|Equal0~1_combout\ : std_logic;
SIGNAL \U6|Equal0~0_combout\ : std_logic;
SIGNAL \U6|Equal0~3_combout\ : std_logic;
SIGNAL \U6|Equal0~4_combout\ : std_logic;
SIGNAL \U6|counter[23]~80\ : std_logic;
SIGNAL \U6|counter[24]~81_combout\ : std_logic;
SIGNAL \U6|counter[24]~82\ : std_logic;
SIGNAL \U6|counter[25]~83_combout\ : std_logic;
SIGNAL \U6|counter[25]~84\ : std_logic;
SIGNAL \U6|counter[26]~85_combout\ : std_logic;
SIGNAL \U6|counter[26]~86\ : std_logic;
SIGNAL \U6|counter[27]~87_combout\ : std_logic;
SIGNAL \U6|counter[27]~88\ : std_logic;
SIGNAL \U6|counter[28]~89_combout\ : std_logic;
SIGNAL \U6|counter[28]~90\ : std_logic;
SIGNAL \U6|counter[29]~91_combout\ : std_logic;
SIGNAL \U6|counter[29]~92\ : std_logic;
SIGNAL \U6|counter[30]~93_combout\ : std_logic;
SIGNAL \U6|Equal0~7_combout\ : std_logic;
SIGNAL \U6|Equal0~8_combout\ : std_logic;
SIGNAL \U6|Equal0~9_combout\ : std_logic;
SIGNAL \U6|active~0_combout\ : std_logic;
SIGNAL \U6|active~q\ : std_logic;
SIGNAL \HmOutTemp~1_combout\ : std_logic;
SIGNAL \HmOutTemp~0_combout\ : std_logic;
SIGNAL \HmOutTemp~2_combout\ : std_logic;
SIGNAL \HmOutTemp~3_combout\ : std_logic;
SIGNAL \HmOutTemp~reg0_q\ : std_logic;
SIGNAL \u1|conta_enable\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|min_count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u1|DATA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL Velocidad : std_logic_vector(9 DOWNTO 0);
SIGNAL \u3|hour_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u1|edo\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u1|dir_mem_s\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u3|day_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u3|sec_count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u1|data_s\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U6|counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \u1|conta_delay\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \U4|sum\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u3|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|cont\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \U5|sec_count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U5|min_count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U5|count\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u1|edo_enable\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u1|ciclo_enable\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U4|RH\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U4|TEMP\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u1|vec_l_ram\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u1|vec_c_char\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u1|vec_ram\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u7|counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u1|dir_salto_mem\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U4|reg_total\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \U4|estados\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|hour_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|cont2\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \U4|i\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U4|reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|ALT_INV_enable_cont~q\ : std_logic;
SIGNAL \U4|ALT_INV_DATA~en_q\ : std_logic;
SIGNAL \u1|ALT_INV_avanzar~q\ : std_logic;
SIGNAL \ALT_INV_reset_Mtr~0_combout\ : std_logic;
SIGNAL \U6|ALT_INV_active~q\ : std_logic;
SIGNAL \u1|ALT_INV_edo\ : std_logic_vector(6 DOWNTO 6);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLK <= CLK;
RS <= ww_RS;
RW <= ww_RW;
ENA <= ww_ENA;
DATA_LCD <= ww_DATA_LCD;
ww_Start <= Start;
Salida_PWM <= ww_Salida_PWM;
mtr2 <= ww_mtr2;
HmOut <= ww_HmOut;
HmOutTemp <= ww_HmOutTemp;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u3|one_hz_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u3|one_hz_clk~q\);

\U5|one_hz_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|one_hz_clk~q\);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);

\Start~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Start~input_o\);
\U4|ALT_INV_enable_cont~q\ <= NOT \U4|enable_cont~q\;
\U4|ALT_INV_DATA~en_q\ <= NOT \U4|DATA~en_q\;
\u1|ALT_INV_avanzar~q\ <= NOT \u1|avanzar~q\;
\ALT_INV_reset_Mtr~0_combout\ <= NOT \reset_Mtr~0_combout\;
\U6|ALT_INV_active~q\ <= NOT \U6|active~q\;
\u1|ALT_INV_edo\(6) <= NOT \u1|edo\(6);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X34_Y4_N16
\DATA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \U4|ALT_INV_DATA~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \DATA~output_o\);

-- Location: IOOBUF_X5_Y24_N9
\RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|RS~q\,
	devoe => ww_devoe,
	o => \RS~output_o\);

-- Location: IOOBUF_X7_Y24_N9
\RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \RW~output_o\);

-- Location: IOOBUF_X1_Y24_N2
\ENA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ENA~combout\,
	devoe => ww_devoe,
	o => \ENA~output_o\);

-- Location: IOOBUF_X3_Y24_N23
\DATA_LCD[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|DATA\(0),
	devoe => ww_devoe,
	o => \DATA_LCD[0]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\DATA_LCD[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|DATA\(1),
	devoe => ww_devoe,
	o => \DATA_LCD[1]~output_o\);

-- Location: IOOBUF_X1_Y24_N9
\DATA_LCD[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|DATA\(2),
	devoe => ww_devoe,
	o => \DATA_LCD[2]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\DATA_LCD[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|DATA\(3),
	devoe => ww_devoe,
	o => \DATA_LCD[3]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\DATA_LCD[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|DATA\(4),
	devoe => ww_devoe,
	o => \DATA_LCD[4]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\DATA_LCD[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|DATA\(5),
	devoe => ww_devoe,
	o => \DATA_LCD[5]~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\DATA_LCD[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|DATA\(6),
	devoe => ww_devoe,
	o => \DATA_LCD[6]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\DATA_LCD[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|DATA\(7),
	devoe => ww_devoe,
	o => \DATA_LCD[7]~output_o\);

-- Location: IOOBUF_X34_Y4_N23
\Salida_PWM~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u7|pwm~q\,
	devoe => ww_devoe,
	o => \Salida_PWM~output_o\);

-- Location: IOOBUF_X34_Y2_N16
\mtr2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U6|ALT_INV_active~q\,
	devoe => ww_devoe,
	o => \mtr2~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\HmOut~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HmOut~output_o\);

-- Location: IOOBUF_X34_Y3_N23
\HmOutTemp~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HmOutTemp~reg0_q\,
	devoe => ww_devoe,
	o => \HmOutTemp~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G2
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: IOIBUF_X34_Y12_N22
\Start~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Start,
	o => \Start~input_o\);

-- Location: LCCOMB_X19_Y8_N6
\U4|cont[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[0]~27_combout\ = \U4|cont\(0) $ (VCC)
-- \U4|cont[0]~28\ = CARRY(\U4|cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(0),
	datad => VCC,
	combout => \U4|cont[0]~27_combout\,
	cout => \U4|cont[0]~28\);

-- Location: LCCOMB_X19_Y11_N10
\U4|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add1~6_combout\ = (\U4|i\(3) & (!\U4|Add1~5\)) # (!\U4|i\(3) & (\U4|Add1~5\ & VCC))
-- \U4|Add1~7\ = CARRY((\U4|i\(3) & !\U4|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(3),
	datad => VCC,
	cin => \U4|Add1~5\,
	combout => \U4|Add1~6_combout\,
	cout => \U4|Add1~7\);

-- Location: LCCOMB_X19_Y11_N12
\U4|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add1~8_combout\ = (\U4|i\(4) & ((GND) # (!\U4|Add1~7\))) # (!\U4|i\(4) & (\U4|Add1~7\ $ (GND)))
-- \U4|Add1~9\ = CARRY((\U4|i\(4)) # (!\U4|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(4),
	datad => VCC,
	cin => \U4|Add1~7\,
	combout => \U4|Add1~8_combout\,
	cout => \U4|Add1~9\);

-- Location: LCCOMB_X19_Y11_N14
\U4|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add1~10_combout\ = \U4|Add1~9\ $ (\U4|i\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|i\(5),
	cin => \U4|Add1~9\,
	combout => \U4|Add1~10_combout\);

-- Location: LCCOMB_X19_Y11_N20
\U4|i[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|i[5]~1_combout\ = !\U4|Add1~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|Add1~10_combout\,
	combout => \U4|i[5]~1_combout\);

-- Location: LCCOMB_X19_Y11_N2
\U4|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal1~2_combout\ = (\U4|i\(5) & !\U4|i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|i\(5),
	datac => \U4|i\(4),
	combout => \U4|Equal1~2_combout\);

-- Location: LCCOMB_X19_Y7_N6
\U4|cont[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[16]~59_combout\ = (\U4|cont\(16) & (\U4|cont[15]~58\ $ (GND))) # (!\U4|cont\(16) & (!\U4|cont[15]~58\ & VCC))
-- \U4|cont[16]~60\ = CARRY((\U4|cont\(16) & !\U4|cont[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(16),
	datad => VCC,
	cin => \U4|cont[15]~58\,
	combout => \U4|cont[16]~59_combout\,
	cout => \U4|cont[16]~60\);

-- Location: LCCOMB_X19_Y7_N8
\U4|cont[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[17]~61_combout\ = (\U4|cont\(17) & (!\U4|cont[16]~60\)) # (!\U4|cont\(17) & ((\U4|cont[16]~60\) # (GND)))
-- \U4|cont[17]~62\ = CARRY((!\U4|cont[16]~60\) # (!\U4|cont\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(17),
	datad => VCC,
	cin => \U4|cont[16]~60\,
	combout => \U4|cont[17]~61_combout\,
	cout => \U4|cont[17]~62\);

-- Location: FF_X19_Y7_N9
\U4|cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[17]~61_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(17));

-- Location: LCCOMB_X19_Y7_N10
\U4|cont[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[18]~63_combout\ = (\U4|cont\(18) & (\U4|cont[17]~62\ $ (GND))) # (!\U4|cont\(18) & (!\U4|cont[17]~62\ & VCC))
-- \U4|cont[18]~64\ = CARRY((\U4|cont\(18) & !\U4|cont[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(18),
	datad => VCC,
	cin => \U4|cont[17]~62\,
	combout => \U4|cont[18]~63_combout\,
	cout => \U4|cont[18]~64\);

-- Location: FF_X19_Y7_N11
\U4|cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[18]~63_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(18));

-- Location: LCCOMB_X19_Y7_N12
\U4|cont[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[19]~65_combout\ = (\U4|cont\(19) & (!\U4|cont[18]~64\)) # (!\U4|cont\(19) & ((\U4|cont[18]~64\) # (GND)))
-- \U4|cont[19]~66\ = CARRY((!\U4|cont[18]~64\) # (!\U4|cont\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(19),
	datad => VCC,
	cin => \U4|cont[18]~64\,
	combout => \U4|cont[19]~65_combout\,
	cout => \U4|cont[19]~66\);

-- Location: FF_X19_Y7_N13
\U4|cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[19]~65_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(19));

-- Location: LCCOMB_X19_Y7_N14
\U4|cont[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[20]~67_combout\ = (\U4|cont\(20) & (\U4|cont[19]~66\ $ (GND))) # (!\U4|cont\(20) & (!\U4|cont[19]~66\ & VCC))
-- \U4|cont[20]~68\ = CARRY((\U4|cont\(20) & !\U4|cont[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(20),
	datad => VCC,
	cin => \U4|cont[19]~66\,
	combout => \U4|cont[20]~67_combout\,
	cout => \U4|cont[20]~68\);

-- Location: FF_X19_Y7_N15
\U4|cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[20]~67_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(20));

-- Location: LCCOMB_X19_Y7_N16
\U4|cont[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[21]~69_combout\ = (\U4|cont\(21) & (!\U4|cont[20]~68\)) # (!\U4|cont\(21) & ((\U4|cont[20]~68\) # (GND)))
-- \U4|cont[21]~70\ = CARRY((!\U4|cont[20]~68\) # (!\U4|cont\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(21),
	datad => VCC,
	cin => \U4|cont[20]~68\,
	combout => \U4|cont[21]~69_combout\,
	cout => \U4|cont[21]~70\);

-- Location: FF_X19_Y7_N17
\U4|cont[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[21]~69_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(21));

-- Location: LCCOMB_X19_Y7_N18
\U4|cont[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[22]~71_combout\ = (\U4|cont\(22) & (\U4|cont[21]~70\ $ (GND))) # (!\U4|cont\(22) & (!\U4|cont[21]~70\ & VCC))
-- \U4|cont[22]~72\ = CARRY((\U4|cont\(22) & !\U4|cont[21]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(22),
	datad => VCC,
	cin => \U4|cont[21]~70\,
	combout => \U4|cont[22]~71_combout\,
	cout => \U4|cont[22]~72\);

-- Location: FF_X19_Y7_N19
\U4|cont[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[22]~71_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(22));

-- Location: LCCOMB_X19_Y7_N20
\U4|cont[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[23]~73_combout\ = (\U4|cont\(23) & (!\U4|cont[22]~72\)) # (!\U4|cont\(23) & ((\U4|cont[22]~72\) # (GND)))
-- \U4|cont[23]~74\ = CARRY((!\U4|cont[22]~72\) # (!\U4|cont\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(23),
	datad => VCC,
	cin => \U4|cont[22]~72\,
	combout => \U4|cont[23]~73_combout\,
	cout => \U4|cont[23]~74\);

-- Location: FF_X19_Y7_N21
\U4|cont[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[23]~73_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(23));

-- Location: LCCOMB_X19_Y7_N22
\U4|cont[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[24]~75_combout\ = (\U4|cont\(24) & (\U4|cont[23]~74\ $ (GND))) # (!\U4|cont\(24) & (!\U4|cont[23]~74\ & VCC))
-- \U4|cont[24]~76\ = CARRY((\U4|cont\(24) & !\U4|cont[23]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(24),
	datad => VCC,
	cin => \U4|cont[23]~74\,
	combout => \U4|cont[24]~75_combout\,
	cout => \U4|cont[24]~76\);

-- Location: FF_X19_Y7_N23
\U4|cont[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[24]~75_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(24));

-- Location: LCCOMB_X19_Y7_N24
\U4|cont[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[25]~77_combout\ = (\U4|cont\(25) & (!\U4|cont[24]~76\)) # (!\U4|cont\(25) & ((\U4|cont[24]~76\) # (GND)))
-- \U4|cont[25]~78\ = CARRY((!\U4|cont[24]~76\) # (!\U4|cont\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(25),
	datad => VCC,
	cin => \U4|cont[24]~76\,
	combout => \U4|cont[25]~77_combout\,
	cout => \U4|cont[25]~78\);

-- Location: FF_X19_Y7_N25
\U4|cont[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[25]~77_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(25));

-- Location: LCCOMB_X19_Y7_N26
\U4|cont[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[26]~79_combout\ = \U4|cont\(26) $ (!\U4|cont[25]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(26),
	cin => \U4|cont[25]~78\,
	combout => \U4|cont[26]~79_combout\);

-- Location: FF_X19_Y7_N27
\U4|cont[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[26]~79_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(26));

-- Location: LCCOMB_X19_Y7_N28
\U4|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~2_combout\ = (\U4|cont\(23)) # ((\U4|cont\(22)) # ((\U4|cont\(20)) # (\U4|cont\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(23),
	datab => \U4|cont\(22),
	datac => \U4|cont\(20),
	datad => \U4|cont\(21),
	combout => \U4|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y7_N30
\U4|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~3_combout\ = (\U4|cont\(26)) # ((\U4|cont\(24)) # (\U4|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(26),
	datac => \U4|cont\(24),
	datad => \U4|Equal0~2_combout\,
	combout => \U4|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y8_N2
\U4|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~0_combout\ = (((!\U4|cont\(5)) # (!\U4|cont\(1))) # (!\U4|cont\(9))) # (!\U4|cont\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(10),
	datab => \U4|cont\(9),
	datac => \U4|cont\(1),
	datad => \U4|cont\(5),
	combout => \U4|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y7_N16
\U4|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~1_combout\ = ((\U4|cont\(13)) # ((!\U4|cont\(12)) # (!\U4|cont\(19)))) # (!\U4|cont\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(11),
	datab => \U4|cont\(13),
	datac => \U4|cont\(19),
	datad => \U4|cont\(12),
	combout => \U4|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y7_N22
\U4|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~8_combout\ = (\U4|Equal0~3_combout\) # ((\U4|Equal0~0_combout\) # ((\U4|Equal0~1_combout\) # (!\U4|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal0~3_combout\,
	datab => \U4|Equal0~0_combout\,
	datac => \U4|Equal0~7_combout\,
	datad => \U4|Equal0~1_combout\,
	combout => \U4|Equal0~8_combout\);

-- Location: LCCOMB_X24_Y8_N22
\U4|estados[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|estados[1]~0_combout\ = (\U4|estados\(2) & (\U4|Equal1~1_combout\ & (\U4|Equal1~2_combout\))) # (!\U4|estados\(2) & (((!\U4|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal1~1_combout\,
	datab => \U4|Equal1~2_combout\,
	datac => \U4|Equal0~8_combout\,
	datad => \U4|estados\(2),
	combout => \U4|estados[1]~0_combout\);

-- Location: LCCOMB_X24_Y8_N12
\U4|estados[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|estados[1]~1_combout\ = (\U4|estados\(3) & (\U4|estados\(2) $ ((!\U4|estados\(1))))) # (!\U4|estados\(3) & (((!\U4|estados\(1) & \U4|estados[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|estados\(2),
	datab => \U4|estados\(1),
	datac => \U4|estados[1]~0_combout\,
	datad => \U4|estados\(3),
	combout => \U4|estados[1]~1_combout\);

-- Location: IOIBUF_X34_Y4_N15
\DATA~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DATA,
	o => \DATA~input_o\);

-- Location: LCCOMB_X25_Y8_N14
\U4|reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg[0]~feeder_combout\ = \DATA~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA~input_o\,
	combout => \U4|reg[0]~feeder_combout\);

-- Location: FF_X25_Y8_N15
\U4|reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg\(0));

-- Location: FF_X25_Y8_N17
\U4|reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg\(1));

-- Location: LCCOMB_X25_Y8_N18
\U4|reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg[2]~feeder_combout\ = \U4|reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|reg\(1),
	combout => \U4|reg[2]~feeder_combout\);

-- Location: FF_X25_Y8_N19
\U4|reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg\(2));

-- Location: LCCOMB_X25_Y8_N8
\U4|reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg[3]~feeder_combout\ = \U4|reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|reg\(2),
	combout => \U4|reg[3]~feeder_combout\);

-- Location: FF_X25_Y8_N9
\U4|reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg\(3));

-- Location: LCCOMB_X25_Y8_N6
\U4|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal4~0_combout\ = (\U4|reg\(3) & (\U4|reg\(2) & (!\U4|reg\(0) & !\U4|reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg\(3),
	datab => \U4|reg\(2),
	datac => \U4|reg\(0),
	datad => \U4|reg\(1),
	combout => \U4|Equal4~0_combout\);

-- Location: FF_X25_Y8_N7
\U4|flanco_bajada\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|flanco_bajada~q\);

-- Location: LCCOMB_X24_Y8_N18
\U4|estados[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|estados[1]~2_combout\ = ((!\U4|estados\(2) & (!\U4|estados\(3) & !\U4|flanco_bajada~q\))) # (!\U4|estados\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|estados\(2),
	datab => \U4|estados\(0),
	datac => \U4|estados\(3),
	datad => \U4|flanco_bajada~q\,
	combout => \U4|estados[1]~2_combout\);

-- Location: LCCOMB_X24_Y8_N24
\U4|estados[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|estados[1]~3_combout\ = (\U4|estados[1]~1_combout\ & ((\U4|estados\(0)) # ((\U4|estados[1]~2_combout\ & \U4|estados\(1))))) # (!\U4|estados[1]~1_combout\ & (\U4|estados[1]~2_combout\ & (\U4|estados\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|estados[1]~1_combout\,
	datab => \U4|estados[1]~2_combout\,
	datac => \U4|estados\(1),
	datad => \U4|estados\(0),
	combout => \U4|estados[1]~3_combout\);

-- Location: CLKCTRL_G8
\Start~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Start~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Start~inputclkctrl_outclk\);

-- Location: FF_X24_Y8_N25
\U4|estados[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|estados[1]~3_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|estados\(1));

-- Location: LCCOMB_X24_Y8_N14
\U4|cont2[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[25]~0_combout\ = (\U4|estados\(2) & (\Start~input_o\ & !\U4|estados\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|estados\(2),
	datac => \Start~input_o\,
	datad => \U4|estados\(3),
	combout => \U4|cont2[25]~0_combout\);

-- Location: LCCOMB_X24_Y8_N28
\U4|reg_total[39]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[39]~0_combout\ = (!\U4|estados\(1) & (\U4|cont2[25]~0_combout\ & \U4|estados\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|estados\(1),
	datac => \U4|cont2[25]~0_combout\,
	datad => \U4|estados\(0),
	combout => \U4|reg_total[39]~0_combout\);

-- Location: FF_X19_Y11_N21
\U4|i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|i[5]~1_combout\,
	ena => \U4|reg_total[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|i\(5));

-- Location: LCCOMB_X19_Y11_N4
\U4|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add1~0_combout\ = \U4|i\(0) $ (VCC)
-- \U4|Add1~1\ = CARRY(\U4|i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|i\(0),
	datad => VCC,
	combout => \U4|Add1~0_combout\,
	cout => \U4|Add1~1\);

-- Location: LCCOMB_X19_Y11_N16
\U4|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux78~0_combout\ = (\U4|Add1~0_combout\ & ((\U4|i\(4)) # ((!\U4|i\(5)) # (!\U4|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(4),
	datab => \U4|Add1~0_combout\,
	datac => \U4|Equal1~1_combout\,
	datad => \U4|i\(5),
	combout => \U4|Mux78~0_combout\);

-- Location: FF_X19_Y11_N17
\U4|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|Mux78~0_combout\,
	ena => \U4|reg_total[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|i\(0));

-- Location: LCCOMB_X19_Y11_N6
\U4|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add1~2_combout\ = (\U4|i\(1) & (\U4|Add1~1\ & VCC)) # (!\U4|i\(1) & (!\U4|Add1~1\))
-- \U4|Add1~3\ = CARRY((!\U4|i\(1) & !\U4|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|i\(1),
	datad => VCC,
	cin => \U4|Add1~1\,
	combout => \U4|Add1~2_combout\,
	cout => \U4|Add1~3\);

-- Location: LCCOMB_X19_Y11_N28
\U4|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux77~0_combout\ = (\U4|Add1~2_combout\ & (((\U4|i\(4)) # (!\U4|i\(5))) # (!\U4|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal1~1_combout\,
	datab => \U4|i\(5),
	datac => \U4|i\(4),
	datad => \U4|Add1~2_combout\,
	combout => \U4|Mux77~0_combout\);

-- Location: FF_X19_Y11_N29
\U4|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|Mux77~0_combout\,
	ena => \U4|reg_total[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|i\(1));

-- Location: LCCOMB_X19_Y11_N8
\U4|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add1~4_combout\ = (\U4|i\(2) & ((GND) # (!\U4|Add1~3\))) # (!\U4|i\(2) & (\U4|Add1~3\ $ (GND)))
-- \U4|Add1~5\ = CARRY((\U4|i\(2)) # (!\U4|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datad => VCC,
	cin => \U4|Add1~3\,
	combout => \U4|Add1~4_combout\,
	cout => \U4|Add1~5\);

-- Location: LCCOMB_X19_Y11_N26
\U4|i[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|i[3]~0_combout\ = !\U4|Add1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|Add1~6_combout\,
	combout => \U4|i[3]~0_combout\);

-- Location: FF_X19_Y11_N27
\U4|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|i[3]~0_combout\,
	ena => \U4|reg_total[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|i\(3));

-- Location: LCCOMB_X17_Y9_N18
\U4|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal1~1_combout\ = (!\U4|i\(2) & (\U4|i\(3) & (!\U4|i\(0) & !\U4|i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datab => \U4|i\(3),
	datac => \U4|i\(0),
	datad => \U4|i\(1),
	combout => \U4|Equal1~1_combout\);

-- Location: LCCOMB_X19_Y11_N22
\U4|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux74~0_combout\ = (\U4|Add1~8_combout\ & (((\U4|i\(4)) # (!\U4|i\(5))) # (!\U4|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal1~1_combout\,
	datab => \U4|i\(5),
	datac => \U4|i\(4),
	datad => \U4|Add1~8_combout\,
	combout => \U4|Mux74~0_combout\);

-- Location: FF_X19_Y11_N23
\U4|i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|Mux74~0_combout\,
	ena => \U4|reg_total[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|i\(4));

-- Location: LCCOMB_X19_Y11_N30
\U4|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux76~0_combout\ = (\U4|Add1~4_combout\ & ((\U4|i\(4)) # ((!\U4|i\(5)) # (!\U4|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(4),
	datab => \U4|Add1~4_combout\,
	datac => \U4|Equal1~1_combout\,
	datad => \U4|i\(5),
	combout => \U4|Mux76~0_combout\);

-- Location: FF_X19_Y11_N31
\U4|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|Mux76~0_combout\,
	ena => \U4|reg_total[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|i\(2));

-- Location: LCCOMB_X17_Y9_N24
\U4|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~2_combout\ = (!\U4|i\(2) & (\U4|i\(3) & !\U4|i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datac => \U4|i\(3),
	datad => \U4|i\(1),
	combout => \U4|Decoder0~2_combout\);

-- Location: LCCOMB_X19_Y8_N4
\U4|cont2[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[9]~feeder_combout\ = \U4|cont\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(9),
	combout => \U4|cont2[9]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N30
\U4|cont2[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[25]~1_combout\ = (\U4|flanco_bajada~q\ & (!\U4|estados\(1) & (\U4|cont2[25]~0_combout\ & !\U4|estados\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|flanco_bajada~q\,
	datab => \U4|estados\(1),
	datac => \U4|cont2[25]~0_combout\,
	datad => \U4|estados\(0),
	combout => \U4|cont2[25]~1_combout\);

-- Location: FF_X19_Y8_N5
\U4|cont2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[9]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(9));

-- Location: LCCOMB_X18_Y7_N22
\U4|cont2[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[16]~feeder_combout\ = \U4|cont\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(16),
	combout => \U4|cont2[16]~feeder_combout\);

-- Location: FF_X18_Y7_N23
\U4|cont2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[16]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(16));

-- Location: LCCOMB_X18_Y7_N20
\U4|cont2[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[15]~feeder_combout\ = \U4|cont\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(15),
	combout => \U4|cont2[15]~feeder_combout\);

-- Location: FF_X18_Y7_N21
\U4|cont2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[15]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(15));

-- Location: FF_X18_Y7_N7
\U4|cont2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(14),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(14));

-- Location: FF_X18_Y7_N29
\U4|cont2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(17),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(17));

-- Location: LCCOMB_X18_Y7_N6
\U4|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|process_1~2_combout\ = (\U4|cont2\(16)) # ((\U4|cont2\(15)) # ((\U4|cont2\(14)) # (\U4|cont2\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont2\(16),
	datab => \U4|cont2\(15),
	datac => \U4|cont2\(14),
	datad => \U4|cont2\(17),
	combout => \U4|process_1~2_combout\);

-- Location: FF_X18_Y7_N13
\U4|cont2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(23),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(23));

-- Location: LCCOMB_X18_Y7_N4
\U4|cont2[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[25]~feeder_combout\ = \U4|cont\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(25),
	combout => \U4|cont2[25]~feeder_combout\);

-- Location: FF_X18_Y7_N5
\U4|cont2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[25]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(25));

-- Location: FF_X18_Y7_N3
\U4|cont2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(22),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(22));

-- Location: LCCOMB_X18_Y7_N18
\U4|cont2[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[24]~feeder_combout\ = \U4|cont\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(24),
	combout => \U4|cont2[24]~feeder_combout\);

-- Location: FF_X18_Y7_N19
\U4|cont2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[24]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(24));

-- Location: LCCOMB_X18_Y7_N2
\U4|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|process_1~0_combout\ = (\U4|cont2\(23)) # ((\U4|cont2\(25)) # ((\U4|cont2\(22)) # (\U4|cont2\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont2\(23),
	datab => \U4|cont2\(25),
	datac => \U4|cont2\(22),
	datad => \U4|cont2\(24),
	combout => \U4|process_1~0_combout\);

-- Location: FF_X18_Y7_N11
\U4|cont2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(20),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(20));

-- Location: FF_X18_Y7_N25
\U4|cont2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(19),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(19));

-- Location: FF_X18_Y7_N31
\U4|cont2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(18),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(18));

-- Location: LCCOMB_X18_Y7_N16
\U4|cont2[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[21]~feeder_combout\ = \U4|cont\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(21),
	combout => \U4|cont2[21]~feeder_combout\);

-- Location: FF_X18_Y7_N17
\U4|cont2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[21]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(21));

-- Location: LCCOMB_X18_Y7_N30
\U4|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|process_1~1_combout\ = (\U4|cont2\(20)) # ((\U4|cont2\(19)) # ((\U4|cont2\(18)) # (\U4|cont2\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont2\(20),
	datab => \U4|cont2\(19),
	datac => \U4|cont2\(18),
	datad => \U4|cont2\(21),
	combout => \U4|process_1~1_combout\);

-- Location: LCCOMB_X21_Y7_N12
\U4|cont2[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[11]~feeder_combout\ = \U4|cont\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(11),
	combout => \U4|cont2[11]~feeder_combout\);

-- Location: FF_X21_Y7_N13
\U4|cont2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[11]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(11));

-- Location: FF_X21_Y7_N5
\U4|cont2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(13),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(13));

-- Location: FF_X21_Y7_N15
\U4|cont2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(10),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(10));

-- Location: LCCOMB_X21_Y7_N10
\U4|cont2[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[12]~feeder_combout\ = \U4|cont\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(12),
	combout => \U4|cont2[12]~feeder_combout\);

-- Location: FF_X21_Y7_N11
\U4|cont2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[12]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(12));

-- Location: LCCOMB_X21_Y7_N14
\U4|process_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|process_1~3_combout\ = ((\U4|cont2\(13)) # ((\U4|cont2\(12)) # (!\U4|cont2\(10)))) # (!\U4|cont2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont2\(11),
	datab => \U4|cont2\(13),
	datac => \U4|cont2\(10),
	datad => \U4|cont2\(12),
	combout => \U4|process_1~3_combout\);

-- Location: LCCOMB_X18_Y7_N0
\U4|process_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|process_1~4_combout\ = (\U4|process_1~2_combout\) # ((\U4|process_1~0_combout\) # ((\U4|process_1~1_combout\) # (\U4|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|process_1~2_combout\,
	datab => \U4|process_1~0_combout\,
	datac => \U4|process_1~1_combout\,
	datad => \U4|process_1~3_combout\,
	combout => \U4|process_1~4_combout\);

-- Location: LCCOMB_X18_Y8_N22
\U4|cont2[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[6]~feeder_combout\ = \U4|cont\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(6),
	combout => \U4|cont2[6]~feeder_combout\);

-- Location: FF_X18_Y8_N23
\U4|cont2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[6]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(6));

-- Location: FF_X18_Y8_N9
\U4|cont2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(7),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(7));

-- Location: FF_X18_Y8_N13
\U4|cont2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(5),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(5));

-- Location: LCCOMB_X18_Y8_N10
\U4|cont2[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont2[8]~feeder_combout\ = \U4|cont\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|cont\(8),
	combout => \U4|cont2[8]~feeder_combout\);

-- Location: FF_X18_Y8_N11
\U4|cont2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont2[8]~feeder_combout\,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(8));

-- Location: LCCOMB_X18_Y8_N12
\U4|process_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|process_1~5_combout\ = (\U4|cont2\(7) & ((\U4|cont2\(6)) # ((\U4|cont2\(5)) # (!\U4|cont2\(8))))) # (!\U4|cont2\(7) & (!\U4|cont2\(8) & ((\U4|cont2\(6)) # (\U4|cont2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont2\(6),
	datab => \U4|cont2\(7),
	datac => \U4|cont2\(5),
	datad => \U4|cont2\(8),
	combout => \U4|process_1~5_combout\);

-- Location: FF_X18_Y8_N27
\U4|cont2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(1),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(1));

-- Location: FF_X18_Y8_N21
\U4|cont2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(2),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(2));

-- Location: FF_X18_Y8_N29
\U4|cont2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(0),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(0));

-- Location: FF_X18_Y8_N19
\U4|cont2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(3),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(3));

-- Location: LCCOMB_X18_Y8_N28
\U4|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|LessThan0~0_combout\ = (\U4|cont2\(1)) # ((\U4|cont2\(2)) # ((\U4|cont2\(0)) # (\U4|cont2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont2\(1),
	datab => \U4|cont2\(2),
	datac => \U4|cont2\(0),
	datad => \U4|cont2\(3),
	combout => \U4|LessThan0~0_combout\);

-- Location: FF_X18_Y8_N17
\U4|cont2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|cont\(4),
	sload => VCC,
	ena => \U4|cont2[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont2\(4));

-- Location: LCCOMB_X18_Y8_N16
\U4|process_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|process_1~6_combout\ = (\U4|process_1~5_combout\ & (((!\U4|cont2\(8))))) # (!\U4|process_1~5_combout\ & ((\U4|cont2\(8)) # ((\U4|LessThan0~0_combout\ & \U4|cont2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|process_1~5_combout\,
	datab => \U4|LessThan0~0_combout\,
	datac => \U4|cont2\(4),
	datad => \U4|cont2\(8),
	combout => \U4|process_1~6_combout\);

-- Location: LCCOMB_X18_Y8_N26
\U4|process_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|process_1~7_combout\ = ((\U4|process_1~4_combout\) # (!\U4|process_1~6_combout\)) # (!\U4|cont2\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont2\(9),
	datab => \U4|process_1~4_combout\,
	datad => \U4|process_1~6_combout\,
	combout => \U4|process_1~7_combout\);

-- Location: LCCOMB_X17_Y12_N8
\U4|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~3_combout\ = (!\U4|i\(4) & (\U4|i\(0) & (\U4|i\(5) & \U4|reg_total[39]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(4),
	datab => \U4|i\(0),
	datac => \U4|i\(5),
	datad => \U4|reg_total[39]~0_combout\,
	combout => \U4|Decoder0~3_combout\);

-- Location: LCCOMB_X18_Y10_N12
\U4|reg_total[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[1]~3_combout\ = (\U4|Decoder0~2_combout\ & ((\U4|Decoder0~3_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~3_combout\ & ((\U4|reg_total\(1)))))) # (!\U4|Decoder0~2_combout\ & (((\U4|reg_total\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~2_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(1),
	datad => \U4|Decoder0~3_combout\,
	combout => \U4|reg_total[1]~3_combout\);

-- Location: FF_X18_Y10_N13
\U4|reg_total[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(1));

-- Location: LCCOMB_X21_Y11_N10
\U4|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~9_combout\ = (!\U4|i\(1) & !\U4|i\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(1),
	datac => \U4|i\(2),
	combout => \U4|Decoder0~9_combout\);

-- Location: LCCOMB_X19_Y11_N24
\U4|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~0_combout\ = (\U4|i\(3) & (!\U4|i\(5) & (!\U4|i\(4) & \U4|reg_total[39]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(3),
	datab => \U4|i\(5),
	datac => \U4|i\(4),
	datad => \U4|reg_total[39]~0_combout\,
	combout => \U4|Decoder0~0_combout\);

-- Location: LCCOMB_X21_Y11_N20
\U4|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~10_combout\ = (\U4|i\(0) & \U4|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|i\(0),
	datad => \U4|Decoder0~0_combout\,
	combout => \U4|Decoder0~10_combout\);

-- Location: LCCOMB_X21_Y11_N4
\U4|reg_total[33]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[33]~10_combout\ = (\U4|Decoder0~9_combout\ & ((\U4|Decoder0~10_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~10_combout\ & ((\U4|reg_total\(33)))))) # (!\U4|Decoder0~9_combout\ & (((\U4|reg_total\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~9_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(33),
	datad => \U4|Decoder0~10_combout\,
	combout => \U4|reg_total[33]~10_combout\);

-- Location: FF_X21_Y11_N5
\U4|reg_total[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[33]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(33));

-- Location: LCCOMB_X17_Y12_N6
\U4|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~12_combout\ = (\U4|i\(4) & (\U4|i\(0) & (\U4|i\(5) & \U4|reg_total[39]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(4),
	datab => \U4|i\(0),
	datac => \U4|i\(5),
	datad => \U4|reg_total[39]~0_combout\,
	combout => \U4|Decoder0~12_combout\);

-- Location: LCCOMB_X17_Y9_N4
\U4|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~17_combout\ = (!\U4|i\(2) & (!\U4|i\(3) & !\U4|i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datac => \U4|i\(3),
	datad => \U4|i\(1),
	combout => \U4|Decoder0~17_combout\);

-- Location: LCCOMB_X17_Y10_N18
\U4|reg_total[25]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[25]~27_combout\ = (\U4|Decoder0~12_combout\ & ((\U4|Decoder0~17_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~17_combout\ & ((\U4|reg_total\(25)))))) # (!\U4|Decoder0~12_combout\ & (((\U4|reg_total\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~12_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(25),
	datad => \U4|Decoder0~17_combout\,
	combout => \U4|reg_total[25]~27_combout\);

-- Location: FF_X17_Y10_N19
\U4|reg_total[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[25]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(25));

-- Location: LCCOMB_X21_Y11_N30
\U4|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal1~0_combout\ = (!\U4|i\(1) & (!\U4|i\(2) & !\U4|i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(1),
	datac => \U4|i\(2),
	datad => \U4|i\(0),
	combout => \U4|Equal1~0_combout\);

-- Location: LCCOMB_X21_Y11_N26
\U4|reg_total[32]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[32]~1_combout\ = (\U4|Equal1~0_combout\ & ((\U4|Decoder0~0_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~0_combout\ & (\U4|reg_total\(32))))) # (!\U4|Equal1~0_combout\ & (((\U4|reg_total\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal1~0_combout\,
	datab => \U4|Decoder0~0_combout\,
	datac => \U4|reg_total\(32),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[32]~1_combout\);

-- Location: FF_X21_Y11_N27
\U4|reg_total[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(32));

-- Location: LCCOMB_X17_Y12_N20
\U4|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~14_combout\ = (\U4|i\(4) & (\U4|i\(5) & \U4|reg_total[39]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(4),
	datac => \U4|i\(5),
	datad => \U4|reg_total[39]~0_combout\,
	combout => \U4|Decoder0~14_combout\);

-- Location: LCCOMB_X17_Y9_N6
\U4|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~19_combout\ = (!\U4|i\(2) & (!\U4|i\(3) & (!\U4|i\(0) & !\U4|i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datab => \U4|i\(3),
	datac => \U4|i\(0),
	datad => \U4|i\(1),
	combout => \U4|Decoder0~19_combout\);

-- Location: LCCOMB_X17_Y9_N22
\U4|reg_total[24]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[24]~28_combout\ = (\U4|Decoder0~14_combout\ & ((\U4|Decoder0~19_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~19_combout\ & ((\U4|reg_total\(24)))))) # (!\U4|Decoder0~14_combout\ & (((\U4|reg_total\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~14_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(24),
	datad => \U4|Decoder0~19_combout\,
	combout => \U4|reg_total[24]~28_combout\);

-- Location: FF_X17_Y9_N23
\U4|reg_total[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[24]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(24));

-- Location: LCCOMB_X17_Y10_N0
\U4|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add2~0_combout\ = (\U4|reg_total\(32) & (\U4|reg_total\(24) $ (VCC))) # (!\U4|reg_total\(32) & (\U4|reg_total\(24) & VCC))
-- \U4|Add2~1\ = CARRY((\U4|reg_total\(32) & \U4|reg_total\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(32),
	datab => \U4|reg_total\(24),
	datad => VCC,
	combout => \U4|Add2~0_combout\,
	cout => \U4|Add2~1\);

-- Location: LCCOMB_X17_Y10_N2
\U4|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add2~2_combout\ = (\U4|reg_total\(33) & ((\U4|reg_total\(25) & (\U4|Add2~1\ & VCC)) # (!\U4|reg_total\(25) & (!\U4|Add2~1\)))) # (!\U4|reg_total\(33) & ((\U4|reg_total\(25) & (!\U4|Add2~1\)) # (!\U4|reg_total\(25) & ((\U4|Add2~1\) # (GND)))))
-- \U4|Add2~3\ = CARRY((\U4|reg_total\(33) & (!\U4|reg_total\(25) & !\U4|Add2~1\)) # (!\U4|reg_total\(33) & ((!\U4|Add2~1\) # (!\U4|reg_total\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(33),
	datab => \U4|reg_total\(25),
	datad => VCC,
	cin => \U4|Add2~1\,
	combout => \U4|Add2~2_combout\,
	cout => \U4|Add2~3\);

-- Location: LCCOMB_X17_Y12_N26
\U4|reg_total[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[17]~17_combout\ = (\U4|Decoder0~12_combout\ & ((\U4|Decoder0~2_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~2_combout\ & (\U4|reg_total\(17))))) # (!\U4|Decoder0~12_combout\ & (((\U4|reg_total\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~12_combout\,
	datab => \U4|Decoder0~2_combout\,
	datac => \U4|reg_total\(17),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[17]~17_combout\);

-- Location: FF_X17_Y12_N27
\U4|reg_total[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(17));

-- Location: LCCOMB_X18_Y11_N4
\U4|reg_total[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[9]~25_combout\ = (\U4|Decoder0~3_combout\ & ((\U4|Decoder0~17_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~17_combout\ & ((\U4|reg_total\(9)))))) # (!\U4|Decoder0~3_combout\ & (((\U4|reg_total\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~3_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(9),
	datad => \U4|Decoder0~17_combout\,
	combout => \U4|reg_total[9]~25_combout\);

-- Location: FF_X18_Y11_N5
\U4|reg_total[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(9));

-- Location: LCCOMB_X19_Y11_N18
\U4|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~18_combout\ = (!\U4|i\(3) & (\U4|i\(5) & (!\U4|i\(4) & \U4|reg_total[39]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(3),
	datab => \U4|i\(5),
	datac => \U4|i\(4),
	datad => \U4|reg_total[39]~0_combout\,
	combout => \U4|Decoder0~18_combout\);

-- Location: LCCOMB_X21_Y11_N24
\U4|reg_total[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[8]~26_combout\ = (\U4|Equal1~0_combout\ & ((\U4|Decoder0~18_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~18_combout\ & ((\U4|reg_total\(8)))))) # (!\U4|Equal1~0_combout\ & (((\U4|reg_total\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal1~0_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(8),
	datad => \U4|Decoder0~18_combout\,
	combout => \U4|reg_total[8]~26_combout\);

-- Location: FF_X21_Y11_N25
\U4|reg_total[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(8));

-- Location: LCCOMB_X17_Y12_N16
\U4|reg_total[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[16]~24_combout\ = (\U4|Equal1~1_combout\ & ((\U4|Decoder0~14_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~14_combout\ & (\U4|reg_total\(16))))) # (!\U4|Equal1~1_combout\ & (((\U4|reg_total\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal1~1_combout\,
	datab => \U4|Decoder0~14_combout\,
	datac => \U4|reg_total\(16),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[16]~24_combout\);

-- Location: FF_X17_Y12_N17
\U4|reg_total[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[16]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(16));

-- Location: LCCOMB_X18_Y11_N8
\U4|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add3~0_combout\ = (\U4|reg_total\(8) & (\U4|reg_total\(16) $ (VCC))) # (!\U4|reg_total\(8) & (\U4|reg_total\(16) & VCC))
-- \U4|Add3~1\ = CARRY((\U4|reg_total\(8) & \U4|reg_total\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(8),
	datab => \U4|reg_total\(16),
	datad => VCC,
	combout => \U4|Add3~0_combout\,
	cout => \U4|Add3~1\);

-- Location: LCCOMB_X18_Y11_N10
\U4|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add3~2_combout\ = (\U4|reg_total\(17) & ((\U4|reg_total\(9) & (\U4|Add3~1\ & VCC)) # (!\U4|reg_total\(9) & (!\U4|Add3~1\)))) # (!\U4|reg_total\(17) & ((\U4|reg_total\(9) & (!\U4|Add3~1\)) # (!\U4|reg_total\(9) & ((\U4|Add3~1\) # (GND)))))
-- \U4|Add3~3\ = CARRY((\U4|reg_total\(17) & (!\U4|reg_total\(9) & !\U4|Add3~1\)) # (!\U4|reg_total\(17) & ((!\U4|Add3~1\) # (!\U4|reg_total\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(17),
	datab => \U4|reg_total\(9),
	datad => VCC,
	cin => \U4|Add3~1\,
	combout => \U4|Add3~2_combout\,
	cout => \U4|Add3~3\);

-- Location: LCCOMB_X18_Y10_N16
\U4|sum[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[0]~8_combout\ = (\U4|Add3~0_combout\ & (\U4|Add2~0_combout\ $ (VCC))) # (!\U4|Add3~0_combout\ & (\U4|Add2~0_combout\ & VCC))
-- \U4|sum[0]~9\ = CARRY((\U4|Add3~0_combout\ & \U4|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Add3~0_combout\,
	datab => \U4|Add2~0_combout\,
	datad => VCC,
	combout => \U4|sum[0]~8_combout\,
	cout => \U4|sum[0]~9\);

-- Location: LCCOMB_X18_Y10_N18
\U4|sum[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[1]~10_combout\ = (\U4|Add2~2_combout\ & ((\U4|Add3~2_combout\ & (\U4|sum[0]~9\ & VCC)) # (!\U4|Add3~2_combout\ & (!\U4|sum[0]~9\)))) # (!\U4|Add2~2_combout\ & ((\U4|Add3~2_combout\ & (!\U4|sum[0]~9\)) # (!\U4|Add3~2_combout\ & ((\U4|sum[0]~9\) # 
-- (GND)))))
-- \U4|sum[1]~11\ = CARRY((\U4|Add2~2_combout\ & (!\U4|Add3~2_combout\ & !\U4|sum[0]~9\)) # (!\U4|Add2~2_combout\ & ((!\U4|sum[0]~9\) # (!\U4|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Add2~2_combout\,
	datab => \U4|Add3~2_combout\,
	datad => VCC,
	cin => \U4|sum[0]~9\,
	combout => \U4|sum[1]~10_combout\,
	cout => \U4|sum[1]~11\);

-- Location: LCCOMB_X24_Y8_N0
\U4|sum[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[7]~12_combout\ = (\U4|estados\(1) & (\U4|cont2[25]~0_combout\ & !\U4|estados\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|estados\(1),
	datac => \U4|cont2[25]~0_combout\,
	datad => \U4|estados\(0),
	combout => \U4|sum[7]~12_combout\);

-- Location: FF_X18_Y10_N19
\U4|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|sum[1]~10_combout\,
	ena => \U4|sum[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|sum\(1));

-- Location: FF_X18_Y10_N17
\U4|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|sum[0]~8_combout\,
	ena => \U4|sum[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|sum\(0));

-- Location: LCCOMB_X19_Y11_N0
\U4|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~1_combout\ = (\U4|i\(3) & (\U4|i\(5) & (!\U4|i\(4) & \U4|reg_total[39]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(3),
	datab => \U4|i\(5),
	datac => \U4|i\(4),
	datad => \U4|reg_total[39]~0_combout\,
	combout => \U4|Decoder0~1_combout\);

-- Location: LCCOMB_X19_Y10_N0
\U4|reg_total[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[0]~2_combout\ = (\U4|Equal1~0_combout\ & ((\U4|Decoder0~1_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~1_combout\ & ((\U4|reg_total\(0)))))) # (!\U4|Equal1~0_combout\ & (((\U4|reg_total\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal1~0_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(0),
	datad => \U4|Decoder0~1_combout\,
	combout => \U4|reg_total[0]~2_combout\);

-- Location: FF_X19_Y10_N1
\U4|reg_total[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(0));

-- Location: LCCOMB_X19_Y10_N26
\U4|RH[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|RH[7]~0_combout\ = (\U4|reg_total\(1) & (\U4|sum\(1) & (\U4|sum\(0) $ (!\U4|reg_total\(0))))) # (!\U4|reg_total\(1) & (!\U4|sum\(1) & (\U4|sum\(0) $ (!\U4|reg_total\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(1),
	datab => \U4|sum\(1),
	datac => \U4|sum\(0),
	datad => \U4|reg_total\(0),
	combout => \U4|RH[7]~0_combout\);

-- Location: LCCOMB_X17_Y11_N30
\U4|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~8_combout\ = (\U4|i\(1) & \U4|i\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|i\(1),
	datac => \U4|i\(2),
	combout => \U4|Decoder0~8_combout\);

-- Location: LCCOMB_X19_Y10_N16
\U4|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~5_combout\ = (!\U4|i\(0) & \U4|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(0),
	datad => \U4|Decoder0~1_combout\,
	combout => \U4|Decoder0~5_combout\);

-- Location: LCCOMB_X18_Y10_N6
\U4|reg_total[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[6]~8_combout\ = (\U4|Decoder0~8_combout\ & ((\U4|Decoder0~5_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~5_combout\ & ((\U4|reg_total\(6)))))) # (!\U4|Decoder0~8_combout\ & (((\U4|reg_total\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~8_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(6),
	datad => \U4|Decoder0~5_combout\,
	combout => \U4|reg_total[6]~8_combout\);

-- Location: FF_X18_Y10_N7
\U4|reg_total[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(6));

-- Location: LCCOMB_X17_Y9_N12
\U4|Decoder0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~25_combout\ = (\U4|i\(2) & !\U4|i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datac => \U4|i\(3),
	combout => \U4|Decoder0~25_combout\);

-- Location: LCCOMB_X17_Y9_N28
\U4|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~23_combout\ = (\U4|Decoder0~14_combout\ & (!\U4|i\(0) & \U4|i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~14_combout\,
	datac => \U4|i\(0),
	datad => \U4|i\(1),
	combout => \U4|Decoder0~23_combout\);

-- Location: LCCOMB_X17_Y9_N14
\U4|reg_total[30]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[30]~40_combout\ = (\U4|Decoder0~25_combout\ & ((\U4|Decoder0~23_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~23_combout\ & ((\U4|reg_total\(30)))))) # (!\U4|Decoder0~25_combout\ & (((\U4|reg_total\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~25_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(30),
	datad => \U4|Decoder0~23_combout\,
	combout => \U4|reg_total[30]~40_combout\);

-- Location: FF_X17_Y9_N15
\U4|reg_total[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[30]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(30));

-- Location: LCCOMB_X19_Y10_N10
\U4|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~11_combout\ = (!\U4|i\(0) & \U4|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(0),
	datac => \U4|Decoder0~0_combout\,
	combout => \U4|Decoder0~11_combout\);

-- Location: LCCOMB_X19_Y10_N24
\U4|reg_total[38]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[38]~12_combout\ = (\U4|Decoder0~8_combout\ & ((\U4|Decoder0~11_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~11_combout\ & ((\U4|reg_total\(38)))))) # (!\U4|Decoder0~8_combout\ & (((\U4|reg_total\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~8_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(38),
	datad => \U4|Decoder0~11_combout\,
	combout => \U4|reg_total[38]~12_combout\);

-- Location: FF_X19_Y10_N25
\U4|reg_total[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[38]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(38));

-- Location: LCCOMB_X19_Y10_N20
\U4|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~7_combout\ = (\U4|i\(2) & !\U4|i\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|i\(2),
	datad => \U4|i\(1),
	combout => \U4|Decoder0~7_combout\);

-- Location: LCCOMB_X17_Y10_N30
\U4|reg_total[37]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[37]~13_combout\ = (\U4|Decoder0~10_combout\ & ((\U4|Decoder0~7_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~7_combout\ & ((\U4|reg_total\(37)))))) # (!\U4|Decoder0~10_combout\ & (((\U4|reg_total\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~10_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(37),
	datad => \U4|Decoder0~7_combout\,
	combout => \U4|reg_total[37]~13_combout\);

-- Location: FF_X17_Y10_N31
\U4|reg_total[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[37]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(37));

-- Location: LCCOMB_X17_Y10_N26
\U4|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~22_combout\ = (\U4|Decoder0~12_combout\ & !\U4|i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~12_combout\,
	datac => \U4|i\(3),
	combout => \U4|Decoder0~22_combout\);

-- Location: LCCOMB_X16_Y10_N20
\U4|reg_total[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[29]~35_combout\ = (\U4|Decoder0~7_combout\ & ((\U4|Decoder0~22_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~22_combout\ & (\U4|reg_total\(29))))) # (!\U4|Decoder0~7_combout\ & (((\U4|reg_total\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~7_combout\,
	datab => \U4|Decoder0~22_combout\,
	datac => \U4|reg_total\(29),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[29]~35_combout\);

-- Location: FF_X16_Y10_N21
\U4|reg_total[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(29));

-- Location: LCCOMB_X17_Y9_N10
\U4|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~16_combout\ = (\U4|Decoder0~14_combout\ & (!\U4|i\(0) & (\U4|i\(2) & !\U4|i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~14_combout\,
	datab => \U4|i\(0),
	datac => \U4|i\(2),
	datad => \U4|i\(1),
	combout => \U4|Decoder0~16_combout\);

-- Location: LCCOMB_X17_Y10_N22
\U4|reg_total[28]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[28]~36_combout\ = (\U4|Decoder0~16_combout\ & ((\U4|i\(3) & (\U4|reg_total\(28))) # (!\U4|i\(3) & ((\U4|process_1~7_combout\))))) # (!\U4|Decoder0~16_combout\ & (((\U4|reg_total\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~16_combout\,
	datab => \U4|i\(3),
	datac => \U4|reg_total\(28),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[28]~36_combout\);

-- Location: FF_X17_Y10_N23
\U4|reg_total[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(28));

-- Location: LCCOMB_X19_Y10_N30
\U4|reg_total[36]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[36]~14_combout\ = (\U4|Decoder0~7_combout\ & ((\U4|Decoder0~11_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~11_combout\ & ((\U4|reg_total\(36)))))) # (!\U4|Decoder0~7_combout\ & (((\U4|reg_total\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~7_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(36),
	datad => \U4|Decoder0~11_combout\,
	combout => \U4|reg_total[36]~14_combout\);

-- Location: FF_X19_Y10_N31
\U4|reg_total[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[36]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(36));

-- Location: LCCOMB_X17_Y11_N28
\U4|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~4_combout\ = (\U4|i\(1) & !\U4|i\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|i\(1),
	datac => \U4|i\(2),
	combout => \U4|Decoder0~4_combout\);

-- Location: LCCOMB_X17_Y10_N24
\U4|reg_total[35]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[35]~15_combout\ = (\U4|Decoder0~4_combout\ & ((\U4|Decoder0~10_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~10_combout\ & ((\U4|reg_total\(35)))))) # (!\U4|Decoder0~4_combout\ & (((\U4|reg_total\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~4_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(35),
	datad => \U4|Decoder0~10_combout\,
	combout => \U4|reg_total[35]~15_combout\);

-- Location: FF_X17_Y10_N25
\U4|reg_total[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[35]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(35));

-- Location: LCCOMB_X17_Y10_N20
\U4|reg_total[27]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[27]~31_combout\ = (\U4|Decoder0~22_combout\ & ((\U4|Decoder0~4_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~4_combout\ & (\U4|reg_total\(27))))) # (!\U4|Decoder0~22_combout\ & (((\U4|reg_total\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~22_combout\,
	datab => \U4|Decoder0~4_combout\,
	datac => \U4|reg_total\(27),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[27]~31_combout\);

-- Location: FF_X17_Y10_N21
\U4|reg_total[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[27]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(27));

-- Location: LCCOMB_X17_Y9_N30
\U4|Decoder0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~24_combout\ = (!\U4|i\(2) & !\U4|i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datac => \U4|i\(3),
	combout => \U4|Decoder0~24_combout\);

-- Location: LCCOMB_X17_Y9_N8
\U4|reg_total[26]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[26]~32_combout\ = (\U4|Decoder0~24_combout\ & ((\U4|Decoder0~23_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~23_combout\ & ((\U4|reg_total\(26)))))) # (!\U4|Decoder0~24_combout\ & (((\U4|reg_total\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~24_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(26),
	datad => \U4|Decoder0~23_combout\,
	combout => \U4|reg_total[26]~32_combout\);

-- Location: FF_X17_Y9_N9
\U4|reg_total[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[26]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(26));

-- Location: LCCOMB_X19_Y10_N4
\U4|reg_total[34]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[34]~16_combout\ = (\U4|Decoder0~4_combout\ & ((\U4|Decoder0~11_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~11_combout\ & ((\U4|reg_total\(34)))))) # (!\U4|Decoder0~4_combout\ & (((\U4|reg_total\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~4_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(34),
	datad => \U4|Decoder0~11_combout\,
	combout => \U4|reg_total[34]~16_combout\);

-- Location: FF_X19_Y10_N5
\U4|reg_total[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[34]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(34));

-- Location: LCCOMB_X17_Y10_N4
\U4|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add2~4_combout\ = ((\U4|reg_total\(26) $ (\U4|reg_total\(34) $ (!\U4|Add2~3\)))) # (GND)
-- \U4|Add2~5\ = CARRY((\U4|reg_total\(26) & ((\U4|reg_total\(34)) # (!\U4|Add2~3\))) # (!\U4|reg_total\(26) & (\U4|reg_total\(34) & !\U4|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(26),
	datab => \U4|reg_total\(34),
	datad => VCC,
	cin => \U4|Add2~3\,
	combout => \U4|Add2~4_combout\,
	cout => \U4|Add2~5\);

-- Location: LCCOMB_X17_Y10_N6
\U4|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add2~6_combout\ = (\U4|reg_total\(35) & ((\U4|reg_total\(27) & (\U4|Add2~5\ & VCC)) # (!\U4|reg_total\(27) & (!\U4|Add2~5\)))) # (!\U4|reg_total\(35) & ((\U4|reg_total\(27) & (!\U4|Add2~5\)) # (!\U4|reg_total\(27) & ((\U4|Add2~5\) # (GND)))))
-- \U4|Add2~7\ = CARRY((\U4|reg_total\(35) & (!\U4|reg_total\(27) & !\U4|Add2~5\)) # (!\U4|reg_total\(35) & ((!\U4|Add2~5\) # (!\U4|reg_total\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(35),
	datab => \U4|reg_total\(27),
	datad => VCC,
	cin => \U4|Add2~5\,
	combout => \U4|Add2~6_combout\,
	cout => \U4|Add2~7\);

-- Location: LCCOMB_X17_Y10_N8
\U4|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add2~8_combout\ = ((\U4|reg_total\(28) $ (\U4|reg_total\(36) $ (!\U4|Add2~7\)))) # (GND)
-- \U4|Add2~9\ = CARRY((\U4|reg_total\(28) & ((\U4|reg_total\(36)) # (!\U4|Add2~7\))) # (!\U4|reg_total\(28) & (\U4|reg_total\(36) & !\U4|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(28),
	datab => \U4|reg_total\(36),
	datad => VCC,
	cin => \U4|Add2~7\,
	combout => \U4|Add2~8_combout\,
	cout => \U4|Add2~9\);

-- Location: LCCOMB_X17_Y10_N10
\U4|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add2~10_combout\ = (\U4|reg_total\(37) & ((\U4|reg_total\(29) & (\U4|Add2~9\ & VCC)) # (!\U4|reg_total\(29) & (!\U4|Add2~9\)))) # (!\U4|reg_total\(37) & ((\U4|reg_total\(29) & (!\U4|Add2~9\)) # (!\U4|reg_total\(29) & ((\U4|Add2~9\) # (GND)))))
-- \U4|Add2~11\ = CARRY((\U4|reg_total\(37) & (!\U4|reg_total\(29) & !\U4|Add2~9\)) # (!\U4|reg_total\(37) & ((!\U4|Add2~9\) # (!\U4|reg_total\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(37),
	datab => \U4|reg_total\(29),
	datad => VCC,
	cin => \U4|Add2~9\,
	combout => \U4|Add2~10_combout\,
	cout => \U4|Add2~11\);

-- Location: LCCOMB_X17_Y10_N12
\U4|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add2~12_combout\ = ((\U4|reg_total\(30) $ (\U4|reg_total\(38) $ (!\U4|Add2~11\)))) # (GND)
-- \U4|Add2~13\ = CARRY((\U4|reg_total\(30) & ((\U4|reg_total\(38)) # (!\U4|Add2~11\))) # (!\U4|reg_total\(30) & (\U4|reg_total\(38) & !\U4|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(30),
	datab => \U4|reg_total\(38),
	datad => VCC,
	cin => \U4|Add2~11\,
	combout => \U4|Add2~12_combout\,
	cout => \U4|Add2~13\);

-- Location: LCCOMB_X17_Y9_N20
\U4|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~15_combout\ = (\U4|Decoder0~14_combout\ & (\U4|i\(3) & (!\U4|i\(0) & \U4|i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~14_combout\,
	datab => \U4|i\(3),
	datac => \U4|i\(0),
	datad => \U4|i\(1),
	combout => \U4|Decoder0~15_combout\);

-- Location: LCCOMB_X17_Y9_N0
\U4|reg_total[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[22]~19_combout\ = (\U4|i\(2) & ((\U4|Decoder0~15_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~15_combout\ & ((\U4|reg_total\(22)))))) # (!\U4|i\(2) & (((\U4|reg_total\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(22),
	datad => \U4|Decoder0~15_combout\,
	combout => \U4|reg_total[22]~19_combout\);

-- Location: FF_X17_Y9_N1
\U4|reg_total[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(22));

-- Location: LCCOMB_X21_Y11_N22
\U4|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~21_combout\ = (!\U4|i\(0) & \U4|Decoder0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|i\(0),
	datad => \U4|Decoder0~18_combout\,
	combout => \U4|Decoder0~21_combout\);

-- Location: LCCOMB_X18_Y11_N24
\U4|reg_total[14]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[14]~38_combout\ = (\U4|Decoder0~21_combout\ & ((\U4|Decoder0~8_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~8_combout\ & (\U4|reg_total\(14))))) # (!\U4|Decoder0~21_combout\ & (((\U4|reg_total\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~21_combout\,
	datab => \U4|Decoder0~8_combout\,
	datac => \U4|reg_total\(14),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[14]~38_combout\);

-- Location: FF_X18_Y11_N25
\U4|reg_total[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[14]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(14));

-- Location: LCCOMB_X18_Y11_N6
\U4|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~20_combout\ = (\U4|Decoder0~3_combout\ & !\U4|i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|Decoder0~3_combout\,
	datad => \U4|i\(3),
	combout => \U4|Decoder0~20_combout\);

-- Location: LCCOMB_X18_Y11_N26
\U4|reg_total[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[13]~33_combout\ = (\U4|Decoder0~20_combout\ & ((\U4|Decoder0~7_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~7_combout\ & ((\U4|reg_total\(13)))))) # (!\U4|Decoder0~20_combout\ & (((\U4|reg_total\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~20_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(13),
	datad => \U4|Decoder0~7_combout\,
	combout => \U4|reg_total[13]~33_combout\);

-- Location: FF_X18_Y11_N27
\U4|reg_total[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(13));

-- Location: LCCOMB_X18_Y10_N14
\U4|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~13_combout\ = (\U4|Decoder0~12_combout\ & \U4|i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|Decoder0~12_combout\,
	datad => \U4|i\(3),
	combout => \U4|Decoder0~13_combout\);

-- Location: LCCOMB_X19_Y10_N12
\U4|reg_total[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[21]~20_combout\ = (\U4|Decoder0~7_combout\ & ((\U4|Decoder0~13_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~13_combout\ & ((\U4|reg_total\(21)))))) # (!\U4|Decoder0~7_combout\ & (((\U4|reg_total\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~7_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(21),
	datad => \U4|Decoder0~13_combout\,
	combout => \U4|reg_total[21]~20_combout\);

-- Location: FF_X19_Y10_N13
\U4|reg_total[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[21]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(21));

-- Location: LCCOMB_X17_Y9_N26
\U4|reg_total[20]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[20]~21_combout\ = (\U4|Decoder0~16_combout\ & ((\U4|i\(3) & (\U4|process_1~7_combout\)) # (!\U4|i\(3) & ((\U4|reg_total\(20)))))) # (!\U4|Decoder0~16_combout\ & (((\U4|reg_total\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~16_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(20),
	datad => \U4|i\(3),
	combout => \U4|reg_total[20]~21_combout\);

-- Location: FF_X17_Y9_N27
\U4|reg_total[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(20));

-- Location: LCCOMB_X18_Y11_N0
\U4|reg_total[12]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[12]~34_combout\ = (\U4|Decoder0~21_combout\ & ((\U4|Decoder0~7_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~7_combout\ & ((\U4|reg_total\(12)))))) # (!\U4|Decoder0~21_combout\ & (((\U4|reg_total\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~21_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(12),
	datad => \U4|Decoder0~7_combout\,
	combout => \U4|reg_total[12]~34_combout\);

-- Location: FF_X18_Y11_N1
\U4|reg_total[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[12]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(12));

-- Location: LCCOMB_X18_Y11_N30
\U4|reg_total[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[11]~29_combout\ = (\U4|Decoder0~20_combout\ & ((\U4|Decoder0~4_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~4_combout\ & (\U4|reg_total\(11))))) # (!\U4|Decoder0~20_combout\ & (((\U4|reg_total\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~20_combout\,
	datab => \U4|Decoder0~4_combout\,
	datac => \U4|reg_total\(11),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[11]~29_combout\);

-- Location: FF_X18_Y11_N31
\U4|reg_total[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[11]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(11));

-- Location: LCCOMB_X19_Y10_N2
\U4|reg_total[19]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[19]~22_combout\ = (\U4|Decoder0~4_combout\ & ((\U4|Decoder0~13_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~13_combout\ & ((\U4|reg_total\(19)))))) # (!\U4|Decoder0~4_combout\ & (((\U4|reg_total\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~4_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(19),
	datad => \U4|Decoder0~13_combout\,
	combout => \U4|reg_total[19]~22_combout\);

-- Location: FF_X19_Y10_N3
\U4|reg_total[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[19]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(19));

-- Location: LCCOMB_X17_Y9_N16
\U4|reg_total[18]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[18]~23_combout\ = (\U4|i\(2) & (((\U4|reg_total\(18))))) # (!\U4|i\(2) & ((\U4|Decoder0~15_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~15_combout\ & ((\U4|reg_total\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(2),
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(18),
	datad => \U4|Decoder0~15_combout\,
	combout => \U4|reg_total[18]~23_combout\);

-- Location: FF_X17_Y9_N17
\U4|reg_total[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[18]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(18));

-- Location: LCCOMB_X18_Y11_N28
\U4|reg_total[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[10]~30_combout\ = (\U4|Decoder0~21_combout\ & ((\U4|Decoder0~4_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~4_combout\ & (\U4|reg_total\(10))))) # (!\U4|Decoder0~21_combout\ & (((\U4|reg_total\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~21_combout\,
	datab => \U4|Decoder0~4_combout\,
	datac => \U4|reg_total\(10),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[10]~30_combout\);

-- Location: FF_X18_Y11_N29
\U4|reg_total[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[10]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(10));

-- Location: LCCOMB_X18_Y11_N12
\U4|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add3~4_combout\ = ((\U4|reg_total\(18) $ (\U4|reg_total\(10) $ (!\U4|Add3~3\)))) # (GND)
-- \U4|Add3~5\ = CARRY((\U4|reg_total\(18) & ((\U4|reg_total\(10)) # (!\U4|Add3~3\))) # (!\U4|reg_total\(18) & (\U4|reg_total\(10) & !\U4|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(18),
	datab => \U4|reg_total\(10),
	datad => VCC,
	cin => \U4|Add3~3\,
	combout => \U4|Add3~4_combout\,
	cout => \U4|Add3~5\);

-- Location: LCCOMB_X18_Y11_N14
\U4|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add3~6_combout\ = (\U4|reg_total\(11) & ((\U4|reg_total\(19) & (\U4|Add3~5\ & VCC)) # (!\U4|reg_total\(19) & (!\U4|Add3~5\)))) # (!\U4|reg_total\(11) & ((\U4|reg_total\(19) & (!\U4|Add3~5\)) # (!\U4|reg_total\(19) & ((\U4|Add3~5\) # (GND)))))
-- \U4|Add3~7\ = CARRY((\U4|reg_total\(11) & (!\U4|reg_total\(19) & !\U4|Add3~5\)) # (!\U4|reg_total\(11) & ((!\U4|Add3~5\) # (!\U4|reg_total\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(11),
	datab => \U4|reg_total\(19),
	datad => VCC,
	cin => \U4|Add3~5\,
	combout => \U4|Add3~6_combout\,
	cout => \U4|Add3~7\);

-- Location: LCCOMB_X18_Y11_N16
\U4|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add3~8_combout\ = ((\U4|reg_total\(20) $ (\U4|reg_total\(12) $ (!\U4|Add3~7\)))) # (GND)
-- \U4|Add3~9\ = CARRY((\U4|reg_total\(20) & ((\U4|reg_total\(12)) # (!\U4|Add3~7\))) # (!\U4|reg_total\(20) & (\U4|reg_total\(12) & !\U4|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(20),
	datab => \U4|reg_total\(12),
	datad => VCC,
	cin => \U4|Add3~7\,
	combout => \U4|Add3~8_combout\,
	cout => \U4|Add3~9\);

-- Location: LCCOMB_X18_Y11_N18
\U4|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add3~10_combout\ = (\U4|reg_total\(13) & ((\U4|reg_total\(21) & (\U4|Add3~9\ & VCC)) # (!\U4|reg_total\(21) & (!\U4|Add3~9\)))) # (!\U4|reg_total\(13) & ((\U4|reg_total\(21) & (!\U4|Add3~9\)) # (!\U4|reg_total\(21) & ((\U4|Add3~9\) # (GND)))))
-- \U4|Add3~11\ = CARRY((\U4|reg_total\(13) & (!\U4|reg_total\(21) & !\U4|Add3~9\)) # (!\U4|reg_total\(13) & ((!\U4|Add3~9\) # (!\U4|reg_total\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(13),
	datab => \U4|reg_total\(21),
	datad => VCC,
	cin => \U4|Add3~9\,
	combout => \U4|Add3~10_combout\,
	cout => \U4|Add3~11\);

-- Location: LCCOMB_X18_Y11_N20
\U4|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add3~12_combout\ = ((\U4|reg_total\(22) $ (\U4|reg_total\(14) $ (!\U4|Add3~11\)))) # (GND)
-- \U4|Add3~13\ = CARRY((\U4|reg_total\(22) & ((\U4|reg_total\(14)) # (!\U4|Add3~11\))) # (!\U4|reg_total\(22) & (\U4|reg_total\(14) & !\U4|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(22),
	datab => \U4|reg_total\(14),
	datad => VCC,
	cin => \U4|Add3~11\,
	combout => \U4|Add3~12_combout\,
	cout => \U4|Add3~13\);

-- Location: LCCOMB_X18_Y10_N20
\U4|sum[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[2]~13_combout\ = ((\U4|Add3~4_combout\ $ (\U4|Add2~4_combout\ $ (!\U4|sum[1]~11\)))) # (GND)
-- \U4|sum[2]~14\ = CARRY((\U4|Add3~4_combout\ & ((\U4|Add2~4_combout\) # (!\U4|sum[1]~11\))) # (!\U4|Add3~4_combout\ & (\U4|Add2~4_combout\ & !\U4|sum[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Add3~4_combout\,
	datab => \U4|Add2~4_combout\,
	datad => VCC,
	cin => \U4|sum[1]~11\,
	combout => \U4|sum[2]~13_combout\,
	cout => \U4|sum[2]~14\);

-- Location: LCCOMB_X18_Y10_N22
\U4|sum[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[3]~15_combout\ = (\U4|Add2~6_combout\ & ((\U4|Add3~6_combout\ & (\U4|sum[2]~14\ & VCC)) # (!\U4|Add3~6_combout\ & (!\U4|sum[2]~14\)))) # (!\U4|Add2~6_combout\ & ((\U4|Add3~6_combout\ & (!\U4|sum[2]~14\)) # (!\U4|Add3~6_combout\ & ((\U4|sum[2]~14\) 
-- # (GND)))))
-- \U4|sum[3]~16\ = CARRY((\U4|Add2~6_combout\ & (!\U4|Add3~6_combout\ & !\U4|sum[2]~14\)) # (!\U4|Add2~6_combout\ & ((!\U4|sum[2]~14\) # (!\U4|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Add2~6_combout\,
	datab => \U4|Add3~6_combout\,
	datad => VCC,
	cin => \U4|sum[2]~14\,
	combout => \U4|sum[3]~15_combout\,
	cout => \U4|sum[3]~16\);

-- Location: LCCOMB_X18_Y10_N24
\U4|sum[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[4]~17_combout\ = ((\U4|Add2~8_combout\ $ (\U4|Add3~8_combout\ $ (!\U4|sum[3]~16\)))) # (GND)
-- \U4|sum[4]~18\ = CARRY((\U4|Add2~8_combout\ & ((\U4|Add3~8_combout\) # (!\U4|sum[3]~16\))) # (!\U4|Add2~8_combout\ & (\U4|Add3~8_combout\ & !\U4|sum[3]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Add2~8_combout\,
	datab => \U4|Add3~8_combout\,
	datad => VCC,
	cin => \U4|sum[3]~16\,
	combout => \U4|sum[4]~17_combout\,
	cout => \U4|sum[4]~18\);

-- Location: LCCOMB_X18_Y10_N26
\U4|sum[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[5]~19_combout\ = (\U4|Add2~10_combout\ & ((\U4|Add3~10_combout\ & (\U4|sum[4]~18\ & VCC)) # (!\U4|Add3~10_combout\ & (!\U4|sum[4]~18\)))) # (!\U4|Add2~10_combout\ & ((\U4|Add3~10_combout\ & (!\U4|sum[4]~18\)) # (!\U4|Add3~10_combout\ & 
-- ((\U4|sum[4]~18\) # (GND)))))
-- \U4|sum[5]~20\ = CARRY((\U4|Add2~10_combout\ & (!\U4|Add3~10_combout\ & !\U4|sum[4]~18\)) # (!\U4|Add2~10_combout\ & ((!\U4|sum[4]~18\) # (!\U4|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Add2~10_combout\,
	datab => \U4|Add3~10_combout\,
	datad => VCC,
	cin => \U4|sum[4]~18\,
	combout => \U4|sum[5]~19_combout\,
	cout => \U4|sum[5]~20\);

-- Location: LCCOMB_X18_Y10_N28
\U4|sum[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[6]~21_combout\ = ((\U4|Add2~12_combout\ $ (\U4|Add3~12_combout\ $ (!\U4|sum[5]~20\)))) # (GND)
-- \U4|sum[6]~22\ = CARRY((\U4|Add2~12_combout\ & ((\U4|Add3~12_combout\) # (!\U4|sum[5]~20\))) # (!\U4|Add2~12_combout\ & (\U4|Add3~12_combout\ & !\U4|sum[5]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Add2~12_combout\,
	datab => \U4|Add3~12_combout\,
	datad => VCC,
	cin => \U4|sum[5]~20\,
	combout => \U4|sum[6]~21_combout\,
	cout => \U4|sum[6]~22\);

-- Location: FF_X18_Y10_N29
\U4|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|sum[6]~21_combout\,
	ena => \U4|sum[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|sum\(6));

-- Location: LCCOMB_X19_Y10_N22
\U4|reg_total[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[23]~18_combout\ = (\U4|Decoder0~8_combout\ & ((\U4|Decoder0~13_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~13_combout\ & ((\U4|reg_total\(23)))))) # (!\U4|Decoder0~8_combout\ & (((\U4|reg_total\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~8_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(23),
	datad => \U4|Decoder0~13_combout\,
	combout => \U4|reg_total[23]~18_combout\);

-- Location: FF_X19_Y10_N23
\U4|reg_total[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[23]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(23));

-- Location: LCCOMB_X18_Y11_N2
\U4|reg_total[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[15]~37_combout\ = (\U4|Decoder0~20_combout\ & ((\U4|Decoder0~8_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~8_combout\ & (\U4|reg_total\(15))))) # (!\U4|Decoder0~20_combout\ & (((\U4|reg_total\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~20_combout\,
	datab => \U4|Decoder0~8_combout\,
	datac => \U4|reg_total\(15),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[15]~37_combout\);

-- Location: FF_X18_Y11_N3
\U4|reg_total[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[15]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(15));

-- Location: LCCOMB_X18_Y11_N22
\U4|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add3~14_combout\ = \U4|reg_total\(23) $ (\U4|Add3~13\ $ (\U4|reg_total\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(23),
	datad => \U4|reg_total\(15),
	cin => \U4|Add3~13\,
	combout => \U4|Add3~14_combout\);

-- Location: LCCOMB_X17_Y10_N16
\U4|reg_total[31]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[31]~39_combout\ = (\U4|Decoder0~8_combout\ & ((\U4|Decoder0~22_combout\ & ((\U4|process_1~7_combout\))) # (!\U4|Decoder0~22_combout\ & (\U4|reg_total\(31))))) # (!\U4|Decoder0~8_combout\ & (((\U4|reg_total\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~8_combout\,
	datab => \U4|Decoder0~22_combout\,
	datac => \U4|reg_total\(31),
	datad => \U4|process_1~7_combout\,
	combout => \U4|reg_total[31]~39_combout\);

-- Location: FF_X17_Y10_N17
\U4|reg_total[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[31]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(31));

-- Location: LCCOMB_X17_Y10_N28
\U4|reg_total[39]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[39]~11_combout\ = (\U4|Decoder0~8_combout\ & ((\U4|Decoder0~10_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~10_combout\ & ((\U4|reg_total\(39)))))) # (!\U4|Decoder0~8_combout\ & (((\U4|reg_total\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~8_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(39),
	datad => \U4|Decoder0~10_combout\,
	combout => \U4|reg_total[39]~11_combout\);

-- Location: FF_X17_Y10_N29
\U4|reg_total[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[39]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(39));

-- Location: LCCOMB_X17_Y10_N14
\U4|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Add2~14_combout\ = \U4|reg_total\(31) $ (\U4|Add2~13\ $ (\U4|reg_total\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|reg_total\(31),
	datad => \U4|reg_total\(39),
	cin => \U4|Add2~13\,
	combout => \U4|Add2~14_combout\);

-- Location: LCCOMB_X18_Y10_N30
\U4|sum[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|sum[7]~23_combout\ = \U4|Add3~14_combout\ $ (\U4|sum[6]~22\ $ (\U4|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Add3~14_combout\,
	datad => \U4|Add2~14_combout\,
	cin => \U4|sum[6]~22\,
	combout => \U4|sum[7]~23_combout\);

-- Location: FF_X18_Y10_N31
\U4|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|sum[7]~23_combout\,
	ena => \U4|sum[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|sum\(7));

-- Location: LCCOMB_X19_Y10_N18
\U4|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Decoder0~6_combout\ = (\U4|i\(0) & \U4|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|i\(0),
	datad => \U4|Decoder0~1_combout\,
	combout => \U4|Decoder0~6_combout\);

-- Location: LCCOMB_X19_Y10_N28
\U4|reg_total[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[7]~9_combout\ = (\U4|Decoder0~8_combout\ & ((\U4|Decoder0~6_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~6_combout\ & ((\U4|reg_total\(7)))))) # (!\U4|Decoder0~8_combout\ & (((\U4|reg_total\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~8_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(7),
	datad => \U4|Decoder0~6_combout\,
	combout => \U4|reg_total[7]~9_combout\);

-- Location: FF_X19_Y10_N29
\U4|reg_total[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(7));

-- Location: LCCOMB_X18_Y10_N4
\U4|RH[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|RH[7]~3_combout\ = (\U4|reg_total\(6) & (\U4|sum\(6) & (\U4|sum\(7) $ (!\U4|reg_total\(7))))) # (!\U4|reg_total\(6) & (!\U4|sum\(6) & (\U4|sum\(7) $ (!\U4|reg_total\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(6),
	datab => \U4|sum\(6),
	datac => \U4|sum\(7),
	datad => \U4|reg_total\(7),
	combout => \U4|RH[7]~3_combout\);

-- Location: FF_X18_Y10_N23
\U4|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|sum[3]~15_combout\,
	ena => \U4|sum[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|sum\(3));

-- Location: LCCOMB_X18_Y10_N2
\U4|reg_total[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[2]~4_combout\ = (\U4|Decoder0~4_combout\ & ((\U4|Decoder0~5_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~5_combout\ & ((\U4|reg_total\(2)))))) # (!\U4|Decoder0~4_combout\ & (((\U4|reg_total\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~4_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(2),
	datad => \U4|Decoder0~5_combout\,
	combout => \U4|reg_total[2]~4_combout\);

-- Location: FF_X18_Y10_N3
\U4|reg_total[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(2));

-- Location: LCCOMB_X19_Y10_N8
\U4|reg_total[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[3]~5_combout\ = (\U4|Decoder0~4_combout\ & ((\U4|Decoder0~6_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~6_combout\ & ((\U4|reg_total\(3)))))) # (!\U4|Decoder0~4_combout\ & (((\U4|reg_total\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~4_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(3),
	datad => \U4|Decoder0~6_combout\,
	combout => \U4|reg_total[3]~5_combout\);

-- Location: FF_X19_Y10_N9
\U4|reg_total[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(3));

-- Location: FF_X18_Y10_N21
\U4|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|sum[2]~13_combout\,
	ena => \U4|sum[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|sum\(2));

-- Location: LCCOMB_X18_Y10_N0
\U4|RH[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|RH[7]~1_combout\ = (\U4|sum\(3) & (\U4|reg_total\(3) & (\U4|reg_total\(2) $ (!\U4|sum\(2))))) # (!\U4|sum\(3) & (!\U4|reg_total\(3) & (\U4|reg_total\(2) $ (!\U4|sum\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sum\(3),
	datab => \U4|reg_total\(2),
	datac => \U4|reg_total\(3),
	datad => \U4|sum\(2),
	combout => \U4|RH[7]~1_combout\);

-- Location: LCCOMB_X18_Y10_N10
\U4|reg_total[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[4]~6_combout\ = (\U4|Decoder0~7_combout\ & ((\U4|Decoder0~5_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~5_combout\ & ((\U4|reg_total\(4)))))) # (!\U4|Decoder0~7_combout\ & (((\U4|reg_total\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~7_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(4),
	datad => \U4|Decoder0~5_combout\,
	combout => \U4|reg_total[4]~6_combout\);

-- Location: FF_X18_Y10_N11
\U4|reg_total[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(4));

-- Location: FF_X18_Y10_N25
\U4|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|sum[4]~17_combout\,
	ena => \U4|sum[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|sum\(4));

-- Location: FF_X18_Y10_N27
\U4|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|sum[5]~19_combout\,
	ena => \U4|sum[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|sum\(5));

-- Location: LCCOMB_X19_Y10_N6
\U4|reg_total[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|reg_total[5]~7_combout\ = (\U4|Decoder0~7_combout\ & ((\U4|Decoder0~6_combout\ & (\U4|process_1~7_combout\)) # (!\U4|Decoder0~6_combout\ & ((\U4|reg_total\(5)))))) # (!\U4|Decoder0~7_combout\ & (((\U4|reg_total\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Decoder0~7_combout\,
	datab => \U4|process_1~7_combout\,
	datac => \U4|reg_total\(5),
	datad => \U4|Decoder0~6_combout\,
	combout => \U4|reg_total[5]~7_combout\);

-- Location: FF_X19_Y10_N7
\U4|reg_total[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|reg_total[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|reg_total\(5));

-- Location: LCCOMB_X18_Y10_N8
\U4|RH[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|RH[7]~2_combout\ = (\U4|reg_total\(4) & (\U4|sum\(4) & (\U4|sum\(5) $ (!\U4|reg_total\(5))))) # (!\U4|reg_total\(4) & (!\U4|sum\(4) & (\U4|sum\(5) $ (!\U4|reg_total\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|reg_total\(4),
	datab => \U4|sum\(4),
	datac => \U4|sum\(5),
	datad => \U4|reg_total\(5),
	combout => \U4|RH[7]~2_combout\);

-- Location: LCCOMB_X19_Y10_N14
\U4|RH[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|RH[7]~4_combout\ = (\U4|RH[7]~0_combout\ & (\U4|RH[7]~3_combout\ & (\U4|RH[7]~1_combout\ & \U4|RH[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH[7]~0_combout\,
	datab => \U4|RH[7]~3_combout\,
	datac => \U4|RH[7]~1_combout\,
	datad => \U4|RH[7]~2_combout\,
	combout => \U4|RH[7]~4_combout\);

-- Location: LCCOMB_X25_Y8_N20
\U4|estados[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|estados[2]~4_combout\ = (\U4|estados\(1) & (!\U4|estados\(3) & \U4|estados\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|estados\(1),
	datac => \U4|estados\(3),
	datad => \U4|estados\(0),
	combout => \U4|estados[2]~4_combout\);

-- Location: LCCOMB_X25_Y8_N2
\U4|estados[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|estados[2]~5_combout\ = (\U4|estados[2]~4_combout\ & ((\U4|estados\(2) & (!\U4|RH[7]~4_combout\)) # (!\U4|estados\(2) & ((\U4|flanco_bajada~q\))))) # (!\U4|estados[2]~4_combout\ & (((\U4|estados\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH[7]~4_combout\,
	datab => \U4|estados[2]~4_combout\,
	datac => \U4|estados\(2),
	datad => \U4|flanco_bajada~q\,
	combout => \U4|estados[2]~5_combout\);

-- Location: FF_X25_Y8_N3
\U4|estados[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|estados[2]~5_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|estados\(2));

-- Location: LCCOMB_X24_Y8_N6
\U4|enable_cont~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|enable_cont~0_combout\ = (\U4|estados\(2) & (\U4|flanco_bajada~q\)) # (!\U4|estados\(2) & ((\U4|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|flanco_bajada~q\,
	datac => \U4|Equal3~4_combout\,
	datad => \U4|estados\(2),
	combout => \U4|enable_cont~0_combout\);

-- Location: LCCOMB_X24_Y8_N20
\U4|enable_cont~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|enable_cont~1_combout\ = (\U4|estados\(0) & ((\U4|Equal0~8_combout\))) # (!\U4|estados\(0) & (\U4|enable_cont~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|enable_cont~0_combout\,
	datac => \U4|Equal0~8_combout\,
	datad => \U4|estados\(0),
	combout => \U4|enable_cont~1_combout\);

-- Location: LCCOMB_X24_Y8_N26
\U4|enable_cont~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|enable_cont~2_combout\ = (\Start~input_o\ & !\U4|estados\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Start~input_o\,
	datad => \U4|estados\(1),
	combout => \U4|enable_cont~2_combout\);

-- Location: LCCOMB_X24_Y8_N16
\U4|enable_cont~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|enable_cont~3_combout\ = (\U4|enable_cont~2_combout\ & ((\U4|estados\(2) & (!\U4|estados\(0) & !\U4|estados\(3))) # (!\U4|estados\(2) & (\U4|estados\(0) $ (\U4|estados\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|estados\(2),
	datab => \U4|estados\(0),
	datac => \U4|enable_cont~2_combout\,
	datad => \U4|estados\(3),
	combout => \U4|enable_cont~3_combout\);

-- Location: LCCOMB_X24_Y8_N4
\U4|enable_cont~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|enable_cont~4_combout\ = (\U4|enable_cont~3_combout\ & (\U4|estados\(2) $ ((\U4|enable_cont~1_combout\)))) # (!\U4|enable_cont~3_combout\ & (((\U4|enable_cont~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|estados\(2),
	datab => \U4|enable_cont~1_combout\,
	datac => \U4|enable_cont~q\,
	datad => \U4|enable_cont~3_combout\,
	combout => \U4|enable_cont~4_combout\);

-- Location: FF_X24_Y8_N5
\U4|enable_cont\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|enable_cont~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|enable_cont~q\);

-- Location: FF_X19_Y8_N7
\U4|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[0]~27_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(0));

-- Location: LCCOMB_X19_Y8_N8
\U4|cont[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[1]~29_combout\ = (\U4|cont\(1) & (!\U4|cont[0]~28\)) # (!\U4|cont\(1) & ((\U4|cont[0]~28\) # (GND)))
-- \U4|cont[1]~30\ = CARRY((!\U4|cont[0]~28\) # (!\U4|cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(1),
	datad => VCC,
	cin => \U4|cont[0]~28\,
	combout => \U4|cont[1]~29_combout\,
	cout => \U4|cont[1]~30\);

-- Location: FF_X19_Y8_N9
\U4|cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[1]~29_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(1));

-- Location: LCCOMB_X19_Y8_N10
\U4|cont[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[2]~31_combout\ = (\U4|cont\(2) & (\U4|cont[1]~30\ $ (GND))) # (!\U4|cont\(2) & (!\U4|cont[1]~30\ & VCC))
-- \U4|cont[2]~32\ = CARRY((\U4|cont\(2) & !\U4|cont[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(2),
	datad => VCC,
	cin => \U4|cont[1]~30\,
	combout => \U4|cont[2]~31_combout\,
	cout => \U4|cont[2]~32\);

-- Location: FF_X19_Y8_N11
\U4|cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[2]~31_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(2));

-- Location: LCCOMB_X19_Y8_N12
\U4|cont[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[3]~33_combout\ = (\U4|cont\(3) & (!\U4|cont[2]~32\)) # (!\U4|cont\(3) & ((\U4|cont[2]~32\) # (GND)))
-- \U4|cont[3]~34\ = CARRY((!\U4|cont[2]~32\) # (!\U4|cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(3),
	datad => VCC,
	cin => \U4|cont[2]~32\,
	combout => \U4|cont[3]~33_combout\,
	cout => \U4|cont[3]~34\);

-- Location: FF_X19_Y8_N13
\U4|cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[3]~33_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(3));

-- Location: LCCOMB_X19_Y8_N14
\U4|cont[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[4]~35_combout\ = (\U4|cont\(4) & (\U4|cont[3]~34\ $ (GND))) # (!\U4|cont\(4) & (!\U4|cont[3]~34\ & VCC))
-- \U4|cont[4]~36\ = CARRY((\U4|cont\(4) & !\U4|cont[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(4),
	datad => VCC,
	cin => \U4|cont[3]~34\,
	combout => \U4|cont[4]~35_combout\,
	cout => \U4|cont[4]~36\);

-- Location: FF_X19_Y8_N15
\U4|cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[4]~35_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(4));

-- Location: LCCOMB_X19_Y8_N16
\U4|cont[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[5]~37_combout\ = (\U4|cont\(5) & (!\U4|cont[4]~36\)) # (!\U4|cont\(5) & ((\U4|cont[4]~36\) # (GND)))
-- \U4|cont[5]~38\ = CARRY((!\U4|cont[4]~36\) # (!\U4|cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(5),
	datad => VCC,
	cin => \U4|cont[4]~36\,
	combout => \U4|cont[5]~37_combout\,
	cout => \U4|cont[5]~38\);

-- Location: FF_X19_Y8_N17
\U4|cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[5]~37_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(5));

-- Location: LCCOMB_X19_Y8_N18
\U4|cont[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[6]~39_combout\ = (\U4|cont\(6) & (\U4|cont[5]~38\ $ (GND))) # (!\U4|cont\(6) & (!\U4|cont[5]~38\ & VCC))
-- \U4|cont[6]~40\ = CARRY((\U4|cont\(6) & !\U4|cont[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(6),
	datad => VCC,
	cin => \U4|cont[5]~38\,
	combout => \U4|cont[6]~39_combout\,
	cout => \U4|cont[6]~40\);

-- Location: FF_X19_Y8_N19
\U4|cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[6]~39_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(6));

-- Location: LCCOMB_X19_Y8_N20
\U4|cont[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[7]~41_combout\ = (\U4|cont\(7) & (!\U4|cont[6]~40\)) # (!\U4|cont\(7) & ((\U4|cont[6]~40\) # (GND)))
-- \U4|cont[7]~42\ = CARRY((!\U4|cont[6]~40\) # (!\U4|cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(7),
	datad => VCC,
	cin => \U4|cont[6]~40\,
	combout => \U4|cont[7]~41_combout\,
	cout => \U4|cont[7]~42\);

-- Location: FF_X19_Y8_N21
\U4|cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[7]~41_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(7));

-- Location: LCCOMB_X19_Y8_N22
\U4|cont[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[8]~43_combout\ = (\U4|cont\(8) & (\U4|cont[7]~42\ $ (GND))) # (!\U4|cont\(8) & (!\U4|cont[7]~42\ & VCC))
-- \U4|cont[8]~44\ = CARRY((\U4|cont\(8) & !\U4|cont[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(8),
	datad => VCC,
	cin => \U4|cont[7]~42\,
	combout => \U4|cont[8]~43_combout\,
	cout => \U4|cont[8]~44\);

-- Location: FF_X19_Y8_N23
\U4|cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[8]~43_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(8));

-- Location: LCCOMB_X19_Y8_N24
\U4|cont[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[9]~45_combout\ = (\U4|cont\(9) & (!\U4|cont[8]~44\)) # (!\U4|cont\(9) & ((\U4|cont[8]~44\) # (GND)))
-- \U4|cont[9]~46\ = CARRY((!\U4|cont[8]~44\) # (!\U4|cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(9),
	datad => VCC,
	cin => \U4|cont[8]~44\,
	combout => \U4|cont[9]~45_combout\,
	cout => \U4|cont[9]~46\);

-- Location: FF_X19_Y8_N25
\U4|cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[9]~45_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(9));

-- Location: LCCOMB_X19_Y8_N26
\U4|cont[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[10]~47_combout\ = (\U4|cont\(10) & (\U4|cont[9]~46\ $ (GND))) # (!\U4|cont\(10) & (!\U4|cont[9]~46\ & VCC))
-- \U4|cont[10]~48\ = CARRY((\U4|cont\(10) & !\U4|cont[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(10),
	datad => VCC,
	cin => \U4|cont[9]~46\,
	combout => \U4|cont[10]~47_combout\,
	cout => \U4|cont[10]~48\);

-- Location: FF_X19_Y8_N27
\U4|cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[10]~47_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(10));

-- Location: LCCOMB_X19_Y8_N28
\U4|cont[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[11]~49_combout\ = (\U4|cont\(11) & (!\U4|cont[10]~48\)) # (!\U4|cont\(11) & ((\U4|cont[10]~48\) # (GND)))
-- \U4|cont[11]~50\ = CARRY((!\U4|cont[10]~48\) # (!\U4|cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(11),
	datad => VCC,
	cin => \U4|cont[10]~48\,
	combout => \U4|cont[11]~49_combout\,
	cout => \U4|cont[11]~50\);

-- Location: FF_X19_Y8_N29
\U4|cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[11]~49_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(11));

-- Location: LCCOMB_X19_Y8_N30
\U4|cont[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[12]~51_combout\ = (\U4|cont\(12) & (\U4|cont[11]~50\ $ (GND))) # (!\U4|cont\(12) & (!\U4|cont[11]~50\ & VCC))
-- \U4|cont[12]~52\ = CARRY((\U4|cont\(12) & !\U4|cont[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(12),
	datad => VCC,
	cin => \U4|cont[11]~50\,
	combout => \U4|cont[12]~51_combout\,
	cout => \U4|cont[12]~52\);

-- Location: FF_X19_Y8_N31
\U4|cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[12]~51_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(12));

-- Location: LCCOMB_X19_Y7_N0
\U4|cont[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[13]~53_combout\ = (\U4|cont\(13) & (!\U4|cont[12]~52\)) # (!\U4|cont\(13) & ((\U4|cont[12]~52\) # (GND)))
-- \U4|cont[13]~54\ = CARRY((!\U4|cont[12]~52\) # (!\U4|cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(13),
	datad => VCC,
	cin => \U4|cont[12]~52\,
	combout => \U4|cont[13]~53_combout\,
	cout => \U4|cont[13]~54\);

-- Location: FF_X19_Y7_N1
\U4|cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[13]~53_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(13));

-- Location: LCCOMB_X19_Y7_N2
\U4|cont[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[14]~55_combout\ = (\U4|cont\(14) & (\U4|cont[13]~54\ $ (GND))) # (!\U4|cont\(14) & (!\U4|cont[13]~54\ & VCC))
-- \U4|cont[14]~56\ = CARRY((\U4|cont\(14) & !\U4|cont[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(14),
	datad => VCC,
	cin => \U4|cont[13]~54\,
	combout => \U4|cont[14]~55_combout\,
	cout => \U4|cont[14]~56\);

-- Location: FF_X19_Y7_N3
\U4|cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[14]~55_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(14));

-- Location: LCCOMB_X19_Y7_N4
\U4|cont[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|cont[15]~57_combout\ = (\U4|cont\(15) & (!\U4|cont[14]~56\)) # (!\U4|cont\(15) & ((\U4|cont[14]~56\) # (GND)))
-- \U4|cont[15]~58\ = CARRY((!\U4|cont[14]~56\) # (!\U4|cont\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|cont\(15),
	datad => VCC,
	cin => \U4|cont[14]~56\,
	combout => \U4|cont[15]~57_combout\,
	cout => \U4|cont[15]~58\);

-- Location: FF_X19_Y7_N5
\U4|cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[15]~57_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(15));

-- Location: FF_X19_Y7_N7
\U4|cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|cont[16]~59_combout\,
	sclr => \U4|ALT_INV_enable_cont~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|cont\(16));

-- Location: LCCOMB_X18_Y7_N26
\U4|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~6_combout\ = (\U4|cont\(16) & (\U4|cont\(18) & (!\U4|cont\(17) & \U4|cont\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(16),
	datab => \U4|cont\(18),
	datac => \U4|cont\(17),
	datad => \U4|cont\(15),
	combout => \U4|Equal0~6_combout\);

-- Location: LCCOMB_X18_Y8_N24
\U4|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~5_combout\ = (\U4|cont\(14) & (\U4|cont\(8) & (!\U4|cont\(7) & !\U4|cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(14),
	datab => \U4|cont\(8),
	datac => \U4|cont\(7),
	datad => \U4|cont\(6),
	combout => \U4|Equal0~5_combout\);

-- Location: LCCOMB_X18_Y8_N30
\U4|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~4_combout\ = (!\U4|cont\(4) & (!\U4|cont\(3) & (!\U4|cont\(2) & !\U4|cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(4),
	datab => \U4|cont\(3),
	datac => \U4|cont\(2),
	datad => \U4|cont\(0),
	combout => \U4|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y7_N8
\U4|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal0~7_combout\ = (\U4|Equal0~6_combout\ & (\U4|Equal0~5_combout\ & (\U4|Equal0~4_combout\ & !\U4|cont\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal0~6_combout\,
	datab => \U4|Equal0~5_combout\,
	datac => \U4|Equal0~4_combout\,
	datad => \U4|cont\(25),
	combout => \U4|Equal0~7_combout\);

-- Location: LCCOMB_X19_Y8_N0
\U4|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal3~0_combout\ = (\U4|cont\(10)) # ((\U4|cont\(9)) # ((\U4|cont\(1)) # (\U4|cont\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(10),
	datab => \U4|cont\(9),
	datac => \U4|cont\(1),
	datad => \U4|cont\(5),
	combout => \U4|Equal3~0_combout\);

-- Location: LCCOMB_X18_Y7_N14
\U4|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal3~2_combout\ = (((!\U4|cont\(21)) # (!\U4|cont\(20))) # (!\U4|cont\(22))) # (!\U4|cont\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(23),
	datab => \U4|cont\(22),
	datac => \U4|cont\(20),
	datad => \U4|cont\(21),
	combout => \U4|Equal3~2_combout\);

-- Location: LCCOMB_X18_Y7_N28
\U4|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal3~3_combout\ = ((\U4|Equal3~2_combout\) # (!\U4|cont\(24))) # (!\U4|cont\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(26),
	datab => \U4|Equal3~2_combout\,
	datad => \U4|cont\(24),
	combout => \U4|Equal3~3_combout\);

-- Location: LCCOMB_X21_Y7_N28
\U4|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal3~1_combout\ = (\U4|cont\(11)) # (((\U4|cont\(19)) # (\U4|cont\(12))) # (!\U4|cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont\(11),
	datab => \U4|cont\(13),
	datac => \U4|cont\(19),
	datad => \U4|cont\(12),
	combout => \U4|Equal3~1_combout\);

-- Location: LCCOMB_X21_Y7_N26
\U4|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Equal3~4_combout\ = ((\U4|Equal3~0_combout\) # ((\U4|Equal3~3_combout\) # (\U4|Equal3~1_combout\))) # (!\U4|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Equal0~7_combout\,
	datab => \U4|Equal3~0_combout\,
	datac => \U4|Equal3~3_combout\,
	datad => \U4|Equal3~1_combout\,
	combout => \U4|Equal3~4_combout\);

-- Location: LCCOMB_X24_Y8_N8
\U4|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux3~0_combout\ = (\U4|Equal3~4_combout\ & !\U4|estados\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|Equal3~4_combout\,
	datad => \U4|estados\(1),
	combout => \U4|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y8_N10
\U4|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux3~1_combout\ = (!\U4|estados\(2) & ((\U4|estados\(1) & (!\U4|flanco_bajada~q\)) # (!\U4|estados\(1) & ((\U4|Equal0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|flanco_bajada~q\,
	datab => \U4|estados\(1),
	datac => \U4|Equal0~8_combout\,
	datad => \U4|estados\(2),
	combout => \U4|Mux3~1_combout\);

-- Location: LCCOMB_X25_Y8_N0
\U4|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux3~2_combout\ = (\U4|estados\(1) & (((\U4|estados\(2)) # (!\DATA~input_o\)))) # (!\U4|estados\(1) & ((\U4|flanco_bajada~q\) # ((!\U4|estados\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|flanco_bajada~q\,
	datab => \U4|estados\(1),
	datac => \U4|estados\(2),
	datad => \DATA~input_o\,
	combout => \U4|Mux3~2_combout\);

-- Location: LCCOMB_X25_Y8_N10
\U4|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux5~0_combout\ = (\U4|estados\(3) & (((\U4|estados\(0))))) # (!\U4|estados\(3) & ((\U4|estados\(0) & (\U4|Mux3~1_combout\)) # (!\U4|estados\(0) & ((\U4|Mux3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Mux3~1_combout\,
	datab => \U4|Mux3~2_combout\,
	datac => \U4|estados\(3),
	datad => \U4|estados\(0),
	combout => \U4|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y8_N24
\U4|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux5~1_combout\ = (\U4|estados\(2) & (((\U4|Mux5~0_combout\)))) # (!\U4|estados\(2) & ((\U4|estados\(3) & (!\U4|Mux3~0_combout\ & !\U4|Mux5~0_combout\)) # (!\U4|estados\(3) & ((\U4|Mux5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|Mux3~0_combout\,
	datab => \U4|estados\(2),
	datac => \U4|estados\(3),
	datad => \U4|Mux5~0_combout\,
	combout => \U4|Mux5~1_combout\);

-- Location: FF_X25_Y8_N25
\U4|estados[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|Mux5~1_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|estados\(0));

-- Location: LCCOMB_X25_Y8_N4
\U4|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|Mux2~0_combout\ = (\U4|estados\(0) & ((\U4|estados\(1) & (\U4|estados\(2))) # (!\U4|estados\(1) & ((\U4|estados\(3)))))) # (!\U4|estados\(0) & (((\U4|estados\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|estados\(0),
	datab => \U4|estados\(2),
	datac => \U4|estados\(3),
	datad => \U4|estados\(1),
	combout => \U4|Mux2~0_combout\);

-- Location: FF_X25_Y8_N5
\U4|estados[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|Mux2~0_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|estados\(3));

-- Location: LCCOMB_X25_Y8_N22
\U4|DATA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|DATA~1_combout\ = (\Start~input_o\ & (!\U4|estados\(3) & !\U4|estados\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Start~input_o\,
	datac => \U4|estados\(3),
	datad => \U4|estados\(2),
	combout => \U4|DATA~1_combout\);

-- Location: LCCOMB_X25_Y8_N12
\U4|DATA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|DATA~2_combout\ = (\U4|DATA~1_combout\ & (\U4|estados\(0) & ((\U4|DATA~en_q\) # (!\U4|estados\(1))))) # (!\U4|DATA~1_combout\ & (((\U4|DATA~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|DATA~1_combout\,
	datab => \U4|estados\(1),
	datac => \U4|DATA~en_q\,
	datad => \U4|estados\(0),
	combout => \U4|DATA~2_combout\);

-- Location: FF_X25_Y8_N13
\U4|DATA~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|DATA~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|DATA~en_q\);

-- Location: LCCOMB_X8_Y18_N0
\u1|conta_enable[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[0]~16_combout\ = \u1|conta_enable\(0) $ (VCC)
-- \u1|conta_enable[0]~17\ = CARRY(\u1|conta_enable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(0),
	datad => VCC,
	combout => \u1|conta_enable[0]~16_combout\,
	cout => \u1|conta_enable[0]~17\);

-- Location: LCCOMB_X10_Y16_N10
\u1|conta_delay[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[0]~22_combout\ = \u1|conta_delay\(0) $ (VCC)
-- \u1|conta_delay[0]~23\ = CARRY(\u1|conta_delay\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(0),
	datad => VCC,
	combout => \u1|conta_delay[0]~22_combout\,
	cout => \u1|conta_delay[0]~23\);

-- Location: LCCOMB_X12_Y13_N0
\u1|edo~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~17_combout\ = (!\u1|edo\(3) & !\u1|edo\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(3),
	datad => \u1|edo\(4),
	combout => \u1|edo~17_combout\);

-- Location: LCCOMB_X11_Y14_N30
\u1|DATA~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~33_combout\ = (!\u1|edo\(1) & !\u1|edo\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|edo\(1),
	datad => \u1|edo\(5),
	combout => \u1|DATA~33_combout\);

-- Location: LCCOMB_X11_Y14_N20
\u1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~4_combout\ = (!\u1|edo\(6) & !\u1|edo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|edo\(6),
	datad => \u1|edo\(0),
	combout => \u1|Equal0~4_combout\);

-- Location: LCCOMB_X11_Y14_N4
\u1|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~10_combout\ = (!\u1|edo\(2) & (\u1|edo~17_combout\ & (\u1|DATA~33_combout\ & \u1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo~17_combout\,
	datac => \u1|DATA~33_combout\,
	datad => \u1|Equal0~4_combout\,
	combout => \u1|Equal0~10_combout\);

-- Location: LCCOMB_X10_Y15_N8
\u1|conta_delay[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[15]~56_combout\ = (\u1|conta_delay\(15) & (!\u1|conta_delay[14]~55\)) # (!\u1|conta_delay\(15) & ((\u1|conta_delay[14]~55\) # (GND)))
-- \u1|conta_delay[15]~57\ = CARRY((!\u1|conta_delay[14]~55\) # (!\u1|conta_delay\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(15),
	datad => VCC,
	cin => \u1|conta_delay[14]~55\,
	combout => \u1|conta_delay[15]~56_combout\,
	cout => \u1|conta_delay[15]~57\);

-- Location: LCCOMB_X10_Y15_N10
\u1|conta_delay[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[16]~58_combout\ = (\u1|conta_delay\(16) & (\u1|conta_delay[15]~57\ $ (GND))) # (!\u1|conta_delay\(16) & (!\u1|conta_delay[15]~57\ & VCC))
-- \u1|conta_delay[16]~59\ = CARRY((\u1|conta_delay\(16) & !\u1|conta_delay[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(16),
	datad => VCC,
	cin => \u1|conta_delay[15]~57\,
	combout => \u1|conta_delay[16]~58_combout\,
	cout => \u1|conta_delay[16]~59\);

-- Location: LCCOMB_X11_Y14_N2
\u1|conta_delay[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[4]~42_combout\ = (!\u1|edo\(4) & ((\u1|edo\(0) & (\u1|edo\(2) & !\u1|edo\(3))) # (!\u1|edo\(0) & (!\u1|edo\(2) & \u1|edo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datab => \u1|edo\(0),
	datac => \u1|edo\(2),
	datad => \u1|edo\(3),
	combout => \u1|conta_delay[4]~42_combout\);

-- Location: LCCOMB_X11_Y14_N0
\u1|conta_delay[4]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[4]~43_combout\ = (\u1|Equal0~10_combout\) # ((\u1|DATA~33_combout\ & (!\u1|edo\(6) & \u1|conta_delay[4]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~33_combout\,
	datab => \u1|edo\(6),
	datac => \u1|Equal0~10_combout\,
	datad => \u1|conta_delay[4]~42_combout\,
	combout => \u1|conta_delay[4]~43_combout\);

-- Location: FF_X10_Y15_N11
\u1|conta_delay[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[16]~58_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(16));

-- Location: LCCOMB_X10_Y15_N12
\u1|conta_delay[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[17]~60_combout\ = (\u1|conta_delay\(17) & (!\u1|conta_delay[16]~59\)) # (!\u1|conta_delay\(17) & ((\u1|conta_delay[16]~59\) # (GND)))
-- \u1|conta_delay[17]~61\ = CARRY((!\u1|conta_delay[16]~59\) # (!\u1|conta_delay\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(17),
	datad => VCC,
	cin => \u1|conta_delay[16]~59\,
	combout => \u1|conta_delay[17]~60_combout\,
	cout => \u1|conta_delay[17]~61\);

-- Location: FF_X10_Y15_N13
\u1|conta_delay[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[17]~60_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(17));

-- Location: LCCOMB_X10_Y15_N14
\u1|conta_delay[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[18]~62_combout\ = (\u1|conta_delay\(18) & (\u1|conta_delay[17]~61\ $ (GND))) # (!\u1|conta_delay\(18) & (!\u1|conta_delay[17]~61\ & VCC))
-- \u1|conta_delay[18]~63\ = CARRY((\u1|conta_delay\(18) & !\u1|conta_delay[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(18),
	datad => VCC,
	cin => \u1|conta_delay[17]~61\,
	combout => \u1|conta_delay[18]~62_combout\,
	cout => \u1|conta_delay[18]~63\);

-- Location: FF_X10_Y15_N15
\u1|conta_delay[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[18]~62_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(18));

-- Location: LCCOMB_X10_Y16_N2
\u1|Equal12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal12~4_combout\ = (\u1|conta_delay\(18) & (!\u1|conta_delay\(4) & (\u1|conta_delay\(15) & \u1|conta_delay\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(18),
	datab => \u1|conta_delay\(4),
	datac => \u1|conta_delay\(15),
	datad => \u1|conta_delay\(0),
	combout => \u1|Equal12~4_combout\);

-- Location: LCCOMB_X11_Y16_N12
\u1|Equal12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal12~5_combout\ = (!\u1|conta_delay\(11) & (\u1|conta_delay\(7) & (!\u1|conta_delay\(3) & \u1|Equal12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(11),
	datab => \u1|conta_delay\(7),
	datac => \u1|conta_delay\(3),
	datad => \u1|Equal12~4_combout\,
	combout => \u1|Equal12~5_combout\);

-- Location: LCCOMB_X10_Y16_N8
\u1|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal12~0_combout\ = (\u1|conta_delay\(10) & (!\u1|conta_delay\(2) & (\u1|conta_delay\(8) & !\u1|conta_delay\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(10),
	datab => \u1|conta_delay\(2),
	datac => \u1|conta_delay\(8),
	datad => \u1|conta_delay\(1),
	combout => \u1|Equal12~0_combout\);

-- Location: LCCOMB_X10_Y15_N16
\u1|conta_delay[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[19]~64_combout\ = (\u1|conta_delay\(19) & (!\u1|conta_delay[18]~63\)) # (!\u1|conta_delay\(19) & ((\u1|conta_delay[18]~63\) # (GND)))
-- \u1|conta_delay[19]~65\ = CARRY((!\u1|conta_delay[18]~63\) # (!\u1|conta_delay\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(19),
	datad => VCC,
	cin => \u1|conta_delay[18]~63\,
	combout => \u1|conta_delay[19]~64_combout\,
	cout => \u1|conta_delay[19]~65\);

-- Location: FF_X10_Y15_N17
\u1|conta_delay[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[19]~64_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(19));

-- Location: LCCOMB_X10_Y15_N18
\u1|conta_delay[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[20]~66_combout\ = (\u1|conta_delay\(20) & (\u1|conta_delay[19]~65\ $ (GND))) # (!\u1|conta_delay\(20) & (!\u1|conta_delay[19]~65\ & VCC))
-- \u1|conta_delay[20]~67\ = CARRY((\u1|conta_delay\(20) & !\u1|conta_delay[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(20),
	datad => VCC,
	cin => \u1|conta_delay[19]~65\,
	combout => \u1|conta_delay[20]~66_combout\,
	cout => \u1|conta_delay[20]~67\);

-- Location: FF_X10_Y15_N19
\u1|conta_delay[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[20]~66_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(20));

-- Location: LCCOMB_X10_Y15_N22
\u1|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal12~1_combout\ = (\u1|Equal12~0_combout\ & (!\u1|conta_delay\(20) & (\u1|conta_delay\(13) & \u1|conta_delay\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal12~0_combout\,
	datab => \u1|conta_delay\(20),
	datac => \u1|conta_delay\(13),
	datad => \u1|conta_delay\(16),
	combout => \u1|Equal12~1_combout\);

-- Location: LCCOMB_X10_Y15_N24
\u1|Equal12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal12~2_combout\ = (\u1|conta_delay\(6) & (\u1|conta_delay\(5) & (!\u1|conta_delay\(9) & \u1|conta_delay\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(6),
	datab => \u1|conta_delay\(5),
	datac => \u1|conta_delay\(9),
	datad => \u1|conta_delay\(12),
	combout => \u1|Equal12~2_combout\);

-- Location: LCCOMB_X10_Y15_N20
\u1|conta_delay[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[21]~68_combout\ = \u1|conta_delay[20]~67\ $ (\u1|conta_delay\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|conta_delay\(21),
	cin => \u1|conta_delay[20]~67\,
	combout => \u1|conta_delay[21]~68_combout\);

-- Location: FF_X10_Y15_N21
\u1|conta_delay[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[21]~68_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(21));

-- Location: LCCOMB_X10_Y15_N30
\u1|Equal12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal12~3_combout\ = (\u1|conta_delay\(14) & (!\u1|conta_delay\(19) & (!\u1|conta_delay\(17) & !\u1|conta_delay\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(14),
	datab => \u1|conta_delay\(19),
	datac => \u1|conta_delay\(17),
	datad => \u1|conta_delay\(21),
	combout => \u1|Equal12~3_combout\);

-- Location: LCCOMB_X11_Y16_N6
\u1|Equal12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal12~6_combout\ = (\u1|Equal12~5_combout\ & (\u1|Equal12~1_combout\ & (\u1|Equal12~2_combout\ & \u1|Equal12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal12~5_combout\,
	datab => \u1|Equal12~1_combout\,
	datac => \u1|Equal12~2_combout\,
	datad => \u1|Equal12~3_combout\,
	combout => \u1|Equal12~6_combout\);

-- Location: LCCOMB_X11_Y16_N20
\u1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~9_combout\ = (!\u1|edo\(5) & (!\u1|edo\(1) & (\u1|edo\(0) & \u1|edo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(1),
	datac => \u1|edo\(0),
	datad => \u1|edo\(2),
	combout => \u1|Equal0~9_combout\);

-- Location: LCCOMB_X11_Y14_N10
\u1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~8_combout\ = (!\u1|edo\(3) & (!\u1|edo\(6) & !\u1|edo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(3),
	datac => \u1|edo\(6),
	datad => \u1|edo\(4),
	combout => \u1|Equal0~8_combout\);

-- Location: LCCOMB_X11_Y16_N14
\u1|conta_delay[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[4]~40_combout\ = (\u1|Equal0~9_combout\ & ((\u1|Equal0~8_combout\ & (\u1|Equal12~6_combout\)) # (!\u1|Equal0~8_combout\ & ((\u1|Equal16~2_combout\))))) # (!\u1|Equal0~9_combout\ & (((\u1|Equal16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal12~6_combout\,
	datab => \u1|Equal0~9_combout\,
	datac => \u1|Equal0~8_combout\,
	datad => \u1|Equal16~2_combout\,
	combout => \u1|conta_delay[4]~40_combout\);

-- Location: LCCOMB_X10_Y15_N28
\u1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal1~1_combout\ = (!\u1|conta_delay\(6) & (!\u1|conta_delay\(12) & (\u1|conta_delay\(9) & !\u1|conta_delay\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(6),
	datab => \u1|conta_delay\(12),
	datac => \u1|conta_delay\(9),
	datad => \u1|conta_delay\(14),
	combout => \u1|Equal1~1_combout\);

-- Location: LCCOMB_X10_Y15_N26
\u1|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal1~2_combout\ = (\u1|Equal1~1_combout\ & (\u1|conta_delay\(19) & (\u1|conta_delay\(17) & \u1|conta_delay\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal1~1_combout\,
	datab => \u1|conta_delay\(19),
	datac => \u1|conta_delay\(17),
	datad => \u1|conta_delay\(21),
	combout => \u1|Equal1~2_combout\);

-- Location: LCCOMB_X11_Y16_N24
\u1|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal16~0_combout\ = (\u1|conta_delay\(11) & (!\u1|conta_delay\(7) & (\u1|conta_delay\(3) & !\u1|conta_delay\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(11),
	datab => \u1|conta_delay\(7),
	datac => \u1|conta_delay\(3),
	datad => \u1|conta_delay\(0),
	combout => \u1|Equal16~0_combout\);

-- Location: LCCOMB_X10_Y16_N6
\u1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal1~0_combout\ = (\u1|conta_delay\(15) & (!\u1|conta_delay\(5) & (!\u1|conta_delay\(4) & \u1|conta_delay\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(15),
	datab => \u1|conta_delay\(5),
	datac => \u1|conta_delay\(4),
	datad => \u1|conta_delay\(18),
	combout => \u1|Equal1~0_combout\);

-- Location: LCCOMB_X11_Y16_N18
\u1|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal1~3_combout\ = (\u1|Equal1~2_combout\ & (\u1|Equal16~0_combout\ & (\u1|Equal12~1_combout\ & \u1|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal1~2_combout\,
	datab => \u1|Equal16~0_combout\,
	datac => \u1|Equal12~1_combout\,
	datad => \u1|Equal1~0_combout\,
	combout => \u1|Equal1~3_combout\);

-- Location: LCCOMB_X10_Y16_N4
\u1|conta_delay[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[4]~41_combout\ = (\u1|Equal0~10_combout\ & ((\u1|Equal1~3_combout\))) # (!\u1|Equal0~10_combout\ & (\u1|conta_delay[4]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal0~10_combout\,
	datac => \u1|conta_delay[4]~40_combout\,
	datad => \u1|Equal1~3_combout\,
	combout => \u1|conta_delay[4]~41_combout\);

-- Location: FF_X10_Y16_N11
\u1|conta_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[0]~22_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(0));

-- Location: LCCOMB_X10_Y16_N12
\u1|conta_delay[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[1]~24_combout\ = (\u1|conta_delay\(1) & (!\u1|conta_delay[0]~23\)) # (!\u1|conta_delay\(1) & ((\u1|conta_delay[0]~23\) # (GND)))
-- \u1|conta_delay[1]~25\ = CARRY((!\u1|conta_delay[0]~23\) # (!\u1|conta_delay\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(1),
	datad => VCC,
	cin => \u1|conta_delay[0]~23\,
	combout => \u1|conta_delay[1]~24_combout\,
	cout => \u1|conta_delay[1]~25\);

-- Location: FF_X10_Y16_N13
\u1|conta_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[1]~24_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(1));

-- Location: LCCOMB_X10_Y16_N14
\u1|conta_delay[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[2]~26_combout\ = (\u1|conta_delay\(2) & (\u1|conta_delay[1]~25\ $ (GND))) # (!\u1|conta_delay\(2) & (!\u1|conta_delay[1]~25\ & VCC))
-- \u1|conta_delay[2]~27\ = CARRY((\u1|conta_delay\(2) & !\u1|conta_delay[1]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(2),
	datad => VCC,
	cin => \u1|conta_delay[1]~25\,
	combout => \u1|conta_delay[2]~26_combout\,
	cout => \u1|conta_delay[2]~27\);

-- Location: FF_X10_Y16_N15
\u1|conta_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[2]~26_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(2));

-- Location: LCCOMB_X10_Y16_N16
\u1|conta_delay[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[3]~28_combout\ = (\u1|conta_delay\(3) & (!\u1|conta_delay[2]~27\)) # (!\u1|conta_delay\(3) & ((\u1|conta_delay[2]~27\) # (GND)))
-- \u1|conta_delay[3]~29\ = CARRY((!\u1|conta_delay[2]~27\) # (!\u1|conta_delay\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(3),
	datad => VCC,
	cin => \u1|conta_delay[2]~27\,
	combout => \u1|conta_delay[3]~28_combout\,
	cout => \u1|conta_delay[3]~29\);

-- Location: FF_X10_Y16_N17
\u1|conta_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[3]~28_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(3));

-- Location: LCCOMB_X10_Y16_N18
\u1|conta_delay[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[4]~30_combout\ = (\u1|conta_delay\(4) & (\u1|conta_delay[3]~29\ $ (GND))) # (!\u1|conta_delay\(4) & (!\u1|conta_delay[3]~29\ & VCC))
-- \u1|conta_delay[4]~31\ = CARRY((\u1|conta_delay\(4) & !\u1|conta_delay[3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(4),
	datad => VCC,
	cin => \u1|conta_delay[3]~29\,
	combout => \u1|conta_delay[4]~30_combout\,
	cout => \u1|conta_delay[4]~31\);

-- Location: FF_X10_Y16_N19
\u1|conta_delay[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[4]~30_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(4));

-- Location: LCCOMB_X10_Y16_N20
\u1|conta_delay[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[5]~32_combout\ = (\u1|conta_delay\(5) & (!\u1|conta_delay[4]~31\)) # (!\u1|conta_delay\(5) & ((\u1|conta_delay[4]~31\) # (GND)))
-- \u1|conta_delay[5]~33\ = CARRY((!\u1|conta_delay[4]~31\) # (!\u1|conta_delay\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(5),
	datad => VCC,
	cin => \u1|conta_delay[4]~31\,
	combout => \u1|conta_delay[5]~32_combout\,
	cout => \u1|conta_delay[5]~33\);

-- Location: FF_X10_Y16_N21
\u1|conta_delay[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[5]~32_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(5));

-- Location: LCCOMB_X10_Y16_N22
\u1|conta_delay[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[6]~34_combout\ = (\u1|conta_delay\(6) & (\u1|conta_delay[5]~33\ $ (GND))) # (!\u1|conta_delay\(6) & (!\u1|conta_delay[5]~33\ & VCC))
-- \u1|conta_delay[6]~35\ = CARRY((\u1|conta_delay\(6) & !\u1|conta_delay[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(6),
	datad => VCC,
	cin => \u1|conta_delay[5]~33\,
	combout => \u1|conta_delay[6]~34_combout\,
	cout => \u1|conta_delay[6]~35\);

-- Location: FF_X10_Y16_N23
\u1|conta_delay[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[6]~34_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(6));

-- Location: LCCOMB_X10_Y16_N24
\u1|conta_delay[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[7]~36_combout\ = (\u1|conta_delay\(7) & (!\u1|conta_delay[6]~35\)) # (!\u1|conta_delay\(7) & ((\u1|conta_delay[6]~35\) # (GND)))
-- \u1|conta_delay[7]~37\ = CARRY((!\u1|conta_delay[6]~35\) # (!\u1|conta_delay\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(7),
	datad => VCC,
	cin => \u1|conta_delay[6]~35\,
	combout => \u1|conta_delay[7]~36_combout\,
	cout => \u1|conta_delay[7]~37\);

-- Location: FF_X10_Y16_N25
\u1|conta_delay[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[7]~36_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(7));

-- Location: LCCOMB_X10_Y16_N26
\u1|conta_delay[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[8]~38_combout\ = (\u1|conta_delay\(8) & (\u1|conta_delay[7]~37\ $ (GND))) # (!\u1|conta_delay\(8) & (!\u1|conta_delay[7]~37\ & VCC))
-- \u1|conta_delay[8]~39\ = CARRY((\u1|conta_delay\(8) & !\u1|conta_delay[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(8),
	datad => VCC,
	cin => \u1|conta_delay[7]~37\,
	combout => \u1|conta_delay[8]~38_combout\,
	cout => \u1|conta_delay[8]~39\);

-- Location: FF_X10_Y16_N27
\u1|conta_delay[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[8]~38_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(8));

-- Location: LCCOMB_X10_Y16_N28
\u1|conta_delay[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[9]~44_combout\ = (\u1|conta_delay\(9) & (!\u1|conta_delay[8]~39\)) # (!\u1|conta_delay\(9) & ((\u1|conta_delay[8]~39\) # (GND)))
-- \u1|conta_delay[9]~45\ = CARRY((!\u1|conta_delay[8]~39\) # (!\u1|conta_delay\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(9),
	datad => VCC,
	cin => \u1|conta_delay[8]~39\,
	combout => \u1|conta_delay[9]~44_combout\,
	cout => \u1|conta_delay[9]~45\);

-- Location: FF_X10_Y16_N29
\u1|conta_delay[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[9]~44_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(9));

-- Location: LCCOMB_X10_Y16_N30
\u1|conta_delay[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[10]~46_combout\ = (\u1|conta_delay\(10) & (\u1|conta_delay[9]~45\ $ (GND))) # (!\u1|conta_delay\(10) & (!\u1|conta_delay[9]~45\ & VCC))
-- \u1|conta_delay[10]~47\ = CARRY((\u1|conta_delay\(10) & !\u1|conta_delay[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(10),
	datad => VCC,
	cin => \u1|conta_delay[9]~45\,
	combout => \u1|conta_delay[10]~46_combout\,
	cout => \u1|conta_delay[10]~47\);

-- Location: FF_X10_Y16_N31
\u1|conta_delay[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[10]~46_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(10));

-- Location: LCCOMB_X10_Y15_N0
\u1|conta_delay[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[11]~48_combout\ = (\u1|conta_delay\(11) & (!\u1|conta_delay[10]~47\)) # (!\u1|conta_delay\(11) & ((\u1|conta_delay[10]~47\) # (GND)))
-- \u1|conta_delay[11]~49\ = CARRY((!\u1|conta_delay[10]~47\) # (!\u1|conta_delay\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(11),
	datad => VCC,
	cin => \u1|conta_delay[10]~47\,
	combout => \u1|conta_delay[11]~48_combout\,
	cout => \u1|conta_delay[11]~49\);

-- Location: FF_X10_Y15_N1
\u1|conta_delay[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[11]~48_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(11));

-- Location: LCCOMB_X10_Y15_N2
\u1|conta_delay[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[12]~50_combout\ = (\u1|conta_delay\(12) & (\u1|conta_delay[11]~49\ $ (GND))) # (!\u1|conta_delay\(12) & (!\u1|conta_delay[11]~49\ & VCC))
-- \u1|conta_delay[12]~51\ = CARRY((\u1|conta_delay\(12) & !\u1|conta_delay[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(12),
	datad => VCC,
	cin => \u1|conta_delay[11]~49\,
	combout => \u1|conta_delay[12]~50_combout\,
	cout => \u1|conta_delay[12]~51\);

-- Location: FF_X10_Y15_N3
\u1|conta_delay[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[12]~50_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(12));

-- Location: LCCOMB_X10_Y15_N4
\u1|conta_delay[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[13]~52_combout\ = (\u1|conta_delay\(13) & (!\u1|conta_delay[12]~51\)) # (!\u1|conta_delay\(13) & ((\u1|conta_delay[12]~51\) # (GND)))
-- \u1|conta_delay[13]~53\ = CARRY((!\u1|conta_delay[12]~51\) # (!\u1|conta_delay\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_delay\(13),
	datad => VCC,
	cin => \u1|conta_delay[12]~51\,
	combout => \u1|conta_delay[13]~52_combout\,
	cout => \u1|conta_delay[13]~53\);

-- Location: FF_X10_Y15_N5
\u1|conta_delay[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[13]~52_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(13));

-- Location: LCCOMB_X10_Y15_N6
\u1|conta_delay[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_delay[14]~54_combout\ = (\u1|conta_delay\(14) & (\u1|conta_delay[13]~53\ $ (GND))) # (!\u1|conta_delay\(14) & (!\u1|conta_delay[13]~53\ & VCC))
-- \u1|conta_delay[14]~55\ = CARRY((\u1|conta_delay\(14) & !\u1|conta_delay[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(14),
	datad => VCC,
	cin => \u1|conta_delay[13]~53\,
	combout => \u1|conta_delay[14]~54_combout\,
	cout => \u1|conta_delay[14]~55\);

-- Location: FF_X10_Y15_N7
\u1|conta_delay[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[14]~54_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(14));

-- Location: FF_X10_Y15_N9
\u1|conta_delay[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_delay[15]~56_combout\,
	sclr => \u1|conta_delay[4]~41_combout\,
	ena => \u1|conta_delay[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_delay\(15));

-- Location: LCCOMB_X10_Y16_N0
\u1|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal16~1_combout\ = (!\u1|conta_delay\(15) & (\u1|conta_delay\(4) & (\u1|Equal16~0_combout\ & !\u1|conta_delay\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_delay\(15),
	datab => \u1|conta_delay\(4),
	datac => \u1|Equal16~0_combout\,
	datad => \u1|conta_delay\(18),
	combout => \u1|Equal16~1_combout\);

-- Location: LCCOMB_X11_Y16_N10
\u1|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal16~2_combout\ = (\u1|Equal16~1_combout\ & (\u1|Equal12~1_combout\ & (\u1|Equal12~2_combout\ & \u1|Equal12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal16~1_combout\,
	datab => \u1|Equal12~1_combout\,
	datac => \u1|Equal12~2_combout\,
	datad => \u1|Equal12~3_combout\,
	combout => \u1|Equal16~2_combout\);

-- Location: LCCOMB_X11_Y16_N16
\u1|edo~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~75_combout\ = (\u1|edo\(5) & (((\u1|enable_fin~q\)))) # (!\u1|edo\(5) & ((\u1|edo\(2) & ((\u1|enable_fin~q\))) # (!\u1|edo\(2) & (\u1|Equal16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal16~2_combout\,
	datab => \u1|enable_fin~q\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(2),
	combout => \u1|edo~75_combout\);

-- Location: LCCOMB_X12_Y13_N12
\u1|edo~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~76_combout\ = (\u1|edo\(4) & (((\u1|edo\(1))))) # (!\u1|edo\(4) & ((\u1|edo\(1) & (\u1|enable_fin~q\)) # (!\u1|edo\(1) & ((\u1|edo~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datab => \u1|enable_fin~q\,
	datac => \u1|edo~75_combout\,
	datad => \u1|edo\(1),
	combout => \u1|edo~76_combout\);

-- Location: LCCOMB_X16_Y17_N26
\u1|DATA~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~117_combout\ = (\u1|edo\(5)) # (\u1|edo\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(5),
	datad => \u1|edo\(2),
	combout => \u1|DATA~117_combout\);

-- Location: LCCOMB_X16_Y13_N8
\u1|edo~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~77_combout\ = (\u1|edo\(5) & ((!\u1|edo\(2)))) # (!\u1|edo\(5) & ((\u1|enable_fin~q\) # (\u1|edo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(5),
	datac => \u1|enable_fin~q\,
	datad => \u1|edo\(2),
	combout => \u1|edo~77_combout\);

-- Location: LCCOMB_X16_Y13_N6
\u1|edo~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~78_combout\ = (\u1|edo~76_combout\ & (((\u1|edo~77_combout\) # (!\u1|edo\(4))))) # (!\u1|edo~76_combout\ & (\u1|DATA~117_combout\ & ((\u1|edo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~76_combout\,
	datab => \u1|DATA~117_combout\,
	datac => \u1|edo~77_combout\,
	datad => \u1|edo\(4),
	combout => \u1|edo~78_combout\);

-- Location: LCCOMB_X12_Y15_N10
\u1|avanzar~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~1_combout\ = (\u1|enable_fin~q\ & \u1|edo\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|enable_fin~q\,
	datad => \u1|edo\(4),
	combout => \u1|avanzar~1_combout\);

-- Location: LCCOMB_X16_Y13_N24
\u1|edo~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~79_combout\ = (\u1|Equal0~4_combout\ & ((\u1|edo\(3) & (\u1|edo~78_combout\)) # (!\u1|edo\(3) & ((\u1|avanzar~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~78_combout\,
	datab => \u1|avanzar~1_combout\,
	datac => \u1|Equal0~4_combout\,
	datad => \u1|edo\(3),
	combout => \u1|edo~79_combout\);

-- Location: LCCOMB_X18_Y13_N4
\u1|edo~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~84_combout\ = (!\u1|edo\(4) & (!\u1|edo\(6) & (!\u1|edo\(0) & !\u1|edo\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datab => \u1|edo\(6),
	datac => \u1|edo\(0),
	datad => \u1|edo\(3),
	combout => \u1|edo~84_combout\);

-- Location: LCCOMB_X12_Y13_N28
\u1|edo~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~73_combout\ = (\u1|edo\(1) & (!\u1|enable_fin~q\)) # (!\u1|edo\(1) & ((!\u1|Equal12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|enable_fin~q\,
	datac => \u1|Equal12~6_combout\,
	datad => \u1|edo\(1),
	combout => \u1|edo~73_combout\);

-- Location: LCCOMB_X12_Y13_N24
\u1|edo~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~97_combout\ = (\u1|edo\(2) & (\u1|edo~73_combout\ & (!\u1|edo\(5)))) # (!\u1|edo\(2) & (((\u1|edo\(5) & !\u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo~73_combout\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(1),
	combout => \u1|edo~97_combout\);

-- Location: LCCOMB_X12_Y13_N20
\u1|edo~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~71_combout\ = (\u1|edo\(5) & (((\u1|edo\(3))))) # (!\u1|edo\(5) & (\u1|edo\(2) & ((\u1|edo\(3)) # (\u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|edo\(5),
	datad => \u1|edo\(1),
	combout => \u1|edo~71_combout\);

-- Location: LCCOMB_X12_Y13_N22
\u1|edo~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~72_combout\ = (\u1|edo\(6)) # ((\u1|edo~71_combout\ & \u1|edo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo~71_combout\,
	datac => \u1|edo\(6),
	datad => \u1|edo\(4),
	combout => \u1|edo~72_combout\);

-- Location: LCCOMB_X12_Y13_N10
\u1|edo~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~74_combout\ = (\u1|edo\(0) & ((\u1|edo~72_combout\) # ((\u1|edo~97_combout\ & \u1|edo~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo~97_combout\,
	datac => \u1|edo~72_combout\,
	datad => \u1|edo~17_combout\,
	combout => \u1|edo~74_combout\);

-- Location: LCCOMB_X11_Y16_N28
\u1|edo~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~80_combout\ = (\u1|edo\(2) & (\u1|enable_fin~q\)) # (!\u1|edo\(2) & ((\u1|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|enable_fin~q\,
	datac => \u1|Equal1~3_combout\,
	datad => \u1|edo\(2),
	combout => \u1|edo~80_combout\);

-- Location: LCCOMB_X11_Y16_N2
\u1|edo~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~81_combout\ = (\u1|edo\(5) & ((\u1|edo~80_combout\) # ((!\u1|edo\(2))))) # (!\u1|edo\(5) & ((\u1|edo\(1) & ((\u1|edo\(2)))) # (!\u1|edo\(1) & (\u1|edo~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo~80_combout\,
	datac => \u1|edo\(1),
	datad => \u1|edo\(2),
	combout => \u1|edo~81_combout\);

-- Location: LCCOMB_X16_Y12_N0
\u1|DATA~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~144_combout\ = (!\u1|edo\(2) & \u1|edo\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	combout => \u1|DATA~144_combout\);

-- Location: LCCOMB_X12_Y14_N12
\u1|dir_mem_s[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_mem_s[0]~6_combout\ = \u1|dir_mem_s\(0) $ (VCC)
-- \u1|dir_mem_s[0]~7\ = CARRY(\u1|dir_mem_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datad => VCC,
	combout => \u1|dir_mem_s[0]~6_combout\,
	cout => \u1|dir_mem_s[0]~7\);

-- Location: LCCOMB_X12_Y14_N30
\u1|dir_salto_mem[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_salto_mem[0]~feeder_combout\ = \u1|dir_mem_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|dir_mem_s\(0),
	combout => \u1|dir_salto_mem[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N10
\u1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~2_combout\ = (!\u1|edo\(1) & \u1|edo\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datac => \u1|edo\(5),
	combout => \u1|Equal0~2_combout\);

-- Location: LCCOMB_X12_Y14_N28
\u1|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~11_combout\ = (\u1|edo~17_combout\ & (\u1|Equal0~2_combout\ & (\u1|Equal0~4_combout\ & !\u1|edo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~17_combout\,
	datab => \u1|Equal0~2_combout\,
	datac => \u1|Equal0~4_combout\,
	datad => \u1|edo\(2),
	combout => \u1|Equal0~11_combout\);

-- Location: FF_X12_Y14_N31
\u1|dir_salto_mem[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_salto_mem[0]~feeder_combout\,
	ena => \u1|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_salto_mem\(0));

-- Location: LCCOMB_X13_Y16_N10
\u1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~0_combout\ = (\u1|edo\(1) & \u1|edo\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|edo\(1),
	datad => \u1|edo\(2),
	combout => \u1|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y14_N20
\u1|avanzar~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~8_combout\ = (\u1|edo\(6)) # ((\u1|edo\(4) & ((\u1|Equal0~0_combout\) # (\u1|edo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~0_combout\,
	datab => \u1|edo\(6),
	datac => \u1|edo\(4),
	datad => \u1|edo\(3),
	combout => \u1|avanzar~8_combout\);

-- Location: LCCOMB_X13_Y14_N26
\u1|avanzar~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~9_combout\ = (\u1|edo\(5) & ((\u1|avanzar~8_combout\) # ((\u1|avanzar~0_combout\ & !\u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~0_combout\,
	datab => \u1|avanzar~8_combout\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(1),
	combout => \u1|avanzar~9_combout\);

-- Location: LCCOMB_X12_Y15_N16
\u1|avanzar~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~2_combout\ = (\u1|edo\(2)) # ((\u1|edo\(3)) # ((\u1|edo\(4)) # (!\u1|edo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|edo\(4),
	datad => \u1|edo\(0),
	combout => \u1|avanzar~2_combout\);

-- Location: LCCOMB_X12_Y15_N20
\u1|DATA~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~89_combout\ = (\u1|edo\(3) & \u1|edo\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|edo\(3),
	datad => \u1|edo\(4),
	combout => \u1|DATA~89_combout\);

-- Location: LCCOMB_X12_Y15_N6
\u1|avanzar~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~5_combout\ = (\u1|avanzar~q\) # ((\u1|DATA~89_combout\ & (\u1|edo\(0) & \u1|enable_fin~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~q\,
	datab => \u1|DATA~89_combout\,
	datac => \u1|edo\(0),
	datad => \u1|enable_fin~q\,
	combout => \u1|avanzar~5_combout\);

-- Location: LCCOMB_X12_Y15_N14
\u1|avanzar~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~3_combout\ = \u1|edo\(3) $ (\u1|edo\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|edo\(3),
	datad => \u1|edo\(2),
	combout => \u1|avanzar~3_combout\);

-- Location: LCCOMB_X13_Y14_N8
\u1|ciclo_enable[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ciclo_enable[0]~2_combout\ = \u1|edo\(0) $ (\u1|edo\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|edo\(0),
	datad => \u1|edo\(3),
	combout => \u1|ciclo_enable[0]~2_combout\);

-- Location: LCCOMB_X12_Y15_N24
\u1|avanzar~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~4_combout\ = (\u1|avanzar~q\) # ((\u1|avanzar~1_combout\ & (\u1|avanzar~3_combout\ & !\u1|ciclo_enable[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~1_combout\,
	datab => \u1|avanzar~3_combout\,
	datac => \u1|ciclo_enable[0]~2_combout\,
	datad => \u1|avanzar~q\,
	combout => \u1|avanzar~4_combout\);

-- Location: LCCOMB_X12_Y15_N0
\u1|avanzar~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~6_combout\ = (\u1|edo\(1) & (((\u1|edo\(6)) # (\u1|avanzar~4_combout\)))) # (!\u1|edo\(1) & (\u1|avanzar~5_combout\ & (!\u1|edo\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~5_combout\,
	datab => \u1|edo\(1),
	datac => \u1|edo\(6),
	datad => \u1|avanzar~4_combout\,
	combout => \u1|avanzar~6_combout\);

-- Location: LCCOMB_X12_Y15_N18
\u1|avanzar~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~7_combout\ = (\u1|edo\(6) & (\u1|avanzar~q\ & ((\u1|avanzar~2_combout\) # (!\u1|avanzar~6_combout\)))) # (!\u1|edo\(6) & (((\u1|avanzar~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~q\,
	datab => \u1|avanzar~2_combout\,
	datac => \u1|edo\(6),
	datad => \u1|avanzar~6_combout\,
	combout => \u1|avanzar~7_combout\);

-- Location: LCCOMB_X11_Y15_N12
\u1|avanzar~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~10_combout\ = (\u1|avanzar~9_combout\ & ((\u1|avanzar~7_combout\))) # (!\u1|avanzar~9_combout\ & (\u1|avanzar~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|avanzar~q\,
	datac => \u1|avanzar~9_combout\,
	datad => \u1|avanzar~7_combout\,
	combout => \u1|avanzar~10_combout\);

-- Location: LCCOMB_X11_Y15_N20
\u1|avanzar~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~25_combout\ = (\u1|edo\(4) & ((\u1|edo\(3)) # ((\u1|edo\(2) & \u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(4),
	datac => \u1|edo\(1),
	datad => \u1|edo\(3),
	combout => \u1|avanzar~25_combout\);

-- Location: LCCOMB_X11_Y15_N8
\u1|avanzar~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~18_combout\ = (\u1|edo\(4) & \u1|edo\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(4),
	datad => \u1|edo\(2),
	combout => \u1|avanzar~18_combout\);

-- Location: LCCOMB_X11_Y15_N6
\u1|avanzar~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~19_combout\ = (\u1|avanzar~9_combout\ & ((\u1|avanzar~18_combout\ & (\u1|avanzar~q\)) # (!\u1|avanzar~18_combout\ & ((\u1|avanzar~7_combout\))))) # (!\u1|avanzar~9_combout\ & (\u1|avanzar~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~9_combout\,
	datab => \u1|avanzar~q\,
	datac => \u1|avanzar~18_combout\,
	datad => \u1|avanzar~7_combout\,
	combout => \u1|avanzar~19_combout\);

-- Location: LCCOMB_X12_Y15_N26
\u1|avanzar~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~17_combout\ = (\u1|enable_fin~q\ & !\u1|edo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|enable_fin~q\,
	datac => \u1|edo\(0),
	combout => \u1|avanzar~17_combout\);

-- Location: LCCOMB_X11_Y15_N24
\u1|avanzar~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~20_combout\ = (\u1|edo\(1) & ((\u1|avanzar~19_combout\) # ((\u1|avanzar~18_combout\ & \u1|avanzar~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~19_combout\,
	datab => \u1|avanzar~18_combout\,
	datac => \u1|edo\(1),
	datad => \u1|avanzar~17_combout\,
	combout => \u1|avanzar~20_combout\);

-- Location: LCCOMB_X11_Y15_N18
\u1|DATA~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~147_combout\ = (!\u1|edo\(0) & (!\u1|edo\(4) & (!\u1|edo\(1) & !\u1|edo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(4),
	datac => \u1|edo\(1),
	datad => \u1|edo\(2),
	combout => \u1|DATA~147_combout\);

-- Location: LCCOMB_X11_Y15_N0
\u1|avanzar~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~21_combout\ = (\u1|avanzar~9_combout\ & ((\u1|avanzar~7_combout\))) # (!\u1|avanzar~9_combout\ & (\u1|avanzar~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|avanzar~q\,
	datac => \u1|avanzar~9_combout\,
	datad => \u1|avanzar~7_combout\,
	combout => \u1|avanzar~21_combout\);

-- Location: LCCOMB_X11_Y15_N10
\u1|avanzar~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~22_combout\ = (\u1|edo\(5) & ((\u1|DATA~147_combout\) # ((\u1|avanzar~21_combout\)))) # (!\u1|edo\(5) & (((!\u1|edo\(1) & \u1|avanzar~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|DATA~147_combout\,
	datac => \u1|edo\(1),
	datad => \u1|avanzar~21_combout\,
	combout => \u1|avanzar~22_combout\);

-- Location: LCCOMB_X11_Y15_N28
\u1|avanzar~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~23_combout\ = (\u1|edo\(3) & (\u1|edo\(5))) # (!\u1|edo\(3) & ((\u1|avanzar~22_combout\) # ((!\u1|edo\(5) & \u1|avanzar~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|avanzar~20_combout\,
	datac => \u1|edo\(3),
	datad => \u1|avanzar~22_combout\,
	combout => \u1|avanzar~23_combout\);

-- Location: LCCOMB_X12_Y15_N28
\u1|avanzar~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~11_combout\ = (\u1|avanzar~9_combout\ & (!\u1|edo\(6) & ((!\u1|edo\(4)) # (!\u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|avanzar~9_combout\,
	datac => \u1|edo\(6),
	datad => \u1|edo\(4),
	combout => \u1|avanzar~11_combout\);

-- Location: LCCOMB_X12_Y15_N22
\u1|avanzar~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~12_combout\ = (!\u1|edo\(1) & ((\u1|avanzar~11_combout\ & (\u1|avanzar~5_combout\)) # (!\u1|avanzar~11_combout\ & ((\u1|avanzar~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~5_combout\,
	datab => \u1|avanzar~11_combout\,
	datac => \u1|avanzar~q\,
	datad => \u1|edo\(1),
	combout => \u1|avanzar~12_combout\);

-- Location: LCCOMB_X12_Y15_N12
\u1|avanzar~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~28_combout\ = (\u1|edo\(4) & (\u1|avanzar~q\)) # (!\u1|edo\(4) & ((\u1|avanzar~9_combout\ & ((\u1|avanzar~7_combout\))) # (!\u1|avanzar~9_combout\ & (\u1|avanzar~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~q\,
	datab => \u1|edo\(4),
	datac => \u1|avanzar~7_combout\,
	datad => \u1|avanzar~9_combout\,
	combout => \u1|avanzar~28_combout\);

-- Location: LCCOMB_X12_Y15_N30
\u1|avanzar~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~29_combout\ = (\u1|avanzar~28_combout\) # ((\u1|edo\(4) & (\u1|edo\(2) & \u1|enable_fin~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~28_combout\,
	datab => \u1|edo\(4),
	datac => \u1|edo\(2),
	datad => \u1|enable_fin~q\,
	combout => \u1|avanzar~29_combout\);

-- Location: LCCOMB_X11_Y15_N14
\u1|avanzar~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~13_combout\ = (\u1|edo\(5) & (\u1|edo\(6) & !\u1|edo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datac => \u1|edo\(6),
	datad => \u1|edo\(4),
	combout => \u1|avanzar~13_combout\);

-- Location: LCCOMB_X12_Y15_N8
\u1|avanzar~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~14_combout\ = (\u1|avanzar~q\ & ((\u1|avanzar~2_combout\) # (!\u1|avanzar~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~q\,
	datab => \u1|avanzar~2_combout\,
	datad => \u1|avanzar~13_combout\,
	combout => \u1|avanzar~14_combout\);

-- Location: LCCOMB_X12_Y15_N2
\u1|avanzar~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~15_combout\ = (\u1|edo\(1) & ((\u1|avanzar~14_combout\) # ((!\u1|edo\(2) & \u1|avanzar~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(1),
	datac => \u1|avanzar~14_combout\,
	datad => \u1|avanzar~1_combout\,
	combout => \u1|avanzar~15_combout\);

-- Location: LCCOMB_X12_Y15_N4
\u1|avanzar~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~16_combout\ = (\u1|edo\(0) & (((\u1|avanzar~29_combout\)))) # (!\u1|edo\(0) & ((\u1|avanzar~12_combout\) # ((\u1|avanzar~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~12_combout\,
	datab => \u1|edo\(0),
	datac => \u1|avanzar~29_combout\,
	datad => \u1|avanzar~15_combout\,
	combout => \u1|avanzar~16_combout\);

-- Location: LCCOMB_X11_Y15_N30
\u1|avanzar~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~24_combout\ = (\u1|avanzar~23_combout\ & ((\u1|avanzar~10_combout\) # ((!\u1|edo\(3))))) # (!\u1|avanzar~23_combout\ & (((\u1|edo\(3) & \u1|avanzar~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~10_combout\,
	datab => \u1|avanzar~23_combout\,
	datac => \u1|edo\(3),
	datad => \u1|avanzar~16_combout\,
	combout => \u1|avanzar~24_combout\);

-- Location: LCCOMB_X11_Y15_N22
\u1|avanzar~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~26_combout\ = (\u1|edo\(5) & (((\u1|avanzar~24_combout\)))) # (!\u1|edo\(5) & ((\u1|avanzar~25_combout\ & (\u1|avanzar~24_combout\)) # (!\u1|avanzar~25_combout\ & ((\u1|avanzar~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|avanzar~25_combout\,
	datac => \u1|avanzar~24_combout\,
	datad => \u1|avanzar~q\,
	combout => \u1|avanzar~26_combout\);

-- Location: LCCOMB_X11_Y15_N2
\u1|avanzar~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~27_combout\ = (\u1|edo\(6) & (\u1|avanzar~10_combout\)) # (!\u1|edo\(6) & ((\u1|avanzar~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~10_combout\,
	datab => \u1|edo\(6),
	datac => \u1|avanzar~26_combout\,
	combout => \u1|avanzar~27_combout\);

-- Location: FF_X11_Y15_N3
\u1|avanzar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|avanzar~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|avanzar~q\);

-- Location: LCCOMB_X17_Y13_N0
\u1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~3_combout\ = (!\u1|edo\(6) & \u1|edo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(6),
	datac => \u1|edo\(0),
	combout => \u1|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y13_N28
\u1|salto~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|salto~0_combout\ = (\u1|Equal0~2_combout\ & (\u1|edo~17_combout\ & (\u1|Equal0~3_combout\ & !\u1|edo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~2_combout\,
	datab => \u1|edo~17_combout\,
	datac => \u1|Equal0~3_combout\,
	datad => \u1|edo\(2),
	combout => \u1|salto~0_combout\);

-- Location: LCCOMB_X17_Y13_N6
\u1|salto~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|salto~1_combout\ = (\u1|salto~0_combout\) # ((\u1|salto~q\ & ((!\u1|edo~69_combout\) # (!\u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo~69_combout\,
	datac => \u1|salto~q\,
	datad => \u1|salto~0_combout\,
	combout => \u1|salto~1_combout\);

-- Location: FF_X17_Y13_N7
\u1|salto\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|salto~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|salto~q\);

-- Location: LCCOMB_X12_Y14_N24
\u1|dir_mem_s[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_mem_s[4]~12_combout\ = (\u1|avanzar~q\) # (\u1|salto~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|avanzar~q\,
	datac => \u1|salto~q\,
	combout => \u1|dir_mem_s[4]~12_combout\);

-- Location: FF_X12_Y14_N13
\u1|dir_mem_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_mem_s[0]~6_combout\,
	asdata => \u1|dir_salto_mem\(0),
	sload => \u1|ALT_INV_avanzar~q\,
	ena => \u1|dir_mem_s[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_mem_s\(0));

-- Location: LCCOMB_X12_Y14_N14
\u1|dir_mem_s[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_mem_s[1]~8_combout\ = (\u1|dir_mem_s\(1) & (!\u1|dir_mem_s[0]~7\)) # (!\u1|dir_mem_s\(1) & ((\u1|dir_mem_s[0]~7\) # (GND)))
-- \u1|dir_mem_s[1]~9\ = CARRY((!\u1|dir_mem_s[0]~7\) # (!\u1|dir_mem_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datad => VCC,
	cin => \u1|dir_mem_s[0]~7\,
	combout => \u1|dir_mem_s[1]~8_combout\,
	cout => \u1|dir_mem_s[1]~9\);

-- Location: LCCOMB_X12_Y14_N26
\u1|dir_salto_mem[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_salto_mem[1]~feeder_combout\ = \u1|dir_mem_s\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|dir_mem_s\(1),
	combout => \u1|dir_salto_mem[1]~feeder_combout\);

-- Location: FF_X12_Y14_N27
\u1|dir_salto_mem[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_salto_mem[1]~feeder_combout\,
	ena => \u1|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_salto_mem\(1));

-- Location: FF_X12_Y14_N15
\u1|dir_mem_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_mem_s[1]~8_combout\,
	asdata => \u1|dir_salto_mem\(1),
	sload => \u1|ALT_INV_avanzar~q\,
	ena => \u1|dir_mem_s[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_mem_s\(1));

-- Location: LCCOMB_X12_Y14_N16
\u1|dir_mem_s[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_mem_s[2]~10_combout\ = (\u1|dir_mem_s\(2) & (\u1|dir_mem_s[1]~9\ $ (GND))) # (!\u1|dir_mem_s\(2) & (!\u1|dir_mem_s[1]~9\ & VCC))
-- \u1|dir_mem_s[2]~11\ = CARRY((\u1|dir_mem_s\(2) & !\u1|dir_mem_s[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|dir_mem_s\(2),
	datad => VCC,
	cin => \u1|dir_mem_s[1]~9\,
	combout => \u1|dir_mem_s[2]~10_combout\,
	cout => \u1|dir_mem_s[2]~11\);

-- Location: LCCOMB_X12_Y14_N4
\u1|dir_salto_mem[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_salto_mem[2]~feeder_combout\ = \u1|dir_mem_s\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|dir_mem_s\(2),
	combout => \u1|dir_salto_mem[2]~feeder_combout\);

-- Location: FF_X12_Y14_N5
\u1|dir_salto_mem[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_salto_mem[2]~feeder_combout\,
	ena => \u1|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_salto_mem\(2));

-- Location: FF_X12_Y14_N17
\u1|dir_mem_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_mem_s[2]~10_combout\,
	asdata => \u1|dir_salto_mem\(2),
	sload => \u1|ALT_INV_avanzar~q\,
	ena => \u1|dir_mem_s[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_mem_s\(2));

-- Location: LCCOMB_X12_Y14_N18
\u1|dir_mem_s[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_mem_s[3]~13_combout\ = (\u1|dir_mem_s\(3) & (!\u1|dir_mem_s[2]~11\)) # (!\u1|dir_mem_s\(3) & ((\u1|dir_mem_s[2]~11\) # (GND)))
-- \u1|dir_mem_s[3]~14\ = CARRY((!\u1|dir_mem_s[2]~11\) # (!\u1|dir_mem_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(3),
	datad => VCC,
	cin => \u1|dir_mem_s[2]~11\,
	combout => \u1|dir_mem_s[3]~13_combout\,
	cout => \u1|dir_mem_s[3]~14\);

-- Location: LCCOMB_X12_Y14_N10
\u1|dir_salto_mem[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_salto_mem[3]~feeder_combout\ = \u1|dir_mem_s\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|dir_mem_s\(3),
	combout => \u1|dir_salto_mem[3]~feeder_combout\);

-- Location: FF_X12_Y14_N11
\u1|dir_salto_mem[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_salto_mem[3]~feeder_combout\,
	ena => \u1|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_salto_mem\(3));

-- Location: FF_X12_Y14_N19
\u1|dir_mem_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_mem_s[3]~13_combout\,
	asdata => \u1|dir_salto_mem\(3),
	sload => \u1|ALT_INV_avanzar~q\,
	ena => \u1|dir_mem_s[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_mem_s\(3));

-- Location: LCCOMB_X12_Y14_N20
\u1|dir_mem_s[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_mem_s[4]~15_combout\ = (\u1|dir_mem_s\(4) & (\u1|dir_mem_s[3]~14\ $ (GND))) # (!\u1|dir_mem_s\(4) & (!\u1|dir_mem_s[3]~14\ & VCC))
-- \u1|dir_mem_s[4]~16\ = CARRY((\u1|dir_mem_s\(4) & !\u1|dir_mem_s[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|dir_mem_s\(4),
	datad => VCC,
	cin => \u1|dir_mem_s[3]~14\,
	combout => \u1|dir_mem_s[4]~15_combout\,
	cout => \u1|dir_mem_s[4]~16\);

-- Location: LCCOMB_X12_Y14_N8
\u1|dir_salto_mem[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_salto_mem[4]~feeder_combout\ = \u1|dir_mem_s\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|dir_mem_s\(4),
	combout => \u1|dir_salto_mem[4]~feeder_combout\);

-- Location: FF_X12_Y14_N9
\u1|dir_salto_mem[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_salto_mem[4]~feeder_combout\,
	ena => \u1|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_salto_mem\(4));

-- Location: FF_X12_Y14_N21
\u1|dir_mem_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_mem_s[4]~15_combout\,
	asdata => \u1|dir_salto_mem\(4),
	sload => \u1|ALT_INV_avanzar~q\,
	ena => \u1|dir_mem_s[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_mem_s\(4));

-- Location: LCCOMB_X12_Y14_N22
\u1|dir_mem_s[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_mem_s[5]~17_combout\ = \u1|dir_mem_s\(5) $ (\u1|dir_mem_s[4]~16\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(5),
	cin => \u1|dir_mem_s[4]~16\,
	combout => \u1|dir_mem_s[5]~17_combout\);

-- Location: LCCOMB_X12_Y14_N6
\u1|dir_salto_mem[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|dir_salto_mem[5]~feeder_combout\ = \u1|dir_mem_s\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|dir_mem_s\(5),
	combout => \u1|dir_salto_mem[5]~feeder_combout\);

-- Location: FF_X12_Y14_N7
\u1|dir_salto_mem[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_salto_mem[5]~feeder_combout\,
	ena => \u1|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_salto_mem\(5));

-- Location: FF_X12_Y14_N23
\u1|dir_mem_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|dir_mem_s[5]~17_combout\,
	asdata => \u1|dir_salto_mem\(5),
	sload => \u1|ALT_INV_avanzar~q\,
	ena => \u1|dir_mem_s[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|dir_mem_s\(5));

-- Location: LCCOMB_X21_Y13_N2
\Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\u1|dir_mem_s\(1) & ((\u1|dir_mem_s\(2) & (\u1|dir_mem_s\(3) & \u1|dir_mem_s\(0))) # (!\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(3))))) # (!\u1|dir_mem_s\(1) & (\u1|dir_mem_s\(2) & (\u1|dir_mem_s\(3) $ (\u1|dir_mem_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(0),
	combout => \Mux1~1_combout\);

-- Location: LCCOMB_X21_Y13_N16
\Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = (\u1|dir_mem_s\(0) & (!\u1|dir_mem_s\(5) & !\Mux1~1_combout\)) # (!\u1|dir_mem_s\(0) & ((\Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \u1|dir_mem_s\(5),
	datad => \Mux1~1_combout\,
	combout => \Mux1~2_combout\);

-- Location: LCCOMB_X21_Y13_N24
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\u1|dir_mem_s\(3) & ((\u1|dir_mem_s\(1) & ((\u1|dir_mem_s\(2)) # (\u1|dir_mem_s\(0)))) # (!\u1|dir_mem_s\(1) & ((!\u1|dir_mem_s\(0)) # (!\u1|dir_mem_s\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(0),
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X21_Y13_N10
\Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = (\u1|dir_mem_s\(5) & (\Mux1~2_combout\ & (!\u1|dir_mem_s\(4) & !\Mux1~0_combout\))) # (!\u1|dir_mem_s\(5) & (\Mux1~0_combout\ $ (((\Mux1~2_combout\ & \u1|dir_mem_s\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~2_combout\,
	datab => \u1|dir_mem_s\(5),
	datac => \u1|dir_mem_s\(4),
	datad => \Mux1~0_combout\,
	combout => \Mux1~3_combout\);

-- Location: LCCOMB_X22_Y17_N24
\Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = (\u1|dir_mem_s\(0) & (!\u1|dir_mem_s\(5) & (\u1|dir_mem_s\(2) $ (\u1|dir_mem_s\(4))))) # (!\u1|dir_mem_s\(0) & (!\u1|dir_mem_s\(4) & (\u1|dir_mem_s\(2) $ (\u1|dir_mem_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(5),
	datac => \u1|dir_mem_s\(0),
	datad => \u1|dir_mem_s\(4),
	combout => \Mux2~3_combout\);

-- Location: LCCOMB_X23_Y17_N30
\Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~6_combout\ = (\u1|dir_mem_s\(3) & \u1|dir_mem_s\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(4),
	combout => \Mux7~6_combout\);

-- Location: LCCOMB_X23_Y17_N26
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\u1|dir_mem_s\(2) & (\u1|dir_mem_s\(1) & (\Mux7~6_combout\ & !\u1|dir_mem_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(1),
	datac => \Mux7~6_combout\,
	datad => \u1|dir_mem_s\(5),
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X23_Y17_N28
\Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (!\u1|dir_mem_s\(1) & !\u1|dir_mem_s\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|dir_mem_s\(1),
	datad => \u1|dir_mem_s\(4),
	combout => \Mux2~1_combout\);

-- Location: LCCOMB_X23_Y17_N18
\Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~17_combout\ = (!\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(3) & \u1|dir_mem_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(5),
	combout => \Mux4~17_combout\);

-- Location: LCCOMB_X23_Y17_N10
\Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (\u1|dir_mem_s\(0) & ((\Mux2~0_combout\) # ((\Mux2~1_combout\ & \Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~0_combout\,
	datab => \Mux2~1_combout\,
	datac => \u1|dir_mem_s\(0),
	datad => \Mux4~17_combout\,
	combout => \Mux2~2_combout\);

-- Location: LCCOMB_X22_Y17_N26
\Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = (\Mux2~2_combout\) # ((\u1|dir_mem_s\(1) & (\Mux2~3_combout\ & !\u1|dir_mem_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \Mux2~3_combout\,
	datac => \Mux2~2_combout\,
	datad => \u1|dir_mem_s\(3),
	combout => \Mux2~4_combout\);

-- Location: LCCOMB_X21_Y13_N6
\Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = (\u1|dir_mem_s\(1) & (!\u1|dir_mem_s\(2) & ((!\u1|dir_mem_s\(0))))) # (!\u1|dir_mem_s\(1) & (\u1|dir_mem_s\(0) & (\u1|dir_mem_s\(2) $ (\u1|dir_mem_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(4),
	datad => \u1|dir_mem_s\(0),
	combout => \Mux3~3_combout\);

-- Location: LCCOMB_X21_Y13_N22
\Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\u1|dir_mem_s\(1) & ((\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(4) & !\u1|dir_mem_s\(0))) # (!\u1|dir_mem_s\(2) & (\u1|dir_mem_s\(4) & \u1|dir_mem_s\(0))))) # (!\u1|dir_mem_s\(1) & ((\u1|dir_mem_s\(4) $ (\u1|dir_mem_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(4),
	datad => \u1|dir_mem_s\(0),
	combout => \Mux3~1_combout\);

-- Location: LCCOMB_X21_Y13_N28
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (!\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(4) & (\u1|dir_mem_s\(1) $ (\u1|dir_mem_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(4),
	datad => \u1|dir_mem_s\(0),
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X21_Y13_N4
\Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = (!\u1|dir_mem_s\(3) & ((\u1|dir_mem_s\(5) & ((\Mux3~0_combout\))) # (!\u1|dir_mem_s\(5) & (\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \u1|dir_mem_s\(5),
	datac => \u1|dir_mem_s\(3),
	datad => \Mux3~0_combout\,
	combout => \Mux3~2_combout\);

-- Location: LCCOMB_X21_Y13_N0
\Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = (\Mux3~2_combout\) # ((\Mux3~3_combout\ & (\u1|dir_mem_s\(3) & !\u1|dir_mem_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~3_combout\,
	datab => \Mux3~2_combout\,
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(5),
	combout => \Mux3~4_combout\);

-- Location: LCCOMB_X22_Y17_N6
\Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = (!\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(3) & ((!\u1|dir_mem_s\(0)) # (!\u1|dir_mem_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(1),
	datac => \u1|dir_mem_s\(0),
	datad => \u1|dir_mem_s\(3),
	combout => \Mux8~3_combout\);

-- Location: LCCOMB_X22_Y14_N0
\Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~10_combout\ = (\u1|dir_mem_s\(0) & (!\u1|dir_mem_s\(4) & (!\u1|dir_mem_s\(2) & !\u1|dir_mem_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \u1|dir_mem_s\(4),
	datac => \u1|dir_mem_s\(2),
	datad => \u1|dir_mem_s\(3),
	combout => \Mux5~10_combout\);

-- Location: LCCOMB_X23_Y17_N24
\Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = (\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(0) & (\u1|dir_mem_s\(3) & !\u1|dir_mem_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(0),
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(4),
	combout => \Mux7~4_combout\);

-- Location: LCCOMB_X33_Y12_N10
\u3|count[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[0]~10_combout\ = \u3|count\(0) $ (VCC)
-- \u3|count[0]~11\ = CARRY(\u3|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|count\(0),
	datad => VCC,
	combout => \u3|count[0]~10_combout\,
	cout => \u3|count[0]~11\);

-- Location: FF_X33_Y12_N11
\u3|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[0]~10_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(0));

-- Location: LCCOMB_X33_Y12_N12
\u3|count[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[1]~12_combout\ = (\u3|count\(1) & (!\u3|count[0]~11\)) # (!\u3|count\(1) & ((\u3|count[0]~11\) # (GND)))
-- \u3|count[1]~13\ = CARRY((!\u3|count[0]~11\) # (!\u3|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|count\(1),
	datad => VCC,
	cin => \u3|count[0]~11\,
	combout => \u3|count[1]~12_combout\,
	cout => \u3|count[1]~13\);

-- Location: FF_X33_Y12_N13
\u3|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[1]~12_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(1));

-- Location: LCCOMB_X33_Y12_N14
\u3|count[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[2]~14_combout\ = (\u3|count\(2) & (\u3|count[1]~13\ $ (GND))) # (!\u3|count\(2) & (!\u3|count[1]~13\ & VCC))
-- \u3|count[2]~15\ = CARRY((\u3|count\(2) & !\u3|count[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|count\(2),
	datad => VCC,
	cin => \u3|count[1]~13\,
	combout => \u3|count[2]~14_combout\,
	cout => \u3|count[2]~15\);

-- Location: FF_X33_Y12_N15
\u3|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[2]~14_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(2));

-- Location: LCCOMB_X33_Y12_N16
\u3|count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[3]~16_combout\ = (\u3|count\(3) & (!\u3|count[2]~15\)) # (!\u3|count\(3) & ((\u3|count[2]~15\) # (GND)))
-- \u3|count[3]~17\ = CARRY((!\u3|count[2]~15\) # (!\u3|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|count\(3),
	datad => VCC,
	cin => \u3|count[2]~15\,
	combout => \u3|count[3]~16_combout\,
	cout => \u3|count[3]~17\);

-- Location: FF_X33_Y12_N17
\u3|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[3]~16_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(3));

-- Location: LCCOMB_X33_Y12_N18
\u3|count[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[4]~18_combout\ = (\u3|count\(4) & (\u3|count[3]~17\ $ (GND))) # (!\u3|count\(4) & (!\u3|count[3]~17\ & VCC))
-- \u3|count[4]~19\ = CARRY((\u3|count\(4) & !\u3|count[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|count\(4),
	datad => VCC,
	cin => \u3|count[3]~17\,
	combout => \u3|count[4]~18_combout\,
	cout => \u3|count[4]~19\);

-- Location: FF_X33_Y12_N19
\u3|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[4]~18_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(4));

-- Location: LCCOMB_X33_Y12_N20
\u3|count[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[5]~20_combout\ = (\u3|count\(5) & (!\u3|count[4]~19\)) # (!\u3|count\(5) & ((\u3|count[4]~19\) # (GND)))
-- \u3|count[5]~21\ = CARRY((!\u3|count[4]~19\) # (!\u3|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|count\(5),
	datad => VCC,
	cin => \u3|count[4]~19\,
	combout => \u3|count[5]~20_combout\,
	cout => \u3|count[5]~21\);

-- Location: FF_X33_Y12_N21
\u3|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[5]~20_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(5));

-- Location: LCCOMB_X33_Y12_N22
\u3|count[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[6]~22_combout\ = (\u3|count\(6) & (\u3|count[5]~21\ $ (GND))) # (!\u3|count\(6) & (!\u3|count[5]~21\ & VCC))
-- \u3|count[6]~23\ = CARRY((\u3|count\(6) & !\u3|count[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|count\(6),
	datad => VCC,
	cin => \u3|count[5]~21\,
	combout => \u3|count[6]~22_combout\,
	cout => \u3|count[6]~23\);

-- Location: FF_X33_Y12_N23
\u3|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[6]~22_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(6));

-- Location: LCCOMB_X33_Y12_N24
\u3|count[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[7]~24_combout\ = (\u3|count\(7) & (!\u3|count[6]~23\)) # (!\u3|count\(7) & ((\u3|count[6]~23\) # (GND)))
-- \u3|count[7]~25\ = CARRY((!\u3|count[6]~23\) # (!\u3|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|count\(7),
	datad => VCC,
	cin => \u3|count[6]~23\,
	combout => \u3|count[7]~24_combout\,
	cout => \u3|count[7]~25\);

-- Location: FF_X33_Y12_N25
\u3|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[7]~24_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(7));

-- Location: LCCOMB_X33_Y12_N26
\u3|count[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[8]~26_combout\ = (\u3|count\(8) & (\u3|count[7]~25\ $ (GND))) # (!\u3|count\(8) & (!\u3|count[7]~25\ & VCC))
-- \u3|count[8]~27\ = CARRY((\u3|count\(8) & !\u3|count[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|count\(8),
	datad => VCC,
	cin => \u3|count[7]~25\,
	combout => \u3|count[8]~26_combout\,
	cout => \u3|count[8]~27\);

-- Location: FF_X33_Y12_N27
\u3|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[8]~26_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(8));

-- Location: LCCOMB_X33_Y12_N28
\u3|count[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|count[9]~28_combout\ = \u3|count[8]~27\ $ (\u3|count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|count\(9),
	cin => \u3|count[8]~27\,
	combout => \u3|count[9]~28_combout\);

-- Location: FF_X33_Y12_N29
\u3|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|count[9]~28_combout\,
	sclr => \u3|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(9));

-- Location: LCCOMB_X33_Y12_N4
\u3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan0~1_combout\ = (!\u3|count\(3) & (((!\u3|count\(2)) # (!\u3|count\(0))) # (!\u3|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|count\(1),
	datab => \u3|count\(0),
	datac => \u3|count\(2),
	datad => \u3|count\(3),
	combout => \u3|LessThan0~1_combout\);

-- Location: LCCOMB_X33_Y12_N0
\u3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan0~0_combout\ = (((!\u3|count\(7)) # (!\u3|count\(6))) # (!\u3|count\(5))) # (!\u3|count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|count\(8),
	datab => \u3|count\(5),
	datac => \u3|count\(6),
	datad => \u3|count\(7),
	combout => \u3|LessThan0~0_combout\);

-- Location: LCCOMB_X33_Y12_N6
\u3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan0~2_combout\ = (\u3|count\(9) & (!\u3|LessThan0~0_combout\ & ((\u3|count\(4)) # (!\u3|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|count\(4),
	datab => \u3|count\(9),
	datac => \u3|LessThan0~1_combout\,
	datad => \u3|LessThan0~0_combout\,
	combout => \u3|LessThan0~2_combout\);

-- Location: LCCOMB_X33_Y12_N30
\u3|one_hz_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|one_hz_clk~0_combout\ = \u3|one_hz_clk~q\ $ (\u3|LessThan0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|one_hz_clk~q\,
	datad => \u3|LessThan0~2_combout\,
	combout => \u3|one_hz_clk~0_combout\);

-- Location: LCCOMB_X33_Y12_N2
\u3|one_hz_clk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|one_hz_clk~feeder_combout\ = \u3|one_hz_clk~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|one_hz_clk~0_combout\,
	combout => \u3|one_hz_clk~feeder_combout\);

-- Location: FF_X33_Y12_N3
\u3|one_hz_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u3|one_hz_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|one_hz_clk~q\);

-- Location: CLKCTRL_G5
\u3|one_hz_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u3|one_hz_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u3|one_hz_clk~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y15_N6
\u3|min_count[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|min_count[0]~6_combout\ = \u3|min_count\(0) $ (VCC)
-- \u3|min_count[0]~7\ = CARRY(\u3|min_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(0),
	datad => VCC,
	combout => \u3|min_count[0]~6_combout\,
	cout => \u3|min_count[0]~7\);

-- Location: LCCOMB_X25_Y15_N18
\u3|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan3~0_combout\ = ((!\u3|min_count\(2) & ((!\u3|min_count\(1)) # (!\u3|min_count\(0))))) # (!\u3|min_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(0),
	datab => \u3|min_count\(5),
	datac => \u3|min_count\(1),
	datad => \u3|min_count\(2),
	combout => \u3|LessThan3~0_combout\);

-- Location: LCCOMB_X25_Y15_N20
\u3|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan3~1_combout\ = (\u3|min_count\(3) & (\u3|min_count\(4) & !\u3|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(3),
	datac => \u3|min_count\(4),
	datad => \u3|LessThan3~0_combout\,
	combout => \u3|LessThan3~1_combout\);

-- Location: LCCOMB_X24_Y13_N20
\u3|sec_count[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|sec_count[0]~6_combout\ = \u3|sec_count\(0) $ (VCC)
-- \u3|sec_count[0]~7\ = CARRY(\u3|sec_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(0),
	datad => VCC,
	combout => \u3|sec_count[0]~6_combout\,
	cout => \u3|sec_count[0]~7\);

-- Location: LCCOMB_X24_Y13_N26
\u3|sec_count[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|sec_count[3]~12_combout\ = (\u3|sec_count\(3) & (!\u3|sec_count[2]~11\)) # (!\u3|sec_count\(3) & ((\u3|sec_count[2]~11\) # (GND)))
-- \u3|sec_count[3]~13\ = CARRY((!\u3|sec_count[2]~11\) # (!\u3|sec_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(3),
	datad => VCC,
	cin => \u3|sec_count[2]~11\,
	combout => \u3|sec_count[3]~12_combout\,
	cout => \u3|sec_count[3]~13\);

-- Location: LCCOMB_X24_Y13_N28
\u3|sec_count[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|sec_count[4]~14_combout\ = (\u3|sec_count\(4) & (\u3|sec_count[3]~13\ $ (GND))) # (!\u3|sec_count\(4) & (!\u3|sec_count[3]~13\ & VCC))
-- \u3|sec_count[4]~15\ = CARRY((\u3|sec_count\(4) & !\u3|sec_count[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(4),
	datad => VCC,
	cin => \u3|sec_count[3]~13\,
	combout => \u3|sec_count[4]~14_combout\,
	cout => \u3|sec_count[4]~15\);

-- Location: LCCOMB_X25_Y18_N14
\u3|hour_count[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|hour_count[0]~5_combout\ = \u3|hour_count\(0) $ (VCC)
-- \u3|hour_count[0]~6\ = CARRY(\u3|hour_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|hour_count\(0),
	datad => VCC,
	combout => \u3|hour_count[0]~5_combout\,
	cout => \u3|hour_count[0]~6\);

-- Location: LCCOMB_X24_Y13_N30
\u3|sec_count[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|sec_count[5]~16_combout\ = \u3|sec_count\(5) $ (\u3|sec_count[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(5),
	cin => \u3|sec_count[4]~15\,
	combout => \u3|sec_count[5]~16_combout\);

-- Location: FF_X24_Y13_N31
\u3|sec_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|sec_count[5]~16_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan2~1_combout\,
	ena => \u3|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|sec_count\(5));

-- Location: LCCOMB_X24_Y13_N2
\u3|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan2~0_combout\ = ((!\u3|sec_count\(2) & ((!\u3|sec_count\(0)) # (!\u3|sec_count\(1))))) # (!\u3|sec_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(1),
	datab => \u3|sec_count\(0),
	datac => \u3|sec_count\(5),
	datad => \u3|sec_count\(2),
	combout => \u3|LessThan2~0_combout\);

-- Location: LCCOMB_X25_Y15_N30
\u3|hour_count[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|hour_count[4]~7_combout\ = (\u3|sec_count\(3) & (\u3|min_count\(4) & (\u3|min_count\(3) & \u3|sec_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(3),
	datab => \u3|min_count\(4),
	datac => \u3|min_count\(3),
	datad => \u3|sec_count\(4),
	combout => \u3|hour_count[4]~7_combout\);

-- Location: LCCOMB_X25_Y18_N8
\u3|hour_count[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|hour_count[4]~8_combout\ = (!\u3|LessThan2~0_combout\ & (!\u3|LessThan3~0_combout\ & (\u3|LessThan1~0_combout\ & \u3|hour_count[4]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|LessThan2~0_combout\,
	datab => \u3|LessThan3~0_combout\,
	datac => \u3|LessThan1~0_combout\,
	datad => \u3|hour_count[4]~7_combout\,
	combout => \u3|hour_count[4]~8_combout\);

-- Location: FF_X25_Y18_N15
\u3|hour_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|hour_count[0]~5_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan4~1_combout\,
	ena => \u3|hour_count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|hour_count\(0));

-- Location: LCCOMB_X25_Y18_N16
\u3|hour_count[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|hour_count[1]~9_combout\ = (\u3|hour_count\(1) & (!\u3|hour_count[0]~6\)) # (!\u3|hour_count\(1) & ((\u3|hour_count[0]~6\) # (GND)))
-- \u3|hour_count[1]~10\ = CARRY((!\u3|hour_count[0]~6\) # (!\u3|hour_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|hour_count\(1),
	datad => VCC,
	cin => \u3|hour_count[0]~6\,
	combout => \u3|hour_count[1]~9_combout\,
	cout => \u3|hour_count[1]~10\);

-- Location: FF_X25_Y18_N17
\u3|hour_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|hour_count[1]~9_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan4~1_combout\,
	ena => \u3|hour_count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|hour_count\(1));

-- Location: LCCOMB_X25_Y18_N18
\u3|hour_count[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|hour_count[2]~11_combout\ = (\u3|hour_count\(2) & (\u3|hour_count[1]~10\ $ (GND))) # (!\u3|hour_count\(2) & (!\u3|hour_count[1]~10\ & VCC))
-- \u3|hour_count[2]~12\ = CARRY((\u3|hour_count\(2) & !\u3|hour_count[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|hour_count\(2),
	datad => VCC,
	cin => \u3|hour_count[1]~10\,
	combout => \u3|hour_count[2]~11_combout\,
	cout => \u3|hour_count[2]~12\);

-- Location: FF_X25_Y18_N19
\u3|hour_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|hour_count[2]~11_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan4~1_combout\,
	ena => \u3|hour_count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|hour_count\(2));

-- Location: LCCOMB_X25_Y18_N20
\u3|hour_count[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|hour_count[3]~13_combout\ = (\u3|hour_count\(3) & (!\u3|hour_count[2]~12\)) # (!\u3|hour_count\(3) & ((\u3|hour_count[2]~12\) # (GND)))
-- \u3|hour_count[3]~14\ = CARRY((!\u3|hour_count[2]~12\) # (!\u3|hour_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|hour_count\(3),
	datad => VCC,
	cin => \u3|hour_count[2]~12\,
	combout => \u3|hour_count[3]~13_combout\,
	cout => \u3|hour_count[3]~14\);

-- Location: FF_X25_Y18_N21
\u3|hour_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|hour_count[3]~13_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan4~1_combout\,
	ena => \u3|hour_count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|hour_count\(3));

-- Location: LCCOMB_X25_Y18_N22
\u3|hour_count[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|hour_count[4]~15_combout\ = \u3|hour_count\(4) $ (!\u3|hour_count[3]~14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|hour_count\(4),
	cin => \u3|hour_count[3]~14\,
	combout => \u3|hour_count[4]~15_combout\);

-- Location: FF_X25_Y18_N23
\u3|hour_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|hour_count[4]~15_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan4~1_combout\,
	ena => \u3|hour_count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|hour_count\(4));

-- Location: LCCOMB_X25_Y18_N28
\u3|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan4~0_combout\ = (!\u3|hour_count\(3) & (((!\u3|hour_count\(1)) # (!\u3|hour_count\(0))) # (!\u3|hour_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|hour_count\(3),
	datab => \u3|hour_count\(2),
	datac => \u3|hour_count\(0),
	datad => \u3|hour_count\(1),
	combout => \u3|LessThan4~0_combout\);

-- Location: LCCOMB_X25_Y18_N10
\u3|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan4~1_combout\ = (\u3|hour_count\(4) & !\u3|LessThan4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|hour_count\(4),
	datad => \u3|LessThan4~0_combout\,
	combout => \u3|LessThan4~1_combout\);

-- Location: LCCOMB_X25_Y15_N28
\u3|day_count[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|day_count[0]~13_combout\ = \u3|day_count\(0) $ (((\u3|min_count[5]~18_combout\ & (\u3|LessThan3~1_combout\ & \u3|LessThan4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count[5]~18_combout\,
	datab => \u3|LessThan3~1_combout\,
	datac => \u3|day_count\(0),
	datad => \u3|LessThan4~1_combout\,
	combout => \u3|day_count[0]~13_combout\);

-- Location: FF_X25_Y15_N29
\u3|day_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|day_count[0]~13_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|day_count\(0));

-- Location: LCCOMB_X26_Y12_N2
\u3|day_count[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|day_count[1]~4_combout\ = (\u3|day_count\(0) & (\u3|day_count\(1) $ (VCC))) # (!\u3|day_count\(0) & (\u3|day_count\(1) & VCC))
-- \u3|day_count[1]~5\ = CARRY((\u3|day_count\(0) & \u3|day_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(0),
	datab => \u3|day_count\(1),
	datad => VCC,
	combout => \u3|day_count[1]~4_combout\,
	cout => \u3|day_count[1]~5\);

-- Location: LCCOMB_X26_Y12_N20
\u3|day_count[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|day_count[4]~12_combout\ = (!\u3|LessThan4~0_combout\ & (\u3|hour_count\(4) & (\u3|LessThan3~1_combout\ & \u3|min_count[5]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|LessThan4~0_combout\,
	datab => \u3|hour_count\(4),
	datac => \u3|LessThan3~1_combout\,
	datad => \u3|min_count[5]~18_combout\,
	combout => \u3|day_count[4]~12_combout\);

-- Location: FF_X26_Y12_N3
\u3|day_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|day_count[1]~4_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	ena => \u3|day_count[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|day_count\(1));

-- Location: LCCOMB_X26_Y12_N4
\u3|day_count[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|day_count[2]~6_combout\ = (\u3|day_count\(2) & (!\u3|day_count[1]~5\)) # (!\u3|day_count\(2) & ((\u3|day_count[1]~5\) # (GND)))
-- \u3|day_count[2]~7\ = CARRY((!\u3|day_count[1]~5\) # (!\u3|day_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(2),
	datad => VCC,
	cin => \u3|day_count[1]~5\,
	combout => \u3|day_count[2]~6_combout\,
	cout => \u3|day_count[2]~7\);

-- Location: FF_X26_Y12_N5
\u3|day_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|day_count[2]~6_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	ena => \u3|day_count[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|day_count\(2));

-- Location: LCCOMB_X26_Y12_N6
\u3|day_count[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|day_count[3]~8_combout\ = (\u3|day_count\(3) & (\u3|day_count[2]~7\ $ (GND))) # (!\u3|day_count\(3) & (!\u3|day_count[2]~7\ & VCC))
-- \u3|day_count[3]~9\ = CARRY((\u3|day_count\(3) & !\u3|day_count[2]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(3),
	datad => VCC,
	cin => \u3|day_count[2]~7\,
	combout => \u3|day_count[3]~8_combout\,
	cout => \u3|day_count[3]~9\);

-- Location: FF_X26_Y12_N7
\u3|day_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|day_count[3]~8_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	ena => \u3|day_count[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|day_count\(3));

-- Location: LCCOMB_X26_Y12_N8
\u3|day_count[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|day_count[4]~10_combout\ = \u3|day_count[3]~9\ $ (\u3|day_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|day_count\(4),
	cin => \u3|day_count[3]~9\,
	combout => \u3|day_count[4]~10_combout\);

-- Location: FF_X26_Y12_N9
\u3|day_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|day_count[4]~10_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	ena => \u3|day_count[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|day_count\(4));

-- Location: LCCOMB_X25_Y15_N4
\u3|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan1~0_combout\ = (((!\u3|day_count\(2) & !\u3|day_count\(1))) # (!\u3|day_count\(3))) # (!\u3|day_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(2),
	datab => \u3|day_count\(4),
	datac => \u3|day_count\(1),
	datad => \u3|day_count\(3),
	combout => \u3|LessThan1~0_combout\);

-- Location: FF_X24_Y13_N29
\u3|sec_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|sec_count[4]~14_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan2~1_combout\,
	ena => \u3|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|sec_count\(4));

-- Location: LCCOMB_X24_Y13_N8
\u3|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|LessThan2~1_combout\ = (\u3|sec_count\(4) & (\u3|sec_count\(3) & !\u3|LessThan2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(4),
	datac => \u3|sec_count\(3),
	datad => \u3|LessThan2~0_combout\,
	combout => \u3|LessThan2~1_combout\);

-- Location: FF_X24_Y13_N21
\u3|sec_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|sec_count[0]~6_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan2~1_combout\,
	ena => \u3|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|sec_count\(0));

-- Location: LCCOMB_X24_Y13_N22
\u3|sec_count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|sec_count[1]~8_combout\ = (\u3|sec_count\(1) & (!\u3|sec_count[0]~7\)) # (!\u3|sec_count\(1) & ((\u3|sec_count[0]~7\) # (GND)))
-- \u3|sec_count[1]~9\ = CARRY((!\u3|sec_count[0]~7\) # (!\u3|sec_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(1),
	datad => VCC,
	cin => \u3|sec_count[0]~7\,
	combout => \u3|sec_count[1]~8_combout\,
	cout => \u3|sec_count[1]~9\);

-- Location: FF_X24_Y13_N23
\u3|sec_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|sec_count[1]~8_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan2~1_combout\,
	ena => \u3|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|sec_count\(1));

-- Location: LCCOMB_X24_Y13_N24
\u3|sec_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|sec_count[2]~10_combout\ = (\u3|sec_count\(2) & (\u3|sec_count[1]~9\ $ (GND))) # (!\u3|sec_count\(2) & (!\u3|sec_count[1]~9\ & VCC))
-- \u3|sec_count[2]~11\ = CARRY((\u3|sec_count\(2) & !\u3|sec_count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(2),
	datad => VCC,
	cin => \u3|sec_count[1]~9\,
	combout => \u3|sec_count[2]~10_combout\,
	cout => \u3|sec_count[2]~11\);

-- Location: FF_X24_Y13_N25
\u3|sec_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|sec_count[2]~10_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan2~1_combout\,
	ena => \u3|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|sec_count\(2));

-- Location: FF_X24_Y13_N27
\u3|sec_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|sec_count[3]~12_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan2~1_combout\,
	ena => \u3|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|sec_count\(3));

-- Location: LCCOMB_X25_Y15_N26
\u3|min_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|min_count[5]~18_combout\ = (\u3|sec_count\(3) & (\u3|sec_count\(4) & (\u3|LessThan1~0_combout\ & !\u3|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(3),
	datab => \u3|sec_count\(4),
	datac => \u3|LessThan1~0_combout\,
	datad => \u3|LessThan2~0_combout\,
	combout => \u3|min_count[5]~18_combout\);

-- Location: FF_X25_Y15_N7
\u3|min_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|min_count[0]~6_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan3~1_combout\,
	ena => \u3|min_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|min_count\(0));

-- Location: LCCOMB_X25_Y15_N8
\u3|min_count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|min_count[1]~8_combout\ = (\u3|min_count\(1) & (!\u3|min_count[0]~7\)) # (!\u3|min_count\(1) & ((\u3|min_count[0]~7\) # (GND)))
-- \u3|min_count[1]~9\ = CARRY((!\u3|min_count[0]~7\) # (!\u3|min_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(1),
	datad => VCC,
	cin => \u3|min_count[0]~7\,
	combout => \u3|min_count[1]~8_combout\,
	cout => \u3|min_count[1]~9\);

-- Location: FF_X25_Y15_N9
\u3|min_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|min_count[1]~8_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan3~1_combout\,
	ena => \u3|min_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|min_count\(1));

-- Location: LCCOMB_X25_Y15_N10
\u3|min_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|min_count[2]~10_combout\ = (\u3|min_count\(2) & (\u3|min_count[1]~9\ $ (GND))) # (!\u3|min_count\(2) & (!\u3|min_count[1]~9\ & VCC))
-- \u3|min_count[2]~11\ = CARRY((\u3|min_count\(2) & !\u3|min_count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(2),
	datad => VCC,
	cin => \u3|min_count[1]~9\,
	combout => \u3|min_count[2]~10_combout\,
	cout => \u3|min_count[2]~11\);

-- Location: FF_X25_Y15_N11
\u3|min_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|min_count[2]~10_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan3~1_combout\,
	ena => \u3|min_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|min_count\(2));

-- Location: LCCOMB_X25_Y15_N12
\u3|min_count[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|min_count[3]~12_combout\ = (\u3|min_count\(3) & (!\u3|min_count[2]~11\)) # (!\u3|min_count\(3) & ((\u3|min_count[2]~11\) # (GND)))
-- \u3|min_count[3]~13\ = CARRY((!\u3|min_count[2]~11\) # (!\u3|min_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(3),
	datad => VCC,
	cin => \u3|min_count[2]~11\,
	combout => \u3|min_count[3]~12_combout\,
	cout => \u3|min_count[3]~13\);

-- Location: FF_X25_Y15_N13
\u3|min_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|min_count[3]~12_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan3~1_combout\,
	ena => \u3|min_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|min_count\(3));

-- Location: LCCOMB_X25_Y15_N14
\u3|min_count[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|min_count[4]~14_combout\ = (\u3|min_count\(4) & (\u3|min_count[3]~13\ $ (GND))) # (!\u3|min_count\(4) & (!\u3|min_count[3]~13\ & VCC))
-- \u3|min_count[4]~15\ = CARRY((\u3|min_count\(4) & !\u3|min_count[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(4),
	datad => VCC,
	cin => \u3|min_count[3]~13\,
	combout => \u3|min_count[4]~14_combout\,
	cout => \u3|min_count[4]~15\);

-- Location: FF_X25_Y15_N15
\u3|min_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|min_count[4]~14_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan3~1_combout\,
	ena => \u3|min_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|min_count\(4));

-- Location: LCCOMB_X25_Y15_N16
\u3|min_count[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u3|min_count[5]~16_combout\ = \u3|min_count[4]~15\ $ (\u3|min_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|min_count\(5),
	cin => \u3|min_count[4]~15\,
	combout => \u3|min_count[5]~16_combout\);

-- Location: FF_X25_Y15_N17
\u3|min_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u3|one_hz_clk~clkctrl_outclk\,
	d => \u3|min_count[5]~16_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	sclr => \u3|LessThan3~1_combout\,
	ena => \u3|min_count[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|min_count\(5));

-- Location: LCCOMB_X24_Y19_N0
\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u3|min_count\(3) $ (VCC)
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u3|min_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(3),
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X24_Y19_N2
\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u3|min_count\(4) & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u3|min_count\(4) & 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u3|min_count\(4) & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(4),
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X24_Y19_N4
\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u3|min_count\(5) & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u3|min_count\(5) & 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u3|min_count\(5) & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(5),
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X24_Y19_N6
\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X24_Y18_N2
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u3|hour_count\(2) $ (VCC)
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u3|hour_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|hour_count\(2),
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X24_Y18_N4
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u3|hour_count\(3) & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u3|hour_count\(3) & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u3|hour_count\(3) & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|hour_count\(3),
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X24_Y18_N6
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u3|hour_count\(4) & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u3|hour_count\(4) & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u3|hour_count\(4) & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|hour_count\(4),
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X24_Y18_N8
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X24_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[15]~1_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \u3|hour_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u3|hour_count\(1),
	combout => \Mod1|auto_generated|divider|divider|StageOut[15]~1_combout\);

-- Location: LCCOMB_X24_Y18_N12
\Mod1|auto_generated|divider|divider|StageOut[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[15]~0_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \u3|hour_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u3|hour_count\(1),
	combout => \Mod1|auto_generated|divider|divider|StageOut[15]~0_combout\);

-- Location: LCCOMB_X23_Y18_N14
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[15]~1_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[15]~0_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[15]~1_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[15]~1_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[15]~0_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X24_Y18_N20
\Mod1|auto_generated|divider|divider|StageOut[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[18]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \u3|hour_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u3|hour_count\(4),
	combout => \Mod1|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LCCOMB_X24_Y18_N26
\Mod1|auto_generated|divider|divider|StageOut[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[18]~3_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LCCOMB_X23_Y18_N12
\Mod1|auto_generated|divider|divider|StageOut[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\ = (\u3|hour_count\(3) & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|hour_count\(3),
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\);

-- Location: LCCOMB_X24_Y18_N28
\Mod1|auto_generated|divider|divider|StageOut[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LCCOMB_X24_Y18_N0
\Mod1|auto_generated|divider|divider|StageOut[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\);

-- Location: LCCOMB_X24_Y18_N10
\Mod1|auto_generated|divider|divider|StageOut[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \u3|hour_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u3|hour_count\(2),
	combout => \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\);

-- Location: LCCOMB_X23_Y18_N16
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X23_Y18_N18
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X23_Y18_N20
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[18]~2_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[18]~3_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[18]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[18]~3_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y18_N22
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y18_N6
\Mod1|auto_generated|divider|divider|StageOut[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\u3|hour_count\(1)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \u3|hour_count\(1),
	combout => \Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\);

-- Location: LCCOMB_X23_Y18_N24
\Mod1|auto_generated|divider|divider|StageOut[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\);

-- Location: LCCOMB_X23_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\);

-- Location: LCCOMB_X19_Y16_N8
\Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~15_combout\ = (!\u1|dir_mem_s\(1) & (\Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\ $ (((\Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\,
	combout => \Mux4~15_combout\);

-- Location: LCCOMB_X24_Y19_N30
\Div2|auto_generated|divider|divider|StageOut[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~17_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~17_combout\);

-- Location: LCCOMB_X24_Y19_N8
\Div2|auto_generated|divider|divider|StageOut[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~16_combout\ = (\u3|min_count\(5) & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(5),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~16_combout\);

-- Location: LCCOMB_X24_Y19_N10
\Div2|auto_generated|divider|divider|StageOut[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~19_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LCCOMB_X24_Y19_N28
\Div2|auto_generated|divider|divider|StageOut[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~18_combout\ = (\u3|min_count\(4) & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|min_count\(4),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~18_combout\);

-- Location: LCCOMB_X24_Y19_N12
\Div2|auto_generated|divider|divider|StageOut[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~20_combout\ = (\u3|min_count\(3) & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(3),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~20_combout\);

-- Location: LCCOMB_X24_Y19_N16
\Div2|auto_generated|divider|divider|StageOut[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~21_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~21_combout\);

-- Location: LCCOMB_X25_Y19_N4
\Div2|auto_generated|divider|divider|StageOut[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~22_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \u3|min_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u3|min_count\(2),
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~22_combout\);

-- Location: LCCOMB_X24_Y19_N14
\Div2|auto_generated|divider|divider|StageOut[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~23_combout\ = (\u3|min_count\(2) & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(2),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~23_combout\);

-- Location: LCCOMB_X24_Y19_N18
\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~23_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~22_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[15]~22_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[15]~23_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X24_Y19_N20
\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[16]~20_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[16]~21_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~20_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[16]~21_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~20_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~21_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[16]~20_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[16]~21_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X24_Y19_N22
\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~18_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~18_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~19_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[17]~19_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[17]~18_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X24_Y19_N24
\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~17_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[18]~16_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[18]~17_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[18]~16_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y19_N26
\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y16_N2
\Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~16_combout\ = (\Mux4~15_combout\) # ((\u1|dir_mem_s\(1) & ((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mux4~15_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mux4~16_combout\);

-- Location: LCCOMB_X22_Y17_N2
\Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~9_combout\ = (\u1|dir_mem_s\(0) & ((\u1|dir_mem_s\(2)) # ((\u1|dir_mem_s\(1)) # (\u1|dir_mem_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(1),
	datac => \u1|dir_mem_s\(0),
	datad => \u1|dir_mem_s\(4),
	combout => \Mux7~9_combout\);

-- Location: LCCOMB_X22_Y18_N14
\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u3|hour_count\(2) $ (VCC)
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u3|hour_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|hour_count\(2),
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X22_Y18_N16
\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u3|hour_count\(3) & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u3|hour_count\(3) & 
-- (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u3|hour_count\(3) & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|hour_count\(3),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X22_Y18_N18
\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u3|hour_count\(4) & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u3|hour_count\(4) & 
-- (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u3|hour_count\(4) & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|hour_count\(4),
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X22_Y18_N20
\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X24_Y9_N24
\U4|RH[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|RH[7]~feeder_combout\ = \U4|reg_total\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|reg_total\(39),
	combout => \U4|RH[7]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N26
\U4|RH[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|RH[7]~5_combout\ = (\U4|cont2[25]~0_combout\ & (\U4|estados\(1) & (\U4|RH[7]~4_combout\ & \U4|estados\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|cont2[25]~0_combout\,
	datab => \U4|estados\(1),
	datac => \U4|RH[7]~4_combout\,
	datad => \U4|estados\(0),
	combout => \U4|RH[7]~5_combout\);

-- Location: FF_X24_Y9_N25
\U4|RH[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|RH[7]~feeder_combout\,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|RH\(7));

-- Location: FF_X24_Y9_N23
\U4|RH[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(38),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|RH\(6));

-- Location: LCCOMB_X24_Y9_N4
\U4|RH[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|RH[5]~feeder_combout\ = \U4|reg_total\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|reg_total\(37),
	combout => \U4|RH[5]~feeder_combout\);

-- Location: FF_X24_Y9_N5
\U4|RH[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|RH[5]~feeder_combout\,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|RH\(5));

-- Location: LCCOMB_X21_Y9_N14
\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \U4|RH\(5) $ (VCC)
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(\U4|RH\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|RH\(5),
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X21_Y9_N16
\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U4|RH\(6) & (\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!\U4|RH\(6) & (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U4|RH\(6) & !\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(6),
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X21_Y9_N18
\Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U4|RH\(7) & (\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!\U4|RH\(7) & (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & VCC))
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((\U4|RH\(7) & !\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(7),
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X21_Y9_N20
\Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY(!\Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y9_N22
\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y9_N12
\Div5|auto_generated|divider|divider|StageOut[28]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[28]~37_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[28]~37_combout\);

-- Location: LCCOMB_X22_Y9_N20
\Div5|auto_generated|divider|divider|StageOut[28]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[28]~36_combout\ = (\U4|RH\(7) & \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(7),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[28]~36_combout\);

-- Location: LCCOMB_X22_Y9_N6
\Div5|auto_generated|divider|divider|StageOut[27]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[27]~38_combout\ = (\U4|RH\(6) & \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(6),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[27]~38_combout\);

-- Location: LCCOMB_X21_Y9_N6
\Div5|auto_generated|divider|divider|StageOut[27]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[27]~39_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[27]~39_combout\);

-- Location: LCCOMB_X21_Y9_N0
\Div5|auto_generated|divider|divider|StageOut[26]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[26]~41_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[26]~41_combout\);

-- Location: LCCOMB_X22_Y9_N24
\Div5|auto_generated|divider|divider|StageOut[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[26]~40_combout\ = (\U4|RH\(5) & \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(5),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[26]~40_combout\);

-- Location: FF_X24_Y10_N11
\U4|RH[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(36),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|RH\(4));

-- Location: LCCOMB_X22_Y9_N26
\Div5|auto_generated|divider|divider|StageOut[25]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[25]~43_combout\ = (\U4|RH\(4) & !\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(4),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[25]~43_combout\);

-- Location: LCCOMB_X21_Y9_N30
\Div5|auto_generated|divider|divider|StageOut[25]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[25]~42_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U4|RH\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U4|RH\(4),
	combout => \Div5|auto_generated|divider|divider|StageOut[25]~42_combout\);

-- Location: LCCOMB_X22_Y9_N10
\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[25]~43_combout\) # (\Div5|auto_generated|divider|divider|StageOut[25]~42_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[25]~43_combout\) # (\Div5|auto_generated|divider|divider|StageOut[25]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[25]~43_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[25]~42_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X22_Y9_N12
\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[26]~41_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[26]~40_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[26]~41_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[26]~40_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[26]~41_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[26]~40_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[26]~41_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[26]~40_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X22_Y9_N14
\Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[27]~38_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[27]~39_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[27]~38_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[27]~39_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[27]~38_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[27]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[27]~38_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[27]~39_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X22_Y9_N16
\Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[28]~37_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[28]~36_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[28]~37_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[28]~36_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y9_N18
\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y9_N8
\Div5|auto_generated|divider|divider|StageOut[33]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[33]~44_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[33]~44_combout\);

-- Location: LCCOMB_X22_Y9_N28
\Div5|auto_generated|divider|divider|StageOut[33]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[33]~64_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U4|RH\(6)))) # 
-- (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \U4|RH\(6),
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[33]~64_combout\);

-- Location: LCCOMB_X22_Y9_N4
\Div5|auto_generated|divider|divider|StageOut[32]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[32]~45_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[32]~45_combout\);

-- Location: LCCOMB_X22_Y9_N22
\Div5|auto_generated|divider|divider|StageOut[32]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[32]~65_combout\ = (\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U4|RH\(5)))) # 
-- (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U4|RH\(5),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[32]~65_combout\);

-- Location: LCCOMB_X22_Y9_N30
\Div5|auto_generated|divider|divider|StageOut[31]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[31]~46_combout\ = (\U4|RH\(4) & \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(4),
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[31]~46_combout\);

-- Location: LCCOMB_X22_Y9_N0
\Div5|auto_generated|divider|divider|StageOut[31]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[31]~47_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: FF_X23_Y9_N1
\U4|RH[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(35),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|RH\(3));

-- Location: LCCOMB_X23_Y8_N4
\Div5|auto_generated|divider|divider|StageOut[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\U4|RH\(3) & \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(3),
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X22_Y9_N2
\Div5|auto_generated|divider|divider|StageOut[30]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[30]~49_combout\ = (\U4|RH\(3) & !\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(3),
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[30]~49_combout\);

-- Location: LCCOMB_X22_Y8_N20
\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[30]~48_combout\) # (\Div5|auto_generated|divider|divider|StageOut[30]~49_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[30]~48_combout\) # (\Div5|auto_generated|divider|divider|StageOut[30]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[30]~49_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X22_Y8_N22
\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[31]~46_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[31]~46_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[31]~46_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[31]~46_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X22_Y8_N24
\Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[32]~45_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[32]~65_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[32]~45_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[32]~65_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[32]~45_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[32]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[32]~45_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[32]~65_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X22_Y8_N26
\Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[33]~44_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[33]~64_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[33]~44_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[33]~64_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y8_N28
\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y8_N14
\Div5|auto_generated|divider|divider|StageOut[38]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[38]~62_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[32]~65_combout\) # 
-- ((\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|StageOut[32]~65_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[38]~62_combout\);

-- Location: LCCOMB_X22_Y8_N0
\Div5|auto_generated|divider|divider|StageOut[38]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[38]~50_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[38]~50_combout\);

-- Location: LCCOMB_X22_Y8_N30
\Div5|auto_generated|divider|divider|StageOut[37]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[37]~51_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[37]~51_combout\);

-- Location: LCCOMB_X23_Y8_N14
\Div5|auto_generated|divider|divider|StageOut[37]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[37]~66_combout\ = (\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\U4|RH\(4))) # 
-- (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U4|RH\(4),
	datac => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[37]~66_combout\);

-- Location: LCCOMB_X23_Y8_N2
\Div5|auto_generated|divider|divider|StageOut[36]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[36]~52_combout\ = (\U4|RH\(3) & \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(3),
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[36]~52_combout\);

-- Location: LCCOMB_X22_Y8_N2
\Div5|auto_generated|divider|divider|StageOut[36]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[36]~53_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[36]~53_combout\);

-- Location: FF_X21_Y10_N23
\U4|RH[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(34),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|RH\(2));

-- Location: LCCOMB_X22_Y8_N16
\Div5|auto_generated|divider|divider|StageOut[35]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[35]~54_combout\ = (\U4|RH\(2) & \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(2),
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X22_Y8_N18
\Div5|auto_generated|divider|divider|StageOut[35]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[35]~55_combout\ = (\U4|RH\(2) & !\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(2),
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[35]~55_combout\);

-- Location: LCCOMB_X22_Y8_N4
\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Div5|auto_generated|divider|divider|StageOut[35]~55_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Div5|auto_generated|divider|divider|StageOut[35]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[35]~55_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X22_Y8_N6
\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[36]~52_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[36]~53_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[36]~52_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[36]~53_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[36]~52_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[36]~53_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[36]~52_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[36]~53_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X22_Y8_N8
\Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[37]~51_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[37]~66_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[37]~51_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[37]~66_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[37]~51_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[37]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[37]~51_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[37]~66_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X22_Y8_N10
\Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[38]~62_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[38]~50_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[38]~62_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[38]~50_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y8_N12
\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y16_N26
\Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (((!\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mux49~0_combout\);

-- Location: LCCOMB_X18_Y18_N28
\Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~10_combout\ = (\u1|dir_mem_s\(4) & (!\u1|dir_mem_s\(3) & ((\u1|dir_mem_s\(1)) # (!\u1|dir_mem_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(4),
	datab => \u1|dir_mem_s\(1),
	datac => \u1|dir_mem_s\(2),
	datad => \u1|dir_mem_s\(3),
	combout => \Mux7~10_combout\);

-- Location: LCCOMB_X23_Y14_N4
\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u3|sec_count\(3) $ (VCC)
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u3|sec_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(3),
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X23_Y14_N6
\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u3|sec_count\(4) & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u3|sec_count\(4) & 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u3|sec_count\(4) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(4),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X23_Y14_N8
\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u3|sec_count\(5) & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u3|sec_count\(5) & 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u3|sec_count\(5) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(5),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X23_Y14_N10
\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X23_Y14_N30
\Div3|auto_generated|divider|divider|StageOut[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~15_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~15_combout\);

-- Location: LCCOMB_X23_Y14_N28
\Div3|auto_generated|divider|divider|StageOut[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~14_combout\ = (\u3|sec_count\(5) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(5),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~14_combout\);

-- Location: LCCOMB_X24_Y14_N20
\Div3|auto_generated|divider|divider|StageOut[17]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~8_combout\ = (\u3|sec_count\(4) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(4),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~8_combout\);

-- Location: LCCOMB_X23_Y14_N0
\Div3|auto_generated|divider|divider|StageOut[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\ = (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\);

-- Location: LCCOMB_X23_Y14_N26
\Div3|auto_generated|divider|divider|StageOut[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~10_combout\ = (\u3|sec_count\(3) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~10_combout\);

-- Location: LCCOMB_X23_Y14_N24
\Div3|auto_generated|divider|divider|StageOut[16]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~11_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~11_combout\);

-- Location: LCCOMB_X23_Y14_N12
\Div3|auto_generated|divider|divider|StageOut[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~12_combout\ = (\u3|sec_count\(2) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~12_combout\);

-- Location: LCCOMB_X23_Y14_N2
\Div3|auto_generated|divider|divider|StageOut[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~13_combout\ = (\u3|sec_count\(2) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~13_combout\);

-- Location: LCCOMB_X23_Y14_N14
\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[15]~12_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~13_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[15]~12_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[15]~12_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[15]~13_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X23_Y14_N16
\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[16]~10_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[16]~11_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~10_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[16]~11_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~10_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~11_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[16]~10_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[16]~11_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X23_Y14_N18
\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[17]~8_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~9_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[17]~8_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~9_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~8_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[17]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X23_Y14_N20
\Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~15_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[18]~14_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[18]~15_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[18]~14_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y14_N22
\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y16_N4
\Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~18_combout\ = (\u1|dir_mem_s\(1)) # ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mux5~18_combout\);

-- Location: LCCOMB_X22_Y17_N0
\Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~11_combout\ = (\u1|dir_mem_s\(4) & ((\u1|dir_mem_s\(2)) # (\u1|dir_mem_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|dir_mem_s\(4),
	datac => \u1|dir_mem_s\(2),
	datad => \u1|dir_mem_s\(3),
	combout => \Mux7~11_combout\);

-- Location: LCCOMB_X18_Y18_N6
\Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~8_combout\ = (\u1|dir_mem_s\(4) & !\u1|dir_mem_s\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|dir_mem_s\(4),
	datad => \u1|dir_mem_s\(3),
	combout => \Mux6~8_combout\);

-- Location: LCCOMB_X12_Y17_N20
\U4|TEMP[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|TEMP[7]~feeder_combout\ = \U4|reg_total\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|reg_total\(23),
	combout => \U4|TEMP[7]~feeder_combout\);

-- Location: FF_X12_Y17_N21
\U4|TEMP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|TEMP[7]~feeder_combout\,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|TEMP\(7));

-- Location: FF_X12_Y17_N31
\U4|TEMP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(22),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|TEMP\(6));

-- Location: FF_X12_Y17_N17
\U4|TEMP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(21),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|TEMP\(5));

-- Location: LCCOMB_X12_Y18_N0
\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \U4|TEMP\(5) $ (VCC)
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(\U4|TEMP\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(5),
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y18_N2
\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U4|TEMP\(6) & (\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!\U4|TEMP\(6) & (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U4|TEMP\(6) & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(6),
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y18_N4
\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U4|TEMP\(7) & (\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!\U4|TEMP\(7) & (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- VCC))
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((\U4|TEMP\(7) & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(7),
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y18_N6
\Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY(!\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y18_N8
\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y18_N26
\Div4|auto_generated|divider|divider|StageOut[28]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~37_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~37_combout\);

-- Location: LCCOMB_X13_Y18_N24
\Div4|auto_generated|divider|divider|StageOut[28]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~36_combout\ = (\U4|TEMP\(7) & \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(7),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~36_combout\);

-- Location: LCCOMB_X13_Y18_N6
\Div4|auto_generated|divider|divider|StageOut[27]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[27]~38_combout\ = (\U4|TEMP\(6) & \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(6),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[27]~38_combout\);

-- Location: LCCOMB_X12_Y18_N20
\Div4|auto_generated|divider|divider|StageOut[27]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[27]~39_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[27]~39_combout\);

-- Location: LCCOMB_X12_Y18_N16
\Div4|auto_generated|divider|divider|StageOut[26]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[26]~41_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[26]~41_combout\);

-- Location: LCCOMB_X12_Y18_N22
\Div4|auto_generated|divider|divider|StageOut[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[26]~40_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U4|TEMP\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U4|TEMP\(5),
	combout => \Div4|auto_generated|divider|divider|StageOut[26]~40_combout\);

-- Location: FF_X17_Y17_N5
\U4|TEMP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(20),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|TEMP\(4));

-- Location: LCCOMB_X13_Y18_N12
\Div4|auto_generated|divider|divider|StageOut[25]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~42_combout\ = (\U4|TEMP\(4) & \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(4),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~42_combout\);

-- Location: LCCOMB_X13_Y18_N2
\Div4|auto_generated|divider|divider|StageOut[25]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~43_combout\ = (\U4|TEMP\(4) & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(4),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~43_combout\);

-- Location: LCCOMB_X13_Y18_N14
\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[25]~42_combout\) # (\Div4|auto_generated|divider|divider|StageOut[25]~43_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[25]~42_combout\) # (\Div4|auto_generated|divider|divider|StageOut[25]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[25]~42_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[25]~43_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X13_Y18_N16
\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[26]~41_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[26]~40_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[26]~41_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[26]~40_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[26]~41_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[26]~40_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[26]~41_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[26]~40_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X13_Y18_N18
\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[27]~38_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[27]~39_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[27]~38_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[27]~39_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[27]~38_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[27]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[27]~38_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[27]~39_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X13_Y18_N20
\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[28]~37_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[28]~36_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[28]~37_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[28]~36_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y18_N22
\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y18_N4
\Div4|auto_generated|divider|divider|StageOut[33]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[33]~64_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U4|TEMP\(6)))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \U4|TEMP\(6),
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[33]~64_combout\);

-- Location: LCCOMB_X13_Y18_N28
\Div4|auto_generated|divider|divider|StageOut[33]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[33]~44_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[33]~44_combout\);

-- Location: LCCOMB_X13_Y18_N30
\Div4|auto_generated|divider|divider|StageOut[32]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[32]~65_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U4|TEMP\(5)))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U4|TEMP\(5),
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[32]~65_combout\);

-- Location: LCCOMB_X13_Y18_N26
\Div4|auto_generated|divider|divider|StageOut[32]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[32]~45_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[32]~45_combout\);

-- Location: LCCOMB_X13_Y18_N8
\Div4|auto_generated|divider|divider|StageOut[31]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[31]~47_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X13_Y18_N0
\Div4|auto_generated|divider|divider|StageOut[31]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[31]~46_combout\ = (\U4|TEMP\(4) & \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(4),
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[31]~46_combout\);

-- Location: LCCOMB_X17_Y17_N0
\U4|TEMP[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|TEMP[3]~feeder_combout\ = \U4|reg_total\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|reg_total\(19),
	combout => \U4|TEMP[3]~feeder_combout\);

-- Location: FF_X17_Y17_N1
\U4|TEMP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|TEMP[3]~feeder_combout\,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|TEMP\(3));

-- Location: LCCOMB_X13_Y18_N10
\Div4|auto_generated|divider|divider|StageOut[30]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[30]~49_combout\ = (\U4|TEMP\(3) & !\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(3),
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[30]~49_combout\);

-- Location: LCCOMB_X14_Y15_N16
\Div4|auto_generated|divider|divider|StageOut[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U4|TEMP\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U4|TEMP\(3),
	combout => \Div4|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X13_Y15_N16
\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[30]~49_combout\) # (\Div4|auto_generated|divider|divider|StageOut[30]~48_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[30]~49_combout\) # (\Div4|auto_generated|divider|divider|StageOut[30]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[30]~49_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X13_Y15_N18
\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[31]~47_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[31]~46_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[31]~46_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[31]~47_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[31]~46_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[31]~46_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X13_Y15_N20
\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[32]~65_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[32]~45_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[32]~65_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[32]~45_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[32]~65_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[32]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[32]~65_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[32]~45_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X13_Y15_N22
\Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[33]~64_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[33]~44_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[33]~64_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[33]~44_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y15_N24
\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y15_N30
\Div4|auto_generated|divider|divider|StageOut[38]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[38]~50_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[38]~50_combout\);

-- Location: LCCOMB_X13_Y15_N28
\Div4|auto_generated|divider|divider|StageOut[38]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[38]~62_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[32]~65_combout\) # 
-- ((!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[32]~65_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[38]~62_combout\);

-- Location: LCCOMB_X13_Y15_N12
\Div4|auto_generated|divider|divider|StageOut[37]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[37]~51_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[37]~51_combout\);

-- Location: LCCOMB_X13_Y15_N14
\Div4|auto_generated|divider|divider|StageOut[37]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[37]~66_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\U4|TEMP\(4))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(4),
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[37]~66_combout\);

-- Location: LCCOMB_X13_Y15_N26
\Div4|auto_generated|divider|divider|StageOut[36]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[36]~52_combout\ = (\U4|TEMP\(3) & \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(3),
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[36]~52_combout\);

-- Location: LCCOMB_X14_Y15_N24
\Div4|auto_generated|divider|divider|StageOut[36]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[36]~53_combout\ = (\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[36]~53_combout\);

-- Location: FF_X14_Y17_N3
\U4|TEMP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(18),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|TEMP\(2));

-- Location: LCCOMB_X13_Y15_N10
\Div4|auto_generated|divider|divider|StageOut[35]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[35]~55_combout\ = (\U4|TEMP\(2) & !\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[35]~55_combout\);

-- Location: LCCOMB_X14_Y15_N14
\Div4|auto_generated|divider|divider|StageOut[35]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[35]~54_combout\ = (\U4|TEMP\(2) & \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X13_Y15_N0
\Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[35]~55_combout\) # (\Div4|auto_generated|divider|divider|StageOut[35]~54_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[35]~55_combout\) # (\Div4|auto_generated|divider|divider|StageOut[35]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[35]~55_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X13_Y15_N2
\Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[36]~52_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[36]~53_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[36]~52_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[36]~53_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[36]~52_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[36]~53_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[36]~52_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[36]~53_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X13_Y15_N4
\Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[37]~51_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[37]~66_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[37]~51_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[37]~66_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[37]~51_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[37]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[37]~51_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[37]~66_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X13_Y15_N6
\Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[38]~50_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[38]~62_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[38]~50_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[38]~62_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y15_N8
\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y18_N12
\Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux59~0_combout\ = \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (((!\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mux59~0_combout\);

-- Location: LCCOMB_X18_Y18_N14
\Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~19_combout\ = (!\Mux6~8_combout\ & ((\u1|dir_mem_s\(1)) # ((\Mux7~11_combout\ & \Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~8_combout\,
	datab => \u1|dir_mem_s\(1),
	datac => \Mux7~11_combout\,
	datad => \Mux59~0_combout\,
	combout => \Mux5~19_combout\);

-- Location: LCCOMB_X24_Y15_N14
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u3|min_count\(3) $ (VCC)
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u3|min_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(3),
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X24_Y15_N16
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u3|min_count\(4) & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u3|min_count\(4) & 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u3|min_count\(4) & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(4),
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X24_Y15_N18
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u3|min_count\(5) & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u3|min_count\(5) & 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u3|min_count\(5) & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(5),
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X24_Y15_N20
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X24_Y15_N26
\Mod2|auto_generated|divider|divider|StageOut[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\ = (\u3|min_count\(5) & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(5),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X24_Y15_N24
\Mod2|auto_generated|divider|divider|StageOut[21]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X24_Y15_N12
\Mod2|auto_generated|divider|divider|StageOut[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[20]~27_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X24_Y15_N30
\Mod2|auto_generated|divider|divider|StageOut[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[20]~26_combout\ = (\u3|min_count\(4) & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|min_count\(4),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X24_Y15_N10
\Mod2|auto_generated|divider|divider|StageOut[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[19]~28_combout\ = (\u3|min_count\(3) & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|min_count\(3),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X24_Y15_N28
\Mod2|auto_generated|divider|divider|StageOut[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[19]~29_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X24_Y15_N22
\Mod2|auto_generated|divider|divider|StageOut[18]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[18]~31_combout\ = (\u3|min_count\(2) & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|min_count\(2),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X25_Y15_N22
\Mod2|auto_generated|divider|divider|StageOut[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[18]~30_combout\ = (\u3|min_count\(2) & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(2),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X24_Y15_N0
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[18]~31_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[18]~30_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[18]~31_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[18]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X24_Y15_N2
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[19]~28_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[19]~29_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[19]~29_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[19]~28_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X24_Y15_N4
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[20]~26_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[20]~26_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[20]~27_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[20]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X24_Y15_N6
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X24_Y15_N8
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y16_N22
\Mod2|auto_generated|divider|divider|StageOut[26]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\u3|min_count\(3))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \u3|min_count\(3),
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\);

-- Location: LCCOMB_X23_Y15_N0
\Mux4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~33_combout\ = (\u3|min_count\(1)) # ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\u3|min_count\(2))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(2),
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \u3|min_count\(1),
	combout => \Mux4~33_combout\);

-- Location: LCCOMB_X19_Y16_N12
\Mux4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~31_combout\ = \Mux4~33_combout\ $ (((!\Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mux4~33_combout\,
	combout => \Mux4~31_combout\);

-- Location: LCCOMB_X24_Y16_N12
\Mod2|auto_generated|divider|divider|StageOut[28]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[28]~34_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X24_Y16_N28
\Mod2|auto_generated|divider|divider|StageOut[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[28]~42_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\u3|min_count\(5))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \u3|min_count\(5),
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[28]~42_combout\);

-- Location: LCCOMB_X25_Y15_N0
\Mod2|auto_generated|divider|divider|StageOut[27]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[27]~43_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\u3|min_count\(4)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \u3|min_count\(4),
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[27]~43_combout\);

-- Location: LCCOMB_X25_Y15_N24
\Mod2|auto_generated|divider|divider|StageOut[27]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[27]~35_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[27]~35_combout\);

-- Location: LCCOMB_X24_Y16_N18
\Mod2|auto_generated|divider|divider|StageOut[26]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\);

-- Location: LCCOMB_X24_Y16_N26
\Mod2|auto_generated|divider|divider|StageOut[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\);

-- Location: LCCOMB_X24_Y16_N24
\Mod2|auto_generated|divider|divider|StageOut[25]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\ = (\u3|min_count\(2) & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(2),
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\);

-- Location: LCCOMB_X24_Y16_N30
\Mod2|auto_generated|divider|divider|StageOut[24]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[24]~33_combout\ = (\u3|min_count\(1) & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(1),
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[24]~33_combout\);

-- Location: LCCOMB_X24_Y16_N20
\Mod2|auto_generated|divider|divider|StageOut[24]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[24]~32_combout\ = (\u3|min_count\(1) & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(1),
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[24]~32_combout\);

-- Location: LCCOMB_X24_Y16_N0
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[24]~33_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[24]~32_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[24]~33_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[24]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[24]~33_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X24_Y16_N2
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X24_Y16_N4
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X24_Y16_N6
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[27]~43_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[27]~35_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[27]~43_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[27]~35_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y16_N8
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[28]~34_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[28]~42_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[28]~42_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X24_Y16_N10
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X24_Y16_N14
\Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~13_combout\ = \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ $ (((!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mux4~13_combout\);

-- Location: LCCOMB_X19_Y16_N18
\Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~14_combout\ = (\u1|dir_mem_s\(3) & ((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mux4~31_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mux4~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~31_combout\,
	datab => \u1|dir_mem_s\(3),
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mux4~13_combout\,
	combout => \Mux4~14_combout\);

-- Location: LCCOMB_X19_Y16_N28
\Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~20_combout\ = (\Mux7~11_combout\ & (\u1|dir_mem_s\(2) & (\Mux5~19_combout\))) # (!\Mux7~11_combout\ & (((\Mux4~14_combout\) # (!\Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~11_combout\,
	datab => \u1|dir_mem_s\(2),
	datac => \Mux5~19_combout\,
	datad => \Mux4~14_combout\,
	combout => \Mux5~20_combout\);

-- Location: LCCOMB_X19_Y16_N30
\Mux5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~21_combout\ = (\Mux7~10_combout\ & ((\Mux5~20_combout\ & ((!\Mux5~18_combout\))) # (!\Mux5~20_combout\ & (\Mux49~0_combout\)))) # (!\Mux7~10_combout\ & (((\Mux5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux49~0_combout\,
	datab => \Mux7~10_combout\,
	datac => \Mux5~18_combout\,
	datad => \Mux5~20_combout\,
	combout => \Mux5~21_combout\);

-- Location: LCCOMB_X22_Y17_N8
\Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~8_combout\ = ((\u1|dir_mem_s\(2)) # (\u1|dir_mem_s\(4))) # (!\u1|dir_mem_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|dir_mem_s\(0),
	datac => \u1|dir_mem_s\(2),
	datad => \u1|dir_mem_s\(4),
	combout => \Mux7~8_combout\);

-- Location: LCCOMB_X25_Y17_N22
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u3|day_count\(2) $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u3|day_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(2),
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X25_Y17_N24
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u3|day_count\(3) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u3|day_count\(3) & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u3|day_count\(3) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|day_count\(3),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X25_Y17_N26
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u3|day_count\(4) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u3|day_count\(4) & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u3|day_count\(4) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(4),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X25_Y17_N28
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X25_Y17_N16
\Mod0|auto_generated|divider|divider|StageOut[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[15]~0_combout\ = (\u3|day_count\(1) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|day_count\(1),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[15]~0_combout\);

-- Location: LCCOMB_X25_Y17_N10
\Mod0|auto_generated|divider|divider|StageOut[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[15]~1_combout\ = (\u3|day_count\(1) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|day_count\(1),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[15]~1_combout\);

-- Location: LCCOMB_X21_Y17_N22
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[15]~0_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[15]~1_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[15]~0_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[15]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[15]~1_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X25_Y17_N12
\Mod0|auto_generated|divider|divider|StageOut[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[18]~2_combout\ = (\u3|day_count\(4) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(4),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[18]~2_combout\);

-- Location: LCCOMB_X25_Y17_N18
\Mod0|auto_generated|divider|divider|StageOut[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[18]~3_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[18]~3_combout\);

-- Location: LCCOMB_X25_Y17_N4
\Mod0|auto_generated|divider|divider|StageOut[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\ = (\u3|day_count\(3) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|day_count\(3),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\);

-- Location: LCCOMB_X25_Y17_N30
\Mod0|auto_generated|divider|divider|StageOut[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LCCOMB_X25_Y17_N6
\Mod0|auto_generated|divider|divider|StageOut[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\);

-- Location: LCCOMB_X25_Y17_N8
\Mod0|auto_generated|divider|divider|StageOut[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\ = (\u3|day_count\(2) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(2),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\);

-- Location: LCCOMB_X21_Y17_N24
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y17_N26
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X21_Y17_N28
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~2_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[18]~3_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[18]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[18]~3_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y17_N30
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y17_N8
\Mod0|auto_generated|divider|divider|StageOut[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\u3|day_count\(1)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \u3|day_count\(1),
	combout => \Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\);

-- Location: LCCOMB_X21_Y17_N4
\Mod0|auto_generated|divider|divider|StageOut[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[17]~5_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[17]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\);

-- Location: LCCOMB_X21_Y17_N2
\Mod0|auto_generated|divider|divider|StageOut[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[16]~7_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\);

-- Location: LCCOMB_X21_Y17_N14
\Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = \Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\ $ (((\Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\,
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X12_Y17_N2
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \U4|TEMP\(5) $ (VCC)
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(\U4|TEMP\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(5),
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y17_N4
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U4|TEMP\(6) & (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!\U4|TEMP\(6) & (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U4|TEMP\(6) & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(6),
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y17_N6
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U4|TEMP\(7) & (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!\U4|TEMP\(7) & (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- VCC))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((\U4|TEMP\(7) & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(7),
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y17_N8
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X12_Y17_N10
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X12_Y17_N12
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X12_Y17_N18
\Mod4|auto_generated|divider|divider|StageOut[55]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[55]~66_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[55]~66_combout\);

-- Location: LCCOMB_X12_Y17_N28
\Mod4|auto_generated|divider|divider|StageOut[54]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[54]~67_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[54]~67_combout\);

-- Location: LCCOMB_X12_Y17_N14
\Mod4|auto_generated|divider|divider|StageOut[53]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[53]~68_combout\ = (\U4|TEMP\(7) & \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(7),
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[53]~68_combout\);

-- Location: LCCOMB_X12_Y17_N24
\Mod4|auto_generated|divider|divider|StageOut[53]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[53]~69_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[53]~69_combout\);

-- Location: LCCOMB_X12_Y17_N0
\Mod4|auto_generated|divider|divider|StageOut[52]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[52]~71_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[52]~71_combout\);

-- Location: LCCOMB_X12_Y17_N22
\Mod4|auto_generated|divider|divider|StageOut[52]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[52]~70_combout\ = (\U4|TEMP\(6) & \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(6),
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[52]~70_combout\);

-- Location: LCCOMB_X12_Y17_N16
\Mod4|auto_generated|divider|divider|StageOut[51]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[51]~73_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[51]~73_combout\);

-- Location: LCCOMB_X12_Y17_N30
\Mod4|auto_generated|divider|divider|StageOut[51]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[51]~72_combout\ = (\U4|TEMP\(5) & \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(5),
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[51]~72_combout\);

-- Location: LCCOMB_X17_Y17_N20
\Mod4|auto_generated|divider|divider|StageOut[50]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[50]~75_combout\ = (\U4|TEMP\(4) & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(4),
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[50]~75_combout\);

-- Location: LCCOMB_X17_Y17_N10
\Mod4|auto_generated|divider|divider|StageOut[50]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[50]~74_combout\ = (\U4|TEMP\(4) & \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(4),
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[50]~74_combout\);

-- Location: LCCOMB_X13_Y17_N14
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[50]~75_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[50]~74_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[50]~75_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[50]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[50]~75_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[50]~74_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X13_Y17_N16
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[51]~73_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[51]~72_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[51]~73_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[51]~72_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[51]~73_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[51]~72_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[51]~73_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[51]~72_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X13_Y17_N18
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[52]~71_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[52]~70_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[52]~71_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[52]~70_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[52]~71_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[52]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[52]~71_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[52]~70_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X13_Y17_N20
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod4|auto_generated|divider|divider|StageOut[53]~68_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[53]~69_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod4|auto_generated|divider|divider|StageOut[53]~68_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[53]~69_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[53]~68_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[53]~69_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[53]~68_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[53]~69_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X13_Y17_N22
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[54]~67_combout\ & ((GND) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\))) # 
-- (!\Mod4|auto_generated|divider|divider|StageOut[54]~67_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[54]~67_combout\) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[54]~67_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X13_Y17_N24
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[55]~66_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & VCC)) # 
-- (!\Mod4|auto_generated|divider|divider|StageOut[55]~66_combout\ & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[55]~66_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|StageOut[55]~66_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X13_Y17_N26
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X13_Y17_N2
\Mod4|auto_generated|divider|divider|StageOut[66]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\);

-- Location: LCCOMB_X14_Y17_N4
\Mod4|auto_generated|divider|divider|StageOut[66]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[66]~76_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[66]~76_combout\);

-- Location: LCCOMB_X13_Y17_N12
\Mod4|auto_generated|divider|divider|StageOut[65]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[65]~77_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[65]~77_combout\);

-- Location: LCCOMB_X14_Y17_N28
\Mod4|auto_generated|divider|divider|StageOut[65]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\);

-- Location: LCCOMB_X13_Y17_N0
\Mod4|auto_generated|divider|divider|StageOut[64]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U4|TEMP\(7)))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U4|TEMP\(7),
	combout => \Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\);

-- Location: LCCOMB_X13_Y17_N30
\Mod4|auto_generated|divider|divider|StageOut[64]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[64]~78_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[64]~78_combout\);

-- Location: LCCOMB_X12_Y17_N26
\Mod4|auto_generated|divider|divider|StageOut[63]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\U4|TEMP\(6))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(6),
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\);

-- Location: LCCOMB_X13_Y17_N4
\Mod4|auto_generated|divider|divider|StageOut[63]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[63]~79_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[63]~79_combout\);

-- Location: LCCOMB_X13_Y17_N10
\Mod4|auto_generated|divider|divider|StageOut[62]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[62]~80_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[62]~80_combout\);

-- Location: LCCOMB_X13_Y17_N6
\Mod4|auto_generated|divider|divider|StageOut[62]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U4|TEMP\(5)))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U4|TEMP\(5),
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\);

-- Location: LCCOMB_X13_Y17_N8
\Mod4|auto_generated|divider|divider|StageOut[61]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[61]~82_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[61]~82_combout\);

-- Location: LCCOMB_X17_Y17_N14
\Mod4|auto_generated|divider|divider|StageOut[61]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[61]~81_combout\ = (\U4|TEMP\(4) & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(4),
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[61]~81_combout\);

-- Location: LCCOMB_X17_Y17_N22
\Mod4|auto_generated|divider|divider|StageOut[60]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[60]~83_combout\ = (\U4|TEMP\(3) & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(3),
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[60]~83_combout\);

-- Location: LCCOMB_X17_Y17_N8
\Mod4|auto_generated|divider|divider|StageOut[60]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[60]~84_combout\ = (\U4|TEMP\(3) & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(3),
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[60]~84_combout\);

-- Location: LCCOMB_X14_Y17_N12
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[60]~83_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[60]~84_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[60]~83_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[60]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[60]~83_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[60]~84_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X14_Y17_N14
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[61]~82_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[61]~81_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[61]~82_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[61]~81_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[61]~82_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[61]~81_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[61]~82_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[61]~81_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X14_Y17_N16
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[62]~80_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[62]~80_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[62]~80_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[62]~80_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X14_Y17_N18
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[63]~79_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[63]~79_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[63]~79_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[63]~79_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X14_Y17_N20
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[64]~78_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[64]~78_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[64]~78_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[64]~78_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X14_Y17_N22
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod4|auto_generated|divider|divider|StageOut[65]~77_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod4|auto_generated|divider|divider|StageOut[65]~77_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[65]~77_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[65]~77_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X14_Y17_N24
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[66]~76_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[66]~76_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[66]~76_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[66]~76_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X14_Y17_N26
\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X17_Y17_N2
\Mod4|auto_generated|divider|divider|StageOut[71]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[71]~91_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U4|TEMP\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|TEMP\(3),
	combout => \Mod4|auto_generated|divider|divider|StageOut[71]~91_combout\);

-- Location: LCCOMB_X19_Y17_N26
\Mod4|auto_generated|divider|divider|StageOut[71]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[71]~92_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[71]~92_combout\);

-- Location: LCCOMB_X19_Y17_N20
\Mod4|auto_generated|divider|divider|StageOut[70]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[70]~93_combout\ = (\U4|TEMP\(2) & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(2),
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[70]~93_combout\);

-- Location: LCCOMB_X14_Y17_N2
\Mod4|auto_generated|divider|divider|StageOut[70]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[70]~94_combout\ = (\U4|TEMP\(2) & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(2),
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[70]~94_combout\);

-- Location: LCCOMB_X18_Y17_N0
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[70]~93_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[70]~94_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[70]~93_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[70]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[70]~93_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[70]~94_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X18_Y17_N2
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[71]~91_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[71]~92_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[71]~91_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[71]~92_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[71]~91_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[71]~92_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[71]~91_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[71]~92_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X18_Y17_N26
\Mod4|auto_generated|divider|divider|StageOut[77]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[77]~85_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[77]~85_combout\);

-- Location: LCCOMB_X18_Y17_N24
\Mod4|auto_generated|divider|divider|StageOut[77]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[66]~109_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\);

-- Location: LCCOMB_X18_Y17_N22
\Mod4|auto_generated|divider|divider|StageOut[76]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[65]~110_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\);

-- Location: LCCOMB_X14_Y17_N30
\Mod4|auto_generated|divider|divider|StageOut[76]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[76]~86_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[76]~86_combout\);

-- Location: LCCOMB_X14_Y17_N8
\Mod4|auto_generated|divider|divider|StageOut[75]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[75]~87_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[75]~87_combout\);

-- Location: LCCOMB_X14_Y17_N10
\Mod4|auto_generated|divider|divider|StageOut[75]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[64]~122_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\);

-- Location: LCCOMB_X17_Y17_N12
\Mod4|auto_generated|divider|divider|StageOut[74]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[63]~123_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\);

-- Location: LCCOMB_X14_Y17_N6
\Mod4|auto_generated|divider|divider|StageOut[74]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[74]~88_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[74]~88_combout\);

-- Location: LCCOMB_X14_Y17_N0
\Mod4|auto_generated|divider|divider|StageOut[73]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[73]~89_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[73]~89_combout\);

-- Location: LCCOMB_X13_Y17_N28
\Mod4|auto_generated|divider|divider|StageOut[73]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[62]~124_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\);

-- Location: LCCOMB_X17_Y17_N16
\Mod4|auto_generated|divider|divider|StageOut[72]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U4|TEMP\(4)))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \U4|TEMP\(4),
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\);

-- Location: LCCOMB_X19_Y17_N12
\Mod4|auto_generated|divider|divider|StageOut[72]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[72]~90_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[72]~90_combout\);

-- Location: LCCOMB_X18_Y17_N4
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[72]~90_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[72]~90_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[72]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[72]~90_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X18_Y17_N6
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod4|auto_generated|divider|divider|StageOut[73]~89_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod4|auto_generated|divider|divider|StageOut[73]~89_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[73]~89_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[73]~89_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X18_Y17_N8
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[74]~88_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[74]~88_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[74]~88_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[74]~88_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X18_Y17_N10
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod4|auto_generated|divider|divider|StageOut[75]~87_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod4|auto_generated|divider|divider|StageOut[75]~87_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[75]~87_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[75]~87_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X18_Y17_N12
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[76]~86_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[76]~86_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[76]~86_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[76]~86_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X18_Y17_N14
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod4|auto_generated|divider|divider|StageOut[77]~85_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod4|auto_generated|divider|divider|StageOut[77]~85_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[77]~85_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[77]~85_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X18_Y17_N16
\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: FF_X17_Y12_N25
\U4|TEMP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(17),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|TEMP\(1));

-- Location: LCCOMB_X22_Y16_N30
\Mux5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~25_combout\ = (\U4|TEMP\(1)) # ((\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\U4|TEMP\(2))) # (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(1),
	datab => \U4|TEMP\(2),
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mux5~25_combout\);

-- Location: LCCOMB_X22_Y16_N2
\Mod4|auto_generated|divider|divider|StageOut[82]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|TEMP\(3)))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \U4|TEMP\(3),
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\);

-- Location: LCCOMB_X22_Y16_N20
\Mux5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~24_combout\ = \Mux5~25_combout\ $ (((!\Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mux5~25_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\,
	combout => \Mux5~24_combout\);

-- Location: LCCOMB_X18_Y16_N28
\Mod4|auto_generated|divider|divider|StageOut[82]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\);

-- Location: LCCOMB_X19_Y17_N30
\Mod4|auto_generated|divider|divider|StageOut[81]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\);

-- Location: LCCOMB_X19_Y17_N28
\Mod4|auto_generated|divider|divider|StageOut[81]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\ = (\U4|TEMP\(2) & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(2),
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\);

-- Location: LCCOMB_X19_Y17_N6
\Mod4|auto_generated|divider|divider|StageOut[80]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[80]~95_combout\ = (\U4|TEMP\(1) & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(1),
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[80]~95_combout\);

-- Location: LCCOMB_X19_Y16_N24
\Mod4|auto_generated|divider|divider|StageOut[80]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[80]~96_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U4|TEMP\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U4|TEMP\(1),
	combout => \Mod4|auto_generated|divider|divider|StageOut[80]~96_combout\);

-- Location: LCCOMB_X18_Y16_N0
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[80]~95_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[80]~96_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[80]~95_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[80]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[80]~95_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[80]~96_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X18_Y16_N2
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X18_Y16_N4
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X19_Y15_N4
\Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~11_combout\ = \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ $ (((!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mux5~11_combout\);

-- Location: LCCOMB_X18_Y17_N20
\Mod4|auto_generated|divider|divider|StageOut[88]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[88]~97_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[88]~97_combout\);

-- Location: LCCOMB_X19_Y17_N24
\Mod4|auto_generated|divider|divider|StageOut[88]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[88]~116_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[77]~111_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[88]~116_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Mod4|auto_generated|divider|divider|StageOut[87]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[87]~117_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[76]~112_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[87]~117_combout\);

-- Location: LCCOMB_X18_Y17_N18
\Mod4|auto_generated|divider|divider|StageOut[87]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[87]~98_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[87]~98_combout\);

-- Location: LCCOMB_X19_Y17_N4
\Mod4|auto_generated|divider|divider|StageOut[86]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[86]~118_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[75]~113_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[86]~118_combout\);

-- Location: LCCOMB_X18_Y17_N28
\Mod4|auto_generated|divider|divider|StageOut[86]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[86]~99_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[86]~99_combout\);

-- Location: LCCOMB_X17_Y17_N6
\Mod4|auto_generated|divider|divider|StageOut[85]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[85]~119_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[74]~114_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[85]~119_combout\);

-- Location: LCCOMB_X19_Y17_N8
\Mod4|auto_generated|divider|divider|StageOut[85]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[85]~100_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[85]~100_combout\);

-- Location: LCCOMB_X17_Y17_N28
\Mod4|auto_generated|divider|divider|StageOut[84]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[84]~120_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[84]~120_combout\);

-- Location: LCCOMB_X18_Y17_N30
\Mod4|auto_generated|divider|divider|StageOut[84]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[84]~101_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[84]~101_combout\);

-- Location: LCCOMB_X17_Y17_N30
\Mod4|auto_generated|divider|divider|StageOut[83]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[83]~121_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\) # 
-- ((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[72]~125_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[83]~121_combout\);

-- Location: LCCOMB_X19_Y17_N14
\Mod4|auto_generated|divider|divider|StageOut[83]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[83]~102_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[83]~102_combout\);

-- Location: LCCOMB_X18_Y16_N6
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[83]~121_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[83]~102_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[83]~121_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[83]~102_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y16_N8
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[84]~120_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[84]~101_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[84]~120_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[84]~101_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X18_Y16_N10
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[85]~119_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[85]~100_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[85]~119_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[85]~100_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\);

-- Location: LCCOMB_X18_Y16_N12
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[86]~118_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[86]~99_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[86]~118_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[86]~99_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\);

-- Location: LCCOMB_X18_Y16_N14
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[87]~117_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[87]~98_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[87]~117_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[87]~98_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\);

-- Location: LCCOMB_X18_Y16_N16
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[88]~97_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[88]~116_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[88]~97_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[88]~116_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\);

-- Location: LCCOMB_X18_Y16_N18
\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X19_Y15_N30
\Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~12_combout\ = ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mux5~24_combout\)) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mux5~11_combout\)))) # (!\u1|dir_mem_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \Mux5~24_combout\,
	datac => \Mux5~11_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mux5~12_combout\);

-- Location: LCCOMB_X21_Y13_N20
\Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = (\u1|dir_mem_s\(4) & (\u1|dir_mem_s\(3) & ((\u1|dir_mem_s\(2)) # (!\u1|dir_mem_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(4),
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(2),
	combout => \Mux7~5_combout\);

-- Location: LCCOMB_X24_Y9_N10
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \U4|RH\(5) $ (VCC)
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(\U4|RH\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|RH\(5),
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X24_Y9_N12
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U4|RH\(6) & (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!\U4|RH\(6) & (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U4|RH\(6) & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(6),
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X24_Y9_N14
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U4|RH\(7) & (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!\U4|RH\(7) & (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & VCC))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((\U4|RH\(7) & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|RH\(7),
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X24_Y9_N16
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X24_Y9_N18
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X24_Y9_N20
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X23_Y9_N12
\Mod5|auto_generated|divider|divider|StageOut[55]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[55]~66_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[55]~66_combout\);

-- Location: LCCOMB_X24_Y9_N26
\Mod5|auto_generated|divider|divider|StageOut[54]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[54]~67_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[54]~67_combout\);

-- Location: LCCOMB_X24_Y9_N2
\Mod5|auto_generated|divider|divider|StageOut[53]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[53]~69_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[53]~69_combout\);

-- Location: LCCOMB_X24_Y9_N28
\Mod5|auto_generated|divider|divider|StageOut[53]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[53]~68_combout\ = (\U4|RH\(7) & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(7),
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[53]~68_combout\);

-- Location: LCCOMB_X24_Y9_N30
\Mod5|auto_generated|divider|divider|StageOut[52]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[52]~71_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[52]~71_combout\);

-- Location: LCCOMB_X24_Y9_N8
\Mod5|auto_generated|divider|divider|StageOut[52]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[52]~70_combout\ = (\U4|RH\(6) & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(6),
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[52]~70_combout\);

-- Location: LCCOMB_X24_Y9_N6
\Mod5|auto_generated|divider|divider|StageOut[51]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[51]~73_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[51]~73_combout\);

-- Location: LCCOMB_X24_Y9_N0
\Mod5|auto_generated|divider|divider|StageOut[51]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[51]~72_combout\ = (\U4|RH\(5) & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(5),
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[51]~72_combout\);

-- Location: LCCOMB_X24_Y10_N24
\Mod5|auto_generated|divider|divider|StageOut[50]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[50]~75_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U4|RH\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U4|RH\(4),
	combout => \Mod5|auto_generated|divider|divider|StageOut[50]~75_combout\);

-- Location: LCCOMB_X23_Y9_N2
\Mod5|auto_generated|divider|divider|StageOut[50]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[50]~74_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U4|RH\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U4|RH\(4),
	combout => \Mod5|auto_generated|divider|divider|StageOut[50]~74_combout\);

-- Location: LCCOMB_X23_Y9_N16
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[50]~75_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[50]~74_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[50]~75_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[50]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[50]~75_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[50]~74_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X23_Y9_N18
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[51]~73_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[51]~72_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[51]~73_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[51]~72_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[51]~73_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[51]~72_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[51]~73_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[51]~72_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X23_Y9_N20
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[52]~71_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[52]~70_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[52]~71_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[52]~70_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[52]~71_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[52]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[52]~71_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[52]~70_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X23_Y9_N22
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[53]~69_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[53]~68_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[53]~69_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[53]~68_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[53]~69_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[53]~68_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[53]~69_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[53]~68_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X23_Y9_N24
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|StageOut[54]~67_combout\ & ((GND) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\))) # 
-- (!\Mod5|auto_generated|divider|divider|StageOut[54]~67_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[54]~67_combout\) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|StageOut[54]~67_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X23_Y9_N26
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod5|auto_generated|divider|divider|StageOut[55]~66_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & VCC)) # 
-- (!\Mod5|auto_generated|divider|divider|StageOut[55]~66_combout\ & (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[55]~66_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[55]~66_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X23_Y9_N28
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X23_Y9_N30
\Mod5|auto_generated|divider|divider|StageOut[66]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\);

-- Location: LCCOMB_X23_Y10_N4
\Mod5|auto_generated|divider|divider|StageOut[66]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[66]~76_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[66]~76_combout\);

-- Location: LCCOMB_X23_Y9_N8
\Mod5|auto_generated|divider|divider|StageOut[65]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[65]~77_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[65]~77_combout\);

-- Location: LCCOMB_X23_Y10_N0
\Mod5|auto_generated|divider|divider|StageOut[65]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\);

-- Location: LCCOMB_X23_Y9_N14
\Mod5|auto_generated|divider|divider|StageOut[64]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\U4|RH\(7))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \U4|RH\(7),
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\);

-- Location: LCCOMB_X23_Y9_N10
\Mod5|auto_generated|divider|divider|StageOut[64]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[64]~78_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[64]~78_combout\);

-- Location: LCCOMB_X23_Y9_N4
\Mod5|auto_generated|divider|divider|StageOut[63]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[63]~79_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[63]~79_combout\);

-- Location: LCCOMB_X24_Y9_N22
\Mod5|auto_generated|divider|divider|StageOut[63]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U4|RH\(6)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U4|RH\(6),
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\);

-- Location: LCCOMB_X24_Y10_N30
\Mod5|auto_generated|divider|divider|StageOut[62]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\U4|RH\(5))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(5),
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\);

-- Location: LCCOMB_X23_Y9_N6
\Mod5|auto_generated|divider|divider|StageOut[62]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[62]~80_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[62]~80_combout\);

-- Location: LCCOMB_X24_Y10_N20
\Mod5|auto_generated|divider|divider|StageOut[61]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[61]~82_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[61]~82_combout\);

-- Location: LCCOMB_X24_Y10_N22
\Mod5|auto_generated|divider|divider|StageOut[61]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[61]~81_combout\ = (\U4|RH\(4) & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(4),
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[61]~81_combout\);

-- Location: LCCOMB_X24_Y10_N2
\Mod5|auto_generated|divider|divider|StageOut[60]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[60]~83_combout\ = (\U4|RH\(3) & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|RH\(3),
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[60]~83_combout\);

-- Location: LCCOMB_X23_Y9_N0
\Mod5|auto_generated|divider|divider|StageOut[60]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[60]~84_combout\ = (\U4|RH\(3) & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(3),
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[60]~84_combout\);

-- Location: LCCOMB_X23_Y10_N12
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[60]~83_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[60]~84_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[60]~83_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[60]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[60]~83_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[60]~84_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X23_Y10_N14
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[61]~82_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[61]~81_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[61]~82_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[61]~81_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[61]~82_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[61]~81_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[61]~82_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[61]~81_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X23_Y10_N16
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[62]~80_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[62]~80_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[62]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[62]~80_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X23_Y10_N18
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[63]~79_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[63]~79_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[63]~79_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[63]~79_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X23_Y10_N20
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[64]~78_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[64]~78_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[64]~78_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[64]~78_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X23_Y10_N22
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod5|auto_generated|divider|divider|StageOut[65]~77_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod5|auto_generated|divider|divider|StageOut[65]~77_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[65]~77_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[65]~77_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X23_Y10_N24
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[66]~76_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[66]~76_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[66]~76_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[66]~76_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X23_Y10_N26
\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X23_Y10_N2
\Mod5|auto_generated|divider|divider|StageOut[77]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[77]~85_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[77]~85_combout\);

-- Location: LCCOMB_X22_Y10_N2
\Mod5|auto_generated|divider|divider|StageOut[77]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[66]~109_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\);

-- Location: LCCOMB_X23_Y10_N6
\Mod5|auto_generated|divider|divider|StageOut[76]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[65]~110_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\);

-- Location: LCCOMB_X23_Y10_N8
\Mod5|auto_generated|divider|divider|StageOut[76]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[76]~86_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[76]~86_combout\);

-- Location: LCCOMB_X23_Y10_N30
\Mod5|auto_generated|divider|divider|StageOut[75]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[75]~87_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[75]~87_combout\);

-- Location: LCCOMB_X21_Y10_N20
\Mod5|auto_generated|divider|divider|StageOut[75]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[64]~122_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\);

-- Location: LCCOMB_X21_Y10_N26
\Mod5|auto_generated|divider|divider|StageOut[74]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[63]~123_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\);

-- Location: LCCOMB_X23_Y10_N28
\Mod5|auto_generated|divider|divider|StageOut[74]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[74]~88_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[74]~88_combout\);

-- Location: LCCOMB_X21_Y10_N0
\Mod5|auto_generated|divider|divider|StageOut[73]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[73]~89_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[73]~89_combout\);

-- Location: LCCOMB_X24_Y10_N8
\Mod5|auto_generated|divider|divider|StageOut[73]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[62]~124_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\);

-- Location: LCCOMB_X24_Y10_N28
\Mod5|auto_generated|divider|divider|StageOut[72]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\U4|RH\(4))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(4),
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\);

-- Location: LCCOMB_X23_Y10_N10
\Mod5|auto_generated|divider|divider|StageOut[72]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[72]~90_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[72]~90_combout\);

-- Location: LCCOMB_X21_Y10_N16
\Mod5|auto_generated|divider|divider|StageOut[71]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[71]~92_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[71]~92_combout\);

-- Location: LCCOMB_X21_Y10_N6
\Mod5|auto_generated|divider|divider|StageOut[71]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[71]~91_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U4|RH\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|RH\(3),
	combout => \Mod5|auto_generated|divider|divider|StageOut[71]~91_combout\);

-- Location: LCCOMB_X21_Y10_N14
\Mod5|auto_generated|divider|divider|StageOut[70]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[70]~94_combout\ = (\U4|RH\(2) & !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(2),
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[70]~94_combout\);

-- Location: LCCOMB_X21_Y10_N4
\Mod5|auto_generated|divider|divider|StageOut[70]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[70]~93_combout\ = (\U4|RH\(2) & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(2),
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[70]~93_combout\);

-- Location: LCCOMB_X22_Y10_N4
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[70]~94_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[70]~93_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[70]~94_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[70]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[70]~94_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[70]~93_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X22_Y10_N6
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[71]~92_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[71]~91_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[71]~92_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[71]~91_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[71]~92_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[71]~91_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[71]~92_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[71]~91_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X22_Y10_N8
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[72]~90_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[72]~90_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[72]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[72]~90_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X22_Y10_N10
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[73]~89_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[73]~89_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[73]~89_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[73]~89_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X22_Y10_N12
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[74]~88_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[74]~88_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[74]~88_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[74]~88_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X22_Y10_N14
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod5|auto_generated|divider|divider|StageOut[75]~87_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod5|auto_generated|divider|divider|StageOut[75]~87_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[75]~87_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[75]~87_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X22_Y10_N16
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[76]~86_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[76]~86_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[76]~86_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[76]~86_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X22_Y10_N18
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod5|auto_generated|divider|divider|StageOut[77]~85_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod5|auto_generated|divider|divider|StageOut[77]~85_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[77]~85_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[77]~85_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X22_Y10_N20
\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X21_Y10_N10
\Mod5|auto_generated|divider|divider|StageOut[81]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\ = (\U4|RH\(2) & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(2),
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\);

-- Location: LCCOMB_X22_Y14_N24
\Mod5|auto_generated|divider|divider|StageOut[81]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\);

-- Location: LCCOMB_X21_Y10_N8
\Mod5|auto_generated|divider|divider|StageOut[88]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[88]~116_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[77]~111_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[88]~116_combout\);

-- Location: LCCOMB_X22_Y10_N28
\Mod5|auto_generated|divider|divider|StageOut[88]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[88]~97_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[88]~97_combout\);

-- Location: LCCOMB_X22_Y10_N30
\Mod5|auto_generated|divider|divider|StageOut[87]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[87]~98_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[87]~98_combout\);

-- Location: LCCOMB_X21_Y10_N18
\Mod5|auto_generated|divider|divider|StageOut[87]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[87]~117_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[76]~112_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[87]~117_combout\);

-- Location: LCCOMB_X21_Y10_N28
\Mod5|auto_generated|divider|divider|StageOut[86]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[86]~118_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[75]~113_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[86]~118_combout\);

-- Location: LCCOMB_X22_Y10_N22
\Mod5|auto_generated|divider|divider|StageOut[86]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[86]~99_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[86]~99_combout\);

-- Location: LCCOMB_X22_Y10_N0
\Mod5|auto_generated|divider|divider|StageOut[85]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[85]~100_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[85]~100_combout\);

-- Location: LCCOMB_X21_Y10_N2
\Mod5|auto_generated|divider|divider|StageOut[85]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[85]~119_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[74]~114_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[85]~119_combout\);

-- Location: LCCOMB_X22_Y10_N26
\Mod5|auto_generated|divider|divider|StageOut[84]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[84]~101_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[84]~101_combout\);

-- Location: LCCOMB_X24_Y10_N14
\Mod5|auto_generated|divider|divider|StageOut[84]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[84]~120_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[73]~115_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[84]~120_combout\);

-- Location: LCCOMB_X22_Y10_N24
\Mod5|auto_generated|divider|divider|StageOut[83]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[83]~102_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[83]~102_combout\);

-- Location: LCCOMB_X24_Y10_N4
\Mod5|auto_generated|divider|divider|StageOut[83]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[83]~121_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[72]~125_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[83]~121_combout\);

-- Location: LCCOMB_X21_Y10_N12
\Mod5|auto_generated|divider|divider|StageOut[82]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\);

-- Location: LCCOMB_X21_Y10_N24
\Mod5|auto_generated|divider|divider|StageOut[82]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U4|RH\(3))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U4|RH\(3),
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\);

-- Location: FF_X21_Y11_N17
\U4|RH[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(33),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|RH\(1));

-- Location: LCCOMB_X21_Y11_N6
\Mod5|auto_generated|divider|divider|StageOut[80]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[80]~95_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U4|RH\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U4|RH\(1),
	combout => \Mod5|auto_generated|divider|divider|StageOut[80]~95_combout\);

-- Location: LCCOMB_X21_Y11_N0
\Mod5|auto_generated|divider|divider|StageOut[80]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[80]~96_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U4|RH\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U4|RH\(1),
	combout => \Mod5|auto_generated|divider|divider|StageOut[80]~96_combout\);

-- Location: LCCOMB_X21_Y14_N8
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[80]~95_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[80]~96_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[80]~95_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[80]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[80]~95_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[80]~96_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X21_Y14_N10
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X21_Y14_N12
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X21_Y14_N14
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[83]~102_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[83]~121_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[83]~102_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[83]~121_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y14_N16
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[84]~101_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[84]~120_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[84]~101_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[84]~120_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X21_Y14_N18
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[85]~100_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[85]~119_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[85]~100_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[85]~119_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\);

-- Location: LCCOMB_X21_Y14_N20
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[86]~118_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[86]~99_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[86]~118_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[86]~99_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[6]~11_cout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\);

-- Location: LCCOMB_X21_Y14_N22
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[87]~98_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[87]~117_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[87]~98_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[87]~117_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[7]~13_cout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\);

-- Location: LCCOMB_X21_Y14_N24
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[88]~116_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[88]~97_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[88]~116_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[88]~97_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[8]~15_cout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\);

-- Location: LCCOMB_X21_Y14_N26
\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[9]~17_cout\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X21_Y14_N6
\Mod5|auto_generated|divider|divider|StageOut[92]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[81]~104_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[81]~105_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\);

-- Location: LCCOMB_X21_Y14_N4
\Mod5|auto_generated|divider|divider|StageOut[91]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\U4|RH\(1))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(1),
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\);

-- Location: LCCOMB_X21_Y14_N28
\Mod5|auto_generated|divider|divider|StageOut[93]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[82]~103_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\);

-- Location: LCCOMB_X21_Y14_N2
\Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = \Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\ $ (((\Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\,
	combout => \Mux54~0_combout\);

-- Location: LCCOMB_X22_Y12_N24
\Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~7_combout\ = (\u1|dir_mem_s\(4) & ((\u1|dir_mem_s\(2)) # (!\u1|dir_mem_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(4),
	datac => \u1|dir_mem_s\(2),
	datad => \u1|dir_mem_s\(3),
	combout => \Mux7~7_combout\);

-- Location: LCCOMB_X23_Y13_N4
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u3|sec_count\(3) $ (VCC)
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u3|sec_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(3),
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X23_Y13_N6
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u3|sec_count\(4) & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u3|sec_count\(4) & 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u3|sec_count\(4) & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(4),
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X23_Y13_N8
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u3|sec_count\(5) & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u3|sec_count\(5) & 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u3|sec_count\(5) & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(5),
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X23_Y13_N10
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X23_Y13_N20
\Mod3|auto_generated|divider|divider|StageOut[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\ = (\u3|sec_count\(5) & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(5),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\);

-- Location: LCCOMB_X23_Y13_N18
\Mod3|auto_generated|divider|divider|StageOut[21]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\);

-- Location: LCCOMB_X23_Y13_N12
\Mod3|auto_generated|divider|divider|StageOut[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[20]~26_combout\ = (\u3|sec_count\(4) & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(4),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[20]~26_combout\);

-- Location: LCCOMB_X23_Y13_N2
\Mod3|auto_generated|divider|divider|StageOut[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[20]~27_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[20]~27_combout\);

-- Location: LCCOMB_X24_Y13_N4
\Mod3|auto_generated|divider|divider|StageOut[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[19]~29_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[19]~29_combout\);

-- Location: LCCOMB_X23_Y13_N0
\Mod3|auto_generated|divider|divider|StageOut[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[19]~28_combout\ = (\u3|sec_count\(3) & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(3),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[19]~28_combout\);

-- Location: LCCOMB_X23_Y13_N14
\Mod3|auto_generated|divider|divider|StageOut[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[18]~30_combout\ = (\u3|sec_count\(2) & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(2),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[18]~30_combout\);

-- Location: LCCOMB_X23_Y13_N16
\Mod3|auto_generated|divider|divider|StageOut[18]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[18]~31_combout\ = (\u3|sec_count\(2) & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(2),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[18]~31_combout\);

-- Location: LCCOMB_X23_Y13_N22
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[18]~31_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[18]~30_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[18]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[18]~30_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[18]~31_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X23_Y13_N24
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[19]~29_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[19]~28_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[19]~29_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[19]~28_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[19]~29_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[19]~28_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[19]~29_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[19]~28_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X23_Y13_N26
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[20]~27_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[20]~27_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[20]~26_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[20]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[20]~26_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[20]~27_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X23_Y13_N28
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[21]~24_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[21]~25_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X23_Y13_N30
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y13_N16
\Mod3|auto_generated|divider|divider|StageOut[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\);

-- Location: LCCOMB_X24_Y13_N16
\Mod3|auto_generated|divider|divider|StageOut[25]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\ = (\u3|sec_count\(2) & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(2),
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\);

-- Location: LCCOMB_X22_Y16_N16
\Mod3|auto_generated|divider|divider|StageOut[24]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \u3|sec_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \u3|sec_count\(1),
	combout => \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\);

-- Location: LCCOMB_X22_Y16_N6
\Mod3|auto_generated|divider|divider|StageOut[24]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[24]~33_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \u3|sec_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \u3|sec_count\(1),
	combout => \Mod3|auto_generated|divider|divider|StageOut[24]~33_combout\);

-- Location: LCCOMB_X23_Y16_N8
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[24]~33_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[24]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[24]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[24]~33_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X23_Y16_N10
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X23_Y16_N28
\Mod3|auto_generated|divider|divider|StageOut[28]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[28]~34_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[28]~34_combout\);

-- Location: LCCOMB_X24_Y13_N18
\Mod3|auto_generated|divider|divider|StageOut[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[28]~42_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\u3|sec_count\(5)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \u3|sec_count\(5),
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[28]~42_combout\);

-- Location: LCCOMB_X24_Y13_N0
\Mod3|auto_generated|divider|divider|StageOut[27]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[27]~43_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\u3|sec_count\(4))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \u3|sec_count\(4),
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[27]~43_combout\);

-- Location: LCCOMB_X24_Y13_N10
\Mod3|auto_generated|divider|divider|StageOut[27]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[27]~35_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[27]~35_combout\);

-- Location: LCCOMB_X23_Y16_N30
\Mod3|auto_generated|divider|divider|StageOut[26]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\);

-- Location: LCCOMB_X22_Y16_N4
\Mod3|auto_generated|divider|divider|StageOut[26]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\u3|sec_count\(3))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(3),
	datab => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\);

-- Location: LCCOMB_X23_Y16_N12
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X23_Y16_N14
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[27]~43_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[27]~35_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[27]~43_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[27]~35_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y16_N16
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[28]~34_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[28]~42_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[28]~34_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[28]~42_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X23_Y16_N18
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X23_Y16_N26
\Mod3|auto_generated|divider|divider|StageOut[32]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[25]~38_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\);

-- Location: LCCOMB_X22_Y17_N22
\Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~8_combout\ = (!\u1|dir_mem_s\(2) & \u1|dir_mem_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|dir_mem_s\(2),
	datad => \u1|dir_mem_s\(1),
	combout => \Mux8~8_combout\);

-- Location: LCCOMB_X23_Y16_N4
\Mod3|auto_generated|divider|divider|StageOut[33]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LCCOMB_X23_Y16_N20
\Mod3|auto_generated|divider|divider|StageOut[31]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\u3|sec_count\(1))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|sec_count\(1),
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\);

-- Location: LCCOMB_X23_Y16_N22
\Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~14_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\ $ (((!\Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\)))) # (!\Mux8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datab => \Mux8~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\,
	combout => \Mux5~14_combout\);

-- Location: LCCOMB_X26_Y17_N22
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u3|day_count\(2) $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u3|day_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(2),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X26_Y17_N24
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u3|day_count\(3) & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u3|day_count\(3) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u3|day_count\(3) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(3),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X26_Y17_N26
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u3|day_count\(4) & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u3|day_count\(4) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u3|day_count\(4) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(4),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X26_Y17_N28
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X23_Y17_N20
\Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~13_combout\ = (\u1|dir_mem_s\(3) & (((\u1|dir_mem_s\(1)) # (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\u1|dir_mem_s\(3) & (\u1|dir_mem_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(1),
	datac => \u1|dir_mem_s\(3),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mux5~13_combout\);

-- Location: LCCOMB_X23_Y16_N24
\Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~15_combout\ = (\Mux7~6_combout\ & (\Mux7~7_combout\)) # (!\Mux7~6_combout\ & ((\Mux7~7_combout\ & (\Mux5~14_combout\)) # (!\Mux7~7_combout\ & ((\Mux5~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~6_combout\,
	datab => \Mux7~7_combout\,
	datac => \Mux5~14_combout\,
	datad => \Mux5~13_combout\,
	combout => \Mux5~15_combout\);

-- Location: LCCOMB_X19_Y15_N20
\Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~16_combout\ = (\Mux7~5_combout\ & ((\Mux5~15_combout\ & (\Mux5~12_combout\)) # (!\Mux5~15_combout\ & ((!\Mux54~0_combout\))))) # (!\Mux7~5_combout\ & (((\Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~12_combout\,
	datab => \Mux7~5_combout\,
	datac => \Mux54~0_combout\,
	datad => \Mux5~15_combout\,
	combout => \Mux5~16_combout\);

-- Location: LCCOMB_X19_Y15_N6
\Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~17_combout\ = (\Mux7~9_combout\ & (\Mux7~8_combout\)) # (!\Mux7~9_combout\ & ((\Mux7~8_combout\ & ((\Mux5~16_combout\))) # (!\Mux7~8_combout\ & (!\Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~9_combout\,
	datab => \Mux7~8_combout\,
	datac => \Mux14~0_combout\,
	datad => \Mux5~16_combout\,
	combout => \Mux5~17_combout\);

-- Location: LCCOMB_X19_Y15_N12
\Mux5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~22_combout\ = (\Mux7~9_combout\ & ((\Mux5~17_combout\ & ((\Mux5~21_combout\))) # (!\Mux5~17_combout\ & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\Mux7~9_combout\ & (((\Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~9_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mux5~21_combout\,
	datad => \Mux5~17_combout\,
	combout => \Mux5~22_combout\);

-- Location: LCCOMB_X19_Y15_N2
\Mux5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~23_combout\ = (\Mux5~10_combout\) # ((\Mux7~4_combout\ & (!\Mux4~16_combout\)) # (!\Mux7~4_combout\ & ((\Mux5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~10_combout\,
	datab => \Mux7~4_combout\,
	datac => \Mux4~16_combout\,
	datad => \Mux5~22_combout\,
	combout => \Mux5~23_combout\);

-- Location: LCCOMB_X19_Y15_N0
\u1|data_s[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[3]~1_combout\ = (\u1|dir_mem_s\(5) & (\Mux8~3_combout\)) # (!\u1|dir_mem_s\(5) & ((\Mux5~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~3_combout\,
	datab => \u1|dir_mem_s\(5),
	datad => \Mux5~23_combout\,
	combout => \u1|data_s[3]~1_combout\);

-- Location: LCCOMB_X19_Y16_N6
\Mux4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~32_combout\ = (!\u1|dir_mem_s\(5) & (\Mux7~4_combout\ & \Mux4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(5),
	datac => \Mux7~4_combout\,
	datad => \Mux4~16_combout\,
	combout => \Mux4~32_combout\);

-- Location: LCCOMB_X19_Y15_N22
\Mux8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~17_combout\ = (!\u1|dir_mem_s\(5) & (!\Mux7~4_combout\ & ((\u1|dir_mem_s\(3)) # (\Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(5),
	datab => \Mux7~4_combout\,
	datac => \u1|dir_mem_s\(3),
	datad => \Mux7~8_combout\,
	combout => \Mux8~17_combout\);

-- Location: LCCOMB_X22_Y17_N30
\Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~13_combout\ = (!\Mux7~4_combout\ & (!\u1|dir_mem_s\(3) & (!\Mux7~8_combout\ & !\u1|dir_mem_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~4_combout\,
	datab => \u1|dir_mem_s\(3),
	datac => \Mux7~8_combout\,
	datad => \u1|dir_mem_s\(5),
	combout => \Mux7~13_combout\);

-- Location: LCCOMB_X22_Y17_N14
\Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~18_combout\ = (\u1|dir_mem_s\(1) & ((\Mux7~13_combout\) # ((!\u1|dir_mem_s\(0) & \Mux4~17_combout\)))) # (!\u1|dir_mem_s\(1) & (((\u1|dir_mem_s\(0) & \Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~13_combout\,
	datab => \u1|dir_mem_s\(1),
	datac => \u1|dir_mem_s\(0),
	datad => \Mux4~17_combout\,
	combout => \Mux4~18_combout\);

-- Location: LCCOMB_X19_Y16_N14
\Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~25_combout\ = (\u1|dir_mem_s\(1)) # ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mux4~25_combout\);

-- Location: LCCOMB_X18_Y18_N4
\Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~26_combout\ = (\Mux6~8_combout\) # ((\u1|dir_mem_s\(2) & (\Mux7~11_combout\ & !\Mux59~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~8_combout\,
	datab => \u1|dir_mem_s\(2),
	datac => \Mux7~11_combout\,
	datad => \Mux59~0_combout\,
	combout => \Mux4~26_combout\);

-- Location: LCCOMB_X19_Y16_N0
\Mux4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~27_combout\ = (\u1|dir_mem_s\(1) & ((\Mux7~11_combout\) # ((!\Mux4~26_combout\ & !\Mux4~14_combout\)))) # (!\u1|dir_mem_s\(1) & (\Mux4~26_combout\ $ ((!\Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \Mux4~26_combout\,
	datac => \Mux7~11_combout\,
	datad => \Mux4~14_combout\,
	combout => \Mux4~27_combout\);

-- Location: LCCOMB_X19_Y16_N22
\Mux4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~28_combout\ = (\Mux7~10_combout\ & ((\Mux4~27_combout\ & (!\Mux49~0_combout\)) # (!\Mux4~27_combout\ & ((!\Mux4~25_combout\))))) # (!\Mux7~10_combout\ & (((\Mux4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux49~0_combout\,
	datab => \Mux7~10_combout\,
	datac => \Mux4~25_combout\,
	datad => \Mux4~27_combout\,
	combout => \Mux4~28_combout\);

-- Location: LCCOMB_X18_Y16_N26
\Mod4|auto_generated|divider|divider|StageOut[91]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U4|TEMP\(1)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \U4|TEMP\(1),
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\);

-- Location: LCCOMB_X18_Y16_N22
\Mod4|auto_generated|divider|divider|StageOut[93]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[82]~103_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\);

-- Location: LCCOMB_X18_Y16_N24
\Mod4|auto_generated|divider|divider|StageOut[92]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[81]~105_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[81]~104_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\);

-- Location: LCCOMB_X18_Y16_N20
\Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~19_combout\ = (\Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\ $ (((\Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\)))) # (!\u1|dir_mem_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\,
	datab => \u1|dir_mem_s\(1),
	datac => \Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\,
	combout => \Mux4~19_combout\);

-- Location: LCCOMB_X22_Y17_N12
\Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~20_combout\ = (\u1|dir_mem_s\(1)) # ((\u1|dir_mem_s\(3) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|dir_mem_s\(3),
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u1|dir_mem_s\(1),
	combout => \Mux4~20_combout\);

-- Location: LCCOMB_X23_Y16_N2
\Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = (\Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\) # ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\u3|sec_count\(1))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|sec_count\(1),
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mux44~0_combout\);

-- Location: LCCOMB_X23_Y16_N0
\Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~21_combout\ = (\u1|dir_mem_s\(2) & (\u1|dir_mem_s\(1))) # (!\u1|dir_mem_s\(2) & ((\Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\ $ (\Mux44~0_combout\)) # (!\u1|dir_mem_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(1),
	datac => \Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datad => \Mux44~0_combout\,
	combout => \Mux4~21_combout\);

-- Location: LCCOMB_X23_Y16_N6
\Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~22_combout\ = (\Mux7~6_combout\ & (!\Mux7~7_combout\)) # (!\Mux7~6_combout\ & ((\Mux7~7_combout\ & ((\Mux4~21_combout\))) # (!\Mux7~7_combout\ & (\Mux4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~6_combout\,
	datab => \Mux7~7_combout\,
	datac => \Mux4~20_combout\,
	datad => \Mux4~21_combout\,
	combout => \Mux4~22_combout\);

-- Location: LCCOMB_X18_Y16_N30
\Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~23_combout\ = (\Mux7~5_combout\ & ((\Mux4~22_combout\ & ((\Mux54~0_combout\))) # (!\Mux4~22_combout\ & (\Mux4~19_combout\)))) # (!\Mux7~5_combout\ & (((\Mux4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~5_combout\,
	datab => \Mux4~19_combout\,
	datac => \Mux4~22_combout\,
	datad => \Mux54~0_combout\,
	combout => \Mux4~23_combout\);

-- Location: LCCOMB_X19_Y16_N16
\Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~24_combout\ = (\Mux7~8_combout\ & (((\Mux7~9_combout\) # (\Mux4~23_combout\)))) # (!\Mux7~8_combout\ & (\Mux14~0_combout\ & (!\Mux7~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~8_combout\,
	datab => \Mux14~0_combout\,
	datac => \Mux7~9_combout\,
	datad => \Mux4~23_combout\,
	combout => \Mux4~24_combout\);

-- Location: LCCOMB_X19_Y16_N20
\Mux4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~29_combout\ = (\Mux7~9_combout\ & ((\Mux4~24_combout\ & ((\Mux4~28_combout\))) # (!\Mux4~24_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\Mux7~9_combout\ & (((\Mux4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~9_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mux4~28_combout\,
	datad => \Mux4~24_combout\,
	combout => \Mux4~29_combout\);

-- Location: LCCOMB_X19_Y16_N10
\Mux4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~30_combout\ = (\Mux4~32_combout\) # ((\Mux4~18_combout\) # ((\Mux8~17_combout\ & \Mux4~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~32_combout\,
	datab => \Mux8~17_combout\,
	datac => \Mux4~18_combout\,
	datad => \Mux4~29_combout\,
	combout => \Mux4~30_combout\);

-- Location: LCCOMB_X19_Y12_N0
\u1|process_0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~29_combout\ = (\Mux2~4_combout\ & ((\Mux3~4_combout\ & ((!\Mux4~30_combout\) # (!\u1|data_s[3]~1_combout\))) # (!\Mux3~4_combout\ & ((\Mux4~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~4_combout\,
	datab => \Mux3~4_combout\,
	datac => \u1|data_s[3]~1_combout\,
	datad => \Mux4~30_combout\,
	combout => \u1|process_0~29_combout\);

-- Location: LCCOMB_X19_Y13_N18
\u1|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan2~0_combout\ = (!\Mux3~4_combout\ & !\Mux4~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux3~4_combout\,
	datac => \Mux4~30_combout\,
	combout => \u1|LessThan2~0_combout\);

-- Location: LCCOMB_X22_Y14_N4
\Mux6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~30_combout\ = (!\u1|dir_mem_s\(0) & (!\u1|dir_mem_s\(4) & (!\u1|dir_mem_s\(2) & !\u1|dir_mem_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \u1|dir_mem_s\(4),
	datac => \u1|dir_mem_s\(2),
	datad => \u1|dir_mem_s\(3),
	combout => \Mux6~30_combout\);

-- Location: LCCOMB_X22_Y14_N14
\Mux6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~27_combout\ = (\u1|dir_mem_s\(0) & ((\u1|dir_mem_s\(2)) # (\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \u1|dir_mem_s\(2),
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mux6~27_combout\);

-- Location: LCCOMB_X22_Y17_N10
\Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~20_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\ $ (!\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\,
	combout => \Mux6~20_combout\);

-- Location: LCCOMB_X21_Y17_N12
\Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~18_combout\ = (\u1|dir_mem_s\(0) & ((\Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ $ (!\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\,
	combout => \Mux6~18_combout\);

-- Location: LCCOMB_X21_Y17_N10
\Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~19_combout\ = (!\u1|dir_mem_s\(2) & ((\Mux6~18_combout\) # ((!\u1|dir_mem_s\(0) & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \u1|dir_mem_s\(2),
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mux6~18_combout\,
	combout => \Mux6~19_combout\);

-- Location: LCCOMB_X21_Y17_N0
\Mux6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~21_combout\ = (\Mux6~19_combout\) # ((!\u1|dir_mem_s\(0) & (\u1|dir_mem_s\(2) & \Mux6~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \u1|dir_mem_s\(2),
	datac => \Mux6~20_combout\,
	datad => \Mux6~19_combout\,
	combout => \Mux6~21_combout\);

-- Location: LCCOMB_X21_Y17_N6
\Mux6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~22_combout\ = (\u1|dir_mem_s\(3) & (!\u1|dir_mem_s\(4) & \Mux6~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(3),
	datac => \u1|dir_mem_s\(4),
	datad => \Mux6~21_combout\,
	combout => \Mux6~22_combout\);

-- Location: LCCOMB_X18_Y18_N2
\Mux6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~23_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # (!\u1|dir_mem_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|dir_mem_s\(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mux6~23_combout\);

-- Location: LCCOMB_X21_Y18_N0
\Mux6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~24_combout\ = (\u1|dir_mem_s\(0) & ((\Mux6~23_combout\) # (\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mux6~23_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mux6~24_combout\);

-- Location: LCCOMB_X21_Y14_N0
\Mux6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~25_combout\ = (\Mux6~24_combout\) # ((!\u1|dir_mem_s\(2) & (\Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\ $ (!\Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~24_combout\,
	datab => \u1|dir_mem_s\(2),
	datac => \Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\,
	combout => \Mux6~25_combout\);

-- Location: LCCOMB_X21_Y14_N30
\Mux6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~26_combout\ = (\Mux7~6_combout\ & ((\Mux6~25_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\ & !\u1|dir_mem_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~6_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\,
	datac => \u1|dir_mem_s\(2),
	datad => \Mux6~25_combout\,
	combout => \Mux6~26_combout\);

-- Location: LCCOMB_X22_Y14_N8
\Mux6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~28_combout\ = (\Mux6~22_combout\) # ((\Mux6~26_combout\) # ((\Mux6~8_combout\ & \Mux6~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~8_combout\,
	datab => \Mux6~27_combout\,
	datac => \Mux6~22_combout\,
	datad => \Mux6~26_combout\,
	combout => \Mux6~28_combout\);

-- Location: LCCOMB_X22_Y13_N18
\Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~10_combout\ = (\u1|dir_mem_s\(0) & ((\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # 
-- (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mux6~10_combout\);

-- Location: LCCOMB_X22_Y13_N0
\Mux6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~33_combout\ = (\u1|dir_mem_s\(2) & (((\Mux6~10_combout\) # (!\u1|dir_mem_s\(4))))) # (!\u1|dir_mem_s\(2) & (\u1|dir_mem_s\(0) $ ((!\u1|dir_mem_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datab => \u1|dir_mem_s\(4),
	datac => \u1|dir_mem_s\(2),
	datad => \Mux6~10_combout\,
	combout => \Mux6~33_combout\);

-- Location: LCCOMB_X22_Y14_N12
\Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~11_combout\ = (\u1|dir_mem_s\(4) & ((\Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\ $ (!\Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\,
	datab => \u1|dir_mem_s\(4),
	datac => \Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\,
	combout => \Mux6~11_combout\);

-- Location: LCCOMB_X22_Y14_N6
\Mux6~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~34_combout\ = (\u1|dir_mem_s\(3) & (\u1|dir_mem_s\(2))) # (!\u1|dir_mem_s\(3) & ((\Mux6~33_combout\) # ((!\u1|dir_mem_s\(2) & \Mux6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(3),
	datab => \u1|dir_mem_s\(2),
	datac => \Mux6~33_combout\,
	datad => \Mux6~11_combout\,
	combout => \Mux6~34_combout\);

-- Location: LCCOMB_X22_Y14_N22
\Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~9_combout\ = (\u1|dir_mem_s\(4)) # ((\u1|dir_mem_s\(0) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(0),
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u1|dir_mem_s\(4),
	combout => \Mux6~9_combout\);

-- Location: LCCOMB_X23_Y17_N8
\Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~15_combout\ = (!\u1|dir_mem_s\(4) & (!\u1|dir_mem_s\(0) & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \u1|dir_mem_s\(4),
	datac => \u1|dir_mem_s\(0),
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mux6~15_combout\);

-- Location: LCCOMB_X24_Y16_N16
\Mod2|auto_generated|divider|divider|StageOut[33]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[26]~36_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LCCOMB_X23_Y15_N26
\Mux6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~32_combout\ = \u3|min_count\(1) $ (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\u3|min_count\(2))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(2),
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \u3|min_count\(1),
	combout => \Mux6~32_combout\);

-- Location: LCCOMB_X21_Y16_N18
\Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mux6~32_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ $ (((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mux6~32_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mux6~12_combout\);

-- Location: LCCOMB_X21_Y16_N8
\Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~13_combout\ = (\u1|dir_mem_s\(0) & ((\u1|dir_mem_s\(4)) # ((\Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\) # (!\Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(4),
	datab => \u1|dir_mem_s\(0),
	datac => \Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datad => \Mux6~12_combout\,
	combout => \Mux6~13_combout\);

-- Location: LCCOMB_X21_Y16_N26
\Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~14_combout\ = (\Mux6~13_combout\) # ((\u1|dir_mem_s\(4) & (\Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\ $ (!\Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(4),
	datab => \Mux6~13_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\,
	combout => \Mux6~14_combout\);

-- Location: LCCOMB_X22_Y14_N10
\Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~16_combout\ = (\Mux6~15_combout\) # ((\Mux6~14_combout\) # ((\u1|dir_mem_s\(4) & \Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(4),
	datab => \Mux6~15_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\,
	datad => \Mux6~14_combout\,
	combout => \Mux6~16_combout\);

-- Location: LCCOMB_X22_Y14_N20
\Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~17_combout\ = (\Mux6~34_combout\ & (((\Mux6~16_combout\)) # (!\u1|dir_mem_s\(3)))) # (!\Mux6~34_combout\ & (\u1|dir_mem_s\(3) & (\Mux6~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~34_combout\,
	datab => \u1|dir_mem_s\(3),
	datac => \Mux6~9_combout\,
	datad => \Mux6~16_combout\,
	combout => \Mux6~17_combout\);

-- Location: LCCOMB_X22_Y14_N2
\Mux6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~29_combout\ = (\u1|dir_mem_s\(5) & (\u1|dir_mem_s\(1))) # (!\u1|dir_mem_s\(5) & ((\u1|dir_mem_s\(1) & ((\Mux6~17_combout\))) # (!\u1|dir_mem_s\(1) & (\Mux6~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(5),
	datab => \u1|dir_mem_s\(1),
	datac => \Mux6~28_combout\,
	datad => \Mux6~17_combout\,
	combout => \Mux6~29_combout\);

-- Location: LCCOMB_X22_Y14_N30
\Mux6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~31_combout\ = (\u1|dir_mem_s\(5) & ((\Mux6~29_combout\ & ((\Mux6~30_combout\))) # (!\Mux6~29_combout\ & (\Mux5~10_combout\)))) # (!\u1|dir_mem_s\(5) & (((\Mux6~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(5),
	datab => \Mux5~10_combout\,
	datac => \Mux6~30_combout\,
	datad => \Mux6~29_combout\,
	combout => \Mux6~31_combout\);

-- Location: LCCOMB_X21_Y13_N18
\Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~12_combout\ = (!\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(0) & (!\u1|dir_mem_s\(3) & \u1|dir_mem_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(0),
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(5),
	combout => \Mux7~12_combout\);

-- Location: LCCOMB_X22_Y17_N4
\Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~12_combout\ = (\Mux7~4_combout\ & !\u1|dir_mem_s\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux7~4_combout\,
	datad => \u1|dir_mem_s\(5),
	combout => \Mux4~12_combout\);

-- Location: LCCOMB_X23_Y18_N10
\Mux7~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~27_combout\ = (\u1|dir_mem_s\(1) & (((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\u1|dir_mem_s\(1) & ((\Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \u1|dir_mem_s\(1),
	datad => \Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\,
	combout => \Mux7~27_combout\);

-- Location: LCCOMB_X21_Y16_N14
\Mux7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~22_combout\ = (\u1|dir_mem_s\(2) & ((\u1|dir_mem_s\(1)) # ((\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(1),
	datac => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mux7~22_combout\);

-- Location: LCCOMB_X21_Y16_N24
\Mod2|auto_generated|divider|divider|StageOut[31]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[31]~39_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\u3|min_count\(1))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|min_count\(1),
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[31]~39_combout\);

-- Location: LCCOMB_X21_Y16_N0
\Mux7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~23_combout\ = ((\u1|dir_mem_s\(3) & ((\Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\) # (!\Mod2|auto_generated|divider|divider|StageOut[31]~39_combout\)))) # (!\u1|dir_mem_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(3),
	datac => \Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[31]~39_combout\,
	combout => \Mux7~23_combout\);

-- Location: LCCOMB_X21_Y16_N6
\Mux7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~24_combout\ = (\Mux6~8_combout\ & (!\Mux7~11_combout\)) # (!\Mux6~8_combout\ & ((\Mux7~11_combout\ & (\Mux7~22_combout\)) # (!\Mux7~11_combout\ & ((\Mux7~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~8_combout\,
	datab => \Mux7~11_combout\,
	datac => \Mux7~22_combout\,
	datad => \Mux7~23_combout\,
	combout => \Mux7~24_combout\);

-- Location: LCCOMB_X21_Y16_N4
\Mux7~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~31_combout\ = (\Mux7~10_combout\ & (!\Mux7~24_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # (!\Mux7~10_combout\ & 
-- (((\Mux7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~10_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mux7~24_combout\,
	combout => \Mux7~31_combout\);

-- Location: LCCOMB_X21_Y16_N30
\Mux7~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~32_combout\ = (\Mux7~31_combout\) # ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\u1|dir_mem_s\(1) & \Mux7~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \u1|dir_mem_s\(1),
	datac => \Mux7~31_combout\,
	datad => \Mux7~24_combout\,
	combout => \Mux7~32_combout\);

-- Location: LCCOMB_X21_Y17_N20
\Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\) # ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!\u3|day_count\(1)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \u3|day_count\(1),
	combout => \Mux17~2_combout\);

-- Location: LCCOMB_X22_Y16_N26
\Mux57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~3_combout\ = ((\Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\) # ((!\Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))) # 
-- (!\U4|RH\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(1),
	datab => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[82]~126_combout\,
	combout => \Mux57~3_combout\);

-- Location: LCCOMB_X22_Y16_N8
\Mux57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux57~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mux57~3_combout\)) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (((\Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\) # (!\Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux57~3_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mux57~2_combout\);

-- Location: LCCOMB_X22_Y17_N28
\Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~16_combout\ = (\u1|dir_mem_s\(3) & (((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # (\u1|dir_mem_s\(1))))) # (!\u1|dir_mem_s\(3) & (!\u1|dir_mem_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(2),
	datab => \u1|dir_mem_s\(3),
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u1|dir_mem_s\(1),
	combout => \Mux7~16_combout\);

-- Location: LCCOMB_X22_Y16_N14
\Mux7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~30_combout\ = ((\Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\) # ((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))) # 
-- (!\u3|sec_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \u3|sec_count\(1),
	datac => \Mod3|auto_generated|divider|divider|StageOut[26]~44_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mux7~30_combout\);

-- Location: LCCOMB_X22_Y16_N10
\Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~17_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mux7~17_combout\);

-- Location: LCCOMB_X22_Y16_N0
\Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~18_combout\ = ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mux7~30_combout\)) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mux7~17_combout\)))) # (!\Mux8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~8_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mux7~30_combout\,
	datad => \Mux7~17_combout\,
	combout => \Mux7~18_combout\);

-- Location: LCCOMB_X22_Y16_N22
\Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~19_combout\ = (\Mux7~7_combout\ & (!\Mux7~6_combout\ & ((\Mux7~18_combout\)))) # (!\Mux7~7_combout\ & ((\Mux7~6_combout\) # ((\Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~7_combout\,
	datab => \Mux7~6_combout\,
	datac => \Mux7~16_combout\,
	datad => \Mux7~18_combout\,
	combout => \Mux7~19_combout\);

-- Location: LCCOMB_X22_Y16_N24
\Mux7~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~29_combout\ = ((\Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\) # ((!\Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))) # 
-- (!\U4|TEMP\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(1),
	datab => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[82]~126_combout\,
	combout => \Mux7~29_combout\);

-- Location: LCCOMB_X22_Y16_N18
\Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~14_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mux7~14_combout\);

-- Location: LCCOMB_X22_Y16_N12
\Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~15_combout\ = (\u1|dir_mem_s\(1) & ((\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mux7~29_combout\)) # (!\Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mux7~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \Mux7~29_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mux7~14_combout\,
	combout => \Mux7~15_combout\);

-- Location: LCCOMB_X22_Y16_N28
\Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~20_combout\ = (\Mux7~5_combout\ & ((\Mux7~19_combout\ & (\Mux57~2_combout\)) # (!\Mux7~19_combout\ & ((\Mux7~15_combout\))))) # (!\Mux7~5_combout\ & (((\Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~5_combout\,
	datab => \Mux57~2_combout\,
	datac => \Mux7~19_combout\,
	datad => \Mux7~15_combout\,
	combout => \Mux7~20_combout\);

-- Location: LCCOMB_X21_Y16_N20
\Mux7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~21_combout\ = (\Mux7~8_combout\ & ((\Mux7~9_combout\) # ((\Mux7~20_combout\)))) # (!\Mux7~8_combout\ & (!\Mux7~9_combout\ & (\Mux17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~8_combout\,
	datab => \Mux7~9_combout\,
	datac => \Mux17~2_combout\,
	datad => \Mux7~20_combout\,
	combout => \Mux7~21_combout\);

-- Location: LCCOMB_X21_Y16_N16
\Mux7~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~25_combout\ = (\Mux7~9_combout\ & ((\Mux7~21_combout\ & ((\Mux7~32_combout\))) # (!\Mux7~21_combout\ & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))) # (!\Mux7~9_combout\ & (((\Mux7~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mux7~9_combout\,
	datac => \Mux7~32_combout\,
	datad => \Mux7~21_combout\,
	combout => \Mux7~25_combout\);

-- Location: LCCOMB_X21_Y16_N2
\Mux7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~26_combout\ = (\Mux7~13_combout\) # ((!\u1|dir_mem_s\(5) & (!\Mux7~4_combout\ & \Mux7~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(5),
	datab => \Mux7~13_combout\,
	datac => \Mux7~4_combout\,
	datad => \Mux7~25_combout\,
	combout => \Mux7~26_combout\);

-- Location: LCCOMB_X21_Y16_N12
\Mux7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~28_combout\ = (\Mux7~12_combout\) # ((\Mux7~26_combout\) # ((\Mux4~12_combout\ & \Mux7~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~12_combout\,
	datab => \Mux4~12_combout\,
	datac => \Mux7~27_combout\,
	datad => \Mux7~26_combout\,
	combout => \Mux7~28_combout\);

-- Location: LCCOMB_X19_Y13_N24
\u1|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~10_combout\ = (\Mux2~4_combout\ & ((\u1|data_s[3]~1_combout\) # ((\Mux6~31_combout\) # (\Mux7~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datab => \Mux2~4_combout\,
	datac => \Mux6~31_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|process_0~10_combout\);

-- Location: LCCOMB_X19_Y13_N6
\u1|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add4~0_combout\ = (\Mux2~4_combout\ & ((\Mux3~4_combout\) # (\Mux4~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~4_combout\,
	datab => \Mux2~4_combout\,
	datac => \Mux4~30_combout\,
	combout => \u1|Add4~0_combout\);

-- Location: LCCOMB_X19_Y14_N10
\u1|Equal47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal47~2_combout\ = (!\Mux2~4_combout\ & (!\Mux3~4_combout\ & !\Mux4~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux2~4_combout\,
	datac => \Mux3~4_combout\,
	datad => \Mux4~30_combout\,
	combout => \u1|Equal47~2_combout\);

-- Location: LCCOMB_X19_Y13_N8
\u1|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~9_combout\ = (\u1|Add4~0_combout\) # ((!\u1|data_s[3]~1_combout\ & \u1|Equal47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add4~0_combout\,
	datab => \u1|data_s[3]~1_combout\,
	datad => \u1|Equal47~2_combout\,
	combout => \u1|process_0~9_combout\);

-- Location: LCCOMB_X23_Y19_N26
\Div2|auto_generated|divider|divider|StageOut[23]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\u3|min_count\(4)))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \u3|min_count\(4),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\);

-- Location: LCCOMB_X23_Y19_N16
\Div2|auto_generated|divider|divider|StageOut[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~24_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~24_combout\);

-- Location: LCCOMB_X23_Y19_N22
\Div2|auto_generated|divider|divider|StageOut[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~25_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~25_combout\);

-- Location: LCCOMB_X23_Y19_N4
\Div2|auto_generated|divider|divider|StageOut[22]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\u3|min_count\(3))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \u3|min_count\(3),
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\);

-- Location: LCCOMB_X23_Y19_N24
\Div2|auto_generated|divider|divider|StageOut[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~27_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~27_combout\);

-- Location: LCCOMB_X23_Y19_N28
\Div2|auto_generated|divider|divider|StageOut[21]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~26_combout\ = (\u3|min_count\(2) & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|min_count\(2),
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~26_combout\);

-- Location: LCCOMB_X23_Y19_N30
\Div2|auto_generated|divider|divider|StageOut[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~28_combout\ = (\u3|min_count\(1) & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(1),
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~28_combout\);

-- Location: LCCOMB_X23_Y19_N20
\Div2|auto_generated|divider|divider|StageOut[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~29_combout\ = (\u3|min_count\(1) & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(1),
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~29_combout\);

-- Location: LCCOMB_X23_Y19_N6
\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[20]~28_combout\) # (\Div2|auto_generated|divider|divider|StageOut[20]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[20]~28_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[20]~29_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\);

-- Location: LCCOMB_X23_Y19_N8
\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~27_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[21]~26_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[21]~27_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[21]~26_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\);

-- Location: LCCOMB_X23_Y19_N10
\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[22]~25_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[22]~25_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[22]~31_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\);

-- Location: LCCOMB_X23_Y19_N12
\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~30_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[23]~24_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[23]~30_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[23]~24_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y19_N14
\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y17_N18
\Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\u3|hour_count\(0) & (((!\Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\)) # (!\Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|hour_count\(0),
	datab => \Mod1|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout\,
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X22_Y17_N16
\Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = (\Mux4~12_combout\ & ((\u1|dir_mem_s\(1) & (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\u1|dir_mem_s\(1) & ((\Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \u1|dir_mem_s\(1),
	datac => \Mux4~12_combout\,
	datad => \Mux28~0_combout\,
	combout => \Mux8~2_combout\);

-- Location: LCCOMB_X22_Y17_N20
\Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = (\Mux8~2_combout\) # ((\Mux8~3_combout\ & \u1|dir_mem_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~3_combout\,
	datab => \u1|dir_mem_s\(5),
	datad => \Mux8~2_combout\,
	combout => \Mux8~4_combout\);

-- Location: LCCOMB_X22_Y18_N8
\Div1|auto_generated|divider|divider|StageOut[18]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~0_combout\ = (\u3|hour_count\(4) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|hour_count\(4),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~0_combout\);

-- Location: LCCOMB_X22_Y18_N2
\Div1|auto_generated|divider|divider|StageOut[18]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~1_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~1_combout\);

-- Location: LCCOMB_X22_Y18_N12
\Div1|auto_generated|divider|divider|StageOut[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~3_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~3_combout\);

-- Location: LCCOMB_X23_Y18_N8
\Div1|auto_generated|divider|divider|StageOut[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~2_combout\ = (\u3|hour_count\(3) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|hour_count\(3),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~2_combout\);

-- Location: LCCOMB_X22_Y18_N6
\Div1|auto_generated|divider|divider|StageOut[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~4_combout\ = (\u3|hour_count\(2) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|hour_count\(2),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~4_combout\);

-- Location: LCCOMB_X22_Y18_N0
\Div1|auto_generated|divider|divider|StageOut[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~5_combout\ = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~5_combout\);

-- Location: LCCOMB_X22_Y18_N10
\Div1|auto_generated|divider|divider|StageOut[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~6_combout\ = (\u3|hour_count\(1) & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|hour_count\(1),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~6_combout\);

-- Location: LCCOMB_X22_Y18_N4
\Div1|auto_generated|divider|divider|StageOut[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~7_combout\ = (\u3|hour_count\(1) & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|hour_count\(1),
	datad => \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~7_combout\);

-- Location: LCCOMB_X22_Y18_N22
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[15]~6_combout\) # (\Div1|auto_generated|divider|divider|StageOut[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[15]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[15]~7_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\);

-- Location: LCCOMB_X22_Y18_N24
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~4_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[16]~5_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[16]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[16]~5_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\);

-- Location: LCCOMB_X22_Y18_N26
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~3_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[17]~3_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[17]~2_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\);

-- Location: LCCOMB_X22_Y18_N28
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~0_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[18]~1_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[18]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[18]~1_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y18_N30
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y17_N18
\Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\u3|day_count\(0) & (((!\Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\)) # (!\Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(0),
	datab => \Mod0|auto_generated|divider|divider|StageOut[21]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[23]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[22]~9_combout\,
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X21_Y17_N16
\Mux8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~11_combout\ = (\Mux7~9_combout\ & ((\Mux7~8_combout\) # ((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\Mux7~9_combout\ & (!\Mux7~8_combout\ & ((\Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~9_combout\,
	datab => \Mux7~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mux18~0_combout\,
	combout => \Mux8~11_combout\);

-- Location: LCCOMB_X24_Y14_N26
\Div3|auto_generated|divider|divider|StageOut[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~16_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~9_combout\) # 
-- ((\Div3|auto_generated|divider|divider|StageOut[17]~8_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[17]~9_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[17]~8_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~16_combout\);

-- Location: LCCOMB_X24_Y14_N30
\Div3|auto_generated|divider|divider|StageOut[22]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~21_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\u3|sec_count\(3))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \u3|sec_count\(3),
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~21_combout\);

-- Location: LCCOMB_X24_Y14_N24
\Div3|auto_generated|divider|divider|StageOut[22]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~17_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~17_combout\);

-- Location: LCCOMB_X24_Y14_N4
\Div3|auto_generated|divider|divider|StageOut[21]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\u3|sec_count\(2)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \u3|sec_count\(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\);

-- Location: LCCOMB_X24_Y14_N22
\Div3|auto_generated|divider|divider|StageOut[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~19_combout\ = (\u3|sec_count\(1) & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(1),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~19_combout\);

-- Location: LCCOMB_X24_Y14_N28
\Div3|auto_generated|divider|divider|StageOut[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~20_combout\ = (\u3|sec_count\(1) & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|sec_count\(1),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~20_combout\);

-- Location: LCCOMB_X24_Y14_N6
\Div3|auto_generated|divider|divider|op_4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~1_cout\ = CARRY(!\u1|dir_mem_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|op_4~1_cout\);

-- Location: LCCOMB_X24_Y14_N8
\Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~1_cout\ = CARRY((\u1|dir_mem_s\(1) & ((!\Div3|auto_generated|divider|divider|op_4~1_cout\) # (!\u3|sec_count\(0)))) # (!\u1|dir_mem_s\(1) & (!\u3|sec_count\(0) & 
-- !\Div3|auto_generated|divider|divider|op_4~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u3|sec_count\(0),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_4~1_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~1_cout\);

-- Location: LCCOMB_X24_Y14_N10
\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~3_cout\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~1_cout\ & ((\Div3|auto_generated|divider|divider|StageOut[20]~19_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[20]~19_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[20]~20_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[0]~1_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~3_cout\);

-- Location: LCCOMB_X24_Y14_N12
\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~5_cout\ = CARRY((\u1|dir_mem_s\(1) & ((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~3_cout\) # (!\Div3|auto_generated|divider|divider|StageOut[21]~18_combout\))) # 
-- (!\u1|dir_mem_s\(1) & (!\Div3|auto_generated|divider|divider|StageOut[21]~18_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \Div3|auto_generated|divider|divider|StageOut[21]~18_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~3_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~5_cout\);

-- Location: LCCOMB_X24_Y14_N14
\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~5_cout\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~21_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[22]~21_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[22]~17_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~5_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~7_cout\);

-- Location: LCCOMB_X24_Y14_N16
\Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[23]~16_combout\ & (\u1|dir_mem_s\(1) & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~7_cout\)) # 
-- (!\Div3|auto_generated|divider|divider|StageOut[23]~16_combout\ & ((\u1|dir_mem_s\(1)) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[23]~16_combout\,
	datab => \u1|dir_mem_s\(1),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~7_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\);

-- Location: LCCOMB_X24_Y14_N18
\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~9_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\);

-- Location: LCCOMB_X23_Y8_N0
\Div5|auto_generated|divider|divider|StageOut[43]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[43]~63_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[37]~66_combout\) # 
-- ((\Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Div5|auto_generated|divider|divider|StageOut[37]~66_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[43]~63_combout\);

-- Location: LCCOMB_X23_Y8_N20
\Div5|auto_generated|divider|divider|StageOut[43]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[43]~56_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[43]~56_combout\);

-- Location: LCCOMB_X23_Y8_N6
\Div5|auto_generated|divider|divider|StageOut[42]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[42]~57_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[42]~57_combout\);

-- Location: LCCOMB_X23_Y8_N8
\Div5|auto_generated|divider|divider|StageOut[42]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[42]~67_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U4|RH\(3)))) # 
-- (!\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U4|RH\(3),
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[42]~67_combout\);

-- Location: LCCOMB_X23_Y8_N10
\Div5|auto_generated|divider|divider|StageOut[41]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[41]~59_combout\ = (\Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[41]~59_combout\);

-- Location: LCCOMB_X23_Y8_N16
\Div5|auto_generated|divider|divider|StageOut[41]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[41]~58_combout\ = (\U4|RH\(2) & \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|RH\(2),
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[41]~58_combout\);

-- Location: LCCOMB_X23_Y8_N12
\Div5|auto_generated|divider|divider|StageOut[40]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[40]~60_combout\ = (\U4|RH\(1) & \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(1),
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[40]~60_combout\);

-- Location: LCCOMB_X23_Y8_N18
\Div5|auto_generated|divider|divider|StageOut[40]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[40]~61_combout\ = (\U4|RH\(1) & !\Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|RH\(1),
	datad => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[40]~61_combout\);

-- Location: LCCOMB_X23_Y8_N22
\Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[40]~60_combout\) # (\Div5|auto_generated|divider|divider|StageOut[40]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[40]~60_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[40]~61_combout\,
	datad => VCC,
	cout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\);

-- Location: LCCOMB_X23_Y8_N24
\Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[41]~59_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[41]~58_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[41]~59_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[41]~58_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\);

-- Location: LCCOMB_X23_Y8_N26
\Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ & ((\Div5|auto_generated|divider|divider|StageOut[42]~57_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[42]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[42]~57_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[42]~67_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\);

-- Location: LCCOMB_X23_Y8_N28
\Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[43]~63_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[43]~56_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[43]~63_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[43]~56_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y8_N30
\Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y14_N14
\Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # ((\Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mux53~0_combout\);

-- Location: LCCOMB_X21_Y16_N10
\Mod2|auto_generated|divider|divider|StageOut[32]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[32]~40_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[25]~37_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[25]~38_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[32]~40_combout\);

-- Location: LCCOMB_X21_Y16_N28
\Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = (\u3|min_count\(0) & (((!\Mod2|auto_generated|divider|divider|StageOut[31]~39_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[32]~40_combout\)) # (!\Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|min_count\(0),
	datab => \Mod2|auto_generated|divider|divider|StageOut[31]~39_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[33]~41_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[32]~40_combout\,
	combout => \Mux38~0_combout\);

-- Location: LCCOMB_X21_Y16_N22
\Mux8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~13_combout\ = (\u1|dir_mem_s\(1) & ((\Mux38~0_combout\) # (!\u1|dir_mem_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(3),
	datad => \Mux38~0_combout\,
	combout => \Mux8~13_combout\);

-- Location: LCCOMB_X14_Y15_N12
\Div4|auto_generated|divider|divider|StageOut[43]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[43]~56_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[43]~56_combout\);

-- Location: LCCOMB_X14_Y15_N20
\Div4|auto_generated|divider|divider|StageOut[43]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[43]~63_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[37]~66_combout\) # 
-- ((!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[37]~66_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[43]~63_combout\);

-- Location: LCCOMB_X14_Y15_N30
\Div4|auto_generated|divider|divider|StageOut[42]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[42]~67_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U4|TEMP\(3)))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \U4|TEMP\(3),
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[42]~67_combout\);

-- Location: LCCOMB_X14_Y15_N18
\Div4|auto_generated|divider|divider|StageOut[42]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[42]~57_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[42]~57_combout\);

-- Location: LCCOMB_X14_Y15_N22
\Div4|auto_generated|divider|divider|StageOut[41]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[41]~59_combout\ = (\Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[41]~59_combout\);

-- Location: LCCOMB_X14_Y15_N28
\Div4|auto_generated|divider|divider|StageOut[41]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[41]~58_combout\ = (\U4|TEMP\(2) & \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(2),
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[41]~58_combout\);

-- Location: LCCOMB_X14_Y15_N26
\Div4|auto_generated|divider|divider|StageOut[40]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[40]~61_combout\ = (\U4|TEMP\(1) & !\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(1),
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[40]~61_combout\);

-- Location: LCCOMB_X14_Y15_N0
\Div4|auto_generated|divider|divider|StageOut[40]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[40]~60_combout\ = (\U4|TEMP\(1) & \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(1),
	datad => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[40]~60_combout\);

-- Location: LCCOMB_X14_Y15_N2
\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[40]~61_combout\) # (\Div4|auto_generated|divider|divider|StageOut[40]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[40]~61_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[40]~60_combout\,
	datad => VCC,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\);

-- Location: LCCOMB_X14_Y15_N4
\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[41]~59_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[41]~58_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[41]~59_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[41]~58_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\);

-- Location: LCCOMB_X14_Y15_N6
\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ & ((\Div4|auto_generated|divider|divider|StageOut[42]~67_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[42]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[42]~67_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[42]~57_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\);

-- Location: LCCOMB_X14_Y15_N8
\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[43]~56_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[43]~63_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[43]~56_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[43]~63_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y15_N10
\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y14_N8
\Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux63~0_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # ((\Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mux63~0_combout\);

-- Location: LCCOMB_X18_Y14_N6
\Mux8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~12_combout\ = (\u1|dir_mem_s\(1)) # ((\Mux63~0_combout\) # (!\u1|dir_mem_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \Mux63~0_combout\,
	datac => \u1|dir_mem_s\(2),
	combout => \Mux8~12_combout\);

-- Location: LCCOMB_X18_Y14_N24
\Mux8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~14_combout\ = (\Mux6~8_combout\ & (\Mux7~11_combout\)) # (!\Mux6~8_combout\ & ((\Mux7~11_combout\ & ((\Mux8~12_combout\))) # (!\Mux7~11_combout\ & (\Mux8~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~8_combout\,
	datab => \Mux7~11_combout\,
	datac => \Mux8~13_combout\,
	datad => \Mux8~12_combout\,
	combout => \Mux8~14_combout\);

-- Location: LCCOMB_X18_Y14_N30
\Mux8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~15_combout\ = (\Mux7~10_combout\ & ((\Mux8~14_combout\ & ((\Mux53~0_combout\))) # (!\Mux8~14_combout\ & (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\)))) # (!\Mux7~10_combout\ & (((\Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datab => \Mux7~10_combout\,
	datac => \Mux53~0_combout\,
	datad => \Mux8~14_combout\,
	combout => \Mux8~15_combout\);

-- Location: LCCOMB_X17_Y12_N22
\U4|TEMP[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|TEMP[0]~feeder_combout\ = \U4|reg_total\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|reg_total\(16),
	combout => \U4|TEMP[0]~feeder_combout\);

-- Location: FF_X17_Y12_N23
\U4|TEMP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U4|TEMP[0]~feeder_combout\,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|TEMP\(0));

-- Location: LCCOMB_X17_Y12_N28
\Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = (\U4|TEMP\(0) & \u1|dir_mem_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(0),
	datad => \u1|dir_mem_s\(1),
	combout => \Mux8~5_combout\);

-- Location: LCCOMB_X18_Y14_N18
\Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = (\Mux8~5_combout\ & (((!\Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\ & !\Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\)) # (!\Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[91]~106_combout\,
	datab => \Mux8~5_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[92]~107_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[93]~108_combout\,
	combout => \Mux8~6_combout\);

-- Location: LCCOMB_X26_Y17_N4
\Div0|auto_generated|divider|divider|StageOut[18]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~0_combout\ = (\u3|day_count\(4) & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(4),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~0_combout\);

-- Location: LCCOMB_X26_Y17_N2
\Div0|auto_generated|divider|divider|StageOut[18]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~1_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~1_combout\);

-- Location: LCCOMB_X26_Y17_N6
\Div0|auto_generated|divider|divider|StageOut[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~3_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~3_combout\);

-- Location: LCCOMB_X26_Y17_N8
\Div0|auto_generated|divider|divider|StageOut[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~2_combout\ = (\u3|day_count\(3) & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(3),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~2_combout\);

-- Location: LCCOMB_X26_Y17_N10
\Div0|auto_generated|divider|divider|StageOut[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~5_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~5_combout\);

-- Location: LCCOMB_X26_Y17_N0
\Div0|auto_generated|divider|divider|StageOut[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\ = (\u3|day_count\(2) & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(2),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\);

-- Location: LCCOMB_X26_Y17_N30
\Div0|auto_generated|divider|divider|StageOut[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~6_combout\ = (\u3|day_count\(1) & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|day_count\(1),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~6_combout\);

-- Location: LCCOMB_X28_Y17_N8
\Div0|auto_generated|divider|divider|StageOut[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~7_combout\ = (\u3|day_count\(1) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|day_count\(1),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~7_combout\);

-- Location: LCCOMB_X26_Y17_N12
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~6_combout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[15]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[15]~7_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\);

-- Location: LCCOMB_X26_Y17_N14
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~5_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[16]~4_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[16]~5_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\);

-- Location: LCCOMB_X26_Y17_N16
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~3_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[17]~3_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[17]~2_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\);

-- Location: LCCOMB_X26_Y17_N18
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~0_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[18]~1_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~1_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y17_N20
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y14_N26
\Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~7_combout\ = (\u1|dir_mem_s\(3) & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!\u1|dir_mem_s\(1))))) # (!\u1|dir_mem_s\(3) & (((!\u1|dir_mem_s\(1)) # (!\u1|dir_mem_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \u1|dir_mem_s\(3),
	datac => \u1|dir_mem_s\(2),
	datad => \u1|dir_mem_s\(1),
	combout => \Mux8~7_combout\);

-- Location: LCCOMB_X22_Y14_N16
\Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = (\u3|sec_count\(0) & (((!\Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\ & !\Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\)) # (!\Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[31]~39_combout\,
	datab => \u3|sec_count\(0),
	datac => \Mod3|auto_generated|divider|divider|StageOut[32]~40_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[33]~41_combout\,
	combout => \Mux48~0_combout\);

-- Location: LCCOMB_X22_Y14_N28
\Mux8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~19_combout\ = (\u1|dir_mem_s\(1) & (!\u1|dir_mem_s\(2) & \Mux48~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|dir_mem_s\(1),
	datac => \u1|dir_mem_s\(2),
	datad => \Mux48~0_combout\,
	combout => \Mux8~19_combout\);

-- Location: LCCOMB_X22_Y14_N18
\Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~9_combout\ = (\Mux7~6_combout\ & (\Mux7~7_combout\)) # (!\Mux7~6_combout\ & ((\Mux7~7_combout\ & ((\Mux8~19_combout\))) # (!\Mux7~7_combout\ & (\Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~6_combout\,
	datab => \Mux7~7_combout\,
	datac => \Mux8~7_combout\,
	datad => \Mux8~19_combout\,
	combout => \Mux8~9_combout\);

-- Location: FF_X18_Y14_N17
\U4|RH[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U4|reg_total\(32),
	sload => VCC,
	ena => \U4|RH[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|RH\(0));

-- Location: LCCOMB_X18_Y14_N16
\Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux58~0_combout\ = (\U4|RH\(0) & (((!\Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\ & !\Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\)) # (!\Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[93]~108_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[91]~106_combout\,
	datac => \U4|RH\(0),
	datad => \Mod5|auto_generated|divider|divider|StageOut[92]~107_combout\,
	combout => \Mux58~0_combout\);

-- Location: LCCOMB_X18_Y14_N28
\Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~10_combout\ = (\Mux7~5_combout\ & ((\Mux8~9_combout\ & (\Mux8~6_combout\)) # (!\Mux8~9_combout\ & ((\Mux58~0_combout\))))) # (!\Mux7~5_combout\ & (((\Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~5_combout\,
	datab => \Mux8~6_combout\,
	datac => \Mux8~9_combout\,
	datad => \Mux58~0_combout\,
	combout => \Mux8~10_combout\);

-- Location: LCCOMB_X18_Y14_N4
\Mux8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~16_combout\ = (\Mux8~11_combout\ & (((\Mux8~15_combout\)) # (!\Mux7~8_combout\))) # (!\Mux8~11_combout\ & (\Mux7~8_combout\ & ((\Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~11_combout\,
	datab => \Mux7~8_combout\,
	datac => \Mux8~15_combout\,
	datad => \Mux8~10_combout\,
	combout => \Mux8~16_combout\);

-- Location: LCCOMB_X18_Y14_N10
\Mux8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~18_combout\ = (\Mux8~4_combout\) # ((\Mux8~17_combout\ & \Mux8~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~17_combout\,
	datab => \Mux8~4_combout\,
	datac => \Mux8~16_combout\,
	combout => \Mux8~18_combout\);

-- Location: LCCOMB_X19_Y13_N16
\u1|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~8_combout\ = (!\Mux8~18_combout\ & (!\Mux6~31_combout\ & (!\Mux7~28_combout\ & \u1|Equal47~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~18_combout\,
	datab => \Mux6~31_combout\,
	datac => \Mux7~28_combout\,
	datad => \u1|Equal47~2_combout\,
	combout => \u1|process_0~8_combout\);

-- Location: LCCOMB_X19_Y13_N30
\u1|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~11_combout\ = (\u1|process_0~9_combout\) # ((\u1|process_0~8_combout\) # ((\u1|LessThan2~0_combout\ & \u1|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan2~0_combout\,
	datab => \u1|process_0~10_combout\,
	datac => \u1|process_0~9_combout\,
	datad => \u1|process_0~8_combout\,
	combout => \u1|process_0~11_combout\);

-- Location: LCCOMB_X18_Y14_N0
\u1|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal3~3_combout\ = (!\Mux8~4_combout\ & (!\Mux7~28_combout\ & ((!\Mux8~16_combout\) # (!\Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~17_combout\,
	datab => \Mux8~4_combout\,
	datac => \Mux8~16_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|Equal3~3_combout\);

-- Location: LCCOMB_X19_Y14_N20
\u1|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal3~2_combout\ = (!\Mux1~3_combout\ & (!\u1|data_s[3]~1_combout\ & \u1|Equal47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datac => \u1|data_s[3]~1_combout\,
	datad => \u1|Equal47~2_combout\,
	combout => \u1|Equal3~2_combout\);

-- Location: LCCOMB_X18_Y13_N12
\u1|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~16_combout\ = (\Mux6~31_combout\ $ (\u1|Equal3~3_combout\)) # (!\u1|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux6~31_combout\,
	datac => \u1|Equal3~3_combout\,
	datad => \u1|Equal3~2_combout\,
	combout => \u1|process_0~16_combout\);

-- Location: LCCOMB_X19_Y13_N20
\u1|edo~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~50_combout\ = (\u1|process_0~16_combout\ & ((\Mux1~3_combout\) # ((!\u1|process_0~29_combout\ & \u1|process_0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datab => \u1|process_0~29_combout\,
	datac => \u1|process_0~11_combout\,
	datad => \u1|process_0~16_combout\,
	combout => \u1|edo~50_combout\);

-- Location: LCCOMB_X19_Y13_N28
\u1|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~12_combout\ = (\Mux1~3_combout\ & (!\Mux3~4_combout\ & !\Mux2~4_combout\)) # (!\Mux1~3_combout\ & (\Mux3~4_combout\ & \Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux1~3_combout\,
	datac => \Mux3~4_combout\,
	datad => \Mux2~4_combout\,
	combout => \u1|process_0~12_combout\);

-- Location: LCCOMB_X18_Y13_N8
\u1|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~13_combout\ = (\u1|process_0~12_combout\ & ((\Mux3~4_combout\ & (\u1|data_s[3]~1_combout\ & \Mux4~30_combout\)) # (!\Mux3~4_combout\ & (!\u1|data_s[3]~1_combout\ & !\Mux4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~4_combout\,
	datab => \u1|process_0~12_combout\,
	datac => \u1|data_s[3]~1_combout\,
	datad => \Mux4~30_combout\,
	combout => \u1|process_0~13_combout\);

-- Location: LCCOMB_X18_Y13_N30
\u1|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~14_combout\ = (\u1|data_s[3]~1_combout\ $ (((\Mux6~31_combout\ & \Mux7~28_combout\)))) # (!\u1|process_0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datab => \u1|process_0~13_combout\,
	datac => \Mux6~31_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|process_0~14_combout\);

-- Location: LCCOMB_X19_Y14_N2
\u1|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal4~2_combout\ = (\Mux2~4_combout\ & (\Mux3~4_combout\ & \Mux6~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux2~4_combout\,
	datac => \Mux3~4_combout\,
	datad => \Mux6~31_combout\,
	combout => \u1|Equal4~2_combout\);

-- Location: LCCOMB_X19_Y14_N14
\u1|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal6~0_combout\ = (!\Mux1~3_combout\ & (\Mux4~30_combout\ & (\u1|data_s[3]~1_combout\ & \u1|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datab => \Mux4~30_combout\,
	datac => \u1|data_s[3]~1_combout\,
	datad => \u1|Equal4~2_combout\,
	combout => \u1|Equal6~0_combout\);

-- Location: LCCOMB_X17_Y14_N10
\u1|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal7~2_combout\ = (!\Mux7~28_combout\ & ((\Mux8~4_combout\) # ((\Mux8~16_combout\ & \Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~16_combout\,
	datab => \Mux8~17_combout\,
	datac => \Mux7~28_combout\,
	datad => \Mux8~4_combout\,
	combout => \u1|Equal7~2_combout\);

-- Location: LCCOMB_X17_Y14_N20
\u1|Equal47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal47~3_combout\ = (\Mux1~3_combout\ & (!\Mux3~4_combout\ & (!\Mux2~4_combout\ & !\Mux4~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datab => \Mux3~4_combout\,
	datac => \Mux2~4_combout\,
	datad => \Mux4~30_combout\,
	combout => \u1|Equal47~3_combout\);

-- Location: LCCOMB_X18_Y13_N24
\u1|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~17_combout\ = (\u1|Equal47~3_combout\ & (\u1|data_s[3]~1_combout\ $ (((\Mux7~28_combout\ & \Mux6~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datab => \Mux7~28_combout\,
	datac => \Mux6~31_combout\,
	datad => \u1|Equal47~3_combout\,
	combout => \u1|process_0~17_combout\);

-- Location: LCCOMB_X18_Y13_N16
\u1|edo~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~82_combout\ = (\u1|process_0~14_combout\ & ((\u1|process_0~17_combout\) # ((\u1|Equal6~0_combout\ & \u1|Equal7~2_combout\)))) # (!\u1|process_0~14_combout\ & (\u1|Equal6~0_combout\ & (\u1|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|process_0~14_combout\,
	datab => \u1|Equal6~0_combout\,
	datac => \u1|Equal7~2_combout\,
	datad => \u1|process_0~17_combout\,
	combout => \u1|edo~82_combout\);

-- Location: LCCOMB_X18_Y13_N6
\u1|edo~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~83_combout\ = (\u1|edo~81_combout\) # ((\u1|DATA~144_combout\ & ((\u1|edo~82_combout\) # (!\u1|edo~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~81_combout\,
	datab => \u1|DATA~144_combout\,
	datac => \u1|edo~50_combout\,
	datad => \u1|edo~82_combout\,
	combout => \u1|edo~83_combout\);

-- Location: LCCOMB_X18_Y13_N18
\u1|edo~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~85_combout\ = (\u1|edo~79_combout\) # ((\u1|edo~74_combout\) # ((\u1|edo~84_combout\ & \u1|edo~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~79_combout\,
	datab => \u1|edo~84_combout\,
	datac => \u1|edo~74_combout\,
	datad => \u1|edo~83_combout\,
	combout => \u1|edo~85_combout\);

-- Location: FF_X18_Y13_N19
\u1|edo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo\(0));

-- Location: LCCOMB_X13_Y14_N10
\u1|avanzar~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|avanzar~0_combout\ = (!\u1|edo\(2) & (!\u1|edo\(3) & (!\u1|edo\(4) & !\u1|edo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|edo\(4),
	datad => \u1|edo\(0),
	combout => \u1|avanzar~0_combout\);

-- Location: LCCOMB_X13_Y16_N16
\u1|ciclo_enable[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ciclo_enable[0]~1_combout\ = \u1|edo\(3) $ (\u1|edo\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|edo\(3),
	datad => \u1|edo\(4),
	combout => \u1|ciclo_enable[0]~1_combout\);

-- Location: LCCOMB_X21_Y13_N12
\Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\u1|dir_mem_s\(1) & ((\u1|dir_mem_s\(2) & (\u1|dir_mem_s\(4) & \u1|dir_mem_s\(0))) # (!\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(4) & !\u1|dir_mem_s\(0))))) # (!\u1|dir_mem_s\(1) & (\u1|dir_mem_s\(0) & (\u1|dir_mem_s\(2) $ 
-- (\u1|dir_mem_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(4),
	datad => \u1|dir_mem_s\(0),
	combout => \Mux0~1_combout\);

-- Location: LCCOMB_X21_Y13_N26
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\u1|dir_mem_s\(2)) # ((\u1|dir_mem_s\(4)) # ((\u1|dir_mem_s\(1) & \u1|dir_mem_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(4),
	datad => \u1|dir_mem_s\(0),
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X21_Y13_N30
\Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\u1|dir_mem_s\(3) & ((\Mux0~1_combout\) # ((\u1|dir_mem_s\(5))))) # (!\u1|dir_mem_s\(3) & (((\Mux0~0_combout\ & \u1|dir_mem_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~1_combout\,
	datab => \u1|dir_mem_s\(3),
	datac => \Mux0~0_combout\,
	datad => \u1|dir_mem_s\(5),
	combout => \Mux0~2_combout\);

-- Location: LCCOMB_X21_Y13_N8
\Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (!\u1|dir_mem_s\(1) & ((\u1|dir_mem_s\(2) & (!\u1|dir_mem_s\(4) & \u1|dir_mem_s\(0))) # (!\u1|dir_mem_s\(2) & (\u1|dir_mem_s\(4) & !\u1|dir_mem_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(1),
	datab => \u1|dir_mem_s\(2),
	datac => \u1|dir_mem_s\(4),
	datad => \u1|dir_mem_s\(0),
	combout => \Mux0~3_combout\);

-- Location: LCCOMB_X21_Y13_N14
\Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = (\Mux0~2_combout\) # ((\Mux0~3_combout\ & (!\u1|dir_mem_s\(3) & !\u1|dir_mem_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~2_combout\,
	datab => \Mux0~3_combout\,
	datac => \u1|dir_mem_s\(3),
	datad => \u1|dir_mem_s\(5),
	combout => \Mux0~4_combout\);

-- Location: LCCOMB_X19_Y14_N30
\u1|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~6_combout\ = (\Mux0~4_combout\ & ((\Mux6~31_combout\) # ((\Mux7~28_combout\) # (\Mux8~18_combout\)))) # (!\Mux0~4_combout\ & (((\Mux7~28_combout\ & \Mux8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~31_combout\,
	datab => \Mux0~4_combout\,
	datac => \Mux7~28_combout\,
	datad => \Mux8~18_combout\,
	combout => \u1|process_0~6_combout\);

-- Location: LCCOMB_X19_Y14_N0
\u1|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal4~3_combout\ = (\Mux1~3_combout\ & (\Mux4~30_combout\ & (\u1|data_s[3]~1_combout\ & \u1|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datab => \Mux4~30_combout\,
	datac => \u1|data_s[3]~1_combout\,
	datad => \u1|Equal4~2_combout\,
	combout => \u1|Equal4~3_combout\);

-- Location: LCCOMB_X19_Y14_N24
\u1|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~7_combout\ = (\Mux0~4_combout\ & (\u1|Equal3~2_combout\ & (!\u1|process_0~6_combout\))) # (!\Mux0~4_combout\ & (((\u1|process_0~6_combout\ & \u1|Equal4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~4_combout\,
	datab => \u1|Equal3~2_combout\,
	datac => \u1|process_0~6_combout\,
	datad => \u1|Equal4~3_combout\,
	combout => \u1|process_0~7_combout\);

-- Location: LCCOMB_X19_Y14_N16
\u1|edo~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~45_combout\ = (!\u1|edo\(5) & ((\u1|edo\(2) & (!\u1|Equal12~6_combout\)) # (!\u1|edo\(2) & ((\u1|process_0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(2),
	datac => \u1|Equal12~6_combout\,
	datad => \u1|process_0~7_combout\,
	combout => \u1|edo~45_combout\);

-- Location: LCCOMB_X19_Y14_N18
\u1|edo~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~46_combout\ = (\u1|edo\(3) & (!\u1|enable_fin~q\ & (\u1|DATA~117_combout\))) # (!\u1|edo\(3) & (((\u1|edo~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(3),
	datab => \u1|enable_fin~q\,
	datac => \u1|DATA~117_combout\,
	datad => \u1|edo~45_combout\,
	combout => \u1|edo~46_combout\);

-- Location: LCCOMB_X19_Y14_N12
\u1|edo~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~47_combout\ = (!\u1|edo\(1) & (\u1|edo\(0) & ((\u1|ciclo_enable[0]~1_combout\) # (!\u1|edo~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(0),
	datac => \u1|ciclo_enable[0]~1_combout\,
	datad => \u1|edo~46_combout\,
	combout => \u1|edo~47_combout\);

-- Location: LCCOMB_X19_Y14_N22
\u1|edo~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~48_combout\ = (!\u1|edo\(6) & ((\u1|edo~47_combout\) # ((\u1|edo\(5) & \u1|avanzar~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|avanzar~0_combout\,
	datac => \u1|edo\(6),
	datad => \u1|edo~47_combout\,
	combout => \u1|edo~48_combout\);

-- Location: LCCOMB_X17_Y13_N22
\u1|edo~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~52_combout\ = (\u1|edo\(3) & ((\u1|edo\(4) $ (!\u1|edo\(5))))) # (!\u1|edo\(3) & (!\u1|edo\(5) & ((\u1|enable_fin~q\) # (\u1|edo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|enable_fin~q\,
	datab => \u1|edo\(3),
	datac => \u1|edo\(4),
	datad => \u1|edo\(5),
	combout => \u1|edo~52_combout\);

-- Location: LCCOMB_X17_Y13_N12
\u1|edo~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~53_combout\ = (\u1|edo\(5) & (\u1|edo~52_combout\ $ (((\u1|edo\(2)))))) # (!\u1|edo\(5) & ((\u1|edo\(6) & ((!\u1|edo\(2)))) # (!\u1|edo\(6) & (\u1|edo~52_combout\ & \u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~52_combout\,
	datab => \u1|edo\(6),
	datac => \u1|edo\(2),
	datad => \u1|edo\(5),
	combout => \u1|edo~53_combout\);

-- Location: LCCOMB_X17_Y13_N18
\u1|edo~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~54_combout\ = (\u1|Equal0~3_combout\ & ((\u1|edo~53_combout\ $ (\u1|edo\(2))))) # (!\u1|Equal0~3_combout\ & (((\u1|edo~53_combout\) # (\u1|edo\(2))) # (!\u1|edo~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~3_combout\,
	datab => \u1|edo~17_combout\,
	datac => \u1|edo~53_combout\,
	datad => \u1|edo\(2),
	combout => \u1|edo~54_combout\);

-- Location: LCCOMB_X19_Y14_N26
\u1|edo~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~25_combout\ = (\Mux8~18_combout\ $ (!\Mux7~28_combout\)) # (!\u1|Equal4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~18_combout\,
	datac => \Mux7~28_combout\,
	datad => \u1|Equal4~3_combout\,
	combout => \u1|edo~25_combout\);

-- Location: LCCOMB_X19_Y14_N28
\u1|edo~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~24_combout\ = (\Mux7~28_combout\) # (!\u1|Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|Equal6~0_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|edo~24_combout\);

-- Location: LCCOMB_X19_Y14_N4
\u1|edo~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~49_combout\ = (\u1|edo~24_combout\ & (((\u1|process_0~17_combout\) # (!\u1|process_0~14_combout\)) # (!\u1|edo~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~25_combout\,
	datab => \u1|edo~24_combout\,
	datac => \u1|process_0~14_combout\,
	datad => \u1|process_0~17_combout\,
	combout => \u1|edo~49_combout\);

-- Location: LCCOMB_X19_Y14_N6
\u1|edo~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~51_combout\ = (!\u1|edo\(0) & ((\u1|edo\(5)) # ((\u1|edo~49_combout\) # (!\u1|edo~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(0),
	datac => \u1|edo~49_combout\,
	datad => \u1|edo~50_combout\,
	combout => \u1|edo~51_combout\);

-- Location: LCCOMB_X19_Y14_N8
\u1|edo~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~55_combout\ = (\u1|edo~48_combout\) # ((\u1|edo\(1) & ((\u1|edo~54_combout\) # (\u1|edo~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~48_combout\,
	datab => \u1|edo~54_combout\,
	datac => \u1|edo\(1),
	datad => \u1|edo~51_combout\,
	combout => \u1|edo~55_combout\);

-- Location: FF_X19_Y14_N9
\u1|edo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo\(1));

-- Location: LCCOMB_X11_Y14_N22
\u1|ok_enable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ok_enable~0_combout\ = (\u1|edo\(2) & (!\u1|edo\(4))) # (!\u1|edo\(2) & ((\u1|edo\(5) & (!\u1|edo\(4))) # (!\u1|edo\(5) & ((\u1|edo\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datab => \u1|edo\(1),
	datac => \u1|edo\(2),
	datad => \u1|edo\(5),
	combout => \u1|ok_enable~0_combout\);

-- Location: LCCOMB_X11_Y14_N8
\u1|ok_enable~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ok_enable~1_combout\ = (\u1|edo\(4)) # ((\u1|edo\(2) & ((\u1|edo\(5)) # (!\u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datab => \u1|edo\(1),
	datac => \u1|edo\(2),
	datad => \u1|edo\(5),
	combout => \u1|ok_enable~1_combout\);

-- Location: LCCOMB_X11_Y14_N6
\u1|ok_enable~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ok_enable~2_combout\ = (\u1|Equal0~4_combout\ & ((\u1|edo\(3) & (\u1|ok_enable~0_combout\)) # (!\u1|edo\(3) & ((\u1|ok_enable~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ok_enable~0_combout\,
	datab => \u1|ok_enable~1_combout\,
	datac => \u1|edo\(3),
	datad => \u1|Equal0~4_combout\,
	combout => \u1|ok_enable~2_combout\);

-- Location: LCCOMB_X11_Y14_N12
\u1|ok_enable~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ok_enable~3_combout\ = (!\u1|edo\(5) & (!\u1|edo\(6) & (\u1|Equal0~0_combout\ & \u1|edo~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(6),
	datac => \u1|Equal0~0_combout\,
	datad => \u1|edo~17_combout\,
	combout => \u1|ok_enable~3_combout\);

-- Location: LCCOMB_X11_Y14_N18
\u1|ok_enable~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ok_enable~4_combout\ = (!\u1|edo\(6) & ((\u1|edo\(5) & ((!\u1|edo\(2)) # (!\u1|edo\(1)))) # (!\u1|edo\(5) & ((\u1|edo\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(6),
	datac => \u1|edo\(1),
	datad => \u1|edo\(2),
	combout => \u1|ok_enable~4_combout\);

-- Location: LCCOMB_X11_Y14_N28
\u1|ok_enable~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ok_enable~5_combout\ = (\u1|edo\(0) & ((\u1|ok_enable~3_combout\) # ((\u1|ok_enable~4_combout\ & \u1|DATA~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ok_enable~3_combout\,
	datab => \u1|ok_enable~4_combout\,
	datac => \u1|DATA~89_combout\,
	datad => \u1|edo\(0),
	combout => \u1|ok_enable~5_combout\);

-- Location: LCCOMB_X11_Y14_N24
\u1|ok_enable~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ok_enable~6_combout\ = (\u1|ok_enable~2_combout\ & (!\u1|enable_fin~q\)) # (!\u1|ok_enable~2_combout\ & ((\u1|ok_enable~5_combout\ & (!\u1|enable_fin~q\)) # (!\u1|ok_enable~5_combout\ & ((\u1|ok_enable~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ok_enable~2_combout\,
	datab => \u1|enable_fin~q\,
	datac => \u1|ok_enable~q\,
	datad => \u1|ok_enable~5_combout\,
	combout => \u1|ok_enable~6_combout\);

-- Location: FF_X11_Y14_N25
\u1|ok_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|ok_enable~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ok_enable~q\);

-- Location: LCCOMB_X11_Y18_N28
\u1|edo_enable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo_enable[0]~0_combout\ = (\u1|edo_enable\(0) & (((\u1|edo_enable\(1))) # (!\u1|LessThan20~3_combout\))) # (!\u1|edo_enable\(0) & (((\u1|ok_enable~q\ & !\u1|edo_enable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan20~3_combout\,
	datab => \u1|ok_enable~q\,
	datac => \u1|edo_enable\(0),
	datad => \u1|edo_enable\(1),
	combout => \u1|edo_enable[0]~0_combout\);

-- Location: FF_X11_Y18_N29
\u1|edo_enable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo_enable[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo_enable\(0));

-- Location: LCCOMB_X11_Y18_N18
\u1|edo_enable[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo_enable[1]~1_combout\ = (\u1|edo_enable\(0) & ((\u1|LessThan20~3_combout\) # (\u1|edo_enable\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan20~3_combout\,
	datac => \u1|edo_enable\(1),
	datad => \u1|edo_enable\(0),
	combout => \u1|edo_enable[1]~1_combout\);

-- Location: FF_X11_Y18_N19
\u1|edo_enable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo_enable[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo_enable\(1));

-- Location: LCCOMB_X11_Y18_N4
\u1|Equal90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal90~0_combout\ = (!\u1|edo_enable\(1) & \u1|edo_enable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo_enable\(1),
	datad => \u1|edo_enable\(0),
	combout => \u1|Equal90~0_combout\);

-- Location: FF_X8_Y18_N1
\u1|conta_enable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[0]~16_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(0));

-- Location: LCCOMB_X8_Y18_N2
\u1|conta_enable[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[1]~18_combout\ = (\u1|conta_enable\(1) & (!\u1|conta_enable[0]~17\)) # (!\u1|conta_enable\(1) & ((\u1|conta_enable[0]~17\) # (GND)))
-- \u1|conta_enable[1]~19\ = CARRY((!\u1|conta_enable[0]~17\) # (!\u1|conta_enable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(1),
	datad => VCC,
	cin => \u1|conta_enable[0]~17\,
	combout => \u1|conta_enable[1]~18_combout\,
	cout => \u1|conta_enable[1]~19\);

-- Location: FF_X8_Y18_N3
\u1|conta_enable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[1]~18_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(1));

-- Location: LCCOMB_X8_Y18_N4
\u1|conta_enable[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[2]~20_combout\ = (\u1|conta_enable\(2) & (\u1|conta_enable[1]~19\ $ (GND))) # (!\u1|conta_enable\(2) & (!\u1|conta_enable[1]~19\ & VCC))
-- \u1|conta_enable[2]~21\ = CARRY((\u1|conta_enable\(2) & !\u1|conta_enable[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(2),
	datad => VCC,
	cin => \u1|conta_enable[1]~19\,
	combout => \u1|conta_enable[2]~20_combout\,
	cout => \u1|conta_enable[2]~21\);

-- Location: FF_X8_Y18_N5
\u1|conta_enable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[2]~20_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(2));

-- Location: LCCOMB_X8_Y18_N6
\u1|conta_enable[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[3]~22_combout\ = (\u1|conta_enable\(3) & (!\u1|conta_enable[2]~21\)) # (!\u1|conta_enable\(3) & ((\u1|conta_enable[2]~21\) # (GND)))
-- \u1|conta_enable[3]~23\ = CARRY((!\u1|conta_enable[2]~21\) # (!\u1|conta_enable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(3),
	datad => VCC,
	cin => \u1|conta_enable[2]~21\,
	combout => \u1|conta_enable[3]~22_combout\,
	cout => \u1|conta_enable[3]~23\);

-- Location: FF_X8_Y18_N7
\u1|conta_enable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[3]~22_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(3));

-- Location: LCCOMB_X8_Y18_N8
\u1|conta_enable[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[4]~24_combout\ = (\u1|conta_enable\(4) & (\u1|conta_enable[3]~23\ $ (GND))) # (!\u1|conta_enable\(4) & (!\u1|conta_enable[3]~23\ & VCC))
-- \u1|conta_enable[4]~25\ = CARRY((\u1|conta_enable\(4) & !\u1|conta_enable[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(4),
	datad => VCC,
	cin => \u1|conta_enable[3]~23\,
	combout => \u1|conta_enable[4]~24_combout\,
	cout => \u1|conta_enable[4]~25\);

-- Location: FF_X8_Y18_N9
\u1|conta_enable[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[4]~24_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(4));

-- Location: LCCOMB_X8_Y18_N10
\u1|conta_enable[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[5]~26_combout\ = (\u1|conta_enable\(5) & (!\u1|conta_enable[4]~25\)) # (!\u1|conta_enable\(5) & ((\u1|conta_enable[4]~25\) # (GND)))
-- \u1|conta_enable[5]~27\ = CARRY((!\u1|conta_enable[4]~25\) # (!\u1|conta_enable\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(5),
	datad => VCC,
	cin => \u1|conta_enable[4]~25\,
	combout => \u1|conta_enable[5]~26_combout\,
	cout => \u1|conta_enable[5]~27\);

-- Location: FF_X8_Y18_N11
\u1|conta_enable[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[5]~26_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(5));

-- Location: LCCOMB_X8_Y18_N12
\u1|conta_enable[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[6]~28_combout\ = (\u1|conta_enable\(6) & (\u1|conta_enable[5]~27\ $ (GND))) # (!\u1|conta_enable\(6) & (!\u1|conta_enable[5]~27\ & VCC))
-- \u1|conta_enable[6]~29\ = CARRY((\u1|conta_enable\(6) & !\u1|conta_enable[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(6),
	datad => VCC,
	cin => \u1|conta_enable[5]~27\,
	combout => \u1|conta_enable[6]~28_combout\,
	cout => \u1|conta_enable[6]~29\);

-- Location: FF_X8_Y18_N13
\u1|conta_enable[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[6]~28_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(6));

-- Location: LCCOMB_X8_Y18_N14
\u1|conta_enable[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[7]~30_combout\ = (\u1|conta_enable\(7) & (!\u1|conta_enable[6]~29\)) # (!\u1|conta_enable\(7) & ((\u1|conta_enable[6]~29\) # (GND)))
-- \u1|conta_enable[7]~31\ = CARRY((!\u1|conta_enable[6]~29\) # (!\u1|conta_enable\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(7),
	datad => VCC,
	cin => \u1|conta_enable[6]~29\,
	combout => \u1|conta_enable[7]~30_combout\,
	cout => \u1|conta_enable[7]~31\);

-- Location: FF_X8_Y18_N15
\u1|conta_enable[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[7]~30_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(7));

-- Location: LCCOMB_X8_Y18_N16
\u1|conta_enable[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[8]~32_combout\ = (\u1|conta_enable\(8) & (\u1|conta_enable[7]~31\ $ (GND))) # (!\u1|conta_enable\(8) & (!\u1|conta_enable[7]~31\ & VCC))
-- \u1|conta_enable[8]~33\ = CARRY((\u1|conta_enable\(8) & !\u1|conta_enable[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(8),
	datad => VCC,
	cin => \u1|conta_enable[7]~31\,
	combout => \u1|conta_enable[8]~32_combout\,
	cout => \u1|conta_enable[8]~33\);

-- Location: FF_X8_Y18_N17
\u1|conta_enable[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[8]~32_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(8));

-- Location: LCCOMB_X8_Y18_N18
\u1|conta_enable[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[9]~34_combout\ = (\u1|conta_enable\(9) & (!\u1|conta_enable[8]~33\)) # (!\u1|conta_enable\(9) & ((\u1|conta_enable[8]~33\) # (GND)))
-- \u1|conta_enable[9]~35\ = CARRY((!\u1|conta_enable[8]~33\) # (!\u1|conta_enable\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(9),
	datad => VCC,
	cin => \u1|conta_enable[8]~33\,
	combout => \u1|conta_enable[9]~34_combout\,
	cout => \u1|conta_enable[9]~35\);

-- Location: FF_X8_Y18_N19
\u1|conta_enable[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[9]~34_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(9));

-- Location: LCCOMB_X8_Y18_N20
\u1|conta_enable[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[10]~36_combout\ = (\u1|conta_enable\(10) & (\u1|conta_enable[9]~35\ $ (GND))) # (!\u1|conta_enable\(10) & (!\u1|conta_enable[9]~35\ & VCC))
-- \u1|conta_enable[10]~37\ = CARRY((\u1|conta_enable\(10) & !\u1|conta_enable[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(10),
	datad => VCC,
	cin => \u1|conta_enable[9]~35\,
	combout => \u1|conta_enable[10]~36_combout\,
	cout => \u1|conta_enable[10]~37\);

-- Location: FF_X8_Y18_N21
\u1|conta_enable[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[10]~36_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(10));

-- Location: LCCOMB_X8_Y18_N22
\u1|conta_enable[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[11]~38_combout\ = (\u1|conta_enable\(11) & (!\u1|conta_enable[10]~37\)) # (!\u1|conta_enable\(11) & ((\u1|conta_enable[10]~37\) # (GND)))
-- \u1|conta_enable[11]~39\ = CARRY((!\u1|conta_enable[10]~37\) # (!\u1|conta_enable\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(11),
	datad => VCC,
	cin => \u1|conta_enable[10]~37\,
	combout => \u1|conta_enable[11]~38_combout\,
	cout => \u1|conta_enable[11]~39\);

-- Location: FF_X8_Y18_N23
\u1|conta_enable[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[11]~38_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(11));

-- Location: LCCOMB_X8_Y18_N24
\u1|conta_enable[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[12]~40_combout\ = (\u1|conta_enable\(12) & (\u1|conta_enable[11]~39\ $ (GND))) # (!\u1|conta_enable\(12) & (!\u1|conta_enable[11]~39\ & VCC))
-- \u1|conta_enable[12]~41\ = CARRY((\u1|conta_enable\(12) & !\u1|conta_enable[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(12),
	datad => VCC,
	cin => \u1|conta_enable[11]~39\,
	combout => \u1|conta_enable[12]~40_combout\,
	cout => \u1|conta_enable[12]~41\);

-- Location: FF_X8_Y18_N25
\u1|conta_enable[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[12]~40_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(12));

-- Location: LCCOMB_X8_Y18_N26
\u1|conta_enable[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[13]~42_combout\ = (\u1|conta_enable\(13) & (!\u1|conta_enable[12]~41\)) # (!\u1|conta_enable\(13) & ((\u1|conta_enable[12]~41\) # (GND)))
-- \u1|conta_enable[13]~43\ = CARRY((!\u1|conta_enable[12]~41\) # (!\u1|conta_enable\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(13),
	datad => VCC,
	cin => \u1|conta_enable[12]~41\,
	combout => \u1|conta_enable[13]~42_combout\,
	cout => \u1|conta_enable[13]~43\);

-- Location: FF_X8_Y18_N27
\u1|conta_enable[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[13]~42_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(13));

-- Location: LCCOMB_X7_Y18_N0
\u1|LessThan20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan20~0_combout\ = (!\u1|conta_enable\(13) & (!\u1|conta_enable\(12) & (!\u1|conta_enable\(10) & !\u1|conta_enable\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(13),
	datab => \u1|conta_enable\(12),
	datac => \u1|conta_enable\(10),
	datad => \u1|conta_enable\(11),
	combout => \u1|LessThan20~0_combout\);

-- Location: LCCOMB_X9_Y18_N2
\u1|LessThan20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan20~1_combout\ = (!\u1|conta_enable\(7) & (((!\u1|conta_enable\(5) & !\u1|conta_enable\(4))) # (!\u1|conta_enable\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(6),
	datab => \u1|conta_enable\(7),
	datac => \u1|conta_enable\(5),
	datad => \u1|conta_enable\(4),
	combout => \u1|LessThan20~1_combout\);

-- Location: LCCOMB_X7_Y18_N6
\u1|LessThan20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan20~2_combout\ = (\u1|LessThan20~0_combout\ & (((\u1|LessThan20~1_combout\) # (!\u1|conta_enable\(8))) # (!\u1|conta_enable\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan20~0_combout\,
	datab => \u1|conta_enable\(9),
	datac => \u1|LessThan20~1_combout\,
	datad => \u1|conta_enable\(8),
	combout => \u1|LessThan20~2_combout\);

-- Location: LCCOMB_X8_Y18_N28
\u1|conta_enable[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[14]~44_combout\ = (\u1|conta_enable\(14) & (\u1|conta_enable[13]~43\ $ (GND))) # (!\u1|conta_enable\(14) & (!\u1|conta_enable[13]~43\ & VCC))
-- \u1|conta_enable[14]~45\ = CARRY((\u1|conta_enable\(14) & !\u1|conta_enable[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(14),
	datad => VCC,
	cin => \u1|conta_enable[13]~43\,
	combout => \u1|conta_enable[14]~44_combout\,
	cout => \u1|conta_enable[14]~45\);

-- Location: FF_X8_Y18_N29
\u1|conta_enable[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[14]~44_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(14));

-- Location: LCCOMB_X8_Y18_N30
\u1|conta_enable[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|conta_enable[15]~46_combout\ = \u1|conta_enable\(15) $ (\u1|conta_enable[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(15),
	cin => \u1|conta_enable[14]~45\,
	combout => \u1|conta_enable[15]~46_combout\);

-- Location: FF_X8_Y18_N31
\u1|conta_enable[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|conta_enable[15]~46_combout\,
	sclr => \u1|LessThan20~3_combout\,
	ena => \u1|Equal90~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|conta_enable\(15));

-- Location: LCCOMB_X7_Y18_N20
\u1|LessThan20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan20~3_combout\ = (!\u1|LessThan20~2_combout\ & (\u1|conta_enable\(15) & \u1|conta_enable\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan20~2_combout\,
	datab => \u1|conta_enable\(15),
	datad => \u1|conta_enable\(14),
	combout => \u1|LessThan20~3_combout\);

-- Location: LCCOMB_X11_Y18_N10
\u1|enable_fin~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|enable_fin~0_combout\ = (\u1|edo_enable\(1) & (((\u1|enable_fin~q\ & \u1|edo_enable\(0))))) # (!\u1|edo_enable\(1) & ((\u1|enable_fin~q\) # ((\u1|LessThan20~3_combout\ & \u1|edo_enable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan20~3_combout\,
	datab => \u1|edo_enable\(1),
	datac => \u1|enable_fin~q\,
	datad => \u1|edo_enable\(0),
	combout => \u1|enable_fin~0_combout\);

-- Location: FF_X11_Y18_N11
\u1|enable_fin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|enable_fin~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|enable_fin~q\);

-- Location: LCCOMB_X12_Y13_N6
\u1|edo~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~39_combout\ = (!\u1|enable_fin~q\ & ((\u1|edo\(0)) # (!\u1|edo\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|enable_fin~q\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(0),
	combout => \u1|edo~39_combout\);

-- Location: LCCOMB_X18_Y12_N14
\u1|edo~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~41_combout\ = (\u1|edo\(1) & (\u1|edo\(0) & (\u1|edo\(2) $ (!\u1|edo\(5))))) # (!\u1|edo\(1) & (!\u1|edo\(2) & ((!\u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(1),
	datac => \u1|edo\(0),
	datad => \u1|edo\(5),
	combout => \u1|edo~41_combout\);

-- Location: LCCOMB_X18_Y14_N2
\u1|Equal31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal31~2_combout\ = (!\Mux8~4_combout\ & (\Mux7~28_combout\ & ((!\Mux8~16_combout\) # (!\Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~17_combout\,
	datab => \Mux8~4_combout\,
	datac => \Mux8~16_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|Equal31~2_combout\);

-- Location: LCCOMB_X19_Y12_N6
\u1|edo~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~40_combout\ = ((\u1|edo\(5) & (\u1|Equal4~3_combout\ & \u1|Equal31~2_combout\))) # (!\u1|DATA~144_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|DATA~144_combout\,
	datac => \u1|Equal4~3_combout\,
	datad => \u1|Equal31~2_combout\,
	combout => \u1|edo~40_combout\);

-- Location: LCCOMB_X19_Y12_N16
\u1|edo~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~42_combout\ = (!\u1|edo~41_combout\ & ((\u1|edo\(0)) # (!\u1|edo~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~41_combout\,
	datac => \u1|edo\(0),
	datad => \u1|edo~40_combout\,
	combout => \u1|edo~42_combout\);

-- Location: LCCOMB_X19_Y12_N22
\u1|edo~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~43_combout\ = ((\u1|edo\(4) & \u1|edo~39_combout\)) # (!\u1|edo~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datac => \u1|edo~39_combout\,
	datad => \u1|edo~42_combout\,
	combout => \u1|edo~43_combout\);

-- Location: LCCOMB_X19_Y13_N2
\u1|edo~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~32_combout\ = ((\u1|edo\(0)) # ((!\u1|edo\(1)) # (!\u1|enable_fin~q\))) # (!\u1|edo\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(0),
	datac => \u1|enable_fin~q\,
	datad => \u1|edo\(1),
	combout => \u1|edo~32_combout\);

-- Location: LCCOMB_X12_Y13_N8
\u1|edo~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~33_combout\ = (\u1|edo\(2) & (\u1|edo\(0) & \u1|edo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datac => \u1|edo\(0),
	datad => \u1|edo\(1),
	combout => \u1|edo~33_combout\);

-- Location: LCCOMB_X19_Y12_N12
\u1|edo~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~36_combout\ = (!\Mux1~3_combout\ & ((\u1|process_0~29_combout\) # (!\u1|process_0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datac => \u1|process_0~11_combout\,
	datad => \u1|process_0~29_combout\,
	combout => \u1|edo~36_combout\);

-- Location: LCCOMB_X18_Y13_N22
\u1|edo~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~93_combout\ = (\u1|process_0~14_combout\ & ((\Mux7~28_combout\) # (!\u1|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~28_combout\,
	datac => \u1|process_0~14_combout\,
	datad => \u1|Equal6~0_combout\,
	combout => \u1|edo~93_combout\);

-- Location: LCCOMB_X18_Y13_N14
\u1|edo~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~35_combout\ = (!\u1|edo\(0) & (\u1|DATA~144_combout\ & (!\u1|edo\(5) & \u1|process_0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|DATA~144_combout\,
	datac => \u1|edo\(5),
	datad => \u1|process_0~16_combout\,
	combout => \u1|edo~35_combout\);

-- Location: LCCOMB_X18_Y12_N12
\u1|DATA~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~41_combout\ = (!\u1|edo\(5) & (!\u1|edo\(1) & !\u1|edo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(5),
	datac => \u1|edo\(1),
	datad => \u1|edo\(2),
	combout => \u1|DATA~41_combout\);

-- Location: LCCOMB_X18_Y12_N24
\u1|edo~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~34_combout\ = (\u1|DATA~41_combout\ & (\Mux0~4_combout\ & (\u1|edo\(0) & !\u1|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~41_combout\,
	datab => \Mux0~4_combout\,
	datac => \u1|edo\(0),
	datad => \u1|process_0~7_combout\,
	combout => \u1|edo~34_combout\);

-- Location: LCCOMB_X19_Y12_N10
\u1|edo~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~37_combout\ = (\u1|edo~34_combout\) # ((\u1|edo~35_combout\ & ((\u1|edo~36_combout\) # (\u1|edo~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~36_combout\,
	datab => \u1|edo~93_combout\,
	datac => \u1|edo~35_combout\,
	datad => \u1|edo~34_combout\,
	combout => \u1|edo~37_combout\);

-- Location: LCCOMB_X19_Y12_N24
\u1|edo~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~38_combout\ = (\u1|edo\(3) & ((\u1|edo~33_combout\) # ((\u1|edo\(4))))) # (!\u1|edo\(3) & (((!\u1|edo\(4) & \u1|edo~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(3),
	datab => \u1|edo~33_combout\,
	datac => \u1|edo\(4),
	datad => \u1|edo~37_combout\,
	combout => \u1|edo~38_combout\);

-- Location: LCCOMB_X19_Y12_N26
\u1|edo~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~44_combout\ = (\u1|edo\(4) & ((\u1|edo~38_combout\ & (\u1|edo~43_combout\)) # (!\u1|edo~38_combout\ & ((\u1|edo~32_combout\))))) # (!\u1|edo\(4) & (((\u1|edo~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~43_combout\,
	datab => \u1|edo~32_combout\,
	datac => \u1|edo\(4),
	datad => \u1|edo~38_combout\,
	combout => \u1|edo~44_combout\);

-- Location: FF_X19_Y12_N27
\u1|edo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo~44_combout\,
	ena => \u1|ALT_INV_edo\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo\(4));

-- Location: LCCOMB_X17_Y13_N4
\u1|DATA~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~145_combout\ = (\u1|edo\(2) & ((\u1|enable_fin~q\))) # (!\u1|edo\(2) & (\Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux0~4_combout\,
	datac => \u1|edo\(2),
	datad => \u1|enable_fin~q\,
	combout => \u1|DATA~145_combout\);

-- Location: LCCOMB_X17_Y13_N30
\u1|edo~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~59_combout\ = (\u1|edo\(2) & (\u1|edo\(1) & ((\u1|DATA~145_combout\) # (\u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|DATA~145_combout\,
	datac => \u1|edo\(1),
	datad => \u1|edo\(5),
	combout => \u1|edo~59_combout\);

-- Location: LCCOMB_X18_Y13_N26
\u1|edo~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~58_combout\ = (\u1|DATA~41_combout\ & (\u1|DATA~145_combout\ & !\u1|process_0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~41_combout\,
	datac => \u1|DATA~145_combout\,
	datad => \u1|process_0~7_combout\,
	combout => \u1|edo~58_combout\);

-- Location: LCCOMB_X19_Y12_N14
\u1|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~15_combout\ = (\Mux1~3_combout\) # (!\u1|process_0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datad => \u1|process_0~29_combout\,
	combout => \u1|process_0~15_combout\);

-- Location: LCCOMB_X18_Y13_N10
\u1|edo~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~56_combout\ = ((\u1|process_0~14_combout\ & (\u1|edo~24_combout\ & !\u1|process_0~17_combout\))) # (!\u1|process_0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|process_0~14_combout\,
	datab => \u1|process_0~15_combout\,
	datac => \u1|edo~24_combout\,
	datad => \u1|process_0~17_combout\,
	combout => \u1|edo~56_combout\);

-- Location: LCCOMB_X18_Y13_N20
\u1|edo~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~57_combout\ = (\u1|edo~35_combout\ & (\u1|edo~56_combout\ & ((\u1|process_0~11_combout\) # (\Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|process_0~11_combout\,
	datab => \Mux1~3_combout\,
	datac => \u1|edo~35_combout\,
	datad => \u1|edo~56_combout\,
	combout => \u1|edo~57_combout\);

-- Location: LCCOMB_X18_Y13_N28
\u1|edo~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~60_combout\ = (\u1|edo~57_combout\) # ((\u1|edo\(0) & ((\u1|edo~59_combout\) # (\u1|edo~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo~59_combout\,
	datac => \u1|edo~58_combout\,
	datad => \u1|edo~57_combout\,
	combout => \u1|edo~60_combout\);

-- Location: LCCOMB_X18_Y13_N2
\u1|edo~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~61_combout\ = (\u1|edo\(4) & (\u1|edo~42_combout\ & (!\u1|edo~39_combout\))) # (!\u1|edo\(4) & (((\u1|edo~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datab => \u1|edo~42_combout\,
	datac => \u1|edo~39_combout\,
	datad => \u1|edo~60_combout\,
	combout => \u1|edo~61_combout\);

-- Location: LCCOMB_X18_Y13_N0
\u1|edo~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~62_combout\ = (\u1|edo\(4) & ((\u1|edo\(3) & ((!\u1|edo~61_combout\))) # (!\u1|edo\(3) & (\u1|edo~33_combout\)))) # (!\u1|edo\(4) & ((\u1|edo\(3) & (!\u1|edo~33_combout\)) # (!\u1|edo\(3) & ((\u1|edo~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datab => \u1|edo~33_combout\,
	datac => \u1|edo\(3),
	datad => \u1|edo~61_combout\,
	combout => \u1|edo~62_combout\);

-- Location: FF_X18_Y13_N1
\u1|edo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo~62_combout\,
	ena => \u1|ALT_INV_edo\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo\(3));

-- Location: LCCOMB_X16_Y13_N0
\u1|DATA~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~30_combout\ = (\u1|edo\(5) & !\u1|edo\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(5),
	datad => \u1|edo\(2),
	combout => \u1|DATA~30_combout\);

-- Location: LCCOMB_X17_Y12_N18
\u1|edo~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~18_combout\ = (!\u1|edo\(1) & !\u1|edo\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datac => \u1|edo\(2),
	combout => \u1|edo~18_combout\);

-- Location: LCCOMB_X18_Y12_N16
\u1|edo~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~86_combout\ = (\u1|edo~18_combout\ & ((\u1|edo\(5)) # ((\u1|edo\(0) & \u1|process_0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo~18_combout\,
	datac => \u1|edo\(0),
	datad => \u1|process_0~7_combout\,
	combout => \u1|edo~86_combout\);

-- Location: LCCOMB_X18_Y12_N10
\u1|edo~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~87_combout\ = (\u1|edo~86_combout\) # ((\u1|edo\(6) & ((!\u1|edo\(0)) # (!\u1|DATA~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~30_combout\,
	datab => \u1|edo\(6),
	datac => \u1|edo\(0),
	datad => \u1|edo~86_combout\,
	combout => \u1|edo~87_combout\);

-- Location: LCCOMB_X18_Y12_N0
\u1|edo[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo[6]~0_combout\ = (\u1|edo\(3) & (\u1|edo\(6))) # (!\u1|edo\(3) & ((\u1|edo~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(3),
	datac => \u1|edo\(6),
	datad => \u1|edo~87_combout\,
	combout => \u1|edo[6]~0_combout\);

-- Location: LCCOMB_X18_Y12_N28
\u1|edo~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~88_combout\ = (\u1|edo\(1) & (\u1|edo\(2) $ (((\u1|edo\(5)) # (!\u1|edo\(0)))))) # (!\u1|edo\(1) & (((\u1|edo\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(1),
	datac => \u1|edo\(0),
	datad => \u1|edo\(5),
	combout => \u1|edo~88_combout\);

-- Location: LCCOMB_X17_Y12_N14
\u1|edo~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~98_combout\ = (\u1|enable_fin~q\ & ((\u1|edo\(1)) # ((\u1|edo\(5)) # (\u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|enable_fin~q\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(2),
	combout => \u1|edo~98_combout\);

-- Location: LCCOMB_X18_Y12_N22
\u1|edo~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~89_combout\ = (\u1|edo\(1) & (!\u1|edo\(0) & ((\u1|edo\(2)) # (\u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(1),
	datac => \u1|edo\(0),
	datad => \u1|edo\(5),
	combout => \u1|edo~89_combout\);

-- Location: LCCOMB_X18_Y12_N2
\u1|Equal85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal85~0_combout\ = (\Mux8~18_combout\) # ((!\u1|Equal4~3_combout\) # (!\Mux7~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux8~18_combout\,
	datac => \Mux7~28_combout\,
	datad => \u1|Equal4~3_combout\,
	combout => \u1|Equal85~0_combout\);

-- Location: LCCOMB_X18_Y12_N20
\u1|edo~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~90_combout\ = (\u1|edo~88_combout\ & ((\u1|edo~89_combout\ & ((\u1|Equal85~0_combout\))) # (!\u1|edo~89_combout\ & (\u1|edo~98_combout\)))) # (!\u1|edo~88_combout\ & (\u1|edo~98_combout\ & (\u1|edo~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~98_combout\,
	datab => \u1|edo~88_combout\,
	datac => \u1|edo~89_combout\,
	datad => \u1|Equal85~0_combout\,
	combout => \u1|edo~90_combout\);

-- Location: LCCOMB_X18_Y12_N30
\u1|edo~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~91_combout\ = (\u1|edo\(6)) # ((\u1|edo~90_combout\ & (\u1|edo~88_combout\ $ (!\u1|edo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(6),
	datab => \u1|edo~88_combout\,
	datac => \u1|edo\(3),
	datad => \u1|edo~90_combout\,
	combout => \u1|edo~91_combout\);

-- Location: FF_X18_Y12_N1
\u1|edo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo[6]~0_combout\,
	asdata => \u1|edo~91_combout\,
	sload => \u1|edo\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo\(6));

-- Location: LCCOMB_X16_Y17_N18
\u1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~1_combout\ = (!\u1|edo\(5) & !\u1|edo\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(5),
	datad => \u1|edo\(3),
	combout => \u1|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y13_N28
\u1|edo~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~20_combout\ = (\u1|edo\(1) & \u1|edo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(1),
	datad => \u1|edo\(0),
	combout => \u1|edo~20_combout\);

-- Location: LCCOMB_X16_Y13_N26
\u1|edo~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~28_combout\ = (!\u1|edo\(4) & (((\u1|Equal0~1_combout\ & !\u1|enable_fin~q\)) # (!\u1|edo~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~1_combout\,
	datab => \u1|enable_fin~q\,
	datac => \u1|edo~20_combout\,
	datad => \u1|edo\(4),
	combout => \u1|edo~28_combout\);

-- Location: LCCOMB_X12_Y13_N26
\u1|edo~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~29_combout\ = (\u1|edo\(3) & (((!\u1|edo\(0))))) # (!\u1|edo\(3) & (((!\u1|enable_fin~q\ & !\u1|edo\(0))) # (!\u1|edo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|enable_fin~q\,
	datab => \u1|edo\(3),
	datac => \u1|edo\(0),
	datad => \u1|edo\(1),
	combout => \u1|edo~29_combout\);

-- Location: LCCOMB_X12_Y13_N16
\u1|edo~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~30_combout\ = (\u1|DATA~89_combout\ & (((\u1|edo\(5) & \u1|edo\(1))) # (!\u1|enable_fin~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|enable_fin~q\,
	datab => \u1|DATA~89_combout\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(1),
	combout => \u1|edo~30_combout\);

-- Location: LCCOMB_X12_Y13_N18
\u1|edo~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~31_combout\ = (\u1|edo~28_combout\) # ((\u1|edo\(6)) # ((\u1|edo~29_combout\) # (\u1|edo~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~28_combout\,
	datab => \u1|edo\(6),
	datac => \u1|edo~29_combout\,
	datad => \u1|edo~30_combout\,
	combout => \u1|edo~31_combout\);

-- Location: LCCOMB_X12_Y13_N30
\u1|edo~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~92_combout\ = (\u1|edo\(0) & (\u1|edo\(1) & ((!\u1|edo\(5)) # (!\u1|DATA~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|DATA~89_combout\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(1),
	combout => \u1|edo~92_combout\);

-- Location: LCCOMB_X19_Y12_N18
\u1|edo~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~22_combout\ = (\u1|edo\(1) & ((\Mux6~31_combout\ $ (\u1|Equal3~3_combout\)) # (!\u1|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~31_combout\,
	datab => \u1|edo\(1),
	datac => \u1|Equal3~2_combout\,
	datad => \u1|Equal3~3_combout\,
	combout => \u1|edo~22_combout\);

-- Location: LCCOMB_X19_Y12_N30
\u1|edo~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~94_combout\ = (\u1|edo~25_combout\ & (\u1|edo~22_combout\ & ((\Mux1~3_combout\) # (!\u1|process_0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datab => \u1|process_0~29_combout\,
	datac => \u1|edo~25_combout\,
	datad => \u1|edo~22_combout\,
	combout => \u1|edo~94_combout\);

-- Location: LCCOMB_X19_Y12_N8
\u1|edo~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~21_combout\ = (\u1|edo\(0) & ((\Mux0~4_combout\) # (\u1|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~4_combout\,
	datab => \u1|edo\(0),
	datac => \u1|process_0~7_combout\,
	combout => \u1|edo~21_combout\);

-- Location: LCCOMB_X19_Y12_N28
\u1|edo~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~23_combout\ = (!\Mux1~3_combout\ & (!\u1|process_0~11_combout\ & \u1|edo~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datac => \u1|process_0~11_combout\,
	datad => \u1|edo~22_combout\,
	combout => \u1|edo~23_combout\);

-- Location: LCCOMB_X19_Y12_N20
\u1|edo~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~26_combout\ = (\u1|edo~21_combout\) # ((\u1|edo~23_combout\) # ((\u1|edo~94_combout\ & \u1|edo~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~94_combout\,
	datab => \u1|edo~93_combout\,
	datac => \u1|edo~21_combout\,
	datad => \u1|edo~23_combout\,
	combout => \u1|edo~26_combout\);

-- Location: LCCOMB_X19_Y12_N2
\u1|edo~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~27_combout\ = (\u1|edo~92_combout\) # ((!\u1|edo\(5) & (\u1|edo~17_combout\ & \u1|edo~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo~92_combout\,
	datac => \u1|edo~17_combout\,
	datad => \u1|edo~26_combout\,
	combout => \u1|edo~27_combout\);

-- Location: LCCOMB_X19_Y12_N4
\u1|edo~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~95_combout\ = (\u1|edo\(2) & (((\u1|edo~31_combout\)))) # (!\u1|edo\(2) & (!\u1|edo\(6) & ((\u1|edo~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(6),
	datab => \u1|edo~31_combout\,
	datac => \u1|edo\(2),
	datad => \u1|edo~27_combout\,
	combout => \u1|edo~95_combout\);

-- Location: FF_X19_Y12_N5
\u1|edo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo\(2));

-- Location: LCCOMB_X17_Y13_N20
\u1|edo~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~69_combout\ = (!\u1|edo\(2) & (\u1|edo~17_combout\ & (\u1|edo~20_combout\ & \u1|edo\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo~17_combout\,
	datac => \u1|edo~20_combout\,
	datad => \u1|edo\(6),
	combout => \u1|edo~69_combout\);

-- Location: LCCOMB_X17_Y13_N24
\u1|DATA~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~146_combout\ = (\u1|edo\(2) & (!\u1|edo\(6) & ((\u1|enable_fin~q\) # (\u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|enable_fin~q\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(6),
	combout => \u1|DATA~146_combout\);

-- Location: LCCOMB_X17_Y13_N26
\u1|edo~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~63_combout\ = (\u1|edo\(0) & (\u1|DATA~146_combout\ & \u1|edo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|DATA~146_combout\,
	datac => \u1|edo\(3),
	combout => \u1|edo~63_combout\);

-- Location: LCCOMB_X17_Y13_N8
\u1|edo~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~67_combout\ = (!\u1|edo\(6) & ((\u1|enable_fin~q\) # (\u1|edo\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|enable_fin~q\,
	datac => \u1|edo\(5),
	datad => \u1|edo\(6),
	combout => \u1|edo~67_combout\);

-- Location: LCCOMB_X17_Y13_N14
\u1|edo~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~96_combout\ = (\u1|edo~67_combout\ & ((\u1|edo\(2) & (\u1|edo\(0) $ (!\u1|edo\(3)))) # (!\u1|edo\(2) & (!\u1|edo\(0) & \u1|edo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(0),
	datac => \u1|edo\(3),
	datad => \u1|edo~67_combout\,
	combout => \u1|edo~96_combout\);

-- Location: LCCOMB_X19_Y13_N4
\u1|edo~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~65_combout\ = (!\u1|edo\(2) & (!\u1|edo\(3) & (\u1|Equal0~3_combout\ & \u1|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|Equal0~3_combout\,
	datad => \u1|process_0~7_combout\,
	combout => \u1|edo~65_combout\);

-- Location: LCCOMB_X19_Y13_N10
\u1|edo~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~64_combout\ = (!\u1|edo\(2) & (!\u1|edo\(3) & (\u1|Equal0~4_combout\ & \u1|edo~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|Equal0~4_combout\,
	datad => \u1|edo~50_combout\,
	combout => \u1|edo~64_combout\);

-- Location: LCCOMB_X19_Y13_N22
\u1|edo~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~66_combout\ = (\u1|edo\(1) & ((\u1|edo\(4)) # ((\u1|edo~64_combout\)))) # (!\u1|edo\(1) & (!\u1|edo\(4) & (\u1|edo~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(4),
	datac => \u1|edo~65_combout\,
	datad => \u1|edo~64_combout\,
	combout => \u1|edo~66_combout\);

-- Location: LCCOMB_X17_Y13_N2
\u1|edo~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~68_combout\ = (\u1|edo\(4) & ((\u1|edo~66_combout\ & ((\u1|edo~96_combout\))) # (!\u1|edo~66_combout\ & (\u1|edo~63_combout\)))) # (!\u1|edo\(4) & (((\u1|edo~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~63_combout\,
	datab => \u1|edo~96_combout\,
	datac => \u1|edo\(4),
	datad => \u1|edo~66_combout\,
	combout => \u1|edo~68_combout\);

-- Location: LCCOMB_X17_Y13_N16
\u1|edo~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~70_combout\ = (\u1|edo\(5) & (!\u1|edo~69_combout\)) # (!\u1|edo\(5) & ((\u1|edo~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo~69_combout\,
	datac => \u1|edo\(5),
	datad => \u1|edo~68_combout\,
	combout => \u1|edo~70_combout\);

-- Location: FF_X17_Y13_N17
\u1|edo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|edo~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|edo\(5));

-- Location: LCCOMB_X11_Y15_N16
\u1|RS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~1_combout\ = (\u1|edo\(4) & ((\u1|edo\(0)) # ((!\u1|edo\(1))))) # (!\u1|edo\(4) & (((\u1|edo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(3),
	datac => \u1|edo\(1),
	datad => \u1|edo\(4),
	combout => \u1|RS~1_combout\);

-- Location: LCCOMB_X11_Y15_N26
\u1|RS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~0_combout\ = (\u1|edo\(2) & (\u1|edo\(4) & ((\u1|edo\(1)) # (\u1|edo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(4),
	datac => \u1|edo\(1),
	datad => \u1|edo\(3),
	combout => \u1|RS~0_combout\);

-- Location: LCCOMB_X11_Y15_N4
\u1|RS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~2_combout\ = (\u1|RS~0_combout\) # ((\u1|edo\(5) & ((\u1|RS~1_combout\) # (\u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|RS~1_combout\,
	datac => \u1|RS~0_combout\,
	datad => \u1|edo\(2),
	combout => \u1|RS~2_combout\);

-- Location: LCCOMB_X11_Y14_N16
\u1|RS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~3_combout\ = (\u1|edo\(5)) # ((\u1|edo\(6)) # ((\u1|edo\(1) & \u1|edo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(6),
	datac => \u1|edo\(1),
	datad => \u1|edo\(0),
	combout => \u1|RS~3_combout\);

-- Location: LCCOMB_X11_Y14_N26
\u1|RS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~4_combout\ = (!\u1|edo\(6) & ((\u1|edo\(2)) # ((\u1|RS~3_combout\) # (!\u1|edo~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo~17_combout\,
	datac => \u1|edo\(6),
	datad => \u1|RS~3_combout\,
	combout => \u1|RS~4_combout\);

-- Location: LCCOMB_X13_Y14_N22
\u1|RS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~6_combout\ = (\u1|edo\(2) & (((\u1|edo\(1)) # (!\u1|edo\(4))))) # (!\u1|edo\(2) & (!\u1|edo\(4) & ((\u1|edo\(3)) # (\u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|edo\(4),
	datad => \u1|edo\(1),
	combout => \u1|RS~6_combout\);

-- Location: LCCOMB_X13_Y14_N12
\u1|ciclo_enable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ciclo_enable[0]~0_combout\ = (\u1|edo\(2) $ (!\u1|edo\(0))) # (!\u1|edo\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datac => \u1|edo\(0),
	datad => \u1|edo\(1),
	combout => \u1|ciclo_enable[0]~0_combout\);

-- Location: LCCOMB_X13_Y14_N18
\u1|RS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~5_combout\ = (\u1|edo\(5) & (((\u1|edo\(0))))) # (!\u1|edo\(5) & ((\u1|ciclo_enable[0]~1_combout\ & (!\u1|edo\(0))) # (!\u1|ciclo_enable[0]~1_combout\ & ((\u1|ciclo_enable[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ciclo_enable[0]~1_combout\,
	datab => \u1|edo\(5),
	datac => \u1|edo\(0),
	datad => \u1|ciclo_enable[0]~0_combout\,
	combout => \u1|RS~5_combout\);

-- Location: LCCOMB_X13_Y14_N16
\u1|RS~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~7_combout\ = (\u1|RS~6_combout\ & (\u1|RS~5_combout\ & (!\u1|edo\(4)))) # (!\u1|RS~6_combout\ & (((\u1|edo\(4) & \u1|ciclo_enable[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|RS~6_combout\,
	datab => \u1|RS~5_combout\,
	datac => \u1|edo\(4),
	datad => \u1|ciclo_enable[0]~2_combout\,
	combout => \u1|RS~7_combout\);

-- Location: LCCOMB_X13_Y14_N6
\u1|RS~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|RS~8_combout\ = (\u1|RS~4_combout\ & ((\u1|edo\(5) & (\u1|RS~7_combout\)) # (!\u1|edo\(5) & ((!\u1|RS~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|RS~4_combout\,
	datab => \u1|RS~7_combout\,
	datac => \u1|edo\(5),
	datad => \u1|RS~5_combout\,
	combout => \u1|RS~8_combout\);

-- Location: FF_X11_Y15_N5
\u1|RS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|RS~2_combout\,
	ena => \u1|RS~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|RS~q\);

-- Location: LCCOMB_X9_Y18_N18
\u1|LessThan21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~3_combout\ = (!\u1|conta_enable\(6) & !\u1|conta_enable\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(6),
	datad => \u1|conta_enable\(5),
	combout => \u1|LessThan21~3_combout\);

-- Location: LCCOMB_X9_Y18_N10
\u1|LessThan22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan22~0_combout\ = ((\u1|LessThan21~3_combout\ & ((!\u1|conta_enable\(3)) # (!\u1|conta_enable\(4))))) # (!\u1|conta_enable\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(4),
	datab => \u1|LessThan21~3_combout\,
	datac => \u1|conta_enable\(3),
	datad => \u1|conta_enable\(7),
	combout => \u1|LessThan22~0_combout\);

-- Location: LCCOMB_X7_Y18_N26
\u1|LessThan22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan22~1_combout\ = (!\u1|conta_enable\(10) & (((\u1|LessThan22~0_combout\ & !\u1|conta_enable\(8))) # (!\u1|conta_enable\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan22~0_combout\,
	datab => \u1|conta_enable\(9),
	datac => \u1|conta_enable\(10),
	datad => \u1|conta_enable\(8),
	combout => \u1|LessThan22~1_combout\);

-- Location: LCCOMB_X7_Y18_N4
\u1|ciclo_enable[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ciclo_enable[3]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u1|ciclo_enable[3]~feeder_combout\);

-- Location: FF_X7_Y18_N5
\u1|ciclo_enable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|ciclo_enable[3]~feeder_combout\,
	ena => \u1|RS~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ciclo_enable\(3));

-- Location: LCCOMB_X7_Y18_N12
\u1|LessThan22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan22~2_combout\ = (\u1|ciclo_enable\(3) & ((\u1|LessThan22~1_combout\) # ((!\u1|conta_enable\(11)) # (!\u1|conta_enable\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan22~1_combout\,
	datab => \u1|conta_enable\(12),
	datac => \u1|ciclo_enable\(3),
	datad => \u1|conta_enable\(11),
	combout => \u1|LessThan22~2_combout\);

-- Location: LCCOMB_X9_Y18_N22
\u1|LessThan21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~6_combout\ = (\u1|conta_enable\(3) & ((\u1|conta_enable\(0)) # ((\u1|conta_enable\(2)) # (\u1|conta_enable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(0),
	datab => \u1|conta_enable\(3),
	datac => \u1|conta_enable\(2),
	datad => \u1|conta_enable\(1),
	combout => \u1|LessThan21~6_combout\);

-- Location: LCCOMB_X9_Y18_N20
\u1|LessThan21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~7_combout\ = (\u1|conta_enable\(6)) # ((\u1|conta_enable\(5)) # ((\u1|LessThan21~6_combout\) # (\u1|conta_enable\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(6),
	datab => \u1|conta_enable\(5),
	datac => \u1|LessThan21~6_combout\,
	datad => \u1|conta_enable\(4),
	combout => \u1|LessThan21~7_combout\);

-- Location: LCCOMB_X7_Y18_N24
\u1|LessThan21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~8_combout\ = (\u1|conta_enable\(9) & (\u1|conta_enable\(7) & \u1|conta_enable\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(9),
	datac => \u1|conta_enable\(7),
	datad => \u1|conta_enable\(8),
	combout => \u1|LessThan21~8_combout\);

-- Location: LCCOMB_X7_Y18_N10
\u1|LessThan21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~9_combout\ = (\u1|conta_enable\(10)) # ((\u1|conta_enable\(11)) # ((\u1|LessThan21~7_combout\ & \u1|LessThan21~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan21~7_combout\,
	datab => \u1|LessThan21~8_combout\,
	datac => \u1|conta_enable\(10),
	datad => \u1|conta_enable\(11),
	combout => \u1|LessThan21~9_combout\);

-- Location: LCCOMB_X9_Y18_N4
\u1|LessThan21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~2_combout\ = (\u1|conta_enable\(0)) # ((\u1|conta_enable\(3)) # ((\u1|conta_enable\(2)) # (\u1|conta_enable\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(0),
	datab => \u1|conta_enable\(3),
	datac => \u1|conta_enable\(2),
	datad => \u1|conta_enable\(1),
	combout => \u1|LessThan21~2_combout\);

-- Location: LCCOMB_X9_Y18_N28
\u1|LessThan21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~4_combout\ = (\u1|conta_enable\(7)) # (((\u1|LessThan21~2_combout\ & \u1|conta_enable\(4))) # (!\u1|LessThan21~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(7),
	datab => \u1|LessThan21~3_combout\,
	datac => \u1|LessThan21~2_combout\,
	datad => \u1|conta_enable\(4),
	combout => \u1|LessThan21~4_combout\);

-- Location: LCCOMB_X7_Y18_N8
\u1|LessThan21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~1_combout\ = (\u1|conta_enable\(9) & (\u1|conta_enable\(10) & \u1|conta_enable\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(9),
	datac => \u1|conta_enable\(10),
	datad => \u1|conta_enable\(8),
	combout => \u1|LessThan21~1_combout\);

-- Location: LCCOMB_X7_Y18_N22
\u1|LessThan21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~0_combout\ = (\u1|conta_enable\(12)) # ((\u1|conta_enable\(11)) # (!\u1|ciclo_enable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|conta_enable\(12),
	datac => \u1|ciclo_enable\(3),
	datad => \u1|conta_enable\(11),
	combout => \u1|LessThan21~0_combout\);

-- Location: LCCOMB_X7_Y18_N18
\u1|LessThan21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~5_combout\ = (\u1|conta_enable\(13) & ((\u1|LessThan21~0_combout\) # ((\u1|LessThan21~4_combout\ & \u1|LessThan21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan21~4_combout\,
	datab => \u1|LessThan21~1_combout\,
	datac => \u1|LessThan21~0_combout\,
	datad => \u1|conta_enable\(13),
	combout => \u1|LessThan21~5_combout\);

-- Location: LCCOMB_X7_Y18_N28
\u1|LessThan21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan21~10_combout\ = (\u1|LessThan21~5_combout\) # ((\u1|LessThan21~9_combout\ & (!\u1|ciclo_enable\(3) & \u1|conta_enable\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan21~9_combout\,
	datab => \u1|LessThan21~5_combout\,
	datac => \u1|ciclo_enable\(3),
	datad => \u1|conta_enable\(12),
	combout => \u1|LessThan21~10_combout\);

-- Location: LCCOMB_X9_Y18_N8
\u1|LessThan22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan22~3_combout\ = (!\u1|conta_enable\(6) & (!\u1|conta_enable\(7) & (!\u1|conta_enable\(5) & !\u1|conta_enable\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|conta_enable\(6),
	datab => \u1|conta_enable\(7),
	datac => \u1|conta_enable\(5),
	datad => \u1|conta_enable\(4),
	combout => \u1|LessThan22~3_combout\);

-- Location: LCCOMB_X7_Y18_N30
\u1|LessThan22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|LessThan22~4_combout\ = (!\u1|conta_enable\(12) & (!\u1|conta_enable\(11) & ((\u1|LessThan22~3_combout\) # (!\u1|LessThan21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan22~3_combout\,
	datab => \u1|conta_enable\(12),
	datac => \u1|LessThan21~1_combout\,
	datad => \u1|conta_enable\(11),
	combout => \u1|LessThan22~4_combout\);

-- Location: LCCOMB_X7_Y18_N16
\u1|ENA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ENA~0_combout\ = (\u1|LessThan21~10_combout\ & ((\u1|LessThan22~2_combout\) # ((\u1|LessThan22~4_combout\) # (!\u1|conta_enable\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|LessThan22~2_combout\,
	datab => \u1|LessThan21~10_combout\,
	datac => \u1|LessThan22~4_combout\,
	datad => \u1|conta_enable\(13),
	combout => \u1|ENA~0_combout\);

-- Location: LCCOMB_X7_Y18_N2
\u1|ENA\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|ENA~combout\ = (\u1|Equal90~0_combout\ & (!\u1|conta_enable\(15) & (\u1|ENA~0_combout\ & !\u1|conta_enable\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal90~0_combout\,
	datab => \u1|conta_enable\(15),
	datac => \u1|ENA~0_combout\,
	datad => \u1|conta_enable\(14),
	combout => \u1|ENA~combout\);

-- Location: LCCOMB_X16_Y17_N28
\u1|DATA~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~28_combout\ = (\u1|edo\(5) & (((!\u1|edo\(3))))) # (!\u1|edo\(5) & (((!\u1|edo\(1) & !\u1|edo\(3))) # (!\u1|edo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(2),
	datac => \u1|edo\(5),
	datad => \u1|edo\(3),
	combout => \u1|DATA~28_combout\);

-- Location: LCCOMB_X16_Y13_N10
\u1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~6_combout\ = (((!\u1|edo\(4)) # (!\u1|Equal0~0_combout\)) # (!\u1|Equal0~3_combout\)) # (!\u1|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~1_combout\,
	datab => \u1|Equal0~3_combout\,
	datac => \u1|Equal0~0_combout\,
	datad => \u1|edo\(4),
	combout => \u1|Equal0~6_combout\);

-- Location: LCCOMB_X18_Y15_N6
\u1|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add3~0_combout\ = \Mux8~18_combout\ $ (VCC)
-- \u1|Add3~1\ = CARRY(\Mux8~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux8~18_combout\,
	datad => VCC,
	combout => \u1|Add3~0_combout\,
	cout => \u1|Add3~1\);

-- Location: LCCOMB_X17_Y15_N8
\u1|data_s~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~4_combout\ = (\u1|Equal0~6_combout\ & (\u1|data_s\(0))) # (!\u1|Equal0~6_combout\ & ((\u1|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datab => \u1|data_s\(0),
	datad => \u1|Add3~0_combout\,
	combout => \u1|data_s~4_combout\);

-- Location: LCCOMB_X17_Y15_N30
\u1|process_0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~26_combout\ = (((\u1|Equal3~3_combout\) # (!\Mux6~31_combout\)) # (!\Mux4~30_combout\)) # (!\u1|data_s[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datab => \Mux4~30_combout\,
	datac => \Mux6~31_combout\,
	datad => \u1|Equal3~3_combout\,
	combout => \u1|process_0~26_combout\);

-- Location: LCCOMB_X17_Y15_N28
\u1|process_0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~25_combout\ = (\Mux3~4_combout\ & (!\Mux1~3_combout\ & (!\Mux2~4_combout\ & !\Mux0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~4_combout\,
	datab => \Mux1~3_combout\,
	datac => \Mux2~4_combout\,
	datad => \Mux0~4_combout\,
	combout => \u1|process_0~25_combout\);

-- Location: LCCOMB_X18_Y14_N22
\u1|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal4~4_combout\ = (\Mux7~28_combout\ & ((\Mux8~4_combout\) # ((\Mux8~17_combout\ & \Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~17_combout\,
	datab => \Mux8~4_combout\,
	datac => \Mux8~16_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|Equal4~4_combout\);

-- Location: LCCOMB_X19_Y15_N24
\u1|process_0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~20_combout\ = (!\Mux6~31_combout\ & ((!\u1|dir_mem_s\(5)) # (!\Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~3_combout\,
	datac => \u1|dir_mem_s\(5),
	datad => \Mux6~31_combout\,
	combout => \u1|process_0~20_combout\);

-- Location: LCCOMB_X19_Y15_N18
\u1|process_0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~21_combout\ = (!\Mux4~30_combout\ & (\u1|process_0~20_combout\ & ((\u1|dir_mem_s\(5)) # (!\Mux5~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|dir_mem_s\(5),
	datab => \Mux5~23_combout\,
	datac => \Mux4~30_combout\,
	datad => \u1|process_0~20_combout\,
	combout => \u1|process_0~21_combout\);

-- Location: LCCOMB_X17_Y15_N12
\u1|process_0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~27_combout\ = (\u1|process_0~26_combout\ & (\u1|process_0~25_combout\ & ((\u1|Equal4~4_combout\) # (!\u1|process_0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|process_0~26_combout\,
	datab => \u1|process_0~25_combout\,
	datac => \u1|Equal4~4_combout\,
	datad => \u1|process_0~21_combout\,
	combout => \u1|process_0~27_combout\);

-- Location: LCCOMB_X19_Y15_N8
\u1|edo~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|edo~19_combout\ = (!\u1|edo\(2) & !\u1|edo\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|edo\(2),
	datad => \u1|edo\(6),
	combout => \u1|edo~19_combout\);

-- Location: LCCOMB_X16_Y15_N24
\u1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~7_combout\ = (\u1|edo~20_combout\ & (\u1|edo~19_combout\ & (\u1|DATA~89_combout\ & !\u1|edo\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo~20_combout\,
	datab => \u1|edo~19_combout\,
	datac => \u1|DATA~89_combout\,
	datad => \u1|edo\(5),
	combout => \u1|Equal0~7_combout\);

-- Location: LCCOMB_X21_Y15_N30
\u1|process_0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~30_combout\ = ((\Mux0~4_combout\) # ((\Mux1~3_combout\) # (!\Mux3~4_combout\))) # (!\Mux2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~4_combout\,
	datab => \Mux0~4_combout\,
	datac => \Mux1~3_combout\,
	datad => \Mux3~4_combout\,
	combout => \u1|process_0~30_combout\);

-- Location: LCCOMB_X17_Y15_N2
\u1|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~19_combout\ = (\u1|process_0~30_combout\) # ((\u1|data_s[3]~1_combout\ & ((\Mux4~30_combout\))) # (!\u1|data_s[3]~1_combout\ & (!\Mux6~31_combout\ & !\Mux4~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datab => \u1|process_0~30_combout\,
	datac => \Mux6~31_combout\,
	datad => \Mux4~30_combout\,
	combout => \u1|process_0~19_combout\);

-- Location: LCCOMB_X19_Y15_N10
\u1|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~18_combout\ = (!\Mux0~4_combout\ & !\Mux1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux0~4_combout\,
	datad => \Mux1~3_combout\,
	combout => \u1|process_0~18_combout\);

-- Location: LCCOMB_X21_Y15_N24
\u1|process_0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~22_combout\ = (\u1|process_0~18_combout\ & (\u1|Add4~0_combout\ & ((\u1|process_0~21_combout\) # (!\Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|process_0~18_combout\,
	datab => \Mux3~4_combout\,
	datac => \u1|Add4~0_combout\,
	datad => \u1|process_0~21_combout\,
	combout => \u1|process_0~22_combout\);

-- Location: LCCOMB_X21_Y15_N10
\u1|data_s[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[6]~5_combout\ = (\u1|Equal0~6_combout\ & (((\u1|process_0~19_combout\ & !\u1|process_0~22_combout\)) # (!\u1|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datab => \u1|Equal0~7_combout\,
	datac => \u1|process_0~19_combout\,
	datad => \u1|process_0~22_combout\,
	combout => \u1|data_s[6]~5_combout\);

-- Location: LCCOMB_X19_Y15_N28
\u1|process_0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~31_combout\ = (\Mux1~3_combout\) # ((\Mux2~4_combout\) # (\Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datac => \Mux2~4_combout\,
	datad => \Mux0~4_combout\,
	combout => \u1|process_0~31_combout\);

-- Location: LCCOMB_X18_Y15_N30
\u1|process_0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~23_combout\ = (\Mux3~4_combout\ & (((\Mux8~18_combout\ & \Mux7~28_combout\)) # (!\u1|process_0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~4_combout\,
	datab => \Mux8~18_combout\,
	datac => \Mux7~28_combout\,
	datad => \u1|process_0~21_combout\,
	combout => \u1|process_0~23_combout\);

-- Location: LCCOMB_X18_Y15_N28
\u1|process_0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~24_combout\ = (\u1|LessThan2~0_combout\ & (((!\Mux6~31_combout\ & \u1|Equal3~3_combout\)) # (!\u1|data_s[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~31_combout\,
	datab => \u1|Equal3~3_combout\,
	datac => \u1|data_s[3]~1_combout\,
	datad => \u1|LessThan2~0_combout\,
	combout => \u1|process_0~24_combout\);

-- Location: LCCOMB_X18_Y15_N22
\u1|data_s[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[6]~6_combout\ = (!\u1|Equal0~6_combout\ & ((\u1|process_0~31_combout\) # ((\u1|process_0~23_combout\) # (\u1|process_0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datab => \u1|process_0~31_combout\,
	datac => \u1|process_0~23_combout\,
	datad => \u1|process_0~24_combout\,
	combout => \u1|data_s[6]~6_combout\);

-- Location: LCCOMB_X17_Y15_N10
\u1|data_s~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~7_combout\ = (\u1|data_s[6]~5_combout\) # ((!\u1|process_0~27_combout\ & \u1|data_s[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|process_0~27_combout\,
	datac => \u1|data_s[6]~5_combout\,
	datad => \u1|data_s[6]~6_combout\,
	combout => \u1|data_s~7_combout\);

-- Location: LCCOMB_X17_Y15_N18
\u1|data_s~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~8_combout\ = (\u1|data_s~7_combout\ & ((\u1|data_s~4_combout\))) # (!\u1|data_s~7_combout\ & (\Mux8~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~18_combout\,
	datac => \u1|data_s~4_combout\,
	datad => \u1|data_s~7_combout\,
	combout => \u1|data_s~8_combout\);

-- Location: LCCOMB_X13_Y14_N30
\u1|data_s[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[0]~9_combout\ = (\u1|edo\(3)) # ((\u1|edo\(2) & (\u1|edo\(0) & \u1|edo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|edo\(0),
	datad => \u1|edo\(1),
	combout => \u1|data_s[0]~9_combout\);

-- Location: LCCOMB_X17_Y15_N20
\u1|data_s[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[0]~10_combout\ = (\u1|edo\(5)) # ((\u1|edo\(6)) # ((\u1|edo\(4) & \u1|data_s[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(4),
	datac => \u1|data_s[0]~9_combout\,
	datad => \u1|edo\(6),
	combout => \u1|data_s[0]~10_combout\);

-- Location: FF_X17_Y15_N19
\u1|data_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|data_s~8_combout\,
	ena => \u1|data_s[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|data_s\(0));

-- Location: LCCOMB_X18_Y12_N4
\u1|DATA~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~26_combout\ = (\u1|edo\(1) & ((\Mux8~18_combout\))) # (!\u1|edo\(1) & (\u1|data_s\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s\(0),
	datac => \u1|edo\(1),
	datad => \Mux8~18_combout\,
	combout => \u1|DATA~26_combout\);

-- Location: LCCOMB_X16_Y14_N22
\u1|Equal76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal76~0_combout\ = (\u1|data_s[3]~1_combout\ & (\u1|Equal47~3_combout\ & !\Mux6~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|data_s[3]~1_combout\,
	datac => \u1|Equal47~3_combout\,
	datad => \Mux6~31_combout\,
	combout => \u1|Equal76~0_combout\);

-- Location: LCCOMB_X16_Y14_N12
\u1|Equal80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal80~0_combout\ = (\u1|data_s[3]~1_combout\ & (\Mux6~31_combout\ & (\u1|Equal47~3_combout\ & !\Mux7~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datab => \Mux6~31_combout\,
	datac => \u1|Equal47~3_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|Equal80~0_combout\);

-- Location: LCCOMB_X16_Y14_N14
\u1|vec_l_ram~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_l_ram~2_combout\ = (\u1|Equal76~0_combout\ & ((\u1|Equal3~3_combout\) # ((!\Mux8~18_combout\ & \u1|Equal80~0_combout\)))) # (!\u1|Equal76~0_combout\ & (!\Mux8~18_combout\ & ((\u1|Equal80~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal76~0_combout\,
	datab => \Mux8~18_combout\,
	datac => \u1|Equal3~3_combout\,
	datad => \u1|Equal80~0_combout\,
	combout => \u1|vec_l_ram~2_combout\);

-- Location: LCCOMB_X17_Y14_N18
\u1|Equal51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal51~0_combout\ = (\Mux6~31_combout\ & (!\u1|data_s[3]~1_combout\ & \u1|Equal47~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~31_combout\,
	datac => \u1|data_s[3]~1_combout\,
	datad => \u1|Equal47~3_combout\,
	combout => \u1|Equal51~0_combout\);

-- Location: LCCOMB_X16_Y14_N0
\u1|vec_l_ram~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_l_ram~3_combout\ = (!\u1|vec_l_ram~2_combout\ & (((!\u1|Equal76~0_combout\ & !\u1|Equal51~0_combout\)) # (!\u1|Equal31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal76~0_combout\,
	datab => \u1|Equal31~2_combout\,
	datac => \u1|vec_l_ram~2_combout\,
	datad => \u1|Equal51~0_combout\,
	combout => \u1|vec_l_ram~3_combout\);

-- Location: LCCOMB_X13_Y14_N24
\u1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal0~5_combout\ = (\u1|Equal0~0_combout\ & (!\u1|edo\(6) & (\u1|edo\(4) & \u1|edo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~0_combout\,
	datab => \u1|edo\(6),
	datac => \u1|edo\(4),
	datad => \u1|edo\(0),
	combout => \u1|Equal0~5_combout\);

-- Location: LCCOMB_X16_Y14_N6
\u1|vec_l_ram[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_l_ram[0]~7_combout\ = (!\u1|Equal76~0_combout\ & (!\u1|Equal80~0_combout\ & ((!\u1|Equal51~0_combout\) # (!\Mux7~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~28_combout\,
	datab => \u1|Equal51~0_combout\,
	datac => \u1|Equal76~0_combout\,
	datad => \u1|Equal80~0_combout\,
	combout => \u1|vec_l_ram[0]~7_combout\);

-- Location: LCCOMB_X16_Y14_N4
\u1|vec_l_ram[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_l_ram[0]~5_combout\ = (\u1|edo\(5) & (!\u1|edo\(3) & (\u1|Equal0~5_combout\ & !\u1|vec_l_ram[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(3),
	datac => \u1|Equal0~5_combout\,
	datad => \u1|vec_l_ram[0]~7_combout\,
	combout => \u1|vec_l_ram[0]~5_combout\);

-- Location: FF_X16_Y14_N1
\u1|vec_l_ram[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_l_ram~3_combout\,
	ena => \u1|vec_l_ram[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_l_ram\(0));

-- Location: LCCOMB_X18_Y12_N8
\u1|DATA~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~24_combout\ = (\u1|edo\(2) & (((\u1|edo\(1)) # (\Mux8~18_combout\)))) # (!\u1|edo\(2) & (\u1|vec_l_ram\(0) & (!\u1|edo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|vec_l_ram\(0),
	datac => \u1|edo\(1),
	datad => \Mux8~18_combout\,
	combout => \u1|DATA~24_combout\);

-- Location: LCCOMB_X18_Y12_N6
\u1|DATA~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~25_combout\ = (\u1|edo\(1) & ((\u1|DATA~24_combout\ & (\u1|DATA\(0))) # (!\u1|DATA~24_combout\ & ((!\u1|Equal85~0_combout\))))) # (!\u1|edo\(1) & (((\u1|DATA~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA\(0),
	datab => \u1|edo\(1),
	datac => \u1|DATA~24_combout\,
	datad => \u1|Equal85~0_combout\,
	combout => \u1|DATA~25_combout\);

-- Location: LCCOMB_X18_Y12_N26
\u1|DATA~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~27_combout\ = (\u1|edo\(5) & (((\u1|DATA~25_combout\)))) # (!\u1|edo\(5) & (\u1|edo\(2) & (\u1|DATA~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(5),
	datac => \u1|DATA~26_combout\,
	datad => \u1|DATA~25_combout\,
	combout => \u1|DATA~27_combout\);

-- Location: LCCOMB_X17_Y16_N20
\u1|DATA~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~29_combout\ = (\u1|DATA~28_combout\ & ((\u1|DATA\(0)) # ((\u1|edo\(3) & \u1|DATA~27_combout\)))) # (!\u1|DATA~28_combout\ & (\u1|edo\(3) & ((\u1|DATA~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~28_combout\,
	datab => \u1|edo\(3),
	datac => \u1|DATA\(0),
	datad => \u1|DATA~27_combout\,
	combout => \u1|DATA~29_combout\);

-- Location: LCCOMB_X17_Y16_N8
\u1|DATA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[0]~0_combout\ = (\u1|ciclo_enable[0]~1_combout\ & (\u1|DATA\(0))) # (!\u1|ciclo_enable[0]~1_combout\ & ((\u1|DATA~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ciclo_enable[0]~1_combout\,
	datac => \u1|DATA\(0),
	datad => \u1|DATA~29_combout\,
	combout => \u1|DATA[0]~0_combout\);

-- Location: LCCOMB_X16_Y14_N26
\u1|Equal46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal46~0_combout\ = (\u1|Equal6~0_combout\ & \u1|Equal4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|Equal6~0_combout\,
	datad => \u1|Equal4~4_combout\,
	combout => \u1|Equal46~0_combout\);

-- Location: LCCOMB_X16_Y17_N4
\u1|vec_c_char[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char[15]~18_combout\ = (\u1|edo\(1) & (!\u1|edo\(2) & (\u1|edo\(5) & !\u1|edo\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(2),
	datac => \u1|edo\(5),
	datad => \u1|edo\(3),
	combout => \u1|vec_c_char[15]~18_combout\);

-- Location: LCCOMB_X17_Y14_N0
\u1|Equal47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal47~4_combout\ = (!\Mux6~31_combout\ & (!\u1|data_s[3]~1_combout\ & \u1|Equal47~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~31_combout\,
	datac => \u1|data_s[3]~1_combout\,
	datad => \u1|Equal47~3_combout\,
	combout => \u1|Equal47~4_combout\);

-- Location: LCCOMB_X17_Y14_N26
\u1|vec_c_char~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~20_combout\ = (\Mux7~28_combout\ & (!\u1|Equal6~0_combout\ & ((!\u1|Equal47~4_combout\) # (!\Mux8~18_combout\)))) # (!\Mux7~28_combout\ & (((!\u1|Equal47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~28_combout\,
	datab => \Mux8~18_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \u1|Equal47~4_combout\,
	combout => \u1|vec_c_char~20_combout\);

-- Location: LCCOMB_X17_Y14_N6
\u1|vec_c_char~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~19_combout\ = (\u1|Equal31~2_combout\ & (!\u1|Equal47~4_combout\ & ((!\u1|Equal3~3_combout\) # (!\u1|Equal51~0_combout\)))) # (!\u1|Equal31~2_combout\ & (((!\u1|Equal3~3_combout\)) # (!\u1|Equal51~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal31~2_combout\,
	datab => \u1|Equal51~0_combout\,
	datac => \u1|Equal3~3_combout\,
	datad => \u1|Equal47~4_combout\,
	combout => \u1|vec_c_char~19_combout\);

-- Location: LCCOMB_X17_Y14_N12
\u1|vec_c_char[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char[15]~21_combout\ = (\u1|vec_c_char~20_combout\ & (\u1|vec_c_char~19_combout\ & ((!\u1|Equal51~0_combout\) # (!\u1|Equal7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal7~2_combout\,
	datab => \u1|Equal51~0_combout\,
	datac => \u1|vec_c_char~20_combout\,
	datad => \u1|vec_c_char~19_combout\,
	combout => \u1|vec_c_char[15]~21_combout\);

-- Location: LCCOMB_X17_Y14_N14
\u1|vec_c_char[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char[15]~22_combout\ = (!\u1|edo\(4) & (\u1|Equal0~4_combout\ & (\u1|vec_c_char[15]~18_combout\ & !\u1|vec_c_char[15]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(4),
	datab => \u1|Equal0~4_combout\,
	datac => \u1|vec_c_char[15]~18_combout\,
	datad => \u1|vec_c_char[15]~21_combout\,
	combout => \u1|vec_c_char[15]~22_combout\);

-- Location: FF_X16_Y14_N27
\u1|vec_c_char[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|Equal46~0_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(10));

-- Location: LCCOMB_X17_Y14_N4
\u1|vec_c_char~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~24_combout\ = (\u1|Equal31~2_combout\ & (!\u1|Equal6~0_combout\ & ((!\u1|Equal47~4_combout\) # (!\u1|Equal4~4_combout\)))) # (!\u1|Equal31~2_combout\ & (((!\u1|Equal47~4_combout\)) # (!\u1|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal31~2_combout\,
	datab => \u1|Equal4~4_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \u1|Equal47~4_combout\,
	combout => \u1|vec_c_char~24_combout\);

-- Location: FF_X17_Y14_N5
\u1|vec_c_char[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~24_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(20));

-- Location: LCCOMB_X18_Y14_N20
\u1|vec_c_char~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~25_combout\ = (\Mux7~28_combout\ & ((\Mux8~18_combout\ & (!\u1|Equal47~4_combout\)) # (!\Mux8~18_combout\ & ((!\u1|Equal6~0_combout\))))) # (!\Mux7~28_combout\ & (((\Mux8~18_combout\)) # (!\u1|Equal47~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal47~4_combout\,
	datab => \Mux7~28_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \Mux8~18_combout\,
	combout => \u1|vec_c_char~25_combout\);

-- Location: FF_X18_Y14_N21
\u1|vec_c_char[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~25_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(15));

-- Location: LCCOMB_X13_Y16_N28
\u1|DATA~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~36_combout\ = (\u1|edo\(2) & (((!\u1|edo\(1) & \u1|vec_c_char\(15))))) # (!\u1|edo\(2) & (\u1|vec_c_char\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(20),
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	datad => \u1|vec_c_char\(15),
	combout => \u1|DATA~36_combout\);

-- Location: LCCOMB_X13_Y16_N30
\u1|DATA~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~37_combout\ = (\u1|edo\(5) & ((\u1|DATA~36_combout\) # ((\u1|Equal0~0_combout\ & \u1|vec_c_char\(10))))) # (!\u1|edo\(5) & (\u1|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~0_combout\,
	datab => \u1|vec_c_char\(10),
	datac => \u1|edo\(5),
	datad => \u1|DATA~36_combout\,
	combout => \u1|DATA~37_combout\);

-- Location: LCCOMB_X13_Y16_N12
\u1|DATA~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~38_combout\ = (\u1|edo\(2) & ((\u1|edo\(1) & (\u1|vec_c_char\(20))) # (!\u1|edo\(1) & ((\u1|vec_c_char\(15)))))) # (!\u1|edo\(2) & (((\u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(20),
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	datad => \u1|vec_c_char\(15),
	combout => \u1|DATA~38_combout\);

-- Location: LCCOMB_X13_Y16_N18
\u1|DATA~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~39_combout\ = (\u1|edo\(2) & ((\u1|edo\(5) & (\u1|DATA~38_combout\)) # (!\u1|edo\(5) & ((\u1|DATA\(0)))))) # (!\u1|edo\(2) & (!\u1|DATA~38_combout\ & ((\u1|DATA\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~38_combout\,
	datab => \u1|edo\(5),
	datac => \u1|DATA\(0),
	datad => \u1|edo\(2),
	combout => \u1|DATA~39_combout\);

-- Location: LCCOMB_X13_Y16_N20
\u1|DATA~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~40_combout\ = (\u1|edo\(4) & (((\u1|edo\(3))))) # (!\u1|edo\(4) & ((\u1|edo\(3) & (\u1|DATA~37_combout\)) # (!\u1|edo\(3) & ((\u1|DATA~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~37_combout\,
	datab => \u1|edo\(4),
	datac => \u1|edo\(3),
	datad => \u1|DATA~39_combout\,
	combout => \u1|DATA~40_combout\);

-- Location: LCCOMB_X18_Y12_N18
\u1|DATA~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~42_combout\ = (\u1|DATA~41_combout\ & (\u1|data_s\(0))) # (!\u1|DATA~41_combout\ & ((\u1|DATA\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s\(0),
	datac => \u1|DATA\(0),
	datad => \u1|DATA~41_combout\,
	combout => \u1|DATA~42_combout\);

-- Location: LCCOMB_X14_Y14_N10
\u1|vec_c_char~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~23_combout\ = (\u1|Equal4~4_combout\ & ((\u1|Equal6~0_combout\) # ((\u1|Equal3~3_combout\ & \u1|Equal51~0_combout\)))) # (!\u1|Equal4~4_combout\ & (((\u1|Equal3~3_combout\ & \u1|Equal51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal4~4_combout\,
	datab => \u1|Equal6~0_combout\,
	datac => \u1|Equal3~3_combout\,
	datad => \u1|Equal51~0_combout\,
	combout => \u1|vec_c_char~23_combout\);

-- Location: FF_X14_Y14_N11
\u1|vec_c_char[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~23_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(5));

-- Location: LCCOMB_X14_Y14_N0
\u1|vec_c_char~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~16_combout\ = (\Mux8~18_combout\ & (((!\u1|Equal47~4_combout\)))) # (!\Mux8~18_combout\ & ((\Mux7~28_combout\ & (!\u1|Equal6~0_combout\)) # (!\Mux7~28_combout\ & ((!\u1|Equal47~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~18_combout\,
	datab => \u1|Equal6~0_combout\,
	datac => \u1|Equal47~4_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|vec_c_char~16_combout\);

-- Location: LCCOMB_X14_Y14_N4
\u1|vec_c_char~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~17_combout\ = (\u1|vec_c_char~16_combout\ & ((!\u1|Equal51~0_combout\) # (!\u1|Equal3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal3~3_combout\,
	datac => \u1|Equal51~0_combout\,
	datad => \u1|vec_c_char~16_combout\,
	combout => \u1|vec_c_char~17_combout\);

-- Location: FF_X14_Y14_N5
\u1|vec_c_char[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~17_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(0));

-- Location: LCCOMB_X14_Y14_N16
\u1|DATA~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~31_combout\ = (\u1|DATA~30_combout\ & ((\u1|edo\(1) & ((\u1|vec_c_char\(0)))) # (!\u1|edo\(1) & (\u1|vec_c_char\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(5),
	datab => \u1|vec_c_char\(0),
	datac => \u1|DATA~30_combout\,
	datad => \u1|edo\(1),
	combout => \u1|DATA~31_combout\);

-- Location: LCCOMB_X16_Y13_N18
\u1|DATA~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~32_combout\ = (\u1|DATA\(0) & \u1|edo\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA\(0),
	datad => \u1|edo\(1),
	combout => \u1|DATA~32_combout\);

-- Location: LCCOMB_X17_Y16_N30
\u1|Equal30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal30~0_combout\ = (!\Mux6~31_combout\ & !\Mux0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mux6~31_combout\,
	datad => \Mux0~4_combout\,
	combout => \u1|Equal30~0_combout\);

-- Location: LCCOMB_X17_Y16_N0
\u1|Equal30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal30~1_combout\ = (!\Mux1~3_combout\ & (\u1|Equal47~2_combout\ & (\u1|Equal30~0_combout\ & !\u1|data_s[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datab => \u1|Equal47~2_combout\,
	datac => \u1|Equal30~0_combout\,
	datad => \u1|data_s[3]~1_combout\,
	combout => \u1|Equal30~1_combout\);

-- Location: LCCOMB_X17_Y16_N18
\u1|DATA~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~34_combout\ = (\u1|DATA~33_combout\ & (((!\u1|Equal7~2_combout\ & !\u1|Equal4~4_combout\)) # (!\u1|Equal30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal7~2_combout\,
	datab => \u1|DATA~33_combout\,
	datac => \u1|Equal4~4_combout\,
	datad => \u1|Equal30~1_combout\,
	combout => \u1|DATA~34_combout\);

-- Location: LCCOMB_X17_Y16_N24
\u1|DATA~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~35_combout\ = (\u1|DATA~31_combout\) # ((\u1|edo\(2) & ((\u1|DATA~32_combout\) # (\u1|DATA~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|DATA~31_combout\,
	datac => \u1|DATA~32_combout\,
	datad => \u1|DATA~34_combout\,
	combout => \u1|DATA~35_combout\);

-- Location: LCCOMB_X17_Y16_N26
\u1|DATA~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~43_combout\ = (\u1|DATA~40_combout\ & (((\u1|DATA~42_combout\)) # (!\u1|edo\(4)))) # (!\u1|DATA~40_combout\ & (\u1|edo\(4) & ((\u1|DATA~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~40_combout\,
	datab => \u1|edo\(4),
	datac => \u1|DATA~42_combout\,
	datad => \u1|DATA~35_combout\,
	combout => \u1|DATA~43_combout\);

-- Location: FF_X17_Y16_N9
\u1|DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|DATA[0]~0_combout\,
	asdata => \u1|DATA~43_combout\,
	sload => \u1|edo\(0),
	ena => \u1|RS~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|DATA\(0));

-- Location: LCCOMB_X14_Y16_N26
\u1|DATA~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~65_combout\ = (\u1|edo\(5) & (\u1|edo\(0) $ (((!\u1|edo\(4)) # (!\u1|edo\(3)))))) # (!\u1|edo\(5) & (!\u1|edo\(0) & (\u1|edo\(3) $ (\u1|edo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(5),
	datac => \u1|edo\(3),
	datad => \u1|edo\(4),
	combout => \u1|DATA~65_combout\);

-- Location: LCCOMB_X18_Y14_N26
\u1|vec_c_char~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~26_combout\ = (\Mux8~18_combout\ & (!\u1|Equal47~4_combout\)) # (!\Mux8~18_combout\ & (((!\u1|Equal6~0_combout\) # (!\Mux7~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal47~4_combout\,
	datab => \Mux7~28_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \Mux8~18_combout\,
	combout => \u1|vec_c_char~26_combout\);

-- Location: FF_X18_Y14_N27
\u1|vec_c_char[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~26_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(11));

-- Location: LCCOMB_X13_Y16_N22
\u1|DATA~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~46_combout\ = (!\u1|edo\(1) & ((\u1|edo\(3) & ((\u1|vec_c_char\(15)))) # (!\u1|edo\(3) & (\u1|vec_c_char\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(3),
	datab => \u1|vec_c_char\(11),
	datac => \u1|edo\(1),
	datad => \u1|vec_c_char\(15),
	combout => \u1|DATA~46_combout\);

-- Location: LCCOMB_X17_Y14_N22
\u1|vec_ram~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_ram~2_combout\ = (\u1|Equal6~0_combout\ & (!\u1|Equal31~2_combout\ & ((!\u1|Equal4~4_combout\)))) # (!\u1|Equal6~0_combout\ & (((!\u1|Equal4~4_combout\) # (!\u1|Equal47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal31~2_combout\,
	datab => \u1|Equal6~0_combout\,
	datac => \u1|Equal47~4_combout\,
	datad => \u1|Equal4~4_combout\,
	combout => \u1|vec_ram~2_combout\);

-- Location: FF_X17_Y14_N23
\u1|vec_c_char[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_ram~2_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(28));

-- Location: LCCOMB_X13_Y16_N24
\u1|DATA~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~45_combout\ = (\u1|edo\(1) & ((\u1|edo\(3) & (\u1|vec_c_char\(11))) # (!\u1|edo\(3) & ((\u1|vec_c_char\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(3),
	datab => \u1|edo\(1),
	datac => \u1|vec_c_char\(11),
	datad => \u1|vec_c_char\(28),
	combout => \u1|DATA~45_combout\);

-- Location: LCCOMB_X13_Y16_N14
\u1|DATA~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~44_combout\ = (!\u1|edo\(2) & (\u1|edo\(3) & \u1|vec_c_char\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datac => \u1|edo\(3),
	datad => \u1|vec_c_char\(20),
	combout => \u1|DATA~44_combout\);

-- Location: LCCOMB_X13_Y16_N4
\u1|DATA~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~47_combout\ = (\u1|DATA~44_combout\) # ((\u1|edo\(2) & ((\u1|DATA~46_combout\) # (\u1|DATA~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~46_combout\,
	datab => \u1|DATA~45_combout\,
	datac => \u1|DATA~44_combout\,
	datad => \u1|edo\(2),
	combout => \u1|DATA~47_combout\);

-- Location: LCCOMB_X14_Y12_N20
\u1|DATA~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~48_combout\ = (!\u1|edo\(3) & ((\u1|edo\(2) & (!\u1|edo\(5))) # (!\u1|edo\(2) & ((!\u1|edo\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	datad => \u1|edo\(3),
	combout => \u1|DATA~48_combout\);

-- Location: LCCOMB_X14_Y12_N6
\u1|DATA~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~49_combout\ = (\u1|DATA~47_combout\ & ((\u1|edo\(5)) # ((\u1|DATA~48_combout\ & \u1|DATA\(1))))) # (!\u1|DATA~47_combout\ & (\u1|DATA~48_combout\ & (\u1|DATA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~47_combout\,
	datab => \u1|DATA~48_combout\,
	datac => \u1|DATA\(1),
	datad => \u1|edo\(5),
	combout => \u1|DATA~49_combout\);

-- Location: LCCOMB_X14_Y14_N20
\u1|DATA~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~61_combout\ = (\u1|edo\(2) & (\u1|DATA\(1))) # (!\u1|edo\(2) & (((\u1|vec_c_char\(0) & \u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA\(1),
	datab => \u1|vec_c_char\(0),
	datac => \u1|edo\(5),
	datad => \u1|edo\(2),
	combout => \u1|DATA~61_combout\);

-- Location: FF_X14_Y14_N1
\u1|vec_c_char[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~16_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(6));

-- Location: LCCOMB_X14_Y14_N14
\u1|DATA~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~60_combout\ = (!\u1|edo\(1) & ((\u1|edo\(2) & ((\u1|edo\(5)))) # (!\u1|edo\(2) & ((\u1|vec_c_char\(6)) # (!\u1|edo\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(6),
	datab => \u1|edo\(2),
	datac => \u1|edo\(5),
	datad => \u1|edo\(1),
	combout => \u1|DATA~60_combout\);

-- Location: LCCOMB_X14_Y14_N22
\u1|DATA~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~62_combout\ = (\u1|DATA~60_combout\) # ((\u1|DATA~61_combout\ & \u1|edo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|DATA~61_combout\,
	datac => \u1|DATA~60_combout\,
	datad => \u1|edo\(1),
	combout => \u1|DATA~62_combout\);

-- Location: LCCOMB_X14_Y12_N24
\u1|DATA~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~56_combout\ = (\u1|edo\(3) & (\u1|DATA\(1) & ((\u1|edo\(1)) # (\u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(2),
	datac => \u1|edo\(3),
	datad => \u1|DATA\(1),
	combout => \u1|DATA~56_combout\);

-- Location: LCCOMB_X18_Y15_N8
\u1|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add3~2_combout\ = (\Mux7~28_combout\ & (\u1|Add3~1\ & VCC)) # (!\Mux7~28_combout\ & (!\u1|Add3~1\))
-- \u1|Add3~3\ = CARRY((!\Mux7~28_combout\ & !\u1|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux7~28_combout\,
	datad => VCC,
	cin => \u1|Add3~1\,
	combout => \u1|Add3~2_combout\,
	cout => \u1|Add3~3\);

-- Location: LCCOMB_X22_Y15_N16
\u1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add2~0_combout\ = \Mux7~28_combout\ $ (VCC)
-- \u1|Add2~1\ = CARRY(\Mux7~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux7~28_combout\,
	datad => VCC,
	combout => \u1|Add2~0_combout\,
	cout => \u1|Add2~1\);

-- Location: LCCOMB_X17_Y15_N6
\u1|data_s~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~11_combout\ = (!\u1|Equal0~6_combout\ & ((\u1|process_0~27_combout\ & ((\u1|Add2~0_combout\))) # (!\u1|process_0~27_combout\ & (\u1|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datab => \u1|Add3~2_combout\,
	datac => \u1|Add2~0_combout\,
	datad => \u1|process_0~27_combout\,
	combout => \u1|data_s~11_combout\);

-- Location: LCCOMB_X17_Y15_N16
\u1|data_s~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~12_combout\ = (\u1|data_s~11_combout\) # ((\u1|Equal0~6_combout\ & \u1|data_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datab => \u1|data_s\(1),
	datad => \u1|data_s~11_combout\,
	combout => \u1|data_s~12_combout\);

-- Location: LCCOMB_X17_Y15_N24
\u1|data_s~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~13_combout\ = (\u1|data_s[6]~6_combout\ & (((\u1|data_s~12_combout\)))) # (!\u1|data_s[6]~6_combout\ & ((\u1|data_s[6]~5_combout\ & ((\u1|data_s~12_combout\))) # (!\u1|data_s[6]~5_combout\ & (\Mux7~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~28_combout\,
	datab => \u1|data_s[6]~6_combout\,
	datac => \u1|data_s[6]~5_combout\,
	datad => \u1|data_s~12_combout\,
	combout => \u1|data_s~13_combout\);

-- Location: FF_X17_Y15_N25
\u1|data_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|data_s~13_combout\,
	ena => \u1|data_s[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|data_s\(1));

-- Location: LCCOMB_X17_Y12_N12
\u1|DATA~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~57_combout\ = (!\u1|edo\(5) & ((\u1|DATA~56_combout\) # ((\u1|data_s\(1) & \u1|edo~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~56_combout\,
	datab => \u1|data_s\(1),
	datac => \u1|edo~18_combout\,
	datad => \u1|edo\(5),
	combout => \u1|DATA~57_combout\);

-- Location: LCCOMB_X16_Y17_N16
\u1|DATA~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~58_combout\ = (!\u1|edo\(1) & \u1|edo\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datad => \u1|edo\(2),
	combout => \u1|DATA~58_combout\);

-- Location: LCCOMB_X17_Y16_N6
\u1|DATA~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~59_combout\ = (\u1|DATA~58_combout\ & ((\Mux7~28_combout\ $ (!\Mux8~18_combout\)) # (!\u1|Equal30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~58_combout\,
	datab => \Mux7~28_combout\,
	datac => \Mux8~18_combout\,
	datad => \u1|Equal30~1_combout\,
	combout => \u1|DATA~59_combout\);

-- Location: LCCOMB_X17_Y16_N4
\u1|DATA~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~63_combout\ = (\u1|DATA~57_combout\) # ((!\u1|edo\(3) & ((\u1|DATA~62_combout\) # (\u1|DATA~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~62_combout\,
	datab => \u1|edo\(3),
	datac => \u1|DATA~57_combout\,
	datad => \u1|DATA~59_combout\,
	combout => \u1|DATA~63_combout\);

-- Location: LCCOMB_X14_Y12_N18
\u1|DATA~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~148_combout\ = (!\u1|Equal0~0_combout\ & (\u1|DATA\(1) & (!\u1|edo\(3) & !\u1|edo\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~0_combout\,
	datab => \u1|DATA\(1),
	datac => \u1|edo\(3),
	datad => \u1|edo\(5),
	combout => \u1|DATA~148_combout\);

-- Location: LCCOMB_X16_Y14_N20
\u1|vec_l_ram~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_l_ram~6_combout\ = (\u1|Equal4~4_combout\ & (((!\u1|Equal76~0_combout\ & !\u1|Equal51~0_combout\)))) # (!\u1|Equal4~4_combout\ & (((!\u1|Equal76~0_combout\ & !\u1|Equal51~0_combout\)) # (!\u1|Equal31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal4~4_combout\,
	datab => \u1|Equal31~2_combout\,
	datac => \u1|Equal76~0_combout\,
	datad => \u1|Equal51~0_combout\,
	combout => \u1|vec_l_ram~6_combout\);

-- Location: FF_X16_Y14_N21
\u1|vec_l_ram[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_l_ram~6_combout\,
	ena => \u1|vec_l_ram[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_l_ram\(1));

-- Location: LCCOMB_X14_Y14_N6
\u1|DATA~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~53_combout\ = (\u1|edo\(5) & (((\u1|vec_l_ram\(1) & !\u1|edo\(1))))) # (!\u1|edo\(5) & (\u1|DATA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA\(1),
	datab => \u1|vec_l_ram\(1),
	datac => \u1|edo\(5),
	datad => \u1|edo\(1),
	combout => \u1|DATA~53_combout\);

-- Location: LCCOMB_X16_Y16_N4
\u1|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add6~0_combout\ = \Mux7~28_combout\ $ (VCC)
-- \u1|Add6~1\ = CARRY(\Mux7~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux7~28_combout\,
	datad => VCC,
	combout => \u1|Add6~0_combout\,
	cout => \u1|Add6~1\);

-- Location: LCCOMB_X17_Y16_N22
\u1|DATA~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~51_combout\ = (!\u1|edo\(1) & ((\u1|edo\(5) & ((\u1|Add6~0_combout\))) # (!\u1|edo\(5) & (\u1|data_s\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|data_s\(1),
	datac => \u1|Add6~0_combout\,
	datad => \u1|edo\(5),
	combout => \u1|DATA~51_combout\);

-- Location: LCCOMB_X17_Y16_N28
\u1|DATA~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~50_combout\ = (\u1|edo\(1) & ((\u1|edo\(5) & (\u1|DATA\(1))) # (!\u1|edo\(5) & ((\Mux7~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|DATA\(1),
	datac => \u1|edo\(5),
	datad => \Mux7~28_combout\,
	combout => \u1|DATA~50_combout\);

-- Location: LCCOMB_X17_Y16_N12
\u1|DATA~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~52_combout\ = (\u1|edo\(2) & (\u1|edo\(3) & ((\u1|DATA~51_combout\) # (\u1|DATA~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|DATA~51_combout\,
	datad => \u1|DATA~50_combout\,
	combout => \u1|DATA~52_combout\);

-- Location: LCCOMB_X17_Y16_N10
\u1|DATA~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~54_combout\ = (\u1|DATA~52_combout\) # ((!\u1|edo\(2) & (\u1|edo\(3) & \u1|DATA~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|DATA~53_combout\,
	datad => \u1|DATA~52_combout\,
	combout => \u1|DATA~54_combout\);

-- Location: LCCOMB_X17_Y16_N16
\u1|DATA~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~55_combout\ = (\u1|edo\(0) & (\u1|edo\(4))) # (!\u1|edo\(0) & ((\u1|edo\(4) & ((\u1|DATA~54_combout\))) # (!\u1|edo\(4) & (\u1|DATA~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(4),
	datac => \u1|DATA~148_combout\,
	datad => \u1|DATA~54_combout\,
	combout => \u1|DATA~55_combout\);

-- Location: LCCOMB_X17_Y16_N2
\u1|DATA~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~64_combout\ = (\u1|edo\(0) & ((\u1|DATA~55_combout\ & ((\u1|DATA~63_combout\))) # (!\u1|DATA~55_combout\ & (\u1|DATA~49_combout\)))) # (!\u1|edo\(0) & (((\u1|DATA~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|DATA~49_combout\,
	datac => \u1|DATA~63_combout\,
	datad => \u1|DATA~55_combout\,
	combout => \u1|DATA~64_combout\);

-- Location: LCCOMB_X17_Y16_N14
\u1|DATA[1]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[1]~66_combout\ = (\u1|RS~4_combout\ & ((\u1|DATA~65_combout\ & (\u1|DATA\(1))) # (!\u1|DATA~65_combout\ & ((\u1|DATA~64_combout\))))) # (!\u1|RS~4_combout\ & (((\u1|DATA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|RS~4_combout\,
	datab => \u1|DATA~65_combout\,
	datac => \u1|DATA\(1),
	datad => \u1|DATA~64_combout\,
	combout => \u1|DATA[1]~66_combout\);

-- Location: FF_X17_Y16_N15
\u1|DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|DATA[1]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|DATA\(1));

-- Location: LCCOMB_X16_Y14_N2
\u1|vec_c_char~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~27_combout\ = ((!\u1|Equal4~4_combout\ & !\u1|Equal31~2_combout\)) # (!\u1|Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal4~4_combout\,
	datab => \u1|Equal31~2_combout\,
	datac => \u1|Equal6~0_combout\,
	combout => \u1|vec_c_char~27_combout\);

-- Location: LCCOMB_X16_Y14_N24
\u1|vec_c_char[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char[2]~40_combout\ = !\u1|vec_c_char~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|vec_c_char~27_combout\,
	combout => \u1|vec_c_char[2]~40_combout\);

-- Location: FF_X16_Y14_N25
\u1|vec_c_char[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char[2]~40_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(2));

-- Location: LCCOMB_X14_Y16_N4
\u1|DATA~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~78_combout\ = (\u1|edo\(2) & (((\u1|DATA\(2))))) # (!\u1|edo\(2) & (\u1|edo\(5) & (\u1|vec_c_char\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|vec_c_char\(2),
	datac => \u1|edo\(2),
	datad => \u1|DATA\(2),
	combout => \u1|DATA~78_combout\);

-- Location: LCCOMB_X14_Y16_N18
\u1|DATA~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~77_combout\ = (!\u1|edo\(1) & (((!\u1|edo\(2) & \u1|vec_c_char\(10))) # (!\u1|edo\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(5),
	datac => \u1|edo\(2),
	datad => \u1|vec_c_char\(10),
	combout => \u1|DATA~77_combout\);

-- Location: LCCOMB_X14_Y16_N14
\u1|DATA~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~79_combout\ = (!\u1|edo\(3) & ((\u1|DATA~77_combout\) # ((\u1|edo\(1) & \u1|DATA~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|DATA~78_combout\,
	datac => \u1|edo\(3),
	datad => \u1|DATA~77_combout\,
	combout => \u1|DATA~79_combout\);

-- Location: LCCOMB_X22_Y15_N18
\u1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add2~2_combout\ = (\Mux6~31_combout\ & (\u1|Add2~1\ & VCC)) # (!\Mux6~31_combout\ & (!\u1|Add2~1\))
-- \u1|Add2~3\ = CARRY((!\Mux6~31_combout\ & !\u1|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~31_combout\,
	datad => VCC,
	cin => \u1|Add2~1\,
	combout => \u1|Add2~2_combout\,
	cout => \u1|Add2~3\);

-- Location: LCCOMB_X18_Y15_N10
\u1|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add3~4_combout\ = (\Mux6~31_combout\ & (\u1|Add3~3\ $ (GND))) # (!\Mux6~31_combout\ & (!\u1|Add3~3\ & VCC))
-- \u1|Add3~5\ = CARRY((\Mux6~31_combout\ & !\u1|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux6~31_combout\,
	datad => VCC,
	cin => \u1|Add3~3\,
	combout => \u1|Add3~4_combout\,
	cout => \u1|Add3~5\);

-- Location: LCCOMB_X17_Y15_N22
\u1|data_s~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~14_combout\ = (\u1|process_0~27_combout\ & (\u1|Add2~2_combout\)) # (!\u1|process_0~27_combout\ & ((\u1|Add3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Add2~2_combout\,
	datac => \u1|Add3~4_combout\,
	datad => \u1|process_0~27_combout\,
	combout => \u1|data_s~14_combout\);

-- Location: LCCOMB_X18_Y15_N4
\u1|process_0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|process_0~28_combout\ = ((\Mux2~4_combout\) # ((\u1|process_0~23_combout\) # (\u1|process_0~24_combout\))) # (!\u1|process_0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|process_0~18_combout\,
	datab => \Mux2~4_combout\,
	datac => \u1|process_0~23_combout\,
	datad => \u1|process_0~24_combout\,
	combout => \u1|process_0~28_combout\);

-- Location: LCCOMB_X17_Y15_N0
\u1|data_s[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[2]~0_combout\ = (\u1|process_0~28_combout\ & (\u1|data_s~14_combout\)) # (!\u1|process_0~28_combout\ & ((\Mux6~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s~14_combout\,
	datab => \u1|process_0~28_combout\,
	datad => \Mux6~31_combout\,
	combout => \u1|data_s[2]~0_combout\);

-- Location: LCCOMB_X22_Y15_N4
\u1|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add5~0_combout\ = \Mux6~31_combout\ $ (VCC)
-- \u1|Add5~1\ = CARRY(\Mux6~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~31_combout\,
	datad => VCC,
	combout => \u1|Add5~0_combout\,
	cout => \u1|Add5~1\);

-- Location: LCCOMB_X17_Y15_N4
\u1|data_s~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~15_combout\ = (\u1|Equal0~7_combout\ & ((\u1|process_0~19_combout\ & (\u1|data_s\(2))) # (!\u1|process_0~19_combout\ & ((\u1|Add5~0_combout\))))) # (!\u1|Equal0~7_combout\ & (\u1|data_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~7_combout\,
	datab => \u1|data_s\(2),
	datac => \u1|process_0~19_combout\,
	datad => \u1|Add5~0_combout\,
	combout => \u1|data_s~15_combout\);

-- Location: LCCOMB_X17_Y15_N14
\u1|data_s~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~16_combout\ = (\u1|Equal0~7_combout\ & ((\u1|process_0~22_combout\ & ((\Mux6~31_combout\))) # (!\u1|process_0~22_combout\ & (\u1|data_s~15_combout\)))) # (!\u1|Equal0~7_combout\ & (\u1|data_s~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~7_combout\,
	datab => \u1|data_s~15_combout\,
	datac => \Mux6~31_combout\,
	datad => \u1|process_0~22_combout\,
	combout => \u1|data_s~16_combout\);

-- Location: FF_X17_Y15_N1
\u1|data_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|data_s[2]~0_combout\,
	asdata => \u1|data_s~16_combout\,
	sload => \u1|Equal0~6_combout\,
	ena => \u1|data_s[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|data_s\(2));

-- Location: LCCOMB_X14_Y16_N20
\u1|DATA~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~80_combout\ = (\u1|edo\(1) & (((\u1|DATA\(2))))) # (!\u1|edo\(1) & ((\u1|edo\(2) & ((\u1|DATA\(2)))) # (!\u1|edo\(2) & (\u1|data_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|data_s\(2),
	datac => \u1|edo\(2),
	datad => \u1|DATA\(2),
	combout => \u1|DATA~80_combout\);

-- Location: LCCOMB_X14_Y16_N30
\u1|DATA~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~81_combout\ = (\u1|DATA~79_combout\) # ((!\u1|edo\(5) & (\u1|edo\(3) & \u1|DATA~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(3),
	datac => \u1|DATA~79_combout\,
	datad => \u1|DATA~80_combout\,
	combout => \u1|DATA~81_combout\);

-- Location: FF_X16_Y14_N3
\u1|vec_c_char[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~27_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(34));

-- Location: LCCOMB_X13_Y16_N26
\u1|DATA~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~67_combout\ = (!\u1|edo\(1) & ((\u1|edo\(3) & ((\u1|vec_c_char\(10)))) # (!\u1|edo\(3) & (\u1|vec_c_char\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(34),
	datab => \u1|vec_c_char\(10),
	datac => \u1|edo\(1),
	datad => \u1|edo\(3),
	combout => \u1|DATA~67_combout\);

-- Location: LCCOMB_X16_Y14_N16
\u1|Equal45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal45~0_combout\ = (!\u1|Equal6~0_combout\) # (!\u1|Equal31~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal31~2_combout\,
	datac => \u1|Equal6~0_combout\,
	combout => \u1|Equal45~0_combout\);

-- Location: FF_X16_Y14_N17
\u1|vec_c_char[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|Equal45~0_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(32));

-- Location: LCCOMB_X18_Y14_N12
\u1|vec_c_char~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~28_combout\ = (\u1|Equal4~4_combout\ & ((\u1|Equal6~0_combout\) # ((\u1|Equal3~3_combout\ & \u1|Equal47~4_combout\)))) # (!\u1|Equal4~4_combout\ & (\u1|Equal3~3_combout\ & (\u1|Equal47~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal4~4_combout\,
	datab => \u1|Equal3~3_combout\,
	datac => \u1|Equal47~4_combout\,
	datad => \u1|Equal6~0_combout\,
	combout => \u1|vec_c_char~28_combout\);

-- Location: FF_X18_Y14_N13
\u1|vec_c_char[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~28_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(12));

-- Location: LCCOMB_X13_Y14_N28
\u1|DATA~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~68_combout\ = (\u1|edo\(1) & ((\u1|edo\(3) & ((\u1|vec_c_char\(12)))) # (!\u1|edo\(3) & (\u1|vec_c_char\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(32),
	datab => \u1|edo\(3),
	datac => \u1|vec_c_char\(12),
	datad => \u1|edo\(1),
	combout => \u1|DATA~68_combout\);

-- Location: LCCOMB_X13_Y16_N0
\u1|DATA~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~69_combout\ = (\u1|DATA~44_combout\) # ((\u1|edo\(2) & ((\u1|DATA~67_combout\) # (\u1|DATA~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~67_combout\,
	datab => \u1|DATA~68_combout\,
	datac => \u1|DATA~44_combout\,
	datad => \u1|edo\(2),
	combout => \u1|DATA~69_combout\);

-- Location: LCCOMB_X14_Y16_N28
\u1|DATA~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~70_combout\ = (\u1|DATA~69_combout\ & ((\u1|edo\(5)) # ((\u1|DATA~48_combout\ & \u1|DATA\(2))))) # (!\u1|DATA~69_combout\ & (\u1|DATA~48_combout\ & ((\u1|DATA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~69_combout\,
	datab => \u1|DATA~48_combout\,
	datac => \u1|edo\(5),
	datad => \u1|DATA\(2),
	combout => \u1|DATA~70_combout\);

-- Location: LCCOMB_X14_Y16_N22
\u1|DATA~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~149_combout\ = (!\u1|edo\(5) & (\u1|DATA\(2) & (!\u1|edo\(3) & !\u1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|DATA\(2),
	datac => \u1|edo\(3),
	datad => \u1|Equal0~0_combout\,
	combout => \u1|DATA~149_combout\);

-- Location: LCCOMB_X16_Y14_N30
\u1|vec_l_ram~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_l_ram~4_combout\ = (\Mux7~28_combout\ & (!\u1|Equal51~0_combout\)) # (!\Mux7~28_combout\ & ((!\u1|Equal76~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|Equal51~0_combout\,
	datac => \u1|Equal76~0_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|vec_l_ram~4_combout\);

-- Location: FF_X16_Y14_N31
\u1|vec_l_ram[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_l_ram~4_combout\,
	ena => \u1|vec_l_ram[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_l_ram\(2));

-- Location: LCCOMB_X14_Y16_N12
\u1|DATA~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~74_combout\ = (\u1|edo\(5) & (!\u1|edo\(1) & ((\u1|vec_l_ram\(2))))) # (!\u1|edo\(5) & (((\u1|DATA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|DATA\(2),
	datac => \u1|edo\(5),
	datad => \u1|vec_l_ram\(2),
	combout => \u1|DATA~74_combout\);

-- Location: LCCOMB_X14_Y16_N8
\u1|DATA~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~72_combout\ = (!\u1|edo\(1) & (!\u1|edo\(5) & \u1|data_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datac => \u1|edo\(5),
	datad => \u1|data_s\(2),
	combout => \u1|DATA~72_combout\);

-- Location: LCCOMB_X16_Y16_N6
\u1|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add6~2_combout\ = (\Mux6~31_combout\ & (!\u1|Add6~1\)) # (!\Mux6~31_combout\ & ((\u1|Add6~1\) # (GND)))
-- \u1|Add6~3\ = CARRY((!\u1|Add6~1\) # (!\Mux6~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~31_combout\,
	datad => VCC,
	cin => \u1|Add6~1\,
	combout => \u1|Add6~2_combout\,
	cout => \u1|Add6~3\);

-- Location: LCCOMB_X14_Y16_N6
\u1|DATA~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~71_combout\ = (\u1|edo\(1) & ((\u1|edo\(5) & (\u1|DATA\(2))) # (!\u1|edo\(5) & ((\Mux6~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|DATA\(2),
	datac => \u1|edo\(5),
	datad => \Mux6~31_combout\,
	combout => \u1|DATA~71_combout\);

-- Location: LCCOMB_X14_Y16_N10
\u1|DATA~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~73_combout\ = (\u1|DATA~72_combout\) # ((\u1|DATA~71_combout\) # ((\u1|Equal0~2_combout\ & \u1|Add6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~2_combout\,
	datab => \u1|DATA~72_combout\,
	datac => \u1|Add6~2_combout\,
	datad => \u1|DATA~71_combout\,
	combout => \u1|DATA~73_combout\);

-- Location: LCCOMB_X14_Y16_N2
\u1|DATA~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~75_combout\ = (\u1|edo\(3) & ((\u1|edo\(2) & ((\u1|DATA~73_combout\))) # (!\u1|edo\(2) & (\u1|DATA~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~74_combout\,
	datab => \u1|edo\(3),
	datac => \u1|edo\(2),
	datad => \u1|DATA~73_combout\,
	combout => \u1|DATA~75_combout\);

-- Location: LCCOMB_X14_Y16_N0
\u1|DATA~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~76_combout\ = (\u1|edo\(4) & (((\u1|edo\(0)) # (\u1|DATA~75_combout\)))) # (!\u1|edo\(4) & (\u1|DATA~149_combout\ & (!\u1|edo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~149_combout\,
	datab => \u1|edo\(4),
	datac => \u1|edo\(0),
	datad => \u1|DATA~75_combout\,
	combout => \u1|DATA~76_combout\);

-- Location: LCCOMB_X14_Y16_N24
\u1|DATA~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~82_combout\ = (\u1|edo\(0) & ((\u1|DATA~76_combout\ & (\u1|DATA~81_combout\)) # (!\u1|DATA~76_combout\ & ((\u1|DATA~70_combout\))))) # (!\u1|edo\(0) & (((\u1|DATA~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~81_combout\,
	datab => \u1|DATA~70_combout\,
	datac => \u1|edo\(0),
	datad => \u1|DATA~76_combout\,
	combout => \u1|DATA~82_combout\);

-- Location: LCCOMB_X14_Y16_N16
\u1|DATA[2]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[2]~83_combout\ = (\u1|DATA~65_combout\ & (((\u1|DATA\(2))))) # (!\u1|DATA~65_combout\ & ((\u1|RS~4_combout\ & ((\u1|DATA~82_combout\))) # (!\u1|RS~4_combout\ & (\u1|DATA\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~65_combout\,
	datab => \u1|RS~4_combout\,
	datac => \u1|DATA\(2),
	datad => \u1|DATA~82_combout\,
	combout => \u1|DATA[2]~83_combout\);

-- Location: FF_X14_Y16_N17
\u1|DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|DATA[2]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|DATA\(2));

-- Location: LCCOMB_X16_Y14_N8
\u1|Equal47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Equal47~5_combout\ = (!\u1|data_s[3]~1_combout\ & (\u1|Equal3~3_combout\ & (\u1|Equal47~3_combout\ & !\Mux6~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datab => \u1|Equal3~3_combout\,
	datac => \u1|Equal47~3_combout\,
	datad => \Mux6~31_combout\,
	combout => \u1|Equal47~5_combout\);

-- Location: FF_X16_Y14_N9
\u1|vec_c_char[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|Equal47~5_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(13));

-- Location: LCCOMB_X16_Y14_N18
\u1|vec_c_char~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~30_combout\ = (\u1|Equal6~0_combout\ & (!\Mux7~28_combout\ & ((!\u1|Equal47~4_combout\) # (!\Mux8~18_combout\)))) # (!\u1|Equal6~0_combout\ & (((!\u1|Equal47~4_combout\)) # (!\Mux8~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal6~0_combout\,
	datab => \Mux8~18_combout\,
	datac => \u1|Equal47~4_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|vec_c_char~30_combout\);

-- Location: FF_X16_Y14_N19
\u1|vec_c_char[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~30_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(19));

-- Location: LCCOMB_X14_Y14_N24
\u1|DATA~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~100_combout\ = (\u1|edo\(2) & (((\u1|edo\(1))))) # (!\u1|edo\(2) & ((\u1|edo\(1) & (\u1|vec_c_char\(19))) # (!\u1|edo\(1) & ((\u1|vec_c_char\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(19),
	datab => \u1|edo\(2),
	datac => \u1|vec_c_char\(28),
	datad => \u1|edo\(1),
	combout => \u1|DATA~100_combout\);

-- Location: FF_X17_Y14_N27
\u1|vec_c_char[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~20_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(18));

-- Location: LCCOMB_X14_Y14_N18
\u1|DATA~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~101_combout\ = (\u1|DATA~100_combout\ & ((\u1|vec_c_char\(13)) # ((!\u1|edo\(2))))) # (!\u1|DATA~100_combout\ & (((\u1|vec_c_char\(18) & \u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(13),
	datab => \u1|DATA~100_combout\,
	datac => \u1|vec_c_char\(18),
	datad => \u1|edo\(2),
	combout => \u1|DATA~101_combout\);

-- Location: LCCOMB_X17_Y14_N30
\u1|vec_c_char~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~34_combout\ = ((\u1|Equal6~0_combout\ & ((\u1|Equal31~2_combout\) # (\u1|Equal4~4_combout\)))) # (!\u1|vec_c_char~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal31~2_combout\,
	datab => \u1|vec_c_char~19_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \u1|Equal4~4_combout\,
	combout => \u1|vec_c_char~34_combout\);

-- Location: FF_X17_Y14_N31
\u1|vec_c_char[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~34_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(3));

-- Location: LCCOMB_X17_Y14_N16
\u1|vec_c_char~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~29_combout\ = (!\u1|Equal47~4_combout\ & ((\Mux7~28_combout\) # ((\Mux8~18_combout\) # (!\u1|Equal51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~28_combout\,
	datab => \u1|Equal51~0_combout\,
	datac => \Mux8~18_combout\,
	datad => \u1|Equal47~4_combout\,
	combout => \u1|vec_c_char~29_combout\);

-- Location: LCCOMB_X17_Y14_N28
\u1|vec_c_char~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~35_combout\ = (\u1|Equal6~0_combout\ & (!\u1|Equal31~2_combout\ & ((\u1|Equal4~4_combout\) # (\u1|vec_c_char~29_combout\)))) # (!\u1|Equal6~0_combout\ & (((\u1|vec_c_char~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal31~2_combout\,
	datab => \u1|Equal4~4_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \u1|vec_c_char~29_combout\,
	combout => \u1|vec_c_char~35_combout\);

-- Location: FF_X17_Y14_N29
\u1|vec_c_char[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~35_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(8));

-- Location: LCCOMB_X13_Y14_N14
\u1|DATA~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~98_combout\ = (!\u1|edo\(2) & ((\u1|edo\(1) & (\u1|vec_c_char\(3))) # (!\u1|edo\(1) & ((\u1|vec_c_char\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|vec_c_char\(3),
	datac => \u1|vec_c_char\(8),
	datad => \u1|edo\(1),
	combout => \u1|DATA~98_combout\);

-- Location: LCCOMB_X17_Y14_N8
\u1|vec_ram~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_ram~6_combout\ = (\u1|vec_c_char~19_combout\ & (!\u1|Equal47~5_combout\ & ((!\u1|Equal6~0_combout\) # (!\u1|Equal31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal31~2_combout\,
	datab => \u1|vec_c_char~19_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \u1|Equal47~5_combout\,
	combout => \u1|vec_ram~6_combout\);

-- Location: FF_X17_Y14_N9
\u1|vec_ram[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_ram~6_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_ram\(3));

-- Location: LCCOMB_X13_Y16_N2
\u1|DATA~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~96_combout\ = (\u1|edo\(1) & (((\u1|edo\(2))))) # (!\u1|edo\(1) & ((\u1|edo\(2) & (\u1|vec_c_char\(34))) # (!\u1|edo\(2) & ((\u1|DATA\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(34),
	datab => \u1|DATA\(3),
	datac => \u1|edo\(1),
	datad => \u1|edo\(2),
	combout => \u1|DATA~96_combout\);

-- Location: LCCOMB_X13_Y16_N8
\u1|DATA~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~97_combout\ = (\u1|DATA~96_combout\ & (((\u1|vec_c_char\(28)) # (!\u1|edo\(1))))) # (!\u1|DATA~96_combout\ & (\u1|vec_ram\(3) & (\u1|edo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_ram\(3),
	datab => \u1|DATA~96_combout\,
	datac => \u1|edo\(1),
	datad => \u1|vec_c_char\(28),
	combout => \u1|DATA~97_combout\);

-- Location: LCCOMB_X12_Y16_N0
\u1|DATA~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~90_combout\ = (\u1|edo\(2) & (\u1|edo\(1) & \u1|DATA\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	datad => \u1|DATA\(3),
	combout => \u1|DATA~90_combout\);

-- Location: LCCOMB_X12_Y16_N12
\u1|DATA~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~99_combout\ = (\u1|edo\(4) & ((\u1|DATA~98_combout\) # ((\u1|DATA~90_combout\)))) # (!\u1|edo\(4) & (((\u1|DATA~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~98_combout\,
	datab => \u1|edo\(4),
	datac => \u1|DATA~97_combout\,
	datad => \u1|DATA~90_combout\,
	combout => \u1|DATA~99_combout\);

-- Location: LCCOMB_X12_Y16_N26
\u1|DATA~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~102_combout\ = (\u1|edo\(3) & (!\u1|edo\(4) & (\u1|DATA~101_combout\))) # (!\u1|edo\(3) & (((\u1|DATA~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(3),
	datab => \u1|edo\(4),
	datac => \u1|DATA~101_combout\,
	datad => \u1|DATA~99_combout\,
	combout => \u1|DATA~102_combout\);

-- Location: LCCOMB_X12_Y16_N16
\u1|DATA~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~85_combout\ = (\u1|edo\(4) & ((\u1|edo\(3)))) # (!\u1|edo\(4) & (\u1|DATA\(3) & !\u1|edo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(4),
	datac => \u1|DATA\(3),
	datad => \u1|edo\(3),
	combout => \u1|DATA~85_combout\);

-- Location: LCCOMB_X12_Y16_N22
\u1|DATA~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~86_combout\ = (\u1|edo\(3) & ((\u1|DATA~85_combout\) # (\u1|edo\(2) $ (\u1|edo\(1))))) # (!\u1|edo\(3) & (\u1|DATA~85_combout\ & ((\u1|edo\(2)) # (!\u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(3),
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	datad => \u1|DATA~85_combout\,
	combout => \u1|DATA~86_combout\);

-- Location: LCCOMB_X21_Y15_N12
\u1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add1~0_combout\ = \u1|data_s[3]~1_combout\ $ (VCC)
-- \u1|Add1~1\ = CARRY(\u1|data_s[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|data_s[3]~1_combout\,
	datad => VCC,
	combout => \u1|Add1~0_combout\,
	cout => \u1|Add1~1\);

-- Location: LCCOMB_X22_Y15_N20
\u1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add2~4_combout\ = (\u1|data_s[3]~1_combout\ & ((GND) # (!\u1|Add2~3\))) # (!\u1|data_s[3]~1_combout\ & (\u1|Add2~3\ $ (GND)))
-- \u1|Add2~5\ = CARRY((\u1|data_s[3]~1_combout\) # (!\u1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datad => VCC,
	cin => \u1|Add2~3\,
	combout => \u1|Add2~4_combout\,
	cout => \u1|Add2~5\);

-- Location: LCCOMB_X18_Y15_N26
\u1|data_s[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[6]~17_combout\ = (!\u1|Equal0~6_combout\ & ((\u1|process_0~27_combout\) # (!\u1|process_0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datac => \u1|process_0~28_combout\,
	datad => \u1|process_0~27_combout\,
	combout => \u1|data_s[6]~17_combout\);

-- Location: LCCOMB_X18_Y15_N12
\u1|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add3~6_combout\ = (\u1|data_s[3]~1_combout\ & (!\u1|Add3~5\)) # (!\u1|data_s[3]~1_combout\ & ((\u1|Add3~5\) # (GND)))
-- \u1|Add3~7\ = CARRY((!\u1|Add3~5\) # (!\u1|data_s[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|data_s[3]~1_combout\,
	datad => VCC,
	cin => \u1|Add3~5\,
	combout => \u1|Add3~6_combout\,
	cout => \u1|Add3~7\);

-- Location: LCCOMB_X22_Y15_N6
\u1|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add5~2_combout\ = (\u1|data_s[3]~1_combout\ & (\u1|Add5~1\ & VCC)) # (!\u1|data_s[3]~1_combout\ & (!\u1|Add5~1\))
-- \u1|Add5~3\ = CARRY((!\u1|data_s[3]~1_combout\ & !\u1|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datad => VCC,
	cin => \u1|Add5~1\,
	combout => \u1|Add5~2_combout\,
	cout => \u1|Add5~3\);

-- Location: LCCOMB_X19_Y15_N16
\u1|data_s~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~18_combout\ = (\u1|data_s[6]~17_combout\ & (((\u1|data_s[6]~6_combout\)))) # (!\u1|data_s[6]~17_combout\ & ((\u1|data_s[6]~6_combout\ & (\u1|Add3~6_combout\)) # (!\u1|data_s[6]~6_combout\ & ((\u1|Add5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add3~6_combout\,
	datab => \u1|Add5~2_combout\,
	datac => \u1|data_s[6]~17_combout\,
	datad => \u1|data_s[6]~6_combout\,
	combout => \u1|data_s~18_combout\);

-- Location: LCCOMB_X19_Y15_N26
\u1|data_s~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~19_combout\ = (\u1|data_s[6]~17_combout\ & ((\u1|data_s~18_combout\ & ((\u1|Add2~4_combout\))) # (!\u1|data_s~18_combout\ & (\u1|Add1~0_combout\)))) # (!\u1|data_s[6]~17_combout\ & (((\u1|data_s~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add1~0_combout\,
	datab => \u1|Add2~4_combout\,
	datac => \u1|data_s[6]~17_combout\,
	datad => \u1|data_s~18_combout\,
	combout => \u1|data_s~19_combout\);

-- Location: LCCOMB_X21_Y15_N4
\u1|data_s[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[6]~20_combout\ = (!\u1|process_0~22_combout\) # (!\u1|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datad => \u1|process_0~22_combout\,
	combout => \u1|data_s[6]~20_combout\);

-- Location: LCCOMB_X21_Y15_N22
\u1|data_s[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s[3]~21_combout\ = (\u1|data_s[0]~10_combout\ & !\u1|data_s[6]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|data_s[0]~10_combout\,
	datad => \u1|data_s[6]~5_combout\,
	combout => \u1|data_s[3]~21_combout\);

-- Location: FF_X19_Y15_N1
\u1|data_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|data_s[3]~1_combout\,
	asdata => \u1|data_s~19_combout\,
	sload => \u1|data_s[6]~20_combout\,
	ena => \u1|data_s[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|data_s\(3));

-- Location: LCCOMB_X12_Y16_N4
\u1|DATA~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~87_combout\ = (\u1|edo\(2) & (((\u1|DATA\(3))))) # (!\u1|edo\(2) & ((\u1|edo\(1) & ((\u1|DATA\(3)))) # (!\u1|edo\(1) & (\u1|data_s\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s\(3),
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	datad => \u1|DATA\(3),
	combout => \u1|DATA~87_combout\);

-- Location: LCCOMB_X12_Y16_N18
\u1|DATA~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~84_combout\ = (\u1|edo\(2) & ((\u1|DATA\(3)) # (!\u1|edo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	datad => \u1|DATA\(3),
	combout => \u1|DATA~84_combout\);

-- Location: LCCOMB_X12_Y16_N14
\u1|DATA~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~88_combout\ = (\u1|DATA~86_combout\ & (((\u1|DATA~87_combout\)) # (!\u1|edo\(4)))) # (!\u1|DATA~86_combout\ & (\u1|edo\(4) & ((\u1|DATA~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~86_combout\,
	datab => \u1|edo\(4),
	datac => \u1|DATA~87_combout\,
	datad => \u1|DATA~84_combout\,
	combout => \u1|DATA~88_combout\);

-- Location: LCCOMB_X12_Y16_N30
\u1|DATA~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~93_combout\ = (\u1|data_s\(3) & (\u1|edo\(2) & (!\u1|edo\(1) & \u1|edo\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s\(3),
	datab => \u1|edo\(2),
	datac => \u1|edo\(1),
	datad => \u1|edo\(3),
	combout => \u1|DATA~93_combout\);

-- Location: LCCOMB_X12_Y16_N28
\u1|DATA~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~92_combout\ = (\u1|DATA\(3) & (((!\u1|edo\(1) & !\u1|edo\(3))) # (!\u1|edo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(2),
	datac => \u1|DATA\(3),
	datad => \u1|edo\(3),
	combout => \u1|DATA~92_combout\);

-- Location: LCCOMB_X12_Y16_N6
\u1|DATA~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~150_combout\ = (\u1|edo\(1) & (\u1|edo\(2) & (\u1|edo\(3) & \u1|data_s[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(2),
	datac => \u1|edo\(3),
	datad => \u1|data_s[3]~1_combout\,
	combout => \u1|DATA~150_combout\);

-- Location: LCCOMB_X12_Y16_N8
\u1|DATA~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~94_combout\ = (!\u1|ciclo_enable[0]~1_combout\ & ((\u1|DATA~93_combout\) # ((\u1|DATA~92_combout\) # (\u1|DATA~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~93_combout\,
	datab => \u1|DATA~92_combout\,
	datac => \u1|ciclo_enable[0]~1_combout\,
	datad => \u1|DATA~150_combout\,
	combout => \u1|DATA~94_combout\);

-- Location: LCCOMB_X16_Y16_N8
\u1|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add6~4_combout\ = (\u1|data_s[3]~1_combout\ & (\u1|Add6~3\ $ (GND))) # (!\u1|data_s[3]~1_combout\ & (!\u1|Add6~3\ & VCC))
-- \u1|Add6~5\ = CARRY((\u1|data_s[3]~1_combout\ & !\u1|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[3]~1_combout\,
	datad => VCC,
	cin => \u1|Add6~3\,
	combout => \u1|Add6~4_combout\,
	cout => \u1|Add6~5\);

-- Location: LCCOMB_X12_Y16_N2
\u1|DATA~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~91_combout\ = (\u1|DATA~89_combout\ & ((\u1|DATA~90_combout\) # ((\u1|DATA~58_combout\ & \u1|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~58_combout\,
	datab => \u1|DATA~90_combout\,
	datac => \u1|Add6~4_combout\,
	datad => \u1|DATA~89_combout\,
	combout => \u1|DATA~91_combout\);

-- Location: LCCOMB_X12_Y16_N10
\u1|DATA~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~95_combout\ = (\u1|edo\(0) & (\u1|edo\(5))) # (!\u1|edo\(0) & ((\u1|edo\(5) & ((\u1|DATA~91_combout\))) # (!\u1|edo\(5) & (\u1|DATA~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(5),
	datac => \u1|DATA~94_combout\,
	datad => \u1|DATA~91_combout\,
	combout => \u1|DATA~95_combout\);

-- Location: LCCOMB_X12_Y16_N24
\u1|DATA~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~103_combout\ = (\u1|edo\(0) & ((\u1|DATA~95_combout\ & (\u1|DATA~102_combout\)) # (!\u1|DATA~95_combout\ & ((\u1|DATA~88_combout\))))) # (!\u1|edo\(0) & (((\u1|DATA~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~102_combout\,
	datab => \u1|DATA~88_combout\,
	datac => \u1|edo\(0),
	datad => \u1|DATA~95_combout\,
	combout => \u1|DATA~103_combout\);

-- Location: LCCOMB_X12_Y16_N20
\u1|DATA[3]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[3]~104_combout\ = (\u1|RS~4_combout\ & ((\u1|DATA~65_combout\ & (\u1|DATA\(3))) # (!\u1|DATA~65_combout\ & ((\u1|DATA~103_combout\))))) # (!\u1|RS~4_combout\ & (((\u1|DATA\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|RS~4_combout\,
	datab => \u1|DATA~65_combout\,
	datac => \u1|DATA\(3),
	datad => \u1|DATA~103_combout\,
	combout => \u1|DATA[3]~104_combout\);

-- Location: FF_X12_Y16_N21
\u1|DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|DATA[3]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|DATA\(3));

-- Location: LCCOMB_X13_Y16_N6
\u1|DATA~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~107_combout\ = ((\u1|edo\(5) & (\u1|edo\(1) & \u1|edo\(2))) # (!\u1|edo\(5) & ((!\u1|edo\(2))))) # (!\u1|edo\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(4),
	datac => \u1|edo\(1),
	datad => \u1|edo\(2),
	combout => \u1|DATA~107_combout\);

-- Location: LCCOMB_X16_Y16_N10
\u1|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add6~6_combout\ = (\Mux4~30_combout\ & (!\u1|Add6~5\)) # (!\Mux4~30_combout\ & ((\u1|Add6~5\) # (GND)))
-- \u1|Add6~7\ = CARRY((!\u1|Add6~5\) # (!\Mux4~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux4~30_combout\,
	datad => VCC,
	cin => \u1|Add6~5\,
	combout => \u1|Add6~6_combout\,
	cout => \u1|Add6~7\);

-- Location: LCCOMB_X16_Y16_N30
\u1|DATA~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~151_combout\ = (!\u1|edo\(1) & (\u1|edo\(4) & (\u1|edo\(5) & \u1|Add6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(4),
	datac => \u1|edo\(5),
	datad => \u1|Add6~6_combout\,
	combout => \u1|DATA~151_combout\);

-- Location: LCCOMB_X22_Y15_N22
\u1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add2~6_combout\ = (\Mux4~30_combout\ & (\u1|Add2~5\ & VCC)) # (!\Mux4~30_combout\ & (!\u1|Add2~5\))
-- \u1|Add2~7\ = CARRY((!\Mux4~30_combout\ & !\u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~30_combout\,
	datad => VCC,
	cin => \u1|Add2~5\,
	combout => \u1|Add2~6_combout\,
	cout => \u1|Add2~7\);

-- Location: LCCOMB_X18_Y15_N14
\u1|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add3~8_combout\ = (\Mux4~30_combout\ & ((GND) # (!\u1|Add3~7\))) # (!\Mux4~30_combout\ & (\u1|Add3~7\ $ (GND)))
-- \u1|Add3~9\ = CARRY((\Mux4~30_combout\) # (!\u1|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux4~30_combout\,
	datad => VCC,
	cin => \u1|Add3~7\,
	combout => \u1|Add3~8_combout\,
	cout => \u1|Add3~9\);

-- Location: LCCOMB_X21_Y15_N14
\u1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add1~2_combout\ = (\Mux4~30_combout\ & (\u1|Add1~1\ & VCC)) # (!\Mux4~30_combout\ & (!\u1|Add1~1\))
-- \u1|Add1~3\ = CARRY((!\Mux4~30_combout\ & !\u1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux4~30_combout\,
	datad => VCC,
	cin => \u1|Add1~1\,
	combout => \u1|Add1~2_combout\,
	cout => \u1|Add1~3\);

-- Location: LCCOMB_X22_Y15_N8
\u1|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add5~4_combout\ = (\Mux4~30_combout\ & ((GND) # (!\u1|Add5~3\))) # (!\Mux4~30_combout\ & (\u1|Add5~3\ $ (GND)))
-- \u1|Add5~5\ = CARRY((\Mux4~30_combout\) # (!\u1|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~30_combout\,
	datad => VCC,
	cin => \u1|Add5~3\,
	combout => \u1|Add5~4_combout\,
	cout => \u1|Add5~5\);

-- Location: LCCOMB_X18_Y15_N0
\u1|data_s~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~22_combout\ = (\u1|data_s[6]~6_combout\ & (((\u1|data_s[6]~17_combout\)))) # (!\u1|data_s[6]~6_combout\ & ((\u1|data_s[6]~17_combout\ & (\u1|Add1~2_combout\)) # (!\u1|data_s[6]~17_combout\ & ((\u1|Add5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[6]~6_combout\,
	datab => \u1|Add1~2_combout\,
	datac => \u1|data_s[6]~17_combout\,
	datad => \u1|Add5~4_combout\,
	combout => \u1|data_s~22_combout\);

-- Location: LCCOMB_X18_Y15_N2
\u1|data_s~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~23_combout\ = (\u1|data_s[6]~6_combout\ & ((\u1|data_s~22_combout\ & (\u1|Add2~6_combout\)) # (!\u1|data_s~22_combout\ & ((\u1|Add3~8_combout\))))) # (!\u1|data_s[6]~6_combout\ & (((\u1|data_s~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add2~6_combout\,
	datab => \u1|Add3~8_combout\,
	datac => \u1|data_s[6]~6_combout\,
	datad => \u1|data_s~22_combout\,
	combout => \u1|data_s~23_combout\);

-- Location: LCCOMB_X18_Y15_N24
\u1|data_s~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~33_combout\ = (\u1|Equal0~6_combout\ & ((\u1|process_0~22_combout\ & (!\Mux4~30_combout\)) # (!\u1|process_0~22_combout\ & ((\u1|data_s~23_combout\))))) # (!\u1|Equal0~6_combout\ & (((\u1|data_s~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~6_combout\,
	datab => \Mux4~30_combout\,
	datac => \u1|process_0~22_combout\,
	datad => \u1|data_s~23_combout\,
	combout => \u1|data_s~33_combout\);

-- Location: FF_X18_Y15_N25
\u1|data_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|data_s~33_combout\,
	ena => \u1|data_s[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|data_s\(4));

-- Location: LCCOMB_X16_Y13_N20
\u1|DATA~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~105_combout\ = (\u1|edo\(1) & (((\Mux4~30_combout\) # (!\u1|edo\(4))))) # (!\u1|edo\(1) & (\u1|data_s\(4) & (\u1|edo\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|data_s\(4),
	datac => \u1|edo\(4),
	datad => \Mux4~30_combout\,
	combout => \u1|DATA~105_combout\);

-- Location: LCCOMB_X16_Y16_N22
\u1|DATA~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~106_combout\ = (\u1|edo\(2) & ((\u1|DATA~151_combout\) # ((!\u1|edo\(5) & \u1|DATA~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(5),
	datac => \u1|DATA~151_combout\,
	datad => \u1|DATA~105_combout\,
	combout => \u1|DATA~106_combout\);

-- Location: LCCOMB_X16_Y16_N24
\u1|DATA~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~108_combout\ = (\u1|DATA~106_combout\) # ((\u1|DATA~107_combout\ & \u1|DATA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~107_combout\,
	datab => \u1|DATA\(4),
	datac => \u1|DATA~106_combout\,
	combout => \u1|DATA~108_combout\);

-- Location: LCCOMB_X16_Y16_N20
\u1|DATA[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[4]~1_combout\ = (\u1|ciclo_enable[0]~1_combout\ & (\u1|DATA\(4))) # (!\u1|ciclo_enable[0]~1_combout\ & ((\u1|DATA~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|ciclo_enable[0]~1_combout\,
	datac => \u1|DATA\(4),
	datad => \u1|DATA~108_combout\,
	combout => \u1|DATA[4]~1_combout\);

-- Location: LCCOMB_X16_Y13_N2
\u1|DATA~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~114_combout\ = (\u1|edo\(5) & (((\u1|edo\(2))))) # (!\u1|edo\(5) & ((\u1|DATA\(4)) # ((\u1|edo\(1) & !\u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(2),
	datac => \u1|DATA\(4),
	datad => \u1|edo\(5),
	combout => \u1|DATA~114_combout\);

-- Location: LCCOMB_X17_Y14_N2
\u1|vec_ram~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_ram~3_combout\ = (\u1|Equal31~2_combout\ & (!\u1|Equal47~4_combout\ & (!\u1|Equal6~0_combout\))) # (!\u1|Equal31~2_combout\ & (((!\u1|Equal47~4_combout\ & !\u1|Equal6~0_combout\)) # (!\u1|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal31~2_combout\,
	datab => \u1|Equal47~4_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \u1|Equal4~4_combout\,
	combout => \u1|vec_ram~3_combout\);

-- Location: FF_X17_Y14_N3
\u1|vec_ram[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_ram~3_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_ram\(4));

-- Location: LCCOMB_X16_Y13_N4
\u1|DATA~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~113_combout\ = (\u1|edo\(1) & ((\u1|vec_ram\(4)))) # (!\u1|edo\(1) & (\u1|DATA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|DATA\(4),
	datad => \u1|vec_ram\(4),
	combout => \u1|DATA~113_combout\);

-- Location: LCCOMB_X16_Y13_N12
\u1|DATA~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~115_combout\ = (\u1|DATA~114_combout\ & ((\u1|vec_c_char\(34)) # ((!\u1|edo\(5))))) # (!\u1|DATA~114_combout\ & (((\u1|DATA~113_combout\ & \u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char\(34),
	datab => \u1|DATA~114_combout\,
	datac => \u1|DATA~113_combout\,
	datad => \u1|edo\(5),
	combout => \u1|DATA~115_combout\);

-- Location: LCCOMB_X17_Y14_N24
\u1|vec_c_char~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~32_combout\ = (\u1|Equal4~4_combout\ & (((!\u1|Equal6~0_combout\ & !\u1|Equal47~4_combout\)))) # (!\u1|Equal4~4_combout\ & (((!\u1|Equal47~4_combout\)) # (!\u1|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal7~2_combout\,
	datab => \u1|Equal4~4_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \u1|Equal47~4_combout\,
	combout => \u1|vec_c_char~32_combout\);

-- Location: FF_X17_Y14_N25
\u1|vec_c_char[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~32_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(14));

-- Location: LCCOMB_X14_Y14_N26
\u1|DATA~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~111_combout\ = (\u1|edo\(1) & ((\u1|vec_c_char\(14)))) # (!\u1|edo\(1) & (\u1|vec_c_char\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|vec_c_char\(19),
	datac => \u1|vec_c_char\(14),
	datad => \u1|edo\(1),
	combout => \u1|DATA~111_combout\);

-- Location: LCCOMB_X14_Y14_N28
\u1|vec_c_char~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~33_combout\ = (\Mux7~28_combout\ & (((!\u1|Equal6~0_combout\)))) # (!\Mux7~28_combout\ & (((!\u1|Equal47~4_combout\)) # (!\Mux8~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~18_combout\,
	datab => \u1|Equal47~4_combout\,
	datac => \u1|Equal6~0_combout\,
	datad => \Mux7~28_combout\,
	combout => \u1|vec_c_char~33_combout\);

-- Location: FF_X14_Y14_N29
\u1|vec_c_char[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~33_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(24));

-- Location: LCCOMB_X14_Y14_N30
\u1|DATA~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~112_combout\ = (\u1|edo\(5) & ((\u1|edo\(2) & (\u1|DATA~111_combout\)) # (!\u1|edo\(2) & ((\u1|vec_c_char\(24)))))) # (!\u1|edo\(5) & (((!\u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~111_combout\,
	datab => \u1|vec_c_char\(24),
	datac => \u1|edo\(5),
	datad => \u1|edo\(2),
	combout => \u1|DATA~112_combout\);

-- Location: LCCOMB_X16_Y13_N22
\u1|DATA~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~116_combout\ = (\u1|edo\(4) & (((\u1|edo\(3))))) # (!\u1|edo\(4) & ((\u1|edo\(3) & ((\u1|DATA~112_combout\))) # (!\u1|edo\(3) & (\u1|DATA~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~115_combout\,
	datab => \u1|edo\(4),
	datac => \u1|DATA~112_combout\,
	datad => \u1|edo\(3),
	combout => \u1|DATA~116_combout\);

-- Location: LCCOMB_X16_Y13_N16
\u1|DATA~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~118_combout\ = (\u1|edo\(1) & (((\u1|DATA\(4))))) # (!\u1|edo\(1) & ((\u1|DATA~117_combout\ & ((\u1|DATA\(4)))) # (!\u1|DATA~117_combout\ & (\u1|data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|data_s\(4),
	datac => \u1|DATA~117_combout\,
	datad => \u1|DATA\(4),
	combout => \u1|DATA~118_combout\);

-- Location: LCCOMB_X16_Y14_N10
\u1|vec_c_char~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_c_char~31_combout\ = ((\u1|Equal47~5_combout\) # ((\u1|Equal46~0_combout\) # (!\u1|Equal45~0_combout\))) # (!\u1|vec_c_char~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_c_char~19_combout\,
	datab => \u1|Equal47~5_combout\,
	datac => \u1|Equal46~0_combout\,
	datad => \u1|Equal45~0_combout\,
	combout => \u1|vec_c_char~31_combout\);

-- Location: FF_X16_Y14_N11
\u1|vec_c_char[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_c_char~31_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_c_char\(4));

-- Location: LCCOMB_X14_Y14_N12
\u1|DATA~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~109_combout\ = (\u1|edo\(1) & ((\u1|vec_c_char\(4)))) # (!\u1|edo\(1) & (\u1|vec_c_char\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datac => \u1|vec_c_char\(14),
	datad => \u1|vec_c_char\(4),
	combout => \u1|DATA~109_combout\);

-- Location: LCCOMB_X16_Y13_N14
\u1|DATA~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~110_combout\ = (\u1|DATA~109_combout\ & ((\u1|DATA~30_combout\) # ((\u1|Equal0~0_combout\ & \u1|DATA\(4))))) # (!\u1|DATA~109_combout\ & (((\u1|Equal0~0_combout\ & \u1|DATA\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~109_combout\,
	datab => \u1|DATA~30_combout\,
	datac => \u1|Equal0~0_combout\,
	datad => \u1|DATA\(4),
	combout => \u1|DATA~110_combout\);

-- Location: LCCOMB_X16_Y13_N30
\u1|DATA~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~119_combout\ = (\u1|DATA~116_combout\ & ((\u1|DATA~118_combout\) # ((!\u1|edo\(4))))) # (!\u1|DATA~116_combout\ & (((\u1|DATA~110_combout\ & \u1|edo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~116_combout\,
	datab => \u1|DATA~118_combout\,
	datac => \u1|DATA~110_combout\,
	datad => \u1|edo\(4),
	combout => \u1|DATA~119_combout\);

-- Location: FF_X16_Y16_N21
\u1|DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|DATA[4]~1_combout\,
	asdata => \u1|DATA~119_combout\,
	sload => \u1|edo\(0),
	ena => \u1|RS~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|DATA\(4));

-- Location: LCCOMB_X13_Y14_N0
\u1|DATA~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~120_combout\ = (!\u1|edo\(4) & (!\u1|edo\(5) & ((!\u1|edo\(3)) # (!\u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|edo\(4),
	datad => \u1|edo\(5),
	combout => \u1|DATA~120_combout\);

-- Location: LCCOMB_X16_Y14_N28
\u1|vec_ram~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_ram~4_combout\ = (\Mux7~28_combout\ & ((!\u1|Equal6~0_combout\))) # (!\Mux7~28_combout\ & (!\u1|Equal47~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux7~28_combout\,
	datac => \u1|Equal47~4_combout\,
	datad => \u1|Equal6~0_combout\,
	combout => \u1|vec_ram~4_combout\);

-- Location: FF_X16_Y14_N29
\u1|vec_ram[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_ram~4_combout\,
	ena => \u1|vec_c_char[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_ram\(5));

-- Location: LCCOMB_X14_Y14_N8
\u1|DATA~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~121_combout\ = (\u1|vec_ram\(5) & (!\u1|edo\(3) & !\u1|edo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|vec_ram\(5),
	datac => \u1|edo\(3),
	datad => \u1|edo\(2),
	combout => \u1|DATA~121_combout\);

-- Location: LCCOMB_X22_Y15_N24
\u1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add2~8_combout\ = (\Mux3~4_combout\ & (\u1|Add2~7\ $ (GND))) # (!\Mux3~4_combout\ & (!\u1|Add2~7\ & VCC))
-- \u1|Add2~9\ = CARRY((\Mux3~4_combout\ & !\u1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~4_combout\,
	datad => VCC,
	cin => \u1|Add2~7\,
	combout => \u1|Add2~8_combout\,
	cout => \u1|Add2~9\);

-- Location: LCCOMB_X21_Y15_N16
\u1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add1~4_combout\ = (\Mux3~4_combout\ & (\u1|Add1~3\ $ (GND))) # (!\Mux3~4_combout\ & (!\u1|Add1~3\ & VCC))
-- \u1|Add1~5\ = CARRY((\Mux3~4_combout\ & !\u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux3~4_combout\,
	datad => VCC,
	cin => \u1|Add1~3\,
	combout => \u1|Add1~4_combout\,
	cout => \u1|Add1~5\);

-- Location: LCCOMB_X18_Y15_N16
\u1|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add3~10_combout\ = (\Mux3~4_combout\ & (\u1|Add3~9\ & VCC)) # (!\Mux3~4_combout\ & (!\u1|Add3~9\))
-- \u1|Add3~11\ = CARRY((!\Mux3~4_combout\ & !\u1|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux3~4_combout\,
	datad => VCC,
	cin => \u1|Add3~9\,
	combout => \u1|Add3~10_combout\,
	cout => \u1|Add3~11\);

-- Location: LCCOMB_X22_Y15_N10
\u1|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add5~6_combout\ = (\Mux3~4_combout\ & (!\u1|Add5~5\)) # (!\Mux3~4_combout\ & ((\u1|Add5~5\) # (GND)))
-- \u1|Add5~7\ = CARRY((!\u1|Add5~5\) # (!\Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~4_combout\,
	datad => VCC,
	cin => \u1|Add5~5\,
	combout => \u1|Add5~6_combout\,
	cout => \u1|Add5~7\);

-- Location: LCCOMB_X21_Y15_N2
\u1|data_s~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~24_combout\ = (\u1|data_s[6]~6_combout\ & ((\u1|Add3~10_combout\) # ((\u1|data_s[6]~17_combout\)))) # (!\u1|data_s[6]~6_combout\ & (((\u1|Add5~6_combout\ & !\u1|data_s[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add3~10_combout\,
	datab => \u1|Add5~6_combout\,
	datac => \u1|data_s[6]~6_combout\,
	datad => \u1|data_s[6]~17_combout\,
	combout => \u1|data_s~24_combout\);

-- Location: LCCOMB_X21_Y15_N0
\u1|data_s~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~25_combout\ = (\u1|data_s[6]~17_combout\ & ((\u1|data_s~24_combout\ & (\u1|Add2~8_combout\)) # (!\u1|data_s~24_combout\ & ((\u1|Add1~4_combout\))))) # (!\u1|data_s[6]~17_combout\ & (((\u1|data_s~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add2~8_combout\,
	datab => \u1|Add1~4_combout\,
	datac => \u1|data_s[6]~17_combout\,
	datad => \u1|data_s~24_combout\,
	combout => \u1|data_s~25_combout\);

-- Location: LCCOMB_X21_Y15_N8
\u1|data_s~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~26_combout\ = (\u1|data_s[6]~20_combout\ & (((\u1|data_s~25_combout\)))) # (!\u1|data_s[6]~20_combout\ & (\Mux4~30_combout\ $ ((!\Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~30_combout\,
	datab => \Mux3~4_combout\,
	datac => \u1|data_s[6]~20_combout\,
	datad => \u1|data_s~25_combout\,
	combout => \u1|data_s~26_combout\);

-- Location: FF_X21_Y15_N9
\u1|data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|data_s~26_combout\,
	ena => \u1|data_s[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|data_s\(5));

-- Location: LCCOMB_X16_Y15_N16
\u1|DATA[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[5]~122_combout\ = (\u1|edo\(5) & (\u1|edo\(4))) # (!\u1|edo\(5) & ((\u1|edo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|edo\(4),
	datac => \u1|edo\(1),
	datad => \u1|edo\(5),
	combout => \u1|DATA[5]~122_combout\);

-- Location: LCCOMB_X16_Y15_N0
\u1|DATA~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~124_combout\ = (\u1|edo\(5) & (((!\u1|DATA[5]~122_combout\)))) # (!\u1|edo\(5) & ((\u1|DATA[5]~122_combout\ & ((\Mux3~4_combout\))) # (!\u1|DATA[5]~122_combout\ & (\u1|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s\(5),
	datab => \u1|edo\(5),
	datac => \Mux3~4_combout\,
	datad => \u1|DATA[5]~122_combout\,
	combout => \u1|DATA~124_combout\);

-- Location: LCCOMB_X16_Y15_N26
\u1|DATA[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[5]~123_combout\ = (\u1|edo\(5) & (((!\u1|edo\(0) & \u1|DATA~58_combout\)) # (!\u1|DATA[5]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(5),
	datac => \u1|DATA~58_combout\,
	datad => \u1|DATA[5]~122_combout\,
	combout => \u1|DATA[5]~123_combout\);

-- Location: LCCOMB_X16_Y16_N12
\u1|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add6~8_combout\ = (\Mux3~4_combout\ & ((GND) # (!\u1|Add6~7\))) # (!\Mux3~4_combout\ & (\u1|Add6~7\ $ (GND)))
-- \u1|Add6~9\ = CARRY((\Mux3~4_combout\) # (!\u1|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~4_combout\,
	datad => VCC,
	cin => \u1|Add6~7\,
	combout => \u1|Add6~8_combout\,
	cout => \u1|Add6~9\);

-- Location: LCCOMB_X16_Y15_N2
\u1|DATA~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~125_combout\ = (\u1|DATA~124_combout\ & ((\u1|DATA~121_combout\) # ((!\u1|DATA[5]~123_combout\)))) # (!\u1|DATA~124_combout\ & (((\u1|DATA[5]~123_combout\ & \u1|Add6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~121_combout\,
	datab => \u1|DATA~124_combout\,
	datac => \u1|DATA[5]~123_combout\,
	datad => \u1|Add6~8_combout\,
	combout => \u1|DATA~125_combout\);

-- Location: LCCOMB_X16_Y15_N20
\u1|DATA~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~126_combout\ = (\u1|DATA~120_combout\) # ((\u1|DATA~125_combout\ & ((\u1|DATA~89_combout\) # (\u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~89_combout\,
	datab => \u1|edo\(5),
	datac => \u1|DATA~120_combout\,
	datad => \u1|DATA~125_combout\,
	combout => \u1|DATA~126_combout\);

-- Location: LCCOMB_X16_Y15_N12
\u1|DATA[5]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[5]~127_combout\ = ((!\u1|edo\(1) & (!\u1|edo\(2) & !\u1|edo\(3)))) # (!\u1|edo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(1),
	datac => \u1|edo\(2),
	datad => \u1|edo\(3),
	combout => \u1|DATA[5]~127_combout\);

-- Location: LCCOMB_X16_Y15_N18
\u1|DATA[5]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[5]~128_combout\ = (\u1|edo\(4) & (((\u1|Equal0~0_combout\) # (!\u1|ciclo_enable[0]~2_combout\)))) # (!\u1|edo\(4) & (\u1|DATA[5]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA[5]~127_combout\,
	datab => \u1|ciclo_enable[0]~2_combout\,
	datac => \u1|Equal0~0_combout\,
	datad => \u1|edo\(4),
	combout => \u1|DATA[5]~128_combout\);

-- Location: LCCOMB_X16_Y15_N22
\u1|DATA[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[5]~22_combout\ = (\u1|edo\(0) & ((\u1|edo\(1) & (\u1|edo\(2))) # (!\u1|edo\(1) & ((!\u1|edo\(4)))))) # (!\u1|edo\(0) & (((\u1|edo\(4)) # (!\u1|edo\(2))) # (!\u1|edo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(1),
	datac => \u1|edo\(2),
	datad => \u1|edo\(4),
	combout => \u1|DATA[5]~22_combout\);

-- Location: LCCOMB_X16_Y15_N4
\u1|DATA[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[5]~23_combout\ = (\u1|edo\(0) & (\u1|edo\(4) & ((\u1|edo\(1)) # (\u1|edo\(2))))) # (!\u1|edo\(0) & (((!\u1|edo\(4)) # (!\u1|edo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(0),
	datab => \u1|edo\(1),
	datac => \u1|edo\(2),
	datad => \u1|edo\(4),
	combout => \u1|DATA[5]~23_combout\);

-- Location: LCCOMB_X16_Y15_N14
\u1|DATA[5]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[5]~154_combout\ = (\u1|edo\(3) & ((\u1|DATA[5]~23_combout\))) # (!\u1|edo\(3) & (\u1|DATA[5]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA[5]~22_combout\,
	datab => \u1|DATA[5]~23_combout\,
	datad => \u1|edo\(3),
	combout => \u1|DATA[5]~154_combout\);

-- Location: LCCOMB_X16_Y15_N28
\u1|DATA[5]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA[5]~129_combout\ = (\u1|RS~4_combout\ & ((\u1|edo\(5) & (!\u1|DATA[5]~128_combout\)) # (!\u1|edo\(5) & ((!\u1|DATA[5]~154_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|RS~4_combout\,
	datab => \u1|DATA[5]~128_combout\,
	datac => \u1|DATA[5]~154_combout\,
	datad => \u1|edo\(5),
	combout => \u1|DATA[5]~129_combout\);

-- Location: FF_X16_Y15_N21
\u1|DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|DATA~126_combout\,
	ena => \u1|DATA[5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|DATA\(5));

-- Location: LCCOMB_X18_Y15_N18
\u1|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add3~12_combout\ = (\Mux2~4_combout\ & ((GND) # (!\u1|Add3~11\))) # (!\Mux2~4_combout\ & (\u1|Add3~11\ $ (GND)))
-- \u1|Add3~13\ = CARRY((\Mux2~4_combout\) # (!\u1|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux2~4_combout\,
	datad => VCC,
	cin => \u1|Add3~11\,
	combout => \u1|Add3~12_combout\,
	cout => \u1|Add3~13\);

-- Location: LCCOMB_X22_Y15_N26
\u1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add2~10_combout\ = (\Mux2~4_combout\ & (!\u1|Add2~9\)) # (!\Mux2~4_combout\ & ((\u1|Add2~9\) # (GND)))
-- \u1|Add2~11\ = CARRY((!\u1|Add2~9\) # (!\Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~4_combout\,
	datad => VCC,
	cin => \u1|Add2~9\,
	combout => \u1|Add2~10_combout\,
	cout => \u1|Add2~11\);

-- Location: LCCOMB_X21_Y15_N18
\u1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add1~6_combout\ = (\Mux2~4_combout\ & (\u1|Add1~5\ & VCC)) # (!\Mux2~4_combout\ & (!\u1|Add1~5\))
-- \u1|Add1~7\ = CARRY((!\Mux2~4_combout\ & !\u1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~4_combout\,
	datad => VCC,
	cin => \u1|Add1~5\,
	combout => \u1|Add1~6_combout\,
	cout => \u1|Add1~7\);

-- Location: LCCOMB_X22_Y15_N12
\u1|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add5~8_combout\ = (\Mux2~4_combout\ & ((GND) # (!\u1|Add5~7\))) # (!\Mux2~4_combout\ & (\u1|Add5~7\ $ (GND)))
-- \u1|Add5~9\ = CARRY((\Mux2~4_combout\) # (!\u1|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~4_combout\,
	datad => VCC,
	cin => \u1|Add5~7\,
	combout => \u1|Add5~8_combout\,
	cout => \u1|Add5~9\);

-- Location: LCCOMB_X21_Y15_N6
\u1|data_s~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~27_combout\ = (\u1|data_s[6]~6_combout\ & (((\u1|data_s[6]~17_combout\)))) # (!\u1|data_s[6]~6_combout\ & ((\u1|data_s[6]~17_combout\ & (\u1|Add1~6_combout\)) # (!\u1|data_s[6]~17_combout\ & ((\u1|Add5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add1~6_combout\,
	datab => \u1|Add5~8_combout\,
	datac => \u1|data_s[6]~6_combout\,
	datad => \u1|data_s[6]~17_combout\,
	combout => \u1|data_s~27_combout\);

-- Location: LCCOMB_X21_Y15_N28
\u1|data_s~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~28_combout\ = (\u1|data_s[6]~6_combout\ & ((\u1|data_s~27_combout\ & ((\u1|Add2~10_combout\))) # (!\u1|data_s~27_combout\ & (\u1|Add3~12_combout\)))) # (!\u1|data_s[6]~6_combout\ & (((\u1|data_s~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add3~12_combout\,
	datab => \u1|Add2~10_combout\,
	datac => \u1|data_s[6]~6_combout\,
	datad => \u1|data_s~27_combout\,
	combout => \u1|data_s~28_combout\);

-- Location: LCCOMB_X21_Y15_N26
\u1|data_s~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~29_combout\ = (\u1|data_s[6]~20_combout\ & (((\u1|data_s~28_combout\)))) # (!\u1|data_s[6]~20_combout\ & (\Mux2~4_combout\ $ ((!\u1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~4_combout\,
	datab => \u1|LessThan2~0_combout\,
	datac => \u1|data_s[6]~20_combout\,
	datad => \u1|data_s~28_combout\,
	combout => \u1|data_s~29_combout\);

-- Location: FF_X21_Y15_N27
\u1|data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|data_s~29_combout\,
	ena => \u1|data_s[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|data_s\(6));

-- Location: LCCOMB_X17_Y15_N26
\u1|DATA~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~131_combout\ = (\u1|DATA[5]~122_combout\ & (\Mux2~4_combout\ & ((!\u1|edo\(5))))) # (!\u1|DATA[5]~122_combout\ & (((\u1|data_s\(6)) # (\u1|edo\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~4_combout\,
	datab => \u1|data_s\(6),
	datac => \u1|DATA[5]~122_combout\,
	datad => \u1|edo\(5),
	combout => \u1|DATA~131_combout\);

-- Location: LCCOMB_X16_Y15_N30
\u1|vec_ram[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|vec_ram[6]~5_combout\ = (\u1|vec_c_char[15]~22_combout\) # (\u1|vec_ram\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|vec_c_char[15]~22_combout\,
	datac => \u1|vec_ram\(6),
	combout => \u1|vec_ram[6]~5_combout\);

-- Location: FF_X16_Y15_N31
\u1|vec_ram[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|vec_ram[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|vec_ram\(6));

-- Location: LCCOMB_X16_Y15_N8
\u1|DATA~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~130_combout\ = (\u1|vec_ram\(6) & (!\u1|edo\(2) & !\u1|edo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|vec_ram\(6),
	datac => \u1|edo\(2),
	datad => \u1|edo\(3),
	combout => \u1|DATA~130_combout\);

-- Location: LCCOMB_X16_Y16_N14
\u1|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add6~10_combout\ = (\Mux2~4_combout\ & (!\u1|Add6~9\)) # (!\Mux2~4_combout\ & ((\u1|Add6~9\) # (GND)))
-- \u1|Add6~11\ = CARRY((!\u1|Add6~9\) # (!\Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux2~4_combout\,
	datad => VCC,
	cin => \u1|Add6~9\,
	combout => \u1|Add6~10_combout\,
	cout => \u1|Add6~11\);

-- Location: LCCOMB_X16_Y15_N10
\u1|DATA~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~132_combout\ = (\u1|DATA[5]~123_combout\ & ((\u1|DATA~131_combout\ & (\u1|DATA~130_combout\)) # (!\u1|DATA~131_combout\ & ((\u1|Add6~10_combout\))))) # (!\u1|DATA[5]~123_combout\ & (\u1|DATA~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA[5]~123_combout\,
	datab => \u1|DATA~131_combout\,
	datac => \u1|DATA~130_combout\,
	datad => \u1|Add6~10_combout\,
	combout => \u1|DATA~132_combout\);

-- Location: LCCOMB_X16_Y15_N6
\u1|DATA~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~152_combout\ = (\u1|DATA~132_combout\ & ((\u1|edo\(5)) # ((\u1|edo\(3) & \u1|edo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(3),
	datab => \u1|edo\(4),
	datac => \u1|edo\(5),
	datad => \u1|DATA~132_combout\,
	combout => \u1|DATA~152_combout\);

-- Location: FF_X16_Y15_N7
\u1|DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|DATA~152_combout\,
	ena => \u1|DATA[5]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|DATA\(6));

-- Location: LCCOMB_X21_Y15_N20
\u1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add1~8_combout\ = \Mux1~3_combout\ $ (!\u1|Add1~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux1~3_combout\,
	cin => \u1|Add1~7\,
	combout => \u1|Add1~8_combout\);

-- Location: LCCOMB_X22_Y15_N28
\u1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add2~12_combout\ = \u1|Add2~11\ $ (!\Mux1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~3_combout\,
	cin => \u1|Add2~11\,
	combout => \u1|Add2~12_combout\);

-- Location: LCCOMB_X22_Y15_N14
\u1|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add5~10_combout\ = \u1|Add5~9\ $ (\Mux1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~3_combout\,
	cin => \u1|Add5~9\,
	combout => \u1|Add5~10_combout\);

-- Location: LCCOMB_X18_Y15_N20
\u1|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add3~14_combout\ = \u1|Add3~13\ $ (!\Mux1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~3_combout\,
	cin => \u1|Add3~13\,
	combout => \u1|Add3~14_combout\);

-- Location: LCCOMB_X22_Y15_N30
\u1|data_s~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~30_combout\ = (\u1|data_s[6]~6_combout\ & (((\u1|Add3~14_combout\) # (\u1|data_s[6]~17_combout\)))) # (!\u1|data_s[6]~6_combout\ & (\u1|Add5~10_combout\ & ((!\u1|data_s[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s[6]~6_combout\,
	datab => \u1|Add5~10_combout\,
	datac => \u1|Add3~14_combout\,
	datad => \u1|data_s[6]~17_combout\,
	combout => \u1|data_s~30_combout\);

-- Location: LCCOMB_X22_Y15_N2
\u1|data_s~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~31_combout\ = (\u1|data_s~30_combout\ & (((\u1|Add2~12_combout\) # (!\u1|data_s[6]~17_combout\)))) # (!\u1|data_s~30_combout\ & (\u1|Add1~8_combout\ & ((\u1|data_s[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Add1~8_combout\,
	datab => \u1|Add2~12_combout\,
	datac => \u1|data_s~30_combout\,
	datad => \u1|data_s[6]~17_combout\,
	combout => \u1|data_s~31_combout\);

-- Location: LCCOMB_X22_Y15_N0
\u1|data_s~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|data_s~32_combout\ = (\u1|data_s[6]~20_combout\ & (((\u1|data_s~31_combout\)))) # (!\u1|data_s[6]~20_combout\ & (\Mux1~3_combout\ $ ((\u1|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~3_combout\,
	datab => \u1|Add4~0_combout\,
	datac => \u1|data_s[6]~20_combout\,
	datad => \u1|data_s~31_combout\,
	combout => \u1|data_s~32_combout\);

-- Location: FF_X22_Y15_N1
\u1|data_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|data_s~32_combout\,
	ena => \u1|data_s[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|data_s\(7));

-- Location: LCCOMB_X16_Y17_N22
\u1|DATA~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~140_combout\ = (\u1|DATA~117_combout\ & (((\u1|DATA\(7))))) # (!\u1|DATA~117_combout\ & (\u1|data_s\(7) & ((!\u1|edo\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s\(7),
	datab => \u1|DATA~117_combout\,
	datac => \u1|DATA\(7),
	datad => \u1|edo\(1),
	combout => \u1|DATA~140_combout\);

-- Location: LCCOMB_X16_Y17_N12
\u1|DATA~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~141_combout\ = (\u1|edo\(2) & (((\u1|DATA\(7))))) # (!\u1|edo\(2) & (!\u1|edo\(5) & ((\u1|DATA\(7)) # (!\u1|edo\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(5),
	datab => \u1|edo\(3),
	datac => \u1|DATA\(7),
	datad => \u1|edo\(2),
	combout => \u1|DATA~141_combout\);

-- Location: LCCOMB_X16_Y17_N14
\u1|DATA~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~142_combout\ = (\u1|edo\(1) & ((\u1|DATA~141_combout\) # ((\u1|edo\(3) & \u1|DATA~140_combout\)))) # (!\u1|edo\(1) & (\u1|edo\(3) & (\u1|DATA~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(3),
	datac => \u1|DATA~140_combout\,
	datad => \u1|DATA~141_combout\,
	combout => \u1|DATA~142_combout\);

-- Location: LCCOMB_X16_Y17_N20
\u1|DATA~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~133_combout\ = (\u1|edo\(3)) # ((\u1|edo\(2) & ((\u1|edo\(5)))) # (!\u1|edo\(2) & (\u1|edo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datab => \u1|edo\(2),
	datac => \u1|edo\(5),
	datad => \u1|edo\(3),
	combout => \u1|DATA~133_combout\);

-- Location: LCCOMB_X16_Y17_N30
\u1|DATA~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~134_combout\ = (\u1|DATA\(7) & !\u1|DATA~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u1|DATA\(7),
	datad => \u1|DATA~133_combout\,
	combout => \u1|DATA~134_combout\);

-- Location: LCCOMB_X16_Y17_N6
\u1|DATA~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~153_combout\ = (\u1|DATA\(7) & (((!\u1|edo\(1)) # (!\u1|edo\(2))) # (!\u1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|Equal0~1_combout\,
	datab => \u1|edo\(2),
	datac => \u1|DATA\(7),
	datad => \u1|edo\(1),
	combout => \u1|DATA~153_combout\);

-- Location: LCCOMB_X16_Y17_N24
\u1|DATA~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~135_combout\ = (\u1|edo\(1) & ((\Mux1~3_combout\))) # (!\u1|edo\(1) & (\u1|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|data_s\(7),
	datac => \Mux1~3_combout\,
	datad => \u1|edo\(1),
	combout => \u1|DATA~135_combout\);

-- Location: LCCOMB_X16_Y16_N16
\u1|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|Add6~12_combout\ = \u1|Add6~11\ $ (\Mux1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~3_combout\,
	cin => \u1|Add6~11\,
	combout => \u1|Add6~12_combout\);

-- Location: LCCOMB_X16_Y16_N2
\u1|DATA~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~136_combout\ = (\u1|edo\(1) & (\u1|DATA\(7))) # (!\u1|edo\(1) & ((\u1|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(1),
	datac => \u1|DATA\(7),
	datad => \u1|Add6~12_combout\,
	combout => \u1|DATA~136_combout\);

-- Location: LCCOMB_X16_Y16_N28
\u1|DATA~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~137_combout\ = (\u1|edo\(2) & ((\u1|edo\(5) & ((\u1|DATA~136_combout\))) # (!\u1|edo\(5) & (\u1|DATA~135_combout\)))) # (!\u1|edo\(2) & (\u1|edo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(5),
	datac => \u1|DATA~135_combout\,
	datad => \u1|DATA~136_combout\,
	combout => \u1|DATA~137_combout\);

-- Location: LCCOMB_X16_Y16_N18
\u1|DATA~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~138_combout\ = (\u1|edo\(3) & ((\u1|edo\(2) & ((\u1|DATA~137_combout\))) # (!\u1|edo\(2) & (\u1|DATA\(7) & !\u1|DATA~137_combout\)))) # (!\u1|edo\(3) & (((\u1|DATA\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|edo\(2),
	datab => \u1|edo\(3),
	datac => \u1|DATA\(7),
	datad => \u1|DATA~137_combout\,
	combout => \u1|DATA~138_combout\);

-- Location: LCCOMB_X16_Y16_N0
\u1|DATA~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~139_combout\ = (\u1|edo\(0) & (((\u1|edo\(4))))) # (!\u1|edo\(0) & ((\u1|edo\(4) & ((\u1|DATA~138_combout\))) # (!\u1|edo\(4) & (\u1|DATA~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~153_combout\,
	datab => \u1|edo\(0),
	datac => \u1|edo\(4),
	datad => \u1|DATA~138_combout\,
	combout => \u1|DATA~139_combout\);

-- Location: LCCOMB_X16_Y16_N26
\u1|DATA~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u1|DATA~143_combout\ = (\u1|edo\(0) & ((\u1|DATA~139_combout\ & (\u1|DATA~142_combout\)) # (!\u1|DATA~139_combout\ & ((\u1|DATA~134_combout\))))) # (!\u1|edo\(0) & (((\u1|DATA~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|DATA~142_combout\,
	datab => \u1|edo\(0),
	datac => \u1|DATA~134_combout\,
	datad => \u1|DATA~139_combout\,
	combout => \u1|DATA~143_combout\);

-- Location: FF_X16_Y16_N27
\u1|DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u1|DATA~143_combout\,
	ena => \u1|RS~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|DATA\(7));

-- Location: LCCOMB_X23_Y11_N2
\u7|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~0_combout\ = \u7|counter\(0) $ (VCC)
-- \u7|Add0~1\ = CARRY(\u7|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|counter\(0),
	datad => VCC,
	combout => \u7|Add0~0_combout\,
	cout => \u7|Add0~1\);

-- Location: LCCOMB_X23_Y11_N0
\u7|counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|counter~5_combout\ = (\u7|Add0~0_combout\ & !\u7|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Add0~0_combout\,
	datad => \u7|Equal0~2_combout\,
	combout => \u7|counter~5_combout\);

-- Location: FF_X23_Y11_N1
\u7|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|counter~5_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(0));

-- Location: LCCOMB_X23_Y11_N4
\u7|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~2_combout\ = (\u7|counter\(1) & (!\u7|Add0~1\)) # (!\u7|counter\(1) & ((\u7|Add0~1\) # (GND)))
-- \u7|Add0~3\ = CARRY((!\u7|Add0~1\) # (!\u7|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|counter\(1),
	datad => VCC,
	cin => \u7|Add0~1\,
	combout => \u7|Add0~2_combout\,
	cout => \u7|Add0~3\);

-- Location: FF_X23_Y11_N5
\u7|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|Add0~2_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(1));

-- Location: LCCOMB_X24_Y11_N10
\u7|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Equal0~0_combout\ = (!\u7|counter\(0) & (!\u7|counter\(8) & (!\u7|counter\(1) & \u7|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(0),
	datab => \u7|counter\(8),
	datac => \u7|counter\(1),
	datad => \u7|counter\(9),
	combout => \u7|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y11_N28
\u7|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Equal0~1_combout\ = (\u7|counter\(5) & (\u7|counter\(4) & (!\u7|counter\(6) & \u7|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(5),
	datab => \u7|counter\(4),
	datac => \u7|counter\(6),
	datad => \u7|counter\(7),
	combout => \u7|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y11_N26
\u7|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Equal0~2_combout\ = (\u7|Equal0~0_combout\ & (\u7|Equal0~1_combout\ & (\u7|counter\(3) & \u7|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal0~0_combout\,
	datab => \u7|Equal0~1_combout\,
	datac => \u7|counter\(3),
	datad => \u7|counter\(2),
	combout => \u7|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y11_N6
\u7|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~4_combout\ = (\u7|counter\(2) & (\u7|Add0~3\ $ (GND))) # (!\u7|counter\(2) & (!\u7|Add0~3\ & VCC))
-- \u7|Add0~5\ = CARRY((\u7|counter\(2) & !\u7|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(2),
	datad => VCC,
	cin => \u7|Add0~3\,
	combout => \u7|Add0~4_combout\,
	cout => \u7|Add0~5\);

-- Location: LCCOMB_X24_Y11_N2
\u7|counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|counter~4_combout\ = (!\u7|Equal0~2_combout\ & \u7|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Equal0~2_combout\,
	datac => \u7|Add0~4_combout\,
	combout => \u7|counter~4_combout\);

-- Location: FF_X24_Y11_N3
\u7|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|counter~4_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(2));

-- Location: LCCOMB_X23_Y11_N8
\u7|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~6_combout\ = (\u7|counter\(3) & (!\u7|Add0~5\)) # (!\u7|counter\(3) & ((\u7|Add0~5\) # (GND)))
-- \u7|Add0~7\ = CARRY((!\u7|Add0~5\) # (!\u7|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(3),
	datad => VCC,
	cin => \u7|Add0~5\,
	combout => \u7|Add0~6_combout\,
	cout => \u7|Add0~7\);

-- Location: LCCOMB_X23_Y11_N26
\u7|counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|counter~3_combout\ = (\u7|Add0~6_combout\ & !\u7|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|Add0~6_combout\,
	datad => \u7|Equal0~2_combout\,
	combout => \u7|counter~3_combout\);

-- Location: FF_X23_Y11_N27
\u7|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|counter~3_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(3));

-- Location: LCCOMB_X23_Y11_N10
\u7|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~8_combout\ = (\u7|counter\(4) & (\u7|Add0~7\ $ (GND))) # (!\u7|counter\(4) & (!\u7|Add0~7\ & VCC))
-- \u7|Add0~9\ = CARRY((\u7|counter\(4) & !\u7|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|counter\(4),
	datad => VCC,
	cin => \u7|Add0~7\,
	combout => \u7|Add0~8_combout\,
	cout => \u7|Add0~9\);

-- Location: LCCOMB_X23_Y11_N28
\u7|counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|counter~2_combout\ = (\u7|Add0~8_combout\ & !\u7|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|Add0~8_combout\,
	datad => \u7|Equal0~2_combout\,
	combout => \u7|counter~2_combout\);

-- Location: FF_X23_Y11_N29
\u7|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|counter~2_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(4));

-- Location: LCCOMB_X23_Y11_N12
\u7|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~10_combout\ = (\u7|counter\(5) & (!\u7|Add0~9\)) # (!\u7|counter\(5) & ((\u7|Add0~9\) # (GND)))
-- \u7|Add0~11\ = CARRY((!\u7|Add0~9\) # (!\u7|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(5),
	datad => VCC,
	cin => \u7|Add0~9\,
	combout => \u7|Add0~10_combout\,
	cout => \u7|Add0~11\);

-- Location: LCCOMB_X23_Y11_N22
\u7|counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|counter~1_combout\ = (\u7|Add0~10_combout\ & !\u7|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u7|Add0~10_combout\,
	datad => \u7|Equal0~2_combout\,
	combout => \u7|counter~1_combout\);

-- Location: FF_X23_Y11_N23
\u7|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|counter~1_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(5));

-- Location: LCCOMB_X23_Y11_N14
\u7|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~12_combout\ = (\u7|counter\(6) & (\u7|Add0~11\ $ (GND))) # (!\u7|counter\(6) & (!\u7|Add0~11\ & VCC))
-- \u7|Add0~13\ = CARRY((\u7|counter\(6) & !\u7|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|counter\(6),
	datad => VCC,
	cin => \u7|Add0~11\,
	combout => \u7|Add0~12_combout\,
	cout => \u7|Add0~13\);

-- Location: FF_X23_Y11_N15
\u7|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|Add0~12_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(6));

-- Location: LCCOMB_X23_Y11_N16
\u7|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~14_combout\ = (\u7|counter\(7) & (!\u7|Add0~13\)) # (!\u7|counter\(7) & ((\u7|Add0~13\) # (GND)))
-- \u7|Add0~15\ = CARRY((!\u7|Add0~13\) # (!\u7|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|counter\(7),
	datad => VCC,
	cin => \u7|Add0~13\,
	combout => \u7|Add0~14_combout\,
	cout => \u7|Add0~15\);

-- Location: LCCOMB_X23_Y11_N24
\u7|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|counter~0_combout\ = (\u7|Add0~14_combout\ & !\u7|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Add0~14_combout\,
	datad => \u7|Equal0~2_combout\,
	combout => \u7|counter~0_combout\);

-- Location: FF_X23_Y11_N25
\u7|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|counter~0_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(7));

-- Location: LCCOMB_X23_Y11_N18
\u7|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~16_combout\ = (\u7|counter\(8) & (\u7|Add0~15\ $ (GND))) # (!\u7|counter\(8) & (!\u7|Add0~15\ & VCC))
-- \u7|Add0~17\ = CARRY((\u7|counter\(8) & !\u7|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|counter\(8),
	datad => VCC,
	cin => \u7|Add0~15\,
	combout => \u7|Add0~16_combout\,
	cout => \u7|Add0~17\);

-- Location: FF_X23_Y11_N19
\u7|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|Add0~16_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(8));

-- Location: LCCOMB_X23_Y11_N20
\u7|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|Add0~18_combout\ = \u7|counter\(9) $ (\u7|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(9),
	cin => \u7|Add0~17\,
	combout => \u7|Add0~18_combout\);

-- Location: LCCOMB_X23_Y11_N30
\u7|counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|counter~6_combout\ = (\u7|Add0~18_combout\ & !\u7|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|Add0~18_combout\,
	datad => \u7|Equal0~2_combout\,
	combout => \u7|counter~6_combout\);

-- Location: FF_X23_Y11_N31
\u7|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|counter~6_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|counter\(9));

-- Location: LCCOMB_X24_Y12_N12
\process_4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_4~1_combout\ = (!\U4|TEMP\(7) & !\U4|TEMP\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(7),
	datad => \U4|TEMP\(6),
	combout => \process_4~1_combout\);

-- Location: LCCOMB_X17_Y17_N24
\LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = (!\U4|TEMP\(4) & !\U4|TEMP\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|TEMP\(4),
	datad => \U4|TEMP\(3),
	combout => \LessThan2~0_combout\);

-- Location: LCCOMB_X17_Y12_N30
\LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan2~1_combout\ = (\LessThan2~0_combout\ & (((!\U4|TEMP\(0) & !\U4|TEMP\(1))) # (!\U4|TEMP\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(2),
	datab => \LessThan2~0_combout\,
	datac => \U4|TEMP\(0),
	datad => \U4|TEMP\(1),
	combout => \LessThan2~1_combout\);

-- Location: LCCOMB_X17_Y12_N2
\LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan6~0_combout\ = (\U4|TEMP\(1) & \U4|TEMP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(1),
	datac => \U4|TEMP\(0),
	combout => \LessThan6~0_combout\);

-- Location: LCCOMB_X17_Y12_N0
\process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_4~0_combout\ = ((\LessThan2~0_combout\ & ((!\LessThan6~0_combout\) # (!\U4|TEMP\(2))))) # (!\U4|TEMP\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|TEMP\(5),
	datab => \LessThan2~0_combout\,
	datac => \U4|TEMP\(2),
	datad => \LessThan6~0_combout\,
	combout => \process_4~0_combout\);

-- Location: LCCOMB_X26_Y12_N28
\LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (\u3|day_count\(4) & ((\u3|day_count\(3)) # ((\u3|day_count\(1)) # (\u3|day_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|day_count\(3),
	datab => \u3|day_count\(1),
	datac => \u3|day_count\(4),
	datad => \u3|day_count\(2),
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\Velocidad~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Velocidad~8_combout\ = (!\LessThan0~0_combout\ & (((\U4|TEMP\(7)) # (\U4|TEMP\(6))) # (!\process_4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_4~0_combout\,
	datab => \LessThan0~0_combout\,
	datac => \U4|TEMP\(7),
	datad => \U4|TEMP\(6),
	combout => \Velocidad~8_combout\);

-- Location: LCCOMB_X24_Y12_N24
\Velocidad~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Velocidad~4_combout\ = (\Velocidad~8_combout\ & (((!\LessThan2~1_combout\ & \U4|TEMP\(5))) # (!\process_4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_4~1_combout\,
	datab => \LessThan2~1_combout\,
	datac => \U4|TEMP\(5),
	datad => \Velocidad~8_combout\,
	combout => \Velocidad~4_combout\);

-- Location: LCCOMB_X24_Y12_N20
\Velocidad[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Velocidad[7]~feeder_combout\ = \Velocidad~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Velocidad~4_combout\,
	combout => \Velocidad[7]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N26
\process_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_4~2_combout\ = (\U4|TEMP\(4) & (\U4|TEMP\(2) & \U4|TEMP\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|TEMP\(4),
	datac => \U4|TEMP\(2),
	datad => \U4|TEMP\(3),
	combout => \process_4~2_combout\);

-- Location: LCCOMB_X24_Y12_N18
\Velocidad[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Velocidad[3]~5_combout\ = ((\U4|TEMP\(5)) # ((\process_4~2_combout\) # (!\LessThan0~0_combout\))) # (!\process_4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_4~1_combout\,
	datab => \U4|TEMP\(5),
	datac => \process_4~2_combout\,
	datad => \LessThan0~0_combout\,
	combout => \Velocidad[3]~5_combout\);

-- Location: FF_X24_Y12_N21
\Velocidad[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Velocidad[7]~feeder_combout\,
	ena => \Velocidad[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Velocidad(7));

-- Location: LCCOMB_X24_Y12_N22
\Velocidad[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Velocidad[6]~feeder_combout\ = \Velocidad~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Velocidad~8_combout\,
	combout => \Velocidad[6]~feeder_combout\);

-- Location: FF_X24_Y12_N23
\Velocidad[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Velocidad[6]~feeder_combout\,
	ena => \Velocidad[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Velocidad(6));

-- Location: FF_X24_Y12_N25
\Velocidad[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Velocidad~4_combout\,
	ena => \Velocidad[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Velocidad(5));

-- Location: LCCOMB_X24_Y12_N28
\process_4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_4~3_combout\ = ((\LessThan6~0_combout\) # ((\U4|TEMP\(5)) # (!\process_4~1_combout\))) # (!\process_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_4~2_combout\,
	datab => \LessThan6~0_combout\,
	datac => \U4|TEMP\(5),
	datad => \process_4~1_combout\,
	combout => \process_4~3_combout\);

-- Location: LCCOMB_X24_Y12_N6
\Velocidad~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Velocidad~6_combout\ = (\LessThan0~0_combout\ & \process_4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan0~0_combout\,
	datad => \process_4~3_combout\,
	combout => \Velocidad~6_combout\);

-- Location: FF_X24_Y12_N7
\Velocidad[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Velocidad~6_combout\,
	ena => \Velocidad[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Velocidad(4));

-- Location: LCCOMB_X24_Y12_N8
\Velocidad~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Velocidad~9_combout\ = ((\LessThan0~0_combout\) # ((\U4|TEMP\(7)) # (\U4|TEMP\(6)))) # (!\process_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_4~0_combout\,
	datab => \LessThan0~0_combout\,
	datac => \U4|TEMP\(7),
	datad => \U4|TEMP\(6),
	combout => \Velocidad~9_combout\);

-- Location: FF_X24_Y12_N9
\Velocidad[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Velocidad~9_combout\,
	ena => \Velocidad[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Velocidad(3));

-- Location: FF_X24_Y11_N15
\Velocidad[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \LessThan0~0_combout\,
	sload => VCC,
	ena => \Velocidad[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Velocidad(2));

-- Location: LCCOMB_X24_Y12_N26
\Velocidad~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Velocidad~7_combout\ = (\LessThan0~0_combout\ & !\process_4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan0~0_combout\,
	datad => \process_4~3_combout\,
	combout => \Velocidad~7_combout\);

-- Location: FF_X24_Y12_N27
\Velocidad[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Velocidad~7_combout\,
	ena => \Velocidad[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Velocidad(0));

-- Location: LCCOMB_X24_Y11_N4
\u7|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~0_combout\ = (!\u7|counter\(0) & (!\u7|counter\(1) & Velocidad(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(0),
	datac => \u7|counter\(1),
	datad => Velocidad(0),
	combout => \u7|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y11_N12
\u7|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~2_cout\ = CARRY(\u7|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|LessThan0~0_combout\,
	datad => VCC,
	cout => \u7|LessThan0~2_cout\);

-- Location: LCCOMB_X24_Y11_N14
\u7|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~4_cout\ = CARRY((Velocidad(2) & ((\u7|counter\(2)) # (!\u7|LessThan0~2_cout\))) # (!Velocidad(2) & (\u7|counter\(2) & !\u7|LessThan0~2_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Velocidad(2),
	datab => \u7|counter\(2),
	datad => VCC,
	cin => \u7|LessThan0~2_cout\,
	cout => \u7|LessThan0~4_cout\);

-- Location: LCCOMB_X24_Y11_N16
\u7|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~6_cout\ = CARRY((\u7|counter\(3) & (Velocidad(3) & !\u7|LessThan0~4_cout\)) # (!\u7|counter\(3) & ((Velocidad(3)) # (!\u7|LessThan0~4_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(3),
	datab => Velocidad(3),
	datad => VCC,
	cin => \u7|LessThan0~4_cout\,
	cout => \u7|LessThan0~6_cout\);

-- Location: LCCOMB_X24_Y11_N18
\u7|LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~8_cout\ = CARRY((Velocidad(4) & (\u7|counter\(4) & !\u7|LessThan0~6_cout\)) # (!Velocidad(4) & ((\u7|counter\(4)) # (!\u7|LessThan0~6_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Velocidad(4),
	datab => \u7|counter\(4),
	datad => VCC,
	cin => \u7|LessThan0~6_cout\,
	cout => \u7|LessThan0~8_cout\);

-- Location: LCCOMB_X24_Y11_N20
\u7|LessThan0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~10_cout\ = CARRY((\u7|counter\(5) & (!Velocidad(5) & !\u7|LessThan0~8_cout\)) # (!\u7|counter\(5) & ((!\u7|LessThan0~8_cout\) # (!Velocidad(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u7|counter\(5),
	datab => Velocidad(5),
	datad => VCC,
	cin => \u7|LessThan0~8_cout\,
	cout => \u7|LessThan0~10_cout\);

-- Location: LCCOMB_X24_Y11_N22
\u7|LessThan0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~12_cout\ = CARRY((Velocidad(6) & ((\u7|counter\(6)) # (!\u7|LessThan0~10_cout\))) # (!Velocidad(6) & (\u7|counter\(6) & !\u7|LessThan0~10_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Velocidad(6),
	datab => \u7|counter\(6),
	datad => VCC,
	cin => \u7|LessThan0~10_cout\,
	cout => \u7|LessThan0~12_cout\);

-- Location: LCCOMB_X24_Y11_N24
\u7|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~13_combout\ = (\u7|counter\(7) & (!\u7|LessThan0~12_cout\ & Velocidad(7))) # (!\u7|counter\(7) & ((Velocidad(7)) # (!\u7|LessThan0~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u7|counter\(7),
	datad => Velocidad(7),
	cin => \u7|LessThan0~12_cout\,
	combout => \u7|LessThan0~13_combout\);

-- Location: LCCOMB_X24_Y11_N8
\u7|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u7|LessThan0~15_combout\ = (!\u7|counter\(9) & (!\u7|counter\(8) & \u7|LessThan0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u7|counter\(9),
	datac => \u7|counter\(8),
	datad => \u7|LessThan0~13_combout\,
	combout => \u7|LessThan0~15_combout\);

-- Location: FF_X24_Y11_N9
\u7|pwm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \u7|LessThan0~15_combout\,
	clrn => \Start~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|pwm~q\);

-- Location: LCCOMB_X23_Y7_N0
\U5|count[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[0]~15_combout\ = \U5|count\(0) $ (VCC)
-- \U5|count[0]~16\ = CARRY(\U5|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|count\(0),
	datad => VCC,
	combout => \U5|count[0]~15_combout\,
	cout => \U5|count[0]~16\);

-- Location: FF_X23_Y7_N1
\U5|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[0]~15_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(0));

-- Location: LCCOMB_X23_Y7_N2
\U5|count[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[1]~17_combout\ = (\U5|count\(1) & (!\U5|count[0]~16\)) # (!\U5|count\(1) & ((\U5|count[0]~16\) # (GND)))
-- \U5|count[1]~18\ = CARRY((!\U5|count[0]~16\) # (!\U5|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count\(1),
	datad => VCC,
	cin => \U5|count[0]~16\,
	combout => \U5|count[1]~17_combout\,
	cout => \U5|count[1]~18\);

-- Location: FF_X23_Y7_N3
\U5|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[1]~17_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(1));

-- Location: LCCOMB_X23_Y7_N4
\U5|count[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[2]~19_combout\ = (\U5|count\(2) & (\U5|count[1]~18\ $ (GND))) # (!\U5|count\(2) & (!\U5|count[1]~18\ & VCC))
-- \U5|count[2]~20\ = CARRY((\U5|count\(2) & !\U5|count[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count\(2),
	datad => VCC,
	cin => \U5|count[1]~18\,
	combout => \U5|count[2]~19_combout\,
	cout => \U5|count[2]~20\);

-- Location: FF_X23_Y7_N5
\U5|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[2]~19_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(2));

-- Location: LCCOMB_X23_Y7_N6
\U5|count[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[3]~21_combout\ = (\U5|count\(3) & (!\U5|count[2]~20\)) # (!\U5|count\(3) & ((\U5|count[2]~20\) # (GND)))
-- \U5|count[3]~22\ = CARRY((!\U5|count[2]~20\) # (!\U5|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(3),
	datad => VCC,
	cin => \U5|count[2]~20\,
	combout => \U5|count[3]~21_combout\,
	cout => \U5|count[3]~22\);

-- Location: FF_X23_Y7_N7
\U5|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[3]~21_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(3));

-- Location: LCCOMB_X23_Y7_N8
\U5|count[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[4]~23_combout\ = (\U5|count\(4) & (\U5|count[3]~22\ $ (GND))) # (!\U5|count\(4) & (!\U5|count[3]~22\ & VCC))
-- \U5|count[4]~24\ = CARRY((\U5|count\(4) & !\U5|count[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(4),
	datad => VCC,
	cin => \U5|count[3]~22\,
	combout => \U5|count[4]~23_combout\,
	cout => \U5|count[4]~24\);

-- Location: FF_X22_Y7_N17
\U5|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U5|count[4]~23_combout\,
	sclr => \U5|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(4));

-- Location: LCCOMB_X23_Y7_N10
\U5|count[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[5]~25_combout\ = (\U5|count\(5) & (!\U5|count[4]~24\)) # (!\U5|count\(5) & ((\U5|count[4]~24\) # (GND)))
-- \U5|count[5]~26\ = CARRY((!\U5|count[4]~24\) # (!\U5|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(5),
	datad => VCC,
	cin => \U5|count[4]~24\,
	combout => \U5|count[5]~25_combout\,
	cout => \U5|count[5]~26\);

-- Location: FF_X22_Y7_N15
\U5|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U5|count[5]~25_combout\,
	sclr => \U5|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(5));

-- Location: LCCOMB_X23_Y7_N12
\U5|count[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[6]~27_combout\ = (\U5|count\(6) & (\U5|count[5]~26\ $ (GND))) # (!\U5|count\(6) & (!\U5|count[5]~26\ & VCC))
-- \U5|count[6]~28\ = CARRY((\U5|count\(6) & !\U5|count[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(6),
	datad => VCC,
	cin => \U5|count[5]~26\,
	combout => \U5|count[6]~27_combout\,
	cout => \U5|count[6]~28\);

-- Location: FF_X22_Y7_N27
\U5|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U5|count[6]~27_combout\,
	sclr => \U5|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(6));

-- Location: LCCOMB_X23_Y7_N14
\U5|count[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[7]~29_combout\ = (\U5|count\(7) & (!\U5|count[6]~28\)) # (!\U5|count\(7) & ((\U5|count[6]~28\) # (GND)))
-- \U5|count[7]~30\ = CARRY((!\U5|count[6]~28\) # (!\U5|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(7),
	datad => VCC,
	cin => \U5|count[6]~28\,
	combout => \U5|count[7]~29_combout\,
	cout => \U5|count[7]~30\);

-- Location: FF_X22_Y7_N11
\U5|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U5|count[7]~29_combout\,
	sclr => \U5|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(7));

-- Location: LCCOMB_X23_Y7_N16
\U5|count[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[8]~31_combout\ = (\U5|count\(8) & (\U5|count[7]~30\ $ (GND))) # (!\U5|count\(8) & (!\U5|count[7]~30\ & VCC))
-- \U5|count[8]~32\ = CARRY((\U5|count\(8) & !\U5|count[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count\(8),
	datad => VCC,
	cin => \U5|count[7]~30\,
	combout => \U5|count[8]~31_combout\,
	cout => \U5|count[8]~32\);

-- Location: FF_X22_Y7_N5
\U5|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U5|count[8]~31_combout\,
	sclr => \U5|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(8));

-- Location: LCCOMB_X23_Y7_N18
\U5|count[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[9]~33_combout\ = (\U5|count\(9) & (!\U5|count[8]~32\)) # (!\U5|count\(9) & ((\U5|count[8]~32\) # (GND)))
-- \U5|count[9]~34\ = CARRY((!\U5|count[8]~32\) # (!\U5|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count\(9),
	datad => VCC,
	cin => \U5|count[8]~32\,
	combout => \U5|count[9]~33_combout\,
	cout => \U5|count[9]~34\);

-- Location: FF_X23_Y7_N19
\U5|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[9]~33_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(9));

-- Location: LCCOMB_X23_Y7_N20
\U5|count[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[10]~35_combout\ = (\U5|count\(10) & (\U5|count[9]~34\ $ (GND))) # (!\U5|count\(10) & (!\U5|count[9]~34\ & VCC))
-- \U5|count[10]~36\ = CARRY((\U5|count\(10) & !\U5|count[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count\(10),
	datad => VCC,
	cin => \U5|count[9]~34\,
	combout => \U5|count[10]~35_combout\,
	cout => \U5|count[10]~36\);

-- Location: FF_X23_Y7_N21
\U5|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[10]~35_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(10));

-- Location: LCCOMB_X23_Y7_N22
\U5|count[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[11]~37_combout\ = (\U5|count\(11) & (!\U5|count[10]~36\)) # (!\U5|count\(11) & ((\U5|count[10]~36\) # (GND)))
-- \U5|count[11]~38\ = CARRY((!\U5|count[10]~36\) # (!\U5|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(11),
	datad => VCC,
	cin => \U5|count[10]~36\,
	combout => \U5|count[11]~37_combout\,
	cout => \U5|count[11]~38\);

-- Location: FF_X23_Y7_N23
\U5|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[11]~37_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(11));

-- Location: LCCOMB_X23_Y7_N24
\U5|count[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[12]~39_combout\ = (\U5|count\(12) & (\U5|count[11]~38\ $ (GND))) # (!\U5|count\(12) & (!\U5|count[11]~38\ & VCC))
-- \U5|count[12]~40\ = CARRY((\U5|count\(12) & !\U5|count[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count\(12),
	datad => VCC,
	cin => \U5|count[11]~38\,
	combout => \U5|count[12]~39_combout\,
	cout => \U5|count[12]~40\);

-- Location: FF_X23_Y7_N25
\U5|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[12]~39_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(12));

-- Location: LCCOMB_X23_Y7_N26
\U5|count[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[13]~41_combout\ = (\U5|count\(13) & (!\U5|count[12]~40\)) # (!\U5|count\(13) & ((\U5|count[12]~40\) # (GND)))
-- \U5|count[13]~42\ = CARRY((!\U5|count[12]~40\) # (!\U5|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(13),
	datad => VCC,
	cin => \U5|count[12]~40\,
	combout => \U5|count[13]~41_combout\,
	cout => \U5|count[13]~42\);

-- Location: FF_X23_Y7_N27
\U5|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[13]~41_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(13));

-- Location: LCCOMB_X23_Y7_N28
\U5|count[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count[14]~43_combout\ = \U5|count[13]~42\ $ (!\U5|count\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U5|count\(14),
	cin => \U5|count[13]~42\,
	combout => \U5|count[14]~43_combout\);

-- Location: FF_X23_Y7_N29
\U5|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|count[14]~43_combout\,
	sclr => \U5|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count\(14));

-- Location: LCCOMB_X23_Y7_N30
\U5|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan0~0_combout\ = (((!\U5|count\(1)) # (!\U5|count\(2))) # (!\U5|count\(0))) # (!\U5|count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(3),
	datab => \U5|count\(0),
	datac => \U5|count\(2),
	datad => \U5|count\(1),
	combout => \U5|LessThan0~0_combout\);

-- Location: LCCOMB_X22_Y7_N24
\U5|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan0~1_combout\ = ((!\U5|count\(4) & \U5|LessThan0~0_combout\)) # (!\U5|count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(5),
	datab => \U5|count\(4),
	datac => \U5|LessThan0~0_combout\,
	combout => \U5|LessThan0~1_combout\);

-- Location: LCCOMB_X22_Y7_N18
\U5|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan0~2_combout\ = ((!\U5|count\(7) & (!\U5|count\(6) & \U5|LessThan0~1_combout\))) # (!\U5|count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(7),
	datab => \U5|count\(8),
	datac => \U5|count\(6),
	datad => \U5|LessThan0~1_combout\,
	combout => \U5|LessThan0~2_combout\);

-- Location: LCCOMB_X22_Y7_N28
\U5|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan0~3_combout\ = (!\U5|count\(11) & (((!\U5|count\(9) & \U5|LessThan0~2_combout\)) # (!\U5|count\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(10),
	datab => \U5|count\(11),
	datac => \U5|count\(9),
	datad => \U5|LessThan0~2_combout\,
	combout => \U5|LessThan0~3_combout\);

-- Location: LCCOMB_X22_Y7_N6
\U5|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan0~4_combout\ = (\U5|count\(12) & (\U5|count\(14) & (\U5|count\(13) & !\U5|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count\(12),
	datab => \U5|count\(14),
	datac => \U5|count\(13),
	datad => \U5|LessThan0~3_combout\,
	combout => \U5|LessThan0~4_combout\);

-- Location: LCCOMB_X22_Y7_N20
\U5|one_hz_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|one_hz_clk~0_combout\ = \U5|one_hz_clk~q\ $ (\U5|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|one_hz_clk~q\,
	datad => \U5|LessThan0~4_combout\,
	combout => \U5|one_hz_clk~0_combout\);

-- Location: LCCOMB_X22_Y7_N12
\U5|one_hz_clk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|one_hz_clk~feeder_combout\ = \U5|one_hz_clk~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|one_hz_clk~0_combout\,
	combout => \U5|one_hz_clk~feeder_combout\);

-- Location: FF_X22_Y7_N13
\U5|one_hz_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U5|one_hz_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|one_hz_clk~q\);

-- Location: CLKCTRL_G9
\U5|one_hz_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|one_hz_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|one_hz_clk~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y12_N12
\U5|hour_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|hour_count~2_combout\ = (!\U5|hour_count\(0) & !\U5|hour_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|hour_count\(0),
	datad => \U5|hour_count\(2),
	combout => \U5|hour_count~2_combout\);

-- Location: LCCOMB_X26_Y12_N22
\reset_Mtr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \reset_Mtr~0_combout\ = (\LessThan0~0_combout\) # (!\Start~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Start~input_o\,
	datad => \LessThan0~0_combout\,
	combout => \reset_Mtr~0_combout\);

-- Location: LCCOMB_X29_Y12_N20
\U5|sec_count[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|sec_count[0]~6_combout\ = \U5|sec_count\(0) $ (VCC)
-- \U5|sec_count[0]~7\ = CARRY(\U5|sec_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|sec_count\(0),
	datad => VCC,
	combout => \U5|sec_count[0]~6_combout\,
	cout => \U5|sec_count[0]~7\);

-- Location: LCCOMB_X29_Y12_N14
\U5|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan1~2_combout\ = ((!\U5|sec_count\(2) & ((!\U5|sec_count\(0)) # (!\U5|sec_count\(1))))) # (!\U5|sec_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sec_count\(1),
	datab => \U5|sec_count\(0),
	datac => \U5|sec_count\(3),
	datad => \U5|sec_count\(2),
	combout => \U5|LessThan1~2_combout\);

-- Location: LCCOMB_X29_Y12_N16
\U5|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan1~3_combout\ = (\U5|sec_count\(5) & (\U5|sec_count\(4) & !\U5|LessThan1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sec_count\(5),
	datab => \U5|sec_count\(4),
	datac => \U5|LessThan1~2_combout\,
	combout => \U5|LessThan1~3_combout\);

-- Location: FF_X29_Y12_N21
\U5|sec_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|sec_count[0]~6_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|sec_count\(0));

-- Location: LCCOMB_X29_Y12_N22
\U5|sec_count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|sec_count[1]~8_combout\ = (\U5|sec_count\(1) & (!\U5|sec_count[0]~7\)) # (!\U5|sec_count\(1) & ((\U5|sec_count[0]~7\) # (GND)))
-- \U5|sec_count[1]~9\ = CARRY((!\U5|sec_count[0]~7\) # (!\U5|sec_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sec_count\(1),
	datad => VCC,
	cin => \U5|sec_count[0]~7\,
	combout => \U5|sec_count[1]~8_combout\,
	cout => \U5|sec_count[1]~9\);

-- Location: FF_X29_Y12_N23
\U5|sec_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|sec_count[1]~8_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|sec_count\(1));

-- Location: LCCOMB_X29_Y12_N24
\U5|sec_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|sec_count[2]~10_combout\ = (\U5|sec_count\(2) & (\U5|sec_count[1]~9\ $ (GND))) # (!\U5|sec_count\(2) & (!\U5|sec_count[1]~9\ & VCC))
-- \U5|sec_count[2]~11\ = CARRY((\U5|sec_count\(2) & !\U5|sec_count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|sec_count\(2),
	datad => VCC,
	cin => \U5|sec_count[1]~9\,
	combout => \U5|sec_count[2]~10_combout\,
	cout => \U5|sec_count[2]~11\);

-- Location: FF_X29_Y12_N25
\U5|sec_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|sec_count[2]~10_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|sec_count\(2));

-- Location: LCCOMB_X29_Y12_N26
\U5|sec_count[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|sec_count[3]~12_combout\ = (\U5|sec_count\(3) & (!\U5|sec_count[2]~11\)) # (!\U5|sec_count\(3) & ((\U5|sec_count[2]~11\) # (GND)))
-- \U5|sec_count[3]~13\ = CARRY((!\U5|sec_count[2]~11\) # (!\U5|sec_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sec_count\(3),
	datad => VCC,
	cin => \U5|sec_count[2]~11\,
	combout => \U5|sec_count[3]~12_combout\,
	cout => \U5|sec_count[3]~13\);

-- Location: FF_X29_Y12_N27
\U5|sec_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|sec_count[3]~12_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|sec_count\(3));

-- Location: LCCOMB_X29_Y12_N28
\U5|sec_count[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|sec_count[4]~14_combout\ = (\U5|sec_count\(4) & (\U5|sec_count[3]~13\ $ (GND))) # (!\U5|sec_count\(4) & (!\U5|sec_count[3]~13\ & VCC))
-- \U5|sec_count[4]~15\ = CARRY((\U5|sec_count\(4) & !\U5|sec_count[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|sec_count\(4),
	datad => VCC,
	cin => \U5|sec_count[3]~13\,
	combout => \U5|sec_count[4]~14_combout\,
	cout => \U5|sec_count[4]~15\);

-- Location: FF_X29_Y12_N29
\U5|sec_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|sec_count[4]~14_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|sec_count\(4));

-- Location: LCCOMB_X29_Y12_N30
\U5|sec_count[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|sec_count[5]~16_combout\ = \U5|sec_count\(5) $ (\U5|sec_count[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sec_count\(5),
	cin => \U5|sec_count[4]~15\,
	combout => \U5|sec_count[5]~16_combout\);

-- Location: FF_X29_Y12_N31
\U5|sec_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|sec_count[5]~16_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|sec_count\(5));

-- Location: LCCOMB_X30_Y12_N2
\U5|min_count[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|min_count[0]~6_combout\ = \U5|min_count\(0) $ (VCC)
-- \U5|min_count[0]~7\ = CARRY(\U5|min_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|min_count\(0),
	datad => VCC,
	combout => \U5|min_count[0]~6_combout\,
	cout => \U5|min_count[0]~7\);

-- Location: LCCOMB_X30_Y12_N24
\U5|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan2~2_combout\ = ((!\U5|min_count\(2) & ((!\U5|min_count\(1)) # (!\U5|min_count\(0))))) # (!\U5|min_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|min_count\(2),
	datab => \U5|min_count\(0),
	datac => \U5|min_count\(3),
	datad => \U5|min_count\(1),
	combout => \U5|LessThan2~2_combout\);

-- Location: LCCOMB_X30_Y12_N18
\U5|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan2~3_combout\ = (\U5|min_count\(5) & (!\U5|LessThan2~2_combout\ & \U5|min_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|min_count\(5),
	datab => \U5|LessThan2~2_combout\,
	datad => \U5|min_count\(4),
	combout => \U5|LessThan2~3_combout\);

-- Location: FF_X30_Y12_N3
\U5|min_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|min_count[0]~6_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan2~3_combout\,
	ena => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|min_count\(0));

-- Location: LCCOMB_X30_Y12_N4
\U5|min_count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|min_count[1]~8_combout\ = (\U5|min_count\(1) & (!\U5|min_count[0]~7\)) # (!\U5|min_count\(1) & ((\U5|min_count[0]~7\) # (GND)))
-- \U5|min_count[1]~9\ = CARRY((!\U5|min_count[0]~7\) # (!\U5|min_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|min_count\(1),
	datad => VCC,
	cin => \U5|min_count[0]~7\,
	combout => \U5|min_count[1]~8_combout\,
	cout => \U5|min_count[1]~9\);

-- Location: FF_X30_Y12_N5
\U5|min_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|min_count[1]~8_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan2~3_combout\,
	ena => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|min_count\(1));

-- Location: LCCOMB_X30_Y12_N6
\U5|min_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|min_count[2]~10_combout\ = (\U5|min_count\(2) & (\U5|min_count[1]~9\ $ (GND))) # (!\U5|min_count\(2) & (!\U5|min_count[1]~9\ & VCC))
-- \U5|min_count[2]~11\ = CARRY((\U5|min_count\(2) & !\U5|min_count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|min_count\(2),
	datad => VCC,
	cin => \U5|min_count[1]~9\,
	combout => \U5|min_count[2]~10_combout\,
	cout => \U5|min_count[2]~11\);

-- Location: FF_X30_Y12_N7
\U5|min_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|min_count[2]~10_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan2~3_combout\,
	ena => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|min_count\(2));

-- Location: LCCOMB_X30_Y12_N8
\U5|min_count[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|min_count[3]~12_combout\ = (\U5|min_count\(3) & (!\U5|min_count[2]~11\)) # (!\U5|min_count\(3) & ((\U5|min_count[2]~11\) # (GND)))
-- \U5|min_count[3]~13\ = CARRY((!\U5|min_count[2]~11\) # (!\U5|min_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|min_count\(3),
	datad => VCC,
	cin => \U5|min_count[2]~11\,
	combout => \U5|min_count[3]~12_combout\,
	cout => \U5|min_count[3]~13\);

-- Location: FF_X30_Y12_N9
\U5|min_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|min_count[3]~12_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan2~3_combout\,
	ena => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|min_count\(3));

-- Location: LCCOMB_X30_Y12_N10
\U5|min_count[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|min_count[4]~14_combout\ = (\U5|min_count\(4) & (\U5|min_count[3]~13\ $ (GND))) # (!\U5|min_count\(4) & (!\U5|min_count[3]~13\ & VCC))
-- \U5|min_count[4]~15\ = CARRY((\U5|min_count\(4) & !\U5|min_count[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|min_count\(4),
	datad => VCC,
	cin => \U5|min_count[3]~13\,
	combout => \U5|min_count[4]~14_combout\,
	cout => \U5|min_count[4]~15\);

-- Location: FF_X30_Y12_N11
\U5|min_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|min_count[4]~14_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan2~3_combout\,
	ena => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|min_count\(4));

-- Location: LCCOMB_X30_Y12_N12
\U5|min_count[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|min_count[5]~16_combout\ = \U5|min_count[4]~15\ $ (\U5|min_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U5|min_count\(5),
	cin => \U5|min_count[4]~15\,
	combout => \U5|min_count[5]~16_combout\);

-- Location: FF_X30_Y12_N13
\U5|min_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|min_count[5]~16_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U5|LessThan2~3_combout\,
	ena => \U5|LessThan1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|min_count\(5));

-- Location: LCCOMB_X29_Y12_N10
\U5|hour_count[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|hour_count[2]~3_combout\ = (((\U5|LessThan1~2_combout\) # (\U5|LessThan2~2_combout\)) # (!\U5|min_count\(5))) # (!\U5|sec_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sec_count\(4),
	datab => \U5|min_count\(5),
	datac => \U5|LessThan1~2_combout\,
	datad => \U5|LessThan2~2_combout\,
	combout => \U5|hour_count[2]~3_combout\);

-- Location: LCCOMB_X29_Y12_N8
\U5|hour_count[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|hour_count[2]~4_combout\ = (!\U5|hour_count[2]~3_combout\ & (((\U5|sec_count\(5) & \U5|min_count\(4))) # (!\U5|min_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sec_count\(5),
	datab => \U5|min_count\(5),
	datac => \U5|min_count\(4),
	datad => \U5|hour_count[2]~3_combout\,
	combout => \U5|hour_count[2]~4_combout\);

-- Location: FF_X29_Y12_N13
\U5|hour_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|hour_count~2_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	ena => \U5|hour_count[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|hour_count\(0));

-- Location: LCCOMB_X29_Y12_N18
\U5|hour_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|hour_count~1_combout\ = (!\U5|hour_count\(2) & (\U5|hour_count\(0) $ (\U5|hour_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|hour_count\(0),
	datac => \U5|hour_count\(1),
	datad => \U5|hour_count\(2),
	combout => \U5|hour_count~1_combout\);

-- Location: FF_X29_Y12_N19
\U5|hour_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|hour_count~1_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	ena => \U5|hour_count[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|hour_count\(1));

-- Location: LCCOMB_X29_Y12_N0
\U5|hour_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|hour_count~0_combout\ = (\U5|hour_count\(0) & (!\U5|hour_count\(2) & \U5|hour_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|hour_count\(0),
	datac => \U5|hour_count\(2),
	datad => \U5|hour_count\(1),
	combout => \U5|hour_count~0_combout\);

-- Location: FF_X29_Y12_N1
\U5|hour_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|hour_count~0_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	ena => \U5|hour_count[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|hour_count\(2));

-- Location: LCCOMB_X26_Y13_N28
\U5|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal0~0_combout\ = (\U5|hour_count\(2) & (!\U5|hour_count\(0) & !\U5|hour_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|hour_count\(2),
	datac => \U5|hour_count\(0),
	datad => \U5|hour_count\(1),
	combout => \U5|Equal0~0_combout\);

-- Location: FF_X26_Y13_N29
\U5|Pout_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|one_hz_clk~clkctrl_outclk\,
	d => \U5|Equal0~0_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|Pout_signal~q\);

-- Location: LCCOMB_X29_Y13_N12
\U6|pulso_last~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|pulso_last~0_combout\ = (\Start~input_o\ & ((\LessThan0~0_combout\ & (\U6|pulso_last~q\)) # (!\LessThan0~0_combout\ & ((\U5|Pout_signal~q\))))) # (!\Start~input_o\ & (((\U6|pulso_last~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Start~input_o\,
	datab => \LessThan0~0_combout\,
	datac => \U6|pulso_last~q\,
	datad => \U5|Pout_signal~q\,
	combout => \U6|pulso_last~0_combout\);

-- Location: FF_X29_Y13_N13
\U6|pulso_last\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|pulso_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|pulso_last~q\);

-- Location: LCCOMB_X28_Y13_N2
\U6|counter[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[0]~31_combout\ = \U6|counter\(0) $ (VCC)
-- \U6|counter[0]~32\ = CARRY(\U6|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(0),
	datad => VCC,
	combout => \U6|counter[0]~31_combout\,
	cout => \U6|counter[0]~32\);

-- Location: LCCOMB_X29_Y13_N10
\U6|counter~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter~33_combout\ = (\U6|Equal0~9_combout\) # (!\U6|active~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|Equal0~9_combout\,
	datad => \U6|active~q\,
	combout => \U6|counter~33_combout\);

-- Location: LCCOMB_X29_Y13_N30
\U6|counter[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[10]~34_combout\ = (\U6|active~q\ & ((\U6|pulso_last~q\ $ (\U5|Pout_signal~q\)) # (!\U6|Equal0~9_combout\))) # (!\U6|active~q\ & (\U6|pulso_last~q\ $ (((\U5|Pout_signal~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pulso_last~q\,
	datab => \U6|active~q\,
	datac => \U6|Equal0~9_combout\,
	datad => \U5|Pout_signal~q\,
	combout => \U6|counter[10]~34_combout\);

-- Location: FF_X28_Y13_N3
\U6|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[0]~31_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(0));

-- Location: LCCOMB_X28_Y13_N4
\U6|counter[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[1]~35_combout\ = (\U6|counter\(1) & (!\U6|counter[0]~32\)) # (!\U6|counter\(1) & ((\U6|counter[0]~32\) # (GND)))
-- \U6|counter[1]~36\ = CARRY((!\U6|counter[0]~32\) # (!\U6|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(1),
	datad => VCC,
	cin => \U6|counter[0]~32\,
	combout => \U6|counter[1]~35_combout\,
	cout => \U6|counter[1]~36\);

-- Location: FF_X28_Y13_N5
\U6|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[1]~35_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(1));

-- Location: LCCOMB_X28_Y13_N6
\U6|counter[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[2]~37_combout\ = (\U6|counter\(2) & (\U6|counter[1]~36\ $ (GND))) # (!\U6|counter\(2) & (!\U6|counter[1]~36\ & VCC))
-- \U6|counter[2]~38\ = CARRY((\U6|counter\(2) & !\U6|counter[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(2),
	datad => VCC,
	cin => \U6|counter[1]~36\,
	combout => \U6|counter[2]~37_combout\,
	cout => \U6|counter[2]~38\);

-- Location: FF_X28_Y13_N7
\U6|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[2]~37_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(2));

-- Location: LCCOMB_X28_Y13_N8
\U6|counter[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[3]~39_combout\ = (\U6|counter\(3) & (!\U6|counter[2]~38\)) # (!\U6|counter\(3) & ((\U6|counter[2]~38\) # (GND)))
-- \U6|counter[3]~40\ = CARRY((!\U6|counter[2]~38\) # (!\U6|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(3),
	datad => VCC,
	cin => \U6|counter[2]~38\,
	combout => \U6|counter[3]~39_combout\,
	cout => \U6|counter[3]~40\);

-- Location: FF_X28_Y13_N9
\U6|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[3]~39_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(3));

-- Location: LCCOMB_X28_Y13_N10
\U6|counter[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[4]~41_combout\ = (\U6|counter\(4) & (\U6|counter[3]~40\ $ (GND))) # (!\U6|counter\(4) & (!\U6|counter[3]~40\ & VCC))
-- \U6|counter[4]~42\ = CARRY((\U6|counter\(4) & !\U6|counter[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(4),
	datad => VCC,
	cin => \U6|counter[3]~40\,
	combout => \U6|counter[4]~41_combout\,
	cout => \U6|counter[4]~42\);

-- Location: FF_X28_Y13_N11
\U6|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[4]~41_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(4));

-- Location: LCCOMB_X28_Y13_N12
\U6|counter[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[5]~43_combout\ = (\U6|counter\(5) & (!\U6|counter[4]~42\)) # (!\U6|counter\(5) & ((\U6|counter[4]~42\) # (GND)))
-- \U6|counter[5]~44\ = CARRY((!\U6|counter[4]~42\) # (!\U6|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(5),
	datad => VCC,
	cin => \U6|counter[4]~42\,
	combout => \U6|counter[5]~43_combout\,
	cout => \U6|counter[5]~44\);

-- Location: FF_X28_Y13_N13
\U6|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[5]~43_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(5));

-- Location: LCCOMB_X28_Y13_N14
\U6|counter[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[6]~45_combout\ = (\U6|counter\(6) & (\U6|counter[5]~44\ $ (GND))) # (!\U6|counter\(6) & (!\U6|counter[5]~44\ & VCC))
-- \U6|counter[6]~46\ = CARRY((\U6|counter\(6) & !\U6|counter[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(6),
	datad => VCC,
	cin => \U6|counter[5]~44\,
	combout => \U6|counter[6]~45_combout\,
	cout => \U6|counter[6]~46\);

-- Location: FF_X28_Y13_N15
\U6|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[6]~45_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(6));

-- Location: LCCOMB_X28_Y13_N16
\U6|counter[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[7]~47_combout\ = (\U6|counter\(7) & (!\U6|counter[6]~46\)) # (!\U6|counter\(7) & ((\U6|counter[6]~46\) # (GND)))
-- \U6|counter[7]~48\ = CARRY((!\U6|counter[6]~46\) # (!\U6|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(7),
	datad => VCC,
	cin => \U6|counter[6]~46\,
	combout => \U6|counter[7]~47_combout\,
	cout => \U6|counter[7]~48\);

-- Location: FF_X28_Y13_N17
\U6|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[7]~47_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(7));

-- Location: LCCOMB_X28_Y13_N18
\U6|counter[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[8]~49_combout\ = (\U6|counter\(8) & (\U6|counter[7]~48\ $ (GND))) # (!\U6|counter\(8) & (!\U6|counter[7]~48\ & VCC))
-- \U6|counter[8]~50\ = CARRY((\U6|counter\(8) & !\U6|counter[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(8),
	datad => VCC,
	cin => \U6|counter[7]~48\,
	combout => \U6|counter[8]~49_combout\,
	cout => \U6|counter[8]~50\);

-- Location: FF_X28_Y13_N19
\U6|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[8]~49_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(8));

-- Location: LCCOMB_X28_Y13_N20
\U6|counter[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[9]~51_combout\ = (\U6|counter\(9) & (!\U6|counter[8]~50\)) # (!\U6|counter\(9) & ((\U6|counter[8]~50\) # (GND)))
-- \U6|counter[9]~52\ = CARRY((!\U6|counter[8]~50\) # (!\U6|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(9),
	datad => VCC,
	cin => \U6|counter[8]~50\,
	combout => \U6|counter[9]~51_combout\,
	cout => \U6|counter[9]~52\);

-- Location: FF_X28_Y13_N21
\U6|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[9]~51_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(9));

-- Location: LCCOMB_X28_Y13_N22
\U6|counter[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[10]~53_combout\ = (\U6|counter\(10) & (\U6|counter[9]~52\ $ (GND))) # (!\U6|counter\(10) & (!\U6|counter[9]~52\ & VCC))
-- \U6|counter[10]~54\ = CARRY((\U6|counter\(10) & !\U6|counter[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(10),
	datad => VCC,
	cin => \U6|counter[9]~52\,
	combout => \U6|counter[10]~53_combout\,
	cout => \U6|counter[10]~54\);

-- Location: FF_X28_Y13_N23
\U6|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[10]~53_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(10));

-- Location: LCCOMB_X28_Y13_N24
\U6|counter[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[11]~55_combout\ = (\U6|counter\(11) & (!\U6|counter[10]~54\)) # (!\U6|counter\(11) & ((\U6|counter[10]~54\) # (GND)))
-- \U6|counter[11]~56\ = CARRY((!\U6|counter[10]~54\) # (!\U6|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(11),
	datad => VCC,
	cin => \U6|counter[10]~54\,
	combout => \U6|counter[11]~55_combout\,
	cout => \U6|counter[11]~56\);

-- Location: FF_X28_Y13_N25
\U6|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[11]~55_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(11));

-- Location: LCCOMB_X28_Y13_N26
\U6|counter[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[12]~57_combout\ = (\U6|counter\(12) & (\U6|counter[11]~56\ $ (GND))) # (!\U6|counter\(12) & (!\U6|counter[11]~56\ & VCC))
-- \U6|counter[12]~58\ = CARRY((\U6|counter\(12) & !\U6|counter[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(12),
	datad => VCC,
	cin => \U6|counter[11]~56\,
	combout => \U6|counter[12]~57_combout\,
	cout => \U6|counter[12]~58\);

-- Location: FF_X28_Y13_N27
\U6|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[12]~57_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(12));

-- Location: LCCOMB_X28_Y13_N28
\U6|counter[13]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[13]~59_combout\ = (\U6|counter\(13) & (!\U6|counter[12]~58\)) # (!\U6|counter\(13) & ((\U6|counter[12]~58\) # (GND)))
-- \U6|counter[13]~60\ = CARRY((!\U6|counter[12]~58\) # (!\U6|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(13),
	datad => VCC,
	cin => \U6|counter[12]~58\,
	combout => \U6|counter[13]~59_combout\,
	cout => \U6|counter[13]~60\);

-- Location: FF_X28_Y13_N29
\U6|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[13]~59_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(13));

-- Location: LCCOMB_X28_Y13_N30
\U6|counter[14]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[14]~61_combout\ = (\U6|counter\(14) & (\U6|counter[13]~60\ $ (GND))) # (!\U6|counter\(14) & (!\U6|counter[13]~60\ & VCC))
-- \U6|counter[14]~62\ = CARRY((\U6|counter\(14) & !\U6|counter[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(14),
	datad => VCC,
	cin => \U6|counter[13]~60\,
	combout => \U6|counter[14]~61_combout\,
	cout => \U6|counter[14]~62\);

-- Location: FF_X28_Y13_N31
\U6|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[14]~61_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(14));

-- Location: LCCOMB_X28_Y12_N0
\U6|counter[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[15]~63_combout\ = (\U6|counter\(15) & (!\U6|counter[14]~62\)) # (!\U6|counter\(15) & ((\U6|counter[14]~62\) # (GND)))
-- \U6|counter[15]~64\ = CARRY((!\U6|counter[14]~62\) # (!\U6|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(15),
	datad => VCC,
	cin => \U6|counter[14]~62\,
	combout => \U6|counter[15]~63_combout\,
	cout => \U6|counter[15]~64\);

-- Location: FF_X29_Y13_N25
\U6|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U6|counter[15]~63_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	sload => VCC,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(15));

-- Location: LCCOMB_X28_Y12_N2
\U6|counter[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[16]~65_combout\ = (\U6|counter\(16) & (\U6|counter[15]~64\ $ (GND))) # (!\U6|counter\(16) & (!\U6|counter[15]~64\ & VCC))
-- \U6|counter[16]~66\ = CARRY((\U6|counter\(16) & !\U6|counter[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(16),
	datad => VCC,
	cin => \U6|counter[15]~64\,
	combout => \U6|counter[16]~65_combout\,
	cout => \U6|counter[16]~66\);

-- Location: FF_X29_Y13_N7
\U6|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U6|counter[16]~65_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	sload => VCC,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(16));

-- Location: LCCOMB_X28_Y12_N4
\U6|counter[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[17]~67_combout\ = (\U6|counter\(17) & (!\U6|counter[16]~66\)) # (!\U6|counter\(17) & ((\U6|counter[16]~66\) # (GND)))
-- \U6|counter[17]~68\ = CARRY((!\U6|counter[16]~66\) # (!\U6|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(17),
	datad => VCC,
	cin => \U6|counter[16]~66\,
	combout => \U6|counter[17]~67_combout\,
	cout => \U6|counter[17]~68\);

-- Location: FF_X29_Y13_N17
\U6|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U6|counter[17]~67_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	sload => VCC,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(17));

-- Location: LCCOMB_X28_Y12_N6
\U6|counter[18]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[18]~69_combout\ = (\U6|counter\(18) & (\U6|counter[17]~68\ $ (GND))) # (!\U6|counter\(18) & (!\U6|counter[17]~68\ & VCC))
-- \U6|counter[18]~70\ = CARRY((\U6|counter\(18) & !\U6|counter[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(18),
	datad => VCC,
	cin => \U6|counter[17]~68\,
	combout => \U6|counter[18]~69_combout\,
	cout => \U6|counter[18]~70\);

-- Location: FF_X28_Y12_N7
\U6|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[18]~69_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(18));

-- Location: LCCOMB_X28_Y12_N8
\U6|counter[19]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[19]~71_combout\ = (\U6|counter\(19) & (!\U6|counter[18]~70\)) # (!\U6|counter\(19) & ((\U6|counter[18]~70\) # (GND)))
-- \U6|counter[19]~72\ = CARRY((!\U6|counter[18]~70\) # (!\U6|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(19),
	datad => VCC,
	cin => \U6|counter[18]~70\,
	combout => \U6|counter[19]~71_combout\,
	cout => \U6|counter[19]~72\);

-- Location: FF_X28_Y12_N9
\U6|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[19]~71_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(19));

-- Location: LCCOMB_X29_Y13_N22
\U6|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~5_combout\ = (!\U6|counter\(16) & (!\U6|counter\(17) & (!\U6|counter\(18) & \U6|counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(16),
	datab => \U6|counter\(17),
	datac => \U6|counter\(18),
	datad => \U6|counter\(19),
	combout => \U6|Equal0~5_combout\);

-- Location: LCCOMB_X28_Y12_N10
\U6|counter[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[20]~73_combout\ = (\U6|counter\(20) & (\U6|counter[19]~72\ $ (GND))) # (!\U6|counter\(20) & (!\U6|counter[19]~72\ & VCC))
-- \U6|counter[20]~74\ = CARRY((\U6|counter\(20) & !\U6|counter[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(20),
	datad => VCC,
	cin => \U6|counter[19]~72\,
	combout => \U6|counter[20]~73_combout\,
	cout => \U6|counter[20]~74\);

-- Location: FF_X29_Y13_N11
\U6|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \U6|counter[20]~73_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	sload => VCC,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(20));

-- Location: LCCOMB_X28_Y12_N12
\U6|counter[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[21]~75_combout\ = (\U6|counter\(21) & (!\U6|counter[20]~74\)) # (!\U6|counter\(21) & ((\U6|counter[20]~74\) # (GND)))
-- \U6|counter[21]~76\ = CARRY((!\U6|counter[20]~74\) # (!\U6|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(21),
	datad => VCC,
	cin => \U6|counter[20]~74\,
	combout => \U6|counter[21]~75_combout\,
	cout => \U6|counter[21]~76\);

-- Location: FF_X28_Y12_N13
\U6|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[21]~75_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(21));

-- Location: LCCOMB_X28_Y12_N14
\U6|counter[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[22]~77_combout\ = (\U6|counter\(22) & (\U6|counter[21]~76\ $ (GND))) # (!\U6|counter\(22) & (!\U6|counter[21]~76\ & VCC))
-- \U6|counter[22]~78\ = CARRY((\U6|counter\(22) & !\U6|counter[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(22),
	datad => VCC,
	cin => \U6|counter[21]~76\,
	combout => \U6|counter[22]~77_combout\,
	cout => \U6|counter[22]~78\);

-- Location: FF_X28_Y12_N15
\U6|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[22]~77_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(22));

-- Location: LCCOMB_X28_Y12_N16
\U6|counter[23]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[23]~79_combout\ = (\U6|counter\(23) & (!\U6|counter[22]~78\)) # (!\U6|counter\(23) & ((\U6|counter[22]~78\) # (GND)))
-- \U6|counter[23]~80\ = CARRY((!\U6|counter[22]~78\) # (!\U6|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(23),
	datad => VCC,
	cin => \U6|counter[22]~78\,
	combout => \U6|counter[23]~79_combout\,
	cout => \U6|counter[23]~80\);

-- Location: FF_X28_Y12_N17
\U6|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[23]~79_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(23));

-- Location: LCCOMB_X29_Y13_N20
\U6|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~6_combout\ = (\U6|counter\(22) & (!\U6|counter\(20) & (\U6|counter\(21) & !\U6|counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(22),
	datab => \U6|counter\(20),
	datac => \U6|counter\(21),
	datad => \U6|counter\(23),
	combout => \U6|Equal0~6_combout\);

-- Location: LCCOMB_X28_Y13_N0
\U6|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~2_combout\ = (\U6|counter\(8) & (\U6|counter\(9) & (\U6|counter\(10) & \U6|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(8),
	datab => \U6|counter\(9),
	datac => \U6|counter\(10),
	datad => \U6|counter\(11),
	combout => \U6|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y13_N8
\U6|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~1_combout\ = (!\U6|counter\(6) & (!\U6|counter\(4) & (!\U6|counter\(7) & !\U6|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(6),
	datab => \U6|counter\(4),
	datac => \U6|counter\(7),
	datad => \U6|counter\(5),
	combout => \U6|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y13_N26
\U6|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~0_combout\ = (!\U6|counter\(2) & (!\U6|counter\(0) & (!\U6|counter\(1) & !\U6|counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(2),
	datab => \U6|counter\(0),
	datac => \U6|counter\(1),
	datad => \U6|counter\(3),
	combout => \U6|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y13_N2
\U6|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~3_combout\ = (\U6|counter\(13) & (!\U6|counter\(15) & (!\U6|counter\(12) & !\U6|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(13),
	datab => \U6|counter\(15),
	datac => \U6|counter\(12),
	datad => \U6|counter\(14),
	combout => \U6|Equal0~3_combout\);

-- Location: LCCOMB_X29_Y13_N4
\U6|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~4_combout\ = (\U6|Equal0~2_combout\ & (\U6|Equal0~1_combout\ & (\U6|Equal0~0_combout\ & \U6|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Equal0~2_combout\,
	datab => \U6|Equal0~1_combout\,
	datac => \U6|Equal0~0_combout\,
	datad => \U6|Equal0~3_combout\,
	combout => \U6|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y12_N18
\U6|counter[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[24]~81_combout\ = (\U6|counter\(24) & (\U6|counter[23]~80\ $ (GND))) # (!\U6|counter\(24) & (!\U6|counter[23]~80\ & VCC))
-- \U6|counter[24]~82\ = CARRY((\U6|counter\(24) & !\U6|counter[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(24),
	datad => VCC,
	cin => \U6|counter[23]~80\,
	combout => \U6|counter[24]~81_combout\,
	cout => \U6|counter[24]~82\);

-- Location: FF_X28_Y12_N19
\U6|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[24]~81_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(24));

-- Location: LCCOMB_X28_Y12_N20
\U6|counter[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[25]~83_combout\ = (\U6|counter\(25) & (!\U6|counter[24]~82\)) # (!\U6|counter\(25) & ((\U6|counter[24]~82\) # (GND)))
-- \U6|counter[25]~84\ = CARRY((!\U6|counter[24]~82\) # (!\U6|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(25),
	datad => VCC,
	cin => \U6|counter[24]~82\,
	combout => \U6|counter[25]~83_combout\,
	cout => \U6|counter[25]~84\);

-- Location: FF_X28_Y12_N21
\U6|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[25]~83_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(25));

-- Location: LCCOMB_X28_Y12_N22
\U6|counter[26]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[26]~85_combout\ = (\U6|counter\(26) & (\U6|counter[25]~84\ $ (GND))) # (!\U6|counter\(26) & (!\U6|counter[25]~84\ & VCC))
-- \U6|counter[26]~86\ = CARRY((\U6|counter\(26) & !\U6|counter[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(26),
	datad => VCC,
	cin => \U6|counter[25]~84\,
	combout => \U6|counter[26]~85_combout\,
	cout => \U6|counter[26]~86\);

-- Location: FF_X28_Y12_N23
\U6|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[26]~85_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(26));

-- Location: LCCOMB_X28_Y12_N24
\U6|counter[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[27]~87_combout\ = (\U6|counter\(27) & (!\U6|counter[26]~86\)) # (!\U6|counter\(27) & ((\U6|counter[26]~86\) # (GND)))
-- \U6|counter[27]~88\ = CARRY((!\U6|counter[26]~86\) # (!\U6|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(27),
	datad => VCC,
	cin => \U6|counter[26]~86\,
	combout => \U6|counter[27]~87_combout\,
	cout => \U6|counter[27]~88\);

-- Location: FF_X28_Y12_N25
\U6|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[27]~87_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(27));

-- Location: LCCOMB_X28_Y12_N26
\U6|counter[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[28]~89_combout\ = (\U6|counter\(28) & (\U6|counter[27]~88\ $ (GND))) # (!\U6|counter\(28) & (!\U6|counter[27]~88\ & VCC))
-- \U6|counter[28]~90\ = CARRY((\U6|counter\(28) & !\U6|counter[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(28),
	datad => VCC,
	cin => \U6|counter[27]~88\,
	combout => \U6|counter[28]~89_combout\,
	cout => \U6|counter[28]~90\);

-- Location: FF_X28_Y12_N27
\U6|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[28]~89_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(28));

-- Location: LCCOMB_X28_Y12_N28
\U6|counter[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[29]~91_combout\ = (\U6|counter\(29) & (!\U6|counter[28]~90\)) # (!\U6|counter\(29) & ((\U6|counter[28]~90\) # (GND)))
-- \U6|counter[29]~92\ = CARRY((!\U6|counter[28]~90\) # (!\U6|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U6|counter\(29),
	datad => VCC,
	cin => \U6|counter[28]~90\,
	combout => \U6|counter[29]~91_combout\,
	cout => \U6|counter[29]~92\);

-- Location: FF_X28_Y12_N29
\U6|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[29]~91_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(29));

-- Location: LCCOMB_X28_Y12_N30
\U6|counter[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|counter[30]~93_combout\ = \U6|counter\(30) $ (!\U6|counter[29]~92\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(30),
	cin => \U6|counter[29]~92\,
	combout => \U6|counter[30]~93_combout\);

-- Location: FF_X28_Y12_N31
\U6|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|counter[30]~93_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	sclr => \U6|counter~33_combout\,
	ena => \U6|counter[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|counter\(30));

-- Location: LCCOMB_X29_Y13_N18
\U6|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~7_combout\ = (\U6|counter\(27) & (\U6|counter\(24) & (!\U6|counter\(26) & !\U6|counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(27),
	datab => \U6|counter\(24),
	datac => \U6|counter\(26),
	datad => \U6|counter\(25),
	combout => \U6|Equal0~7_combout\);

-- Location: LCCOMB_X29_Y13_N28
\U6|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~8_combout\ = (\U6|counter\(30) & (\U6|counter\(28) & (!\U6|counter\(29) & \U6|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|counter\(30),
	datab => \U6|counter\(28),
	datac => \U6|counter\(29),
	datad => \U6|Equal0~7_combout\,
	combout => \U6|Equal0~8_combout\);

-- Location: LCCOMB_X29_Y13_N14
\U6|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|Equal0~9_combout\ = (\U6|Equal0~5_combout\ & (\U6|Equal0~6_combout\ & (\U6|Equal0~4_combout\ & \U6|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Equal0~5_combout\,
	datab => \U6|Equal0~6_combout\,
	datac => \U6|Equal0~4_combout\,
	datad => \U6|Equal0~8_combout\,
	combout => \U6|Equal0~9_combout\);

-- Location: LCCOMB_X29_Y13_N0
\U6|active~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U6|active~0_combout\ = (\U6|active~q\ & (((!\U6|Equal0~9_combout\)))) # (!\U6|active~q\ & (\U6|pulso_last~q\ $ (((\U5|Pout_signal~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pulso_last~q\,
	datab => \U6|Equal0~9_combout\,
	datac => \U6|active~q\,
	datad => \U5|Pout_signal~q\,
	combout => \U6|active~0_combout\);

-- Location: FF_X29_Y13_N1
\U6|active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \U6|active~0_combout\,
	clrn => \ALT_INV_reset_Mtr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U6|active~q\);

-- Location: LCCOMB_X21_Y10_N22
\HmOutTemp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HmOutTemp~1_combout\ = (\U4|RH\(6) & ((\U4|RH\(5)) # ((\U4|RH\(2)) # (\U4|RH\(3))))) # (!\U4|RH\(6) & (\U4|RH\(5) & ((\U4|RH\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(6),
	datab => \U4|RH\(5),
	datac => \U4|RH\(2),
	datad => \U4|RH\(3),
	combout => \HmOutTemp~1_combout\);

-- Location: LCCOMB_X24_Y10_N16
\HmOutTemp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HmOutTemp~0_combout\ = (\U4|RH\(1) & ((\U4|RH\(2)) # ((\U4|RH\(0) & \HmOutTemp~reg0_q\)))) # (!\U4|RH\(1) & (\U4|RH\(2) & ((\U4|RH\(0)) # (\HmOutTemp~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(1),
	datab => \U4|RH\(2),
	datac => \U4|RH\(0),
	datad => \HmOutTemp~reg0_q\,
	combout => \HmOutTemp~0_combout\);

-- Location: LCCOMB_X24_Y10_N26
\HmOutTemp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HmOutTemp~2_combout\ = (\U4|RH\(4) & ((\U4|RH\(6)) # ((\HmOutTemp~1_combout\ & \HmOutTemp~0_combout\)))) # (!\U4|RH\(4) & (\HmOutTemp~1_combout\ & (\U4|RH\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|RH\(4),
	datab => \HmOutTemp~1_combout\,
	datac => \U4|RH\(6),
	datad => \HmOutTemp~0_combout\,
	combout => \HmOutTemp~2_combout\);

-- Location: LCCOMB_X24_Y10_N12
\HmOutTemp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HmOutTemp~3_combout\ = (\U4|RH\(7)) # ((\HmOutTemp~2_combout\ & ((\U4|RH\(6)) # (!\LessThan0~0_combout\))) # (!\HmOutTemp~2_combout\ & (\U4|RH\(6) & !\LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HmOutTemp~2_combout\,
	datab => \U4|RH\(6),
	datac => \U4|RH\(7),
	datad => \LessThan0~0_combout\,
	combout => \HmOutTemp~3_combout\);

-- Location: FF_X24_Y10_N13
\HmOutTemp~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \HmOutTemp~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HmOutTemp~reg0_q\);

ww_RS <= \RS~output_o\;

ww_RW <= \RW~output_o\;

ww_ENA <= \ENA~output_o\;

ww_DATA_LCD(0) <= \DATA_LCD[0]~output_o\;

ww_DATA_LCD(1) <= \DATA_LCD[1]~output_o\;

ww_DATA_LCD(2) <= \DATA_LCD[2]~output_o\;

ww_DATA_LCD(3) <= \DATA_LCD[3]~output_o\;

ww_DATA_LCD(4) <= \DATA_LCD[4]~output_o\;

ww_DATA_LCD(5) <= \DATA_LCD[5]~output_o\;

ww_DATA_LCD(6) <= \DATA_LCD[6]~output_o\;

ww_DATA_LCD(7) <= \DATA_LCD[7]~output_o\;

ww_Salida_PWM <= \Salida_PWM~output_o\;

ww_mtr2 <= \mtr2~output_o\;

ww_HmOut <= \HmOut~output_o\;

ww_HmOutTemp <= \HmOutTemp~output_o\;

DATA <= \DATA~output_o\;
END structure;


