#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bebc90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1becfb0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1c1f980 .functor NOT 1, L_0x1c20300, C4<0>, C4<0>, C4<0>;
L_0x1c20030 .functor XOR 1, L_0x1c1fe40, L_0x1c1ff90, C4<0>, C4<0>;
L_0x1c201f0 .functor XOR 1, L_0x1c20030, L_0x1c20120, C4<0>, C4<0>;
v0x1c1ed90_0 .net *"_ivl_10", 0 0, L_0x1c20120;  1 drivers
v0x1c1ee90_0 .net *"_ivl_12", 0 0, L_0x1c201f0;  1 drivers
v0x1c1ef70_0 .net *"_ivl_2", 0 0, L_0x1c1fd80;  1 drivers
v0x1c1f030_0 .net *"_ivl_4", 0 0, L_0x1c1fe40;  1 drivers
v0x1c1f110_0 .net *"_ivl_6", 0 0, L_0x1c1ff90;  1 drivers
v0x1c1f1f0_0 .net *"_ivl_8", 0 0, L_0x1c20030;  1 drivers
v0x1c1f2d0_0 .var "clk", 0 0;
v0x1c1f370_0 .var/2u "stats1", 159 0;
v0x1c1f430_0 .var/2u "strobe", 0 0;
v0x1c1f580_0 .net "tb_match", 0 0, L_0x1c20300;  1 drivers
v0x1c1f640_0 .net "tb_mismatch", 0 0, L_0x1c1f980;  1 drivers
v0x1c1f700_0 .net "x", 0 0, v0x1c1ca20_0;  1 drivers
v0x1c1f7a0_0 .net "y", 0 0, v0x1c1cae0_0;  1 drivers
v0x1c1f840_0 .net "z_dut", 0 0, L_0x1c1fc20;  1 drivers
v0x1c1f8e0_0 .net "z_ref", 0 0, L_0x1c1fa90;  1 drivers
L_0x1c1fd80 .concat [ 1 0 0 0], L_0x1c1fa90;
L_0x1c1fe40 .concat [ 1 0 0 0], L_0x1c1fa90;
L_0x1c1ff90 .concat [ 1 0 0 0], L_0x1c1fc20;
L_0x1c20120 .concat [ 1 0 0 0], L_0x1c1fa90;
L_0x1c20300 .cmp/eeq 1, L_0x1c1fd80, L_0x1c201f0;
S_0x1bed140 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1becfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1f9f0 .functor NOT 1, v0x1c1cae0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1fa90 .functor OR 1, v0x1c1ca20_0, L_0x1c1f9f0, C4<0>, C4<0>;
v0x1beb390_0 .net *"_ivl_0", 0 0, L_0x1c1f9f0;  1 drivers
v0x1beb430_0 .net "x", 0 0, v0x1c1ca20_0;  alias, 1 drivers
v0x1be6df0_0 .net "y", 0 0, v0x1c1cae0_0;  alias, 1 drivers
v0x1c1c5c0_0 .net "z", 0 0, L_0x1c1fa90;  alias, 1 drivers
S_0x1c1c700 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1becfb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1c1c940_0 .net "clk", 0 0, v0x1c1f2d0_0;  1 drivers
v0x1c1ca20_0 .var "x", 0 0;
v0x1c1cae0_0 .var "y", 0 0;
E_0x1bc90d0 .event negedge, v0x1c1c940_0;
E_0x1bc9250/0 .event negedge, v0x1c1c940_0;
E_0x1bc9250/1 .event posedge, v0x1c1c940_0;
E_0x1bc9250 .event/or E_0x1bc9250/0, E_0x1bc9250/1;
S_0x1c1cb80 .scope module, "top_module1" "top_module" 3 76, 4 23 0, S_0x1becfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1c1fb00 .functor XOR 1, v0x1c1d1c0_0, v0x1c1dbc0_0, C4<0>, C4<0>;
L_0x1c1fb90 .functor AND 1, v0x1c1d690_0, v0x1c1e120_0, C4<1>, C4<1>;
L_0x1c1fc20 .functor XOR 1, L_0x1c1fb00, L_0x1c1fb90, C4<0>, C4<0>;
v0x1c1e260_0 .net *"_ivl_0", 0 0, L_0x1c1fb00;  1 drivers
v0x1c1e340_0 .net *"_ivl_2", 0 0, L_0x1c1fb90;  1 drivers
v0x1c1e420_0 .net "a1_z", 0 0, v0x1c1d1c0_0;  1 drivers
v0x1c1e540_0 .net "a2_z", 0 0, v0x1c1d690_0;  1 drivers
v0x1c1e630_0 .net "b1_z", 0 0, v0x1c1dbc0_0;  1 drivers
v0x1c1e770_0 .net "b2_z", 0 0, v0x1c1e120_0;  1 drivers
v0x1c1e860_0 .net "x", 0 0, v0x1c1ca20_0;  alias, 1 drivers
v0x1c1e900_0 .net "y", 0 0, v0x1c1cae0_0;  alias, 1 drivers
v0x1c1ea30_0 .net "z", 0 0, L_0x1c1fc20;  alias, 1 drivers
S_0x1c1cd60 .scope module, "a1" "A" 4 31, 4 1 0, S_0x1c1cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1c1cfa0_0 .net "x", 0 0, v0x1c1ca20_0;  alias, 1 drivers
v0x1c1d0b0_0 .net "y", 0 0, v0x1c1cae0_0;  alias, 1 drivers
v0x1c1d1c0_0 .var "z", 0 0;
E_0x1bcb6b0 .event anyedge, v0x1beb430_0, v0x1be6df0_0;
S_0x1c1d2c0 .scope module, "a2" "A" 4 37, 4 1 0, S_0x1c1cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1c1d510_0 .net "x", 0 0, v0x1c1ca20_0;  alias, 1 drivers
v0x1c1d5d0_0 .net "y", 0 0, v0x1c1cae0_0;  alias, 1 drivers
v0x1c1d690_0 .var "z", 0 0;
S_0x1c1d790 .scope module, "b1" "B" 4 43, 4 12 0, S_0x1c1cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1c1da30_0 .net "x", 0 0, v0x1c1d1c0_0;  alias, 1 drivers
v0x1c1db20_0 .net "y", 0 0, v0x1c1dbc0_0;  alias, 1 drivers
v0x1c1dbc0_0 .var "z", 0 0;
E_0x1bdc9f0 .event anyedge, v0x1c1db20_0, v0x1c1d1c0_0;
S_0x1c1dd00 .scope module, "b2" "B" 4 49, 4 12 0, S_0x1c1cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1c1df90_0 .net "x", 0 0, v0x1c1d690_0;  alias, 1 drivers
v0x1c1e080_0 .net "y", 0 0, v0x1c1e120_0;  alias, 1 drivers
v0x1c1e120_0 .var "z", 0 0;
E_0x1befa20 .event anyedge, v0x1c1e080_0, v0x1c1d690_0;
S_0x1c1ebe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1becfb0;
 .timescale -12 -12;
E_0x1befd40 .event anyedge, v0x1c1f430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1f430_0;
    %nor/r;
    %assign/vec4 v0x1c1f430_0, 0;
    %wait E_0x1befd40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c1c700;
T_1 ;
    %wait E_0x1bc9250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1c1cae0_0, 0;
    %assign/vec4 v0x1c1ca20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1c1c700;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bc90d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1c1cd60;
T_3 ;
    %wait E_0x1bcb6b0;
    %load/vec4 v0x1c1cfa0_0;
    %load/vec4 v0x1c1d0b0_0;
    %xor;
    %load/vec4 v0x1c1cfa0_0;
    %and;
    %store/vec4 v0x1c1d1c0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1c1d2c0;
T_4 ;
    %wait E_0x1bcb6b0;
    %load/vec4 v0x1c1d510_0;
    %load/vec4 v0x1c1d5d0_0;
    %xor;
    %load/vec4 v0x1c1d510_0;
    %and;
    %store/vec4 v0x1c1d690_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1c1d790;
T_5 ;
    %wait E_0x1bdc9f0;
    %load/vec4 v0x1c1da30_0;
    %load/vec4 v0x1c1db20_0;
    %and;
    %load/vec4 v0x1c1dbc0_0;
    %or;
    %store/vec4 v0x1c1dbc0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1c1dd00;
T_6 ;
    %wait E_0x1befa20;
    %load/vec4 v0x1c1df90_0;
    %load/vec4 v0x1c1e080_0;
    %and;
    %load/vec4 v0x1c1e120_0;
    %or;
    %store/vec4 v0x1c1e120_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1becfb0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1f430_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1becfb0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1f2d0_0;
    %inv;
    %store/vec4 v0x1c1f2d0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1becfb0;
T_9 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c1c940_0, v0x1c1f640_0, v0x1c1f700_0, v0x1c1f7a0_0, v0x1c1f8e0_0, v0x1c1f840_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1becfb0;
T_10 ;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1becfb0;
T_11 ;
    %wait E_0x1bc9250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1f370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f370_0, 4, 32;
    %load/vec4 v0x1c1f580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f370_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1f370_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f370_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1c1f8e0_0;
    %load/vec4 v0x1c1f8e0_0;
    %load/vec4 v0x1c1f840_0;
    %xor;
    %load/vec4 v0x1c1f8e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f370_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1c1f370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1f370_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/mt2015_q4/iter5/response1/top_module.sv";
