

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_pc0_pw0'
================================================================
* Date:           Tue Apr  4 19:45:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  31.618 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        7|        7|  0.420 us|  0.420 us|    7|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pc0_pw0  |        5|        5|         1|          1|          1|     5|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      20|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    12|        0|    1512|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      81|    -|
|Register             |        -|     -|      198|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    12|      198|    1613|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U1278  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U1279  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U1280  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U1281  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U1282  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U1283  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |mux_53_32_1_1_U1284                   |mux_53_32_1_1                   |        0|   0|  0|   26|    0|
    |mux_53_32_1_1_U1285                   |mux_53_32_1_1                   |        0|   0|  0|   26|    0|
    |mux_53_32_1_1_U1286                   |mux_53_32_1_1                   |        0|   0|  0|   26|    0|
    |mux_53_32_1_1_U1287                   |mux_53_32_1_1                   |        0|   0|  0|   26|    0|
    |mux_53_32_1_1_U1288                   |mux_53_32_1_1                   |        0|   0|  0|   26|    0|
    |mux_53_32_1_1_U1289                   |mux_53_32_1_1                   |        0|   0|  0|   26|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  12|  0| 1512|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln174_fu_422_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln174_fu_416_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_128                 |   9|          2|    3|          6|
    |pc0_0_fu_124             |   9|          2|   32|         64|
    |pc0_1_fu_120             |   9|          2|   32|         64|
    |pc0_2_fu_116             |   9|          2|   32|         64|
    |pw0_0_fu_112             |   9|          2|   32|         64|
    |pw0_1_fu_108             |   9|          2|   32|         64|
    |pw0_2_fu_104             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  197|        394|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_128                 |   3|   0|    3|          0|
    |pc0_0_fu_124             |  32|   0|   32|          0|
    |pc0_1_fu_120             |  32|   0|   32|          0|
    |pc0_2_fu_116             |  32|   0|   32|          0|
    |pw0_0_fu_112             |  32|   0|   32|          0|
    |pw0_1_fu_108             |  32|   0|   32|          0|
    |pw0_2_fu_104             |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 198|   0|  198|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pc0_pw0|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pc0_pw0|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pc0_pw0|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pc0_pw0|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pc0_pw0|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_pc0_pw0|  return value|
|mux_case_075      |   in|   32|     ap_none|                      mux_case_075|        scalar|
|mux_case_176      |   in|   32|     ap_none|                      mux_case_176|        scalar|
|mux_case_277      |   in|   32|     ap_none|                      mux_case_277|        scalar|
|mux_case_378      |   in|   32|     ap_none|                      mux_case_378|        scalar|
|mux_case_4        |   in|   32|     ap_none|                        mux_case_4|        scalar|
|mux_case_079      |   in|   32|     ap_none|                      mux_case_079|        scalar|
|mux_case_180      |   in|   32|     ap_none|                      mux_case_180|        scalar|
|mux_case_281      |   in|   32|     ap_none|                      mux_case_281|        scalar|
|mux_case_382      |   in|   32|     ap_none|                      mux_case_382|        scalar|
|mux_case_483      |   in|   32|     ap_none|                      mux_case_483|        scalar|
|mux_case_08464    |   in|   32|     ap_none|                    mux_case_08464|        scalar|
|mux_case_185      |   in|   32|     ap_none|                      mux_case_185|        scalar|
|mux_case_286      |   in|   32|     ap_none|                      mux_case_286|        scalar|
|mux_case_387      |   in|   32|     ap_none|                      mux_case_387|        scalar|
|mux_case_488      |   in|   32|     ap_none|                      mux_case_488|        scalar|
|pws_read          |   in|   32|     ap_none|                          pws_read|        scalar|
|pws_read_17       |   in|   32|     ap_none|                       pws_read_17|        scalar|
|pws_read_20       |   in|   32|     ap_none|                       pws_read_20|        scalar|
|pws_read_23       |   in|   32|     ap_none|                       pws_read_23|        scalar|
|pws_read_26       |   in|   32|     ap_none|                       pws_read_26|        scalar|
|pws_read_15       |   in|   32|     ap_none|                       pws_read_15|        scalar|
|pws_read_18       |   in|   32|     ap_none|                       pws_read_18|        scalar|
|pws_read_21       |   in|   32|     ap_none|                       pws_read_21|        scalar|
|pws_read_24       |   in|   32|     ap_none|                       pws_read_24|        scalar|
|pws_read_27       |   in|   32|     ap_none|                       pws_read_27|        scalar|
|pws_read_16       |   in|   32|     ap_none|                       pws_read_16|        scalar|
|pws_read_19       |   in|   32|     ap_none|                       pws_read_19|        scalar|
|pws_read_22       |   in|   32|     ap_none|                       pws_read_22|        scalar|
|pws_read_25       |   in|   32|     ap_none|                       pws_read_25|        scalar|
|pws_read_28       |   in|   32|     ap_none|                       pws_read_28|        scalar|
|pc0_0_out         |  out|   32|      ap_vld|                         pc0_0_out|       pointer|
|pc0_0_out_ap_vld  |  out|    1|      ap_vld|                         pc0_0_out|       pointer|
|pc0_1_out         |  out|   32|      ap_vld|                         pc0_1_out|       pointer|
|pc0_1_out_ap_vld  |  out|    1|      ap_vld|                         pc0_1_out|       pointer|
|pc0_2_out         |  out|   32|      ap_vld|                         pc0_2_out|       pointer|
|pc0_2_out_ap_vld  |  out|    1|      ap_vld|                         pc0_2_out|       pointer|
|pw0_0_out         |  out|   32|      ap_vld|                         pw0_0_out|       pointer|
|pw0_0_out_ap_vld  |  out|    1|      ap_vld|                         pw0_0_out|       pointer|
|pw0_1_out         |  out|   32|      ap_vld|                         pw0_1_out|       pointer|
|pw0_1_out_ap_vld  |  out|    1|      ap_vld|                         pw0_1_out|       pointer|
|pw0_2_out         |  out|   32|      ap_vld|                         pw0_2_out|       pointer|
|pw0_2_out_ap_vld  |  out|    1|      ap_vld|                         pw0_2_out|       pointer|
+------------------+-----+-----+------------+----------------------------------+--------------+

