

================================================================
== Vitis HLS Report for 'fftStreamingKernelBody_3'
================================================================
* Date:           Thu Jan 27 12:46:43 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                                                                                 |                                                                                                                                                |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                                                     Instance                                                                    |                                                                     Module                                                                     |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0                                                |convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s                                                |        3|        4|  12.000 ns|  16.000 ns|    3|    4|                                        no|
        |fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261_U0                                                                                         |fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261                                                                                           |       18|       18|  72.000 ns|  72.000 ns|   18|   18|                                        no|
        |innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0  |innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s  |        ?|        ?|          ?|          ?|    ?|    ?|                                  dataflow|
        |fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262_U0                                                                                         |fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262                                                                                           |       18|       18|  72.000 ns|  72.000 ns|   18|   18|                                        no|
        |convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_U0                                                                           |convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s                                                                           |        4|        5|  16.000 ns|  20.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       86|    -|
|FIFO                 |        -|     -|       80|      416|    -|
|Instance             |        0|    14|     9934|    11276|    0|
|Memory               |        0|     -|      512|      528|    0|
|Multiplexer          |        -|     -|        -|      144|    -|
|Register             |        -|     -|       16|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    14|    10542|    12450|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                                                     Instance                                                                    |                                                                     Module                                                                     | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_U0                                                                           |convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s                                                                           |        0|   0|     9|     97|    0|
    |convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0                                                |convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s                                                |        0|   0|     5|     70|    0|
    |fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261_U0                                                                                         |fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261                                                                                           |        0|   0|    17|    274|    0|
    |fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262_U0                                                                                         |fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262                                                                                           |        0|   0|    19|    287|    0|
    |innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0  |innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s  |        0|  14|  9884|  10548|    0|
    +-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                                                                                            |                                                                                                                                                |        0|  14|  9934|  11276|    0|
    +-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                       Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_inDataArray_M_real_V_0_U   |fftStreamingKernelBody_3_p_inDataArray_M_real_V_0   |        0|  32|  33|    0|     4|   22|     1|           88|
    |p_inDataArray_M_real_V_1_U   |fftStreamingKernelBody_3_p_inDataArray_M_real_V_0   |        0|  32|  33|    0|     4|   22|     1|           88|
    |p_inDataArray_M_real_V_2_U   |fftStreamingKernelBody_3_p_inDataArray_M_real_V_0   |        0|  32|  33|    0|     4|   22|     1|           88|
    |p_inDataArray_M_real_V_3_U   |fftStreamingKernelBody_3_p_inDataArray_M_real_V_0   |        0|  32|  33|    0|     4|   22|     1|           88|
    |p_inDataArray_M_imag_V_0_U   |fftStreamingKernelBody_3_p_inDataArray_M_real_V_0   |        0|  32|  33|    0|     4|   22|     1|           88|
    |p_inDataArray_M_imag_V_1_U   |fftStreamingKernelBody_3_p_inDataArray_M_real_V_0   |        0|  32|  33|    0|     4|   22|     1|           88|
    |p_inDataArray_M_imag_V_2_U   |fftStreamingKernelBody_3_p_inDataArray_M_real_V_0   |        0|  32|  33|    0|     4|   22|     1|           88|
    |p_inDataArray_M_imag_V_3_U   |fftStreamingKernelBody_3_p_inDataArray_M_real_V_0   |        0|  32|  33|    0|     4|   22|     1|           88|
    |p_outDataArray_M_real_V_0_U  |fftStreamingKernelBody_3_p_outDataArray_M_real_V_0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |p_outDataArray_M_real_V_1_U  |fftStreamingKernelBody_3_p_outDataArray_M_real_V_0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |p_outDataArray_M_real_V_2_U  |fftStreamingKernelBody_3_p_outDataArray_M_real_V_0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |p_outDataArray_M_real_V_3_U  |fftStreamingKernelBody_3_p_outDataArray_M_real_V_0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |p_outDataArray_M_imag_V_0_U  |fftStreamingKernelBody_3_p_outDataArray_M_real_V_0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |p_outDataArray_M_imag_V_1_U  |fftStreamingKernelBody_3_p_outDataArray_M_real_V_0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |p_outDataArray_M_imag_V_2_U  |fftStreamingKernelBody_3_p_outDataArray_M_real_V_0  |        0|  32|  33|    0|     4|   27|     1|          108|
    |p_outDataArray_M_imag_V_3_U  |fftStreamingKernelBody_3_p_outDataArray_M_real_V_0  |        0|  32|  33|    0|     4|   27|     1|          108|
    +-----------------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                    |        0| 512| 528|    0|    64|  392|    16|         1568|
    +-----------------------------+----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |fftInStrm_V_M_imag_V_0_U   |        0|  5|   0|    -|     4|   22|       88|
    |fftInStrm_V_M_imag_V_1_U   |        0|  5|   0|    -|     4|   22|       88|
    |fftInStrm_V_M_imag_V_2_U   |        0|  5|   0|    -|     4|   22|       88|
    |fftInStrm_V_M_imag_V_3_U   |        0|  5|   0|    -|     4|   22|       88|
    |fftInStrm_V_M_real_V_0_U   |        0|  5|   0|    -|     4|   22|       88|
    |fftInStrm_V_M_real_V_1_U   |        0|  5|   0|    -|     4|   22|       88|
    |fftInStrm_V_M_real_V_2_U   |        0|  5|   0|    -|     4|   22|       88|
    |fftInStrm_V_M_real_V_3_U   |        0|  5|   0|    -|     4|   22|       88|
    |fftOutStrm_V_M_imag_V_0_U  |        0|  5|   0|    -|     4|   27|      108|
    |fftOutStrm_V_M_imag_V_1_U  |        0|  5|   0|    -|     4|   27|      108|
    |fftOutStrm_V_M_imag_V_2_U  |        0|  5|   0|    -|     4|   27|      108|
    |fftOutStrm_V_M_imag_V_3_U  |        0|  5|   0|    -|     4|   27|      108|
    |fftOutStrm_V_M_real_V_0_U  |        0|  5|   0|    -|     4|   27|      108|
    |fftOutStrm_V_M_real_V_1_U  |        0|  5|   0|    -|     4|   27|      108|
    |fftOutStrm_V_M_real_V_2_U  |        0|  5|   0|    -|     4|   27|      108|
    |fftOutStrm_V_M_real_V_3_U  |        0|  5|   0|    -|     4|   27|      108|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |Total                      |        0| 80|   0|    0|    64|  392|     1568|
    +---------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                                 Variable Name                                                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_p_inDataArray_M_imag_V_0                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_inDataArray_M_imag_V_1                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_inDataArray_M_imag_V_2                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_inDataArray_M_imag_V_3                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_inDataArray_M_real_V_0                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_inDataArray_M_real_V_1                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_inDataArray_M_real_V_2                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_inDataArray_M_real_V_3                                                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_outDataArray_M_imag_V_0                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_outDataArray_M_imag_V_1                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_outDataArray_M_imag_V_2                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_outDataArray_M_imag_V_3                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_outDataArray_M_real_V_0                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_outDataArray_M_real_V_1                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_outDataArray_M_real_V_2                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_outDataArray_M_real_V_3                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                                                                                              |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_sub_n                                                                                          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                                                        |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                                                                                              |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_sub_n                                                                                          |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                                                                                              |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_sub_n                                                                                          |       and|   0|  0|   2|           1|           1|
    |convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_start                                |       and|   0|  0|   2|           1|           1|
    |convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261_U0_ap_start                                              |       and|   0|  0|   2|           1|           1|
    |fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262_U0_ap_continue                                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inDataArray_M_imag_V_0                                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inDataArray_M_imag_V_1                                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inDataArray_M_imag_V_2                                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inDataArray_M_imag_V_3                                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inDataArray_M_real_V_0                                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inDataArray_M_real_V_1                                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inDataArray_M_real_V_2                                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inDataArray_M_real_V_3                                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_outDataArray_M_imag_V_0                                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_outDataArray_M_imag_V_1                                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_outDataArray_M_imag_V_2                                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_outDataArray_M_imag_V_3                                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_outDataArray_M_real_V_0                                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_outDataArray_M_real_V_1                                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_outDataArray_M_real_V_2                                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_outDataArray_M_real_V_3                                                                |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                                          |          |   0|  0|  86|          43|          43|
    +---------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_inDataArray_M_real_V_0   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_inDataArray_M_real_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_inDataArray_M_real_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_inDataArray_M_real_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_outDataArray_M_real_V_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_outDataArray_M_real_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_outDataArray_M_real_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_outDataArray_M_real_V_3  |   9|          2|    1|          2|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                | 144|         32|   16|         32|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_inDataArray_M_real_V_0   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_inDataArray_M_real_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_inDataArray_M_real_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_inDataArray_M_real_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_outDataArray_M_real_V_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_outDataArray_M_real_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_outDataArray_M_real_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_outDataArray_M_real_V_3  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 16|   0|   16|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_ext_blocking_n               |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_str_blocking_n               |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ap_int_blocking_n               |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody.3|  return value|
|ssrWideStream4kernelIn_dout     |   in|  256|     ap_fifo|    ssrWideStream4kernelIn|       pointer|
|ssrWideStream4kernelIn_empty_n  |   in|    1|     ap_fifo|    ssrWideStream4kernelIn|       pointer|
|ssrWideStream4kernelIn_read     |  out|    1|     ap_fifo|    ssrWideStream4kernelIn|       pointer|
|ssrWideStream4kernelOut_din     |  out|  256|     ap_fifo|   ssrWideStream4kernelOut|       pointer|
|ssrWideStream4kernelOut_full_n  |   in|    1|     ap_fifo|   ssrWideStream4kernelOut|       pointer|
|ssrWideStream4kernelOut_write   |  out|    1|     ap_fifo|   ssrWideStream4kernelOut|       pointer|
+--------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_real_V_0 = alloca i64 1"   --->   Operation 11 'alloca' 'fftInStrm_V_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_real_V_1 = alloca i64 1"   --->   Operation 12 'alloca' 'fftInStrm_V_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_real_V_2 = alloca i64 1"   --->   Operation 13 'alloca' 'fftInStrm_V_M_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_real_V_3 = alloca i64 1"   --->   Operation 14 'alloca' 'fftInStrm_V_M_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_imag_V_0 = alloca i64 1"   --->   Operation 15 'alloca' 'fftInStrm_V_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_imag_V_1 = alloca i64 1"   --->   Operation 16 'alloca' 'fftInStrm_V_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_imag_V_2 = alloca i64 1"   --->   Operation 17 'alloca' 'fftInStrm_V_M_imag_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%fftInStrm_V_M_imag_V_3 = alloca i64 1"   --->   Operation 18 'alloca' 'fftInStrm_V_M_imag_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_0 = alloca i64 1"   --->   Operation 19 'alloca' 'fftOutStrm_V_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_1 = alloca i64 1"   --->   Operation 20 'alloca' 'fftOutStrm_V_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_2 = alloca i64 1"   --->   Operation 21 'alloca' 'fftOutStrm_V_M_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_3 = alloca i64 1"   --->   Operation 22 'alloca' 'fftOutStrm_V_M_real_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_0 = alloca i64 1"   --->   Operation 23 'alloca' 'fftOutStrm_V_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_1 = alloca i64 1"   --->   Operation 24 'alloca' 'fftOutStrm_V_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_2 = alloca i64 1"   --->   Operation 25 'alloca' 'fftOutStrm_V_M_imag_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_3 = alloca i64 1"   --->   Operation 26 'alloca' 'fftOutStrm_V_M_imag_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%p_inDataArray_M_real_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 27 'alloca' 'p_inDataArray_M_real_V_0' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%p_inDataArray_M_real_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 28 'alloca' 'p_inDataArray_M_real_V_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%p_inDataArray_M_real_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 29 'alloca' 'p_inDataArray_M_real_V_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%p_inDataArray_M_real_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 30 'alloca' 'p_inDataArray_M_real_V_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 31 [1/1] (0.69ns)   --->   "%p_inDataArray_M_imag_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 31 'alloca' 'p_inDataArray_M_imag_V_0' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 32 [1/1] (0.69ns)   --->   "%p_inDataArray_M_imag_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 32 'alloca' 'p_inDataArray_M_imag_V_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%p_inDataArray_M_imag_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 33 'alloca' 'p_inDataArray_M_imag_V_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 34 [1/1] (0.69ns)   --->   "%p_inDataArray_M_imag_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45]   --->   Operation 34 'alloca' 'p_inDataArray_M_imag_V_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 35 [1/1] (0.69ns)   --->   "%p_outDataArray_M_real_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 35 'alloca' 'p_outDataArray_M_real_V_0' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 36 [1/1] (0.69ns)   --->   "%p_outDataArray_M_real_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 36 'alloca' 'p_outDataArray_M_real_V_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 37 [1/1] (0.69ns)   --->   "%p_outDataArray_M_real_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 37 'alloca' 'p_outDataArray_M_real_V_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "%p_outDataArray_M_real_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 38 'alloca' 'p_outDataArray_M_real_V_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 39 [1/1] (0.69ns)   --->   "%p_outDataArray_M_imag_V_0 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 39 'alloca' 'p_outDataArray_M_imag_V_0' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 40 [1/1] (0.69ns)   --->   "%p_outDataArray_M_imag_V_1 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 40 'alloca' 'p_outDataArray_M_imag_V_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%p_outDataArray_M_imag_V_2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 41 'alloca' 'p_outDataArray_M_imag_V_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%p_outDataArray_M_imag_V_3 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47]   --->   Operation 42 'alloca' 'p_outDataArray_M_imag_V_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln49 = call void @convertSuperStreamToArray<-1, 40001, 16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >, i256 %ssrWideStream4kernelIn, i22 %p_inDataArray_M_real_V_0, i22 %p_inDataArray_M_real_V_1, i22 %p_inDataArray_M_real_V_2, i22 %p_inDataArray_M_real_V_3, i22 %p_inDataArray_M_imag_V_0, i22 %p_inDataArray_M_imag_V_1, i22 %p_inDataArray_M_imag_V_2, i22 %p_inDataArray_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:49]   --->   Operation 43 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln49 = call void @convertSuperStreamToArray<-1, 40001, 16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >, i256 %ssrWideStream4kernelIn, i22 %p_inDataArray_M_real_V_0, i22 %p_inDataArray_M_real_V_1, i22 %p_inDataArray_M_real_V_2, i22 %p_inDataArray_M_real_V_3, i22 %p_inDataArray_M_imag_V_0, i22 %p_inDataArray_M_imag_V_1, i22 %p_inDataArray_M_imag_V_2, i22 %p_inDataArray_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:49]   --->   Operation 44 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261, i22 %fftInStrm_V_M_real_V_0, i22 %fftInStrm_V_M_imag_V_0, i22 %fftInStrm_V_M_real_V_1, i22 %fftInStrm_V_M_imag_V_1, i22 %fftInStrm_V_M_real_V_2, i22 %fftInStrm_V_M_imag_V_2, i22 %fftInStrm_V_M_real_V_3, i22 %fftInStrm_V_M_imag_V_3, i22 %p_inDataArray_M_real_V_0, i22 %p_inDataArray_M_real_V_1, i22 %p_inDataArray_M_real_V_2, i22 %p_inDataArray_M_real_V_3, i22 %p_inDataArray_M_imag_V_0, i22 %p_inDataArray_M_imag_V_1, i22 %p_inDataArray_M_imag_V_2, i22 %p_inDataArray_M_imag_V_3"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261, i22 %fftInStrm_V_M_real_V_0, i22 %fftInStrm_V_M_imag_V_0, i22 %fftInStrm_V_M_real_V_1, i22 %fftInStrm_V_M_imag_V_1, i22 %fftInStrm_V_M_real_V_2, i22 %fftInStrm_V_M_imag_V_2, i22 %fftInStrm_V_M_real_V_3, i22 %fftInStrm_V_M_imag_V_3, i22 %p_inDataArray_M_real_V_0, i22 %p_inDataArray_M_real_V_1, i22 %p_inDataArray_M_real_V_2, i22 %p_inDataArray_M_real_V_3, i22 %p_inDataArray_M_imag_V_0, i22 %p_inDataArray_M_imag_V_1, i22 %p_inDataArray_M_imag_V_2, i22 %p_inDataArray_M_imag_V_3"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln3373 = call void @innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >, i22 %fftInStrm_V_M_real_V_0, i22 %fftInStrm_V_M_real_V_1, i22 %fftInStrm_V_M_real_V_2, i22 %fftInStrm_V_M_real_V_3, i22 %fftInStrm_V_M_imag_V_0, i22 %fftInStrm_V_M_imag_V_1, i22 %fftInStrm_V_M_imag_V_2, i22 %fftInStrm_V_M_imag_V_3, i27 %fftOutStrm_V_M_real_V_0, i27 %fftOutStrm_V_M_real_V_1, i27 %fftOutStrm_V_M_real_V_2, i27 %fftOutStrm_V_M_real_V_3, i27 %fftOutStrm_V_M_imag_V_0, i27 %fftOutStrm_V_M_imag_V_1, i27 %fftOutStrm_V_M_imag_V_2, i27 %fftOutStrm_V_M_imag_V_3, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3373->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:62]   --->   Operation 47 'call' 'call_ln3373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln3373 = call void @innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >, i22 %fftInStrm_V_M_real_V_0, i22 %fftInStrm_V_M_real_V_1, i22 %fftInStrm_V_M_real_V_2, i22 %fftInStrm_V_M_real_V_3, i22 %fftInStrm_V_M_imag_V_0, i22 %fftInStrm_V_M_imag_V_1, i22 %fftInStrm_V_M_imag_V_2, i22 %fftInStrm_V_M_imag_V_3, i27 %fftOutStrm_V_M_real_V_0, i27 %fftOutStrm_V_M_real_V_1, i27 %fftOutStrm_V_M_real_V_2, i27 %fftOutStrm_V_M_real_V_3, i27 %fftOutStrm_V_M_imag_V_0, i27 %fftOutStrm_V_M_imag_V_1, i27 %fftOutStrm_V_M_imag_V_2, i27 %fftOutStrm_V_M_imag_V_3, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3373->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:62]   --->   Operation 48 'call' 'call_ln3373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262, i27 %p_outDataArray_M_real_V_0, i27 %p_outDataArray_M_real_V_1, i27 %p_outDataArray_M_real_V_2, i27 %p_outDataArray_M_real_V_3, i27 %p_outDataArray_M_imag_V_0, i27 %p_outDataArray_M_imag_V_1, i27 %p_outDataArray_M_imag_V_2, i27 %p_outDataArray_M_imag_V_3, i27 %fftOutStrm_V_M_real_V_0, i27 %fftOutStrm_V_M_imag_V_0, i27 %fftOutStrm_V_M_real_V_1, i27 %fftOutStrm_V_M_imag_V_1, i27 %fftOutStrm_V_M_real_V_2, i27 %fftOutStrm_V_M_imag_V_2, i27 %fftOutStrm_V_M_real_V_3, i27 %fftOutStrm_V_M_imag_V_3"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262, i27 %p_outDataArray_M_real_V_0, i27 %p_outDataArray_M_real_V_1, i27 %p_outDataArray_M_real_V_2, i27 %p_outDataArray_M_real_V_3, i27 %p_outDataArray_M_imag_V_0, i27 %p_outDataArray_M_imag_V_1, i27 %p_outDataArray_M_imag_V_2, i27 %p_outDataArray_M_imag_V_3, i27 %fftOutStrm_V_M_real_V_0, i27 %fftOutStrm_V_M_imag_V_0, i27 %fftOutStrm_V_M_real_V_1, i27 %fftOutStrm_V_M_imag_V_1, i27 %fftOutStrm_V_M_real_V_2, i27 %fftOutStrm_V_M_imag_V_2, i27 %fftOutStrm_V_M_real_V_3, i27 %fftOutStrm_V_M_imag_V_3"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln74 = call void @convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >, i27 %p_outDataArray_M_real_V_0, i27 %p_outDataArray_M_real_V_1, i27 %p_outDataArray_M_real_V_2, i27 %p_outDataArray_M_real_V_3, i27 %p_outDataArray_M_imag_V_0, i27 %p_outDataArray_M_imag_V_1, i27 %p_outDataArray_M_imag_V_2, i27 %p_outDataArray_M_imag_V_3, i256 %ssrWideStream4kernelOut" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:74]   --->   Operation 51 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 52 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i22 %fftInStrm_V_M_real_V_0, i22 %fftInStrm_V_M_real_V_0"   --->   Operation 57 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%empty_269 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i22 %fftInStrm_V_M_real_V_1, i22 %fftInStrm_V_M_real_V_1"   --->   Operation 59 'specchannel' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%empty_270 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i22 %fftInStrm_V_M_real_V_2, i22 %fftInStrm_V_M_real_V_2"   --->   Operation 61 'specchannel' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i22 %fftInStrm_V_M_real_V_3, i22 %fftInStrm_V_M_real_V_3"   --->   Operation 63 'specchannel' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i22 %fftInStrm_V_M_imag_V_0, i22 %fftInStrm_V_M_imag_V_0"   --->   Operation 65 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i22 %fftInStrm_V_M_imag_V_1, i22 %fftInStrm_V_M_imag_V_1"   --->   Operation 67 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i22 %fftInStrm_V_M_imag_V_2, i22 %fftInStrm_V_M_imag_V_2"   --->   Operation 69 'specchannel' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i22 %fftInStrm_V_M_imag_V_3, i22 %fftInStrm_V_M_imag_V_3"   --->   Operation 71 'specchannel' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftOutStrm_V_M_real_V_0, i27 %fftOutStrm_V_M_real_V_0"   --->   Operation 73 'specchannel' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftOutStrm_V_M_real_V_1, i27 %fftOutStrm_V_M_real_V_1"   --->   Operation 75 'specchannel' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftOutStrm_V_M_real_V_2, i27 %fftOutStrm_V_M_real_V_2"   --->   Operation 77 'specchannel' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftOutStrm_V_M_real_V_3, i27 %fftOutStrm_V_M_real_V_3"   --->   Operation 79 'specchannel' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%empty_280 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftOutStrm_V_M_imag_V_0, i27 %fftOutStrm_V_M_imag_V_0"   --->   Operation 81 'specchannel' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_281 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftOutStrm_V_M_imag_V_1, i27 %fftOutStrm_V_M_imag_V_1"   --->   Operation 83 'specchannel' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%empty_282 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftOutStrm_V_M_imag_V_2, i27 %fftOutStrm_V_M_imag_V_2"   --->   Operation 85 'specchannel' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%empty_283 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftOutStrm_V_M_imag_V_3, i27 %fftOutStrm_V_M_imag_V_3"   --->   Operation 87 'specchannel' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln74 = call void @convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >, i27 %p_outDataArray_M_real_V_0, i27 %p_outDataArray_M_real_V_1, i27 %p_outDataArray_M_real_V_2, i27 %p_outDataArray_M_real_V_3, i27 %p_outDataArray_M_imag_V_0, i27 %p_outDataArray_M_imag_V_1, i27 %p_outDataArray_M_imag_V_2, i27 %p_outDataArray_M_imag_V_3, i256 %ssrWideStream4kernelOut" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:74]   --->   Operation 89 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:76]   --->   Operation 90 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ssrWideStream4kernelIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ssrWideStream4kernelOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fftInStrm_V_M_real_V_0    (alloca              ) [ 00111111111]
fftInStrm_V_M_real_V_1    (alloca              ) [ 00111111111]
fftInStrm_V_M_real_V_2    (alloca              ) [ 00111111111]
fftInStrm_V_M_real_V_3    (alloca              ) [ 00111111111]
fftInStrm_V_M_imag_V_0    (alloca              ) [ 00111111111]
fftInStrm_V_M_imag_V_1    (alloca              ) [ 00111111111]
fftInStrm_V_M_imag_V_2    (alloca              ) [ 00111111111]
fftInStrm_V_M_imag_V_3    (alloca              ) [ 00111111111]
fftOutStrm_V_M_real_V_0   (alloca              ) [ 00111111111]
fftOutStrm_V_M_real_V_1   (alloca              ) [ 00111111111]
fftOutStrm_V_M_real_V_2   (alloca              ) [ 00111111111]
fftOutStrm_V_M_real_V_3   (alloca              ) [ 00111111111]
fftOutStrm_V_M_imag_V_0   (alloca              ) [ 00111111111]
fftOutStrm_V_M_imag_V_1   (alloca              ) [ 00111111111]
fftOutStrm_V_M_imag_V_2   (alloca              ) [ 00111111111]
fftOutStrm_V_M_imag_V_3   (alloca              ) [ 00111111111]
p_inDataArray_M_real_V_0  (alloca              ) [ 00111000000]
p_inDataArray_M_real_V_1  (alloca              ) [ 00111000000]
p_inDataArray_M_real_V_2  (alloca              ) [ 00111000000]
p_inDataArray_M_real_V_3  (alloca              ) [ 00111000000]
p_inDataArray_M_imag_V_0  (alloca              ) [ 00111000000]
p_inDataArray_M_imag_V_1  (alloca              ) [ 00111000000]
p_inDataArray_M_imag_V_2  (alloca              ) [ 00111000000]
p_inDataArray_M_imag_V_3  (alloca              ) [ 00111000000]
p_outDataArray_M_real_V_0 (alloca              ) [ 00111111111]
p_outDataArray_M_real_V_1 (alloca              ) [ 00111111111]
p_outDataArray_M_real_V_2 (alloca              ) [ 00111111111]
p_outDataArray_M_real_V_3 (alloca              ) [ 00111111111]
p_outDataArray_M_imag_V_0 (alloca              ) [ 00111111111]
p_outDataArray_M_imag_V_1 (alloca              ) [ 00111111111]
p_outDataArray_M_imag_V_2 (alloca              ) [ 00111111111]
p_outDataArray_M_imag_V_3 (alloca              ) [ 00111111111]
call_ln49                 (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
call_ln3373               (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
specdataflowpipeline_ln0  (specdataflowpipeline) [ 00000000000]
specmemcore_ln0           (specmemcore         ) [ 00000000000]
specmemcore_ln0           (specmemcore         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty                     (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_269                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_270                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_271                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_272                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_273                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_274                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_275                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_276                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_277                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_278                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_279                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_280                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_281                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_282                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_283                 (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
call_ln74                 (call                ) [ 00000000000]
ret_ln76                  (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ssrWideStream4kernelIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ssrWideStream4kernelOut">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelOut"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sample_in_read_count_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delay_line_stall_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delayline_Array_29">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_32">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_32"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delayline_Array_34">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_34"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="control_delayline_Array_23">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_delayline_Array_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_delayline_Array_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="delayline_Array_28">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="delayline_Array_31">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="delayline_Array_33">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_33"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="twiddleObj_twiddleTable_M_imag_V_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_3"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control_count_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="control_bits_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sample_in_read_count_V_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="delay_line_stall_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delayline_Array_21">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delayline_Array_23">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delayline_Array_27">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="control_delayline_Array_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="control_delayline_Array_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="control_delayline_Array_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="delayline_Array_20">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="delayline_Array_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="delayline_Array_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convertSuperStreamToArray<-1, 40001, 16, 4, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="innerFFT<16, 4, 40001, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_OC_V_OC_M_real_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_OC_V_OC_M_real_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_OC_V_OC_M_real_OC_V_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_OC_V_OC_M_real_OC_V_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_OC_V_OC_M_imag_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_OC_V_OC_M_imag_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_OC_V_OC_M_imag_OC_V_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm_OC_V_OC_M_imag_OC_V_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_OC_V_OC_M_real_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_OC_V_OC_M_real_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_OC_V_OC_M_real_OC_V_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_OC_V_OC_M_real_OC_V_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_OC_V_OC_M_imag_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_OC_V_OC_M_imag_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_OC_V_OC_M_imag_OC_V_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_OC_V_OC_M_imag_OC_V_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="fftInStrm_V_M_real_V_0_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftInStrm_V_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="fftInStrm_V_M_real_V_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftInStrm_V_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="fftInStrm_V_M_real_V_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftInStrm_V_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="fftInStrm_V_M_real_V_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftInStrm_V_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="fftInStrm_V_M_imag_V_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftInStrm_V_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="fftInStrm_V_M_imag_V_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftInStrm_V_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="fftInStrm_V_M_imag_V_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftInStrm_V_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="fftInStrm_V_M_imag_V_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftInStrm_V_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="fftOutStrm_V_M_real_V_0_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutStrm_V_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="fftOutStrm_V_M_real_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutStrm_V_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="fftOutStrm_V_M_real_V_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutStrm_V_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="fftOutStrm_V_M_real_V_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutStrm_V_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="fftOutStrm_V_M_imag_V_0_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutStrm_V_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="fftOutStrm_V_M_imag_V_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutStrm_V_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="fftOutStrm_V_M_imag_V_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutStrm_V_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="fftOutStrm_V_M_imag_V_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutStrm_V_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_inDataArray_M_real_V_0_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_inDataArray_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_inDataArray_M_real_V_1_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_inDataArray_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_inDataArray_M_real_V_2_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_inDataArray_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_inDataArray_M_real_V_3_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_inDataArray_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_inDataArray_M_imag_V_0_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_inDataArray_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_inDataArray_M_imag_V_1_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_inDataArray_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_inDataArray_M_imag_V_2_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_inDataArray_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_inDataArray_M_imag_V_3_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_inDataArray_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_outDataArray_M_real_V_0_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_outDataArray_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_outDataArray_M_real_V_1_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_outDataArray_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_outDataArray_M_real_V_2_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_outDataArray_M_real_V_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_outDataArray_M_real_V_3_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_outDataArray_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_outDataArray_M_imag_V_0_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_outDataArray_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_outDataArray_M_imag_V_1_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_outDataArray_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_outDataArray_M_imag_V_2_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_outDataArray_M_imag_V_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_outDataArray_M_imag_V_3_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_outDataArray_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="256" slack="0"/>
<pin id="267" dir="0" index="2" bw="22" slack="0"/>
<pin id="268" dir="0" index="3" bw="22" slack="0"/>
<pin id="269" dir="0" index="4" bw="22" slack="0"/>
<pin id="270" dir="0" index="5" bw="22" slack="0"/>
<pin id="271" dir="0" index="6" bw="22" slack="0"/>
<pin id="272" dir="0" index="7" bw="22" slack="0"/>
<pin id="273" dir="0" index="8" bw="22" slack="0"/>
<pin id="274" dir="0" index="9" bw="22" slack="0"/>
<pin id="275" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="22" slack="2"/>
<pin id="289" dir="0" index="2" bw="22" slack="2"/>
<pin id="290" dir="0" index="3" bw="22" slack="2"/>
<pin id="291" dir="0" index="4" bw="22" slack="2"/>
<pin id="292" dir="0" index="5" bw="22" slack="2"/>
<pin id="293" dir="0" index="6" bw="22" slack="2"/>
<pin id="294" dir="0" index="7" bw="22" slack="2"/>
<pin id="295" dir="0" index="8" bw="22" slack="2"/>
<pin id="296" dir="0" index="9" bw="22" slack="2147483647"/>
<pin id="297" dir="0" index="10" bw="22" slack="2147483647"/>
<pin id="298" dir="0" index="11" bw="22" slack="2147483647"/>
<pin id="299" dir="0" index="12" bw="22" slack="2147483647"/>
<pin id="300" dir="0" index="13" bw="22" slack="2147483647"/>
<pin id="301" dir="0" index="14" bw="22" slack="2147483647"/>
<pin id="302" dir="0" index="15" bw="22" slack="2147483647"/>
<pin id="303" dir="0" index="16" bw="22" slack="2147483647"/>
<pin id="304" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="22" slack="4"/>
<pin id="309" dir="0" index="2" bw="22" slack="4"/>
<pin id="310" dir="0" index="3" bw="22" slack="4"/>
<pin id="311" dir="0" index="4" bw="22" slack="4"/>
<pin id="312" dir="0" index="5" bw="22" slack="4"/>
<pin id="313" dir="0" index="6" bw="22" slack="4"/>
<pin id="314" dir="0" index="7" bw="22" slack="4"/>
<pin id="315" dir="0" index="8" bw="22" slack="4"/>
<pin id="316" dir="0" index="9" bw="27" slack="4"/>
<pin id="317" dir="0" index="10" bw="27" slack="4"/>
<pin id="318" dir="0" index="11" bw="27" slack="4"/>
<pin id="319" dir="0" index="12" bw="27" slack="4"/>
<pin id="320" dir="0" index="13" bw="27" slack="4"/>
<pin id="321" dir="0" index="14" bw="27" slack="4"/>
<pin id="322" dir="0" index="15" bw="27" slack="4"/>
<pin id="323" dir="0" index="16" bw="27" slack="4"/>
<pin id="324" dir="0" index="17" bw="2" slack="0"/>
<pin id="325" dir="0" index="18" bw="2" slack="0"/>
<pin id="326" dir="0" index="19" bw="2" slack="0"/>
<pin id="327" dir="0" index="20" bw="1" slack="0"/>
<pin id="328" dir="0" index="21" bw="45" slack="0"/>
<pin id="329" dir="0" index="22" bw="45" slack="0"/>
<pin id="330" dir="0" index="23" bw="45" slack="0"/>
<pin id="331" dir="0" index="24" bw="32" slack="0"/>
<pin id="332" dir="0" index="25" bw="32" slack="0"/>
<pin id="333" dir="0" index="26" bw="32" slack="0"/>
<pin id="334" dir="0" index="27" bw="45" slack="0"/>
<pin id="335" dir="0" index="28" bw="45" slack="0"/>
<pin id="336" dir="0" index="29" bw="45" slack="0"/>
<pin id="337" dir="0" index="30" bw="18" slack="0"/>
<pin id="338" dir="0" index="31" bw="2" slack="0"/>
<pin id="339" dir="0" index="32" bw="2" slack="0"/>
<pin id="340" dir="0" index="33" bw="2" slack="0"/>
<pin id="341" dir="0" index="34" bw="1" slack="0"/>
<pin id="342" dir="0" index="35" bw="51" slack="0"/>
<pin id="343" dir="0" index="36" bw="51" slack="0"/>
<pin id="344" dir="0" index="37" bw="51" slack="0"/>
<pin id="345" dir="0" index="38" bw="32" slack="0"/>
<pin id="346" dir="0" index="39" bw="32" slack="0"/>
<pin id="347" dir="0" index="40" bw="32" slack="0"/>
<pin id="348" dir="0" index="41" bw="51" slack="0"/>
<pin id="349" dir="0" index="42" bw="51" slack="0"/>
<pin id="350" dir="0" index="43" bw="51" slack="0"/>
<pin id="351" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3373/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="384" dir="0" index="3" bw="27" slack="2147483647"/>
<pin id="385" dir="0" index="4" bw="27" slack="2147483647"/>
<pin id="386" dir="0" index="5" bw="27" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="27" slack="2147483647"/>
<pin id="388" dir="0" index="7" bw="27" slack="2147483647"/>
<pin id="389" dir="0" index="8" bw="27" slack="2147483647"/>
<pin id="390" dir="0" index="9" bw="27" slack="6"/>
<pin id="391" dir="0" index="10" bw="27" slack="6"/>
<pin id="392" dir="0" index="11" bw="27" slack="6"/>
<pin id="393" dir="0" index="12" bw="27" slack="6"/>
<pin id="394" dir="0" index="13" bw="27" slack="6"/>
<pin id="395" dir="0" index="14" bw="27" slack="6"/>
<pin id="396" dir="0" index="15" bw="27" slack="6"/>
<pin id="397" dir="0" index="16" bw="27" slack="6"/>
<pin id="398" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="27" slack="2147483647"/>
<pin id="404" dir="0" index="3" bw="27" slack="2147483647"/>
<pin id="405" dir="0" index="4" bw="27" slack="2147483647"/>
<pin id="406" dir="0" index="5" bw="27" slack="2147483647"/>
<pin id="407" dir="0" index="6" bw="27" slack="2147483647"/>
<pin id="408" dir="0" index="7" bw="27" slack="2147483647"/>
<pin id="409" dir="0" index="8" bw="27" slack="2147483647"/>
<pin id="410" dir="0" index="9" bw="256" slack="0"/>
<pin id="411" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/9 "/>
</bind>
</comp>

<comp id="414" class="1005" name="fftInStrm_V_M_real_V_0_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="22" slack="2"/>
<pin id="416" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="fftInStrm_V_M_real_V_0 "/>
</bind>
</comp>

<comp id="420" class="1005" name="fftInStrm_V_M_real_V_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="22" slack="2"/>
<pin id="422" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="fftInStrm_V_M_real_V_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="fftInStrm_V_M_real_V_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="22" slack="2"/>
<pin id="428" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="fftInStrm_V_M_real_V_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="fftInStrm_V_M_real_V_3_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="22" slack="2"/>
<pin id="434" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="fftInStrm_V_M_real_V_3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="fftInStrm_V_M_imag_V_0_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="22" slack="2"/>
<pin id="440" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="fftInStrm_V_M_imag_V_0 "/>
</bind>
</comp>

<comp id="444" class="1005" name="fftInStrm_V_M_imag_V_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="22" slack="2"/>
<pin id="446" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="fftInStrm_V_M_imag_V_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="fftInStrm_V_M_imag_V_2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="22" slack="2"/>
<pin id="452" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="fftInStrm_V_M_imag_V_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="fftInStrm_V_M_imag_V_3_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="22" slack="2"/>
<pin id="458" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="fftInStrm_V_M_imag_V_3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="fftOutStrm_V_M_real_V_0_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="27" slack="4"/>
<pin id="464" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="fftOutStrm_V_M_real_V_0 "/>
</bind>
</comp>

<comp id="468" class="1005" name="fftOutStrm_V_M_real_V_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="27" slack="4"/>
<pin id="470" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="fftOutStrm_V_M_real_V_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="fftOutStrm_V_M_real_V_2_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="27" slack="4"/>
<pin id="476" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="fftOutStrm_V_M_real_V_2 "/>
</bind>
</comp>

<comp id="480" class="1005" name="fftOutStrm_V_M_real_V_3_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="27" slack="4"/>
<pin id="482" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="fftOutStrm_V_M_real_V_3 "/>
</bind>
</comp>

<comp id="486" class="1005" name="fftOutStrm_V_M_imag_V_0_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="27" slack="4"/>
<pin id="488" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="fftOutStrm_V_M_imag_V_0 "/>
</bind>
</comp>

<comp id="492" class="1005" name="fftOutStrm_V_M_imag_V_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="27" slack="4"/>
<pin id="494" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="fftOutStrm_V_M_imag_V_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="fftOutStrm_V_M_imag_V_2_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="27" slack="4"/>
<pin id="500" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="fftOutStrm_V_M_imag_V_2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="fftOutStrm_V_M_imag_V_3_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="27" slack="4"/>
<pin id="506" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="fftOutStrm_V_M_imag_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="58" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="278"><net_src comp="200" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="279"><net_src comp="204" pin="1"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="208" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="281"><net_src comp="212" pin="1"/><net_sink comp="264" pin=5"/></net>

<net id="282"><net_src comp="216" pin="1"/><net_sink comp="264" pin=6"/></net>

<net id="283"><net_src comp="220" pin="1"/><net_sink comp="264" pin=7"/></net>

<net id="284"><net_src comp="224" pin="1"/><net_sink comp="264" pin=8"/></net>

<net id="285"><net_src comp="228" pin="1"/><net_sink comp="264" pin=9"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="353"><net_src comp="4" pin="0"/><net_sink comp="306" pin=17"/></net>

<net id="354"><net_src comp="6" pin="0"/><net_sink comp="306" pin=18"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="306" pin=19"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="306" pin=20"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="306" pin=21"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="306" pin=22"/></net>

<net id="359"><net_src comp="16" pin="0"/><net_sink comp="306" pin=23"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="306" pin=24"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="306" pin=25"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="306" pin=26"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="306" pin=27"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="306" pin=28"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="306" pin=29"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="306" pin=30"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="306" pin=31"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="306" pin=32"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="306" pin=33"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="306" pin=34"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="306" pin=35"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="306" pin=36"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="306" pin=37"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="306" pin=38"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="306" pin=39"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="306" pin=40"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="306" pin=41"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="306" pin=42"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="306" pin=43"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="413"><net_src comp="2" pin="0"/><net_sink comp="400" pin=9"/></net>

<net id="417"><net_src comp="136" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="423"><net_src comp="140" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="429"><net_src comp="144" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="286" pin=5"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="306" pin=3"/></net>

<net id="435"><net_src comp="148" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="286" pin=7"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="441"><net_src comp="152" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="306" pin=5"/></net>

<net id="447"><net_src comp="156" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="306" pin=6"/></net>

<net id="453"><net_src comp="160" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="286" pin=6"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="306" pin=7"/></net>

<net id="459"><net_src comp="164" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="286" pin=8"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="306" pin=8"/></net>

<net id="465"><net_src comp="168" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="306" pin=9"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="380" pin=9"/></net>

<net id="471"><net_src comp="172" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="306" pin=10"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="380" pin=11"/></net>

<net id="477"><net_src comp="176" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="306" pin=11"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="380" pin=13"/></net>

<net id="483"><net_src comp="180" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="306" pin=12"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="380" pin=15"/></net>

<net id="489"><net_src comp="184" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="306" pin=13"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="380" pin=10"/></net>

<net id="495"><net_src comp="188" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="306" pin=14"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="380" pin=12"/></net>

<net id="501"><net_src comp="192" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="306" pin=15"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="380" pin=14"/></net>

<net id="507"><net_src comp="196" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="306" pin=16"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="380" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ssrWideStream4kernelIn | {}
	Port: ssrWideStream4kernelOut | {9 10 }
	Port: control_count_V_2 | {5 6 }
	Port: control_bits_V_2 | {5 6 }
	Port: sample_in_read_count_V_2 | {5 6 }
	Port: delay_line_stall_2 | {5 6 }
	Port: delayline_Array_29 | {5 6 }
	Port: delayline_Array_32 | {5 6 }
	Port: delayline_Array_34 | {5 6 }
	Port: control_delayline_Array_23 | {5 6 }
	Port: control_delayline_Array_1 | {5 6 }
	Port: control_delayline_Array_3 | {5 6 }
	Port: delayline_Array_28 | {5 6 }
	Port: delayline_Array_31 | {5 6 }
	Port: delayline_Array_33 | {5 6 }
	Port: twiddleObj_twiddleTable_M_imag_V_3 | {}
	Port: control_count_V_1 | {5 6 }
	Port: control_bits_V_1 | {5 6 }
	Port: sample_in_read_count_V_1 | {5 6 }
	Port: delay_line_stall_1 | {5 6 }
	Port: delayline_Array_21 | {5 6 }
	Port: delayline_Array_23 | {5 6 }
	Port: delayline_Array_27 | {5 6 }
	Port: control_delayline_Array_19 | {5 6 }
	Port: control_delayline_Array_20 | {5 6 }
	Port: control_delayline_Array_22 | {5 6 }
	Port: delayline_Array_20 | {5 6 }
	Port: delayline_Array_22 | {5 6 }
	Port: delayline_Array_26 | {5 6 }
 - Input state : 
	Port: fftStreamingKernelBody.3 : ssrWideStream4kernelIn | {1 2 }
	Port: fftStreamingKernelBody.3 : ssrWideStream4kernelOut | {}
	Port: fftStreamingKernelBody.3 : control_count_V_2 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_bits_V_2 | {5 6 }
	Port: fftStreamingKernelBody.3 : sample_in_read_count_V_2 | {5 6 }
	Port: fftStreamingKernelBody.3 : delay_line_stall_2 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_29 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_32 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_34 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_delayline_Array_23 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_delayline_Array_1 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_delayline_Array_3 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_28 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_31 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_33 | {5 6 }
	Port: fftStreamingKernelBody.3 : twiddleObj_twiddleTable_M_imag_V_3 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_count_V_1 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_bits_V_1 | {5 6 }
	Port: fftStreamingKernelBody.3 : sample_in_read_count_V_1 | {5 6 }
	Port: fftStreamingKernelBody.3 : delay_line_stall_1 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_21 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_23 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_27 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_delayline_Array_19 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_delayline_Array_20 | {5 6 }
	Port: fftStreamingKernelBody.3 : control_delayline_Array_22 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_20 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_22 | {5 6 }
	Port: fftStreamingKernelBody.3 : delayline_Array_26 | {5 6 }
  - Chain level:
	State 1
		call_ln49 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                                                      Functional Unit                                                                      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        grp_convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s_fu_264                        |    0    |    0    |    0    |    5    |    17   |    0    |
|          |                                              grp_fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261_fu_286                                             |    0    |    0    |  3.096  |    29   |   167   |    0    |
|   call   | grp_innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s_fu_306 |    0    |    14   | 18.2547 |   7446  |   4474  |    0    |
|          |                                              grp_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262_fu_380                                             |    0    |    0    |    0    |    69   |    55   |    0    |
|          |                                      grp_convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s_fu_400                                     |    0    |    0    |  3.096  |    22   |    89   |    0    |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                                                                                           |    0    |    14   | 24.4467 |   7571  |   4802  |    0    |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------------+--------+--------+--------+--------+
|                         |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------+--------+--------+--------+--------+
| p_inDataArray_M_imag_V_0|    0   |   32   |   33   |    0   |
| p_inDataArray_M_imag_V_1|    0   |   32   |   33   |    0   |
| p_inDataArray_M_imag_V_2|    0   |   32   |   33   |    0   |
| p_inDataArray_M_imag_V_3|    0   |   32   |   33   |    0   |
| p_inDataArray_M_real_V_0|    0   |   32   |   33   |    0   |
| p_inDataArray_M_real_V_1|    0   |   32   |   33   |    0   |
| p_inDataArray_M_real_V_2|    0   |   32   |   33   |    0   |
| p_inDataArray_M_real_V_3|    0   |   32   |   33   |    0   |
|p_outDataArray_M_imag_V_0|    0   |   32   |   33   |    0   |
|p_outDataArray_M_imag_V_1|    0   |   32   |   33   |    0   |
|p_outDataArray_M_imag_V_2|    0   |   32   |   33   |    0   |
|p_outDataArray_M_imag_V_3|    0   |   32   |   33   |    0   |
|p_outDataArray_M_real_V_0|    0   |   32   |   33   |    0   |
|p_outDataArray_M_real_V_1|    0   |   32   |   33   |    0   |
|p_outDataArray_M_real_V_2|    0   |   32   |   33   |    0   |
|p_outDataArray_M_real_V_3|    0   |   32   |   33   |    0   |
+-------------------------+--------+--------+--------+--------+
|          Total          |    0   |   512  |   528  |    0   |
+-------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| fftInStrm_V_M_imag_V_0_reg_438|   22   |
| fftInStrm_V_M_imag_V_1_reg_444|   22   |
| fftInStrm_V_M_imag_V_2_reg_450|   22   |
| fftInStrm_V_M_imag_V_3_reg_456|   22   |
| fftInStrm_V_M_real_V_0_reg_414|   22   |
| fftInStrm_V_M_real_V_1_reg_420|   22   |
| fftInStrm_V_M_real_V_2_reg_426|   22   |
| fftInStrm_V_M_real_V_3_reg_432|   22   |
|fftOutStrm_V_M_imag_V_0_reg_486|   27   |
|fftOutStrm_V_M_imag_V_1_reg_492|   27   |
|fftOutStrm_V_M_imag_V_2_reg_498|   27   |
|fftOutStrm_V_M_imag_V_3_reg_504|   27   |
|fftOutStrm_V_M_real_V_0_reg_462|   27   |
|fftOutStrm_V_M_real_V_1_reg_468|   27   |
|fftOutStrm_V_M_real_V_2_reg_474|   27   |
|fftOutStrm_V_M_real_V_3_reg_480|   27   |
+-------------------------------+--------+
|             Total             |   392  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   14   |   24   |  7571  |  4802  |    0   |
|   Memory  |    0   |    -   |    -   |   512  |   528  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   392  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   24   |  8475  |  5330  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
