0.7
2020.1
May 27 2020
20:09:33
D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.sim/sim_1/synth/func/xsim/ripple_carry_adder_tb_func_synth.v,1600851326,verilog,,D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.srcs/sim_1/new/ripple_carry_adder_tb.v,,glbl;ripple_carry_adder,,,,,,,,
D:/Xilinx/Projects/ass2_ripple_adder/ass2_ripple_adder.srcs/sim_1/new/ripple_carry_adder_tb.v,1600259184,verilog,,,,ripple_carry_adder_tb,,,,,,,,
