# Single cycle CPU design

 Main archetecture is based on https://blog.csdn.net/Accelerato/article/details/86546751 .

 Some designs are derived from  https://github.com/freemso/cpu-verilog/blob/master/cpu/cpu.srcs/sources_1/new/cpu.v and https://github.com/liuqdev/8-bits-RISC-CPU-Verilog . 
 
 


