#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1425b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1400160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1418850 .functor NOT 1, L_0x144e640, C4<0>, C4<0>, C4<0>;
L_0x144de10 .functor XOR 5, L_0x144e270, L_0x144e3a0, C4<00000>, C4<00000>;
L_0x144e530 .functor XOR 5, L_0x144de10, L_0x144e490, C4<00000>, C4<00000>;
v0x144a6e0_0 .net *"_ivl_10", 4 0, L_0x144e490;  1 drivers
v0x144a7e0_0 .net *"_ivl_12", 4 0, L_0x144e530;  1 drivers
v0x144a8c0_0 .net *"_ivl_2", 4 0, L_0x144e1d0;  1 drivers
v0x144a980_0 .net *"_ivl_4", 4 0, L_0x144e270;  1 drivers
v0x144aa60_0 .net *"_ivl_6", 4 0, L_0x144e3a0;  1 drivers
v0x144ab90_0 .net *"_ivl_8", 4 0, L_0x144de10;  1 drivers
v0x144ac70_0 .var "clk", 0 0;
v0x144ad10_0 .var/2u "stats1", 159 0;
v0x144add0_0 .var/2u "strobe", 0 0;
v0x144af20_0 .net "sum_dut", 4 0, L_0x144de80;  1 drivers
v0x144afe0_0 .net "sum_ref", 4 0, L_0x144b6f0;  1 drivers
v0x144b080_0 .net "tb_match", 0 0, L_0x144e640;  1 drivers
v0x144b120_0 .net "tb_mismatch", 0 0, L_0x1418850;  1 drivers
v0x144b1e0_0 .net "x", 3 0, v0x1446c10_0;  1 drivers
v0x144b2a0_0 .net "y", 3 0, v0x1446cd0_0;  1 drivers
L_0x144e1d0 .concat [ 5 0 0 0], L_0x144b6f0;
L_0x144e270 .concat [ 5 0 0 0], L_0x144b6f0;
L_0x144e3a0 .concat [ 5 0 0 0], L_0x144de80;
L_0x144e490 .concat [ 5 0 0 0], L_0x144b6f0;
L_0x144e640 .cmp/eeq 5, L_0x144e1d0, L_0x144e530;
S_0x1423b10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1400160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x140a4a0_0 .net *"_ivl_0", 4 0, L_0x144b3e0;  1 drivers
L_0x7fe6c3ce9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1421230_0 .net *"_ivl_3", 0 0, L_0x7fe6c3ce9018;  1 drivers
v0x140d7d0_0 .net *"_ivl_4", 4 0, L_0x144b570;  1 drivers
L_0x7fe6c3ce9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x140a7f0_0 .net *"_ivl_7", 0 0, L_0x7fe6c3ce9060;  1 drivers
v0x14465a0_0 .net "sum", 4 0, L_0x144b6f0;  alias, 1 drivers
v0x14466d0_0 .net "x", 3 0, v0x1446c10_0;  alias, 1 drivers
v0x14467b0_0 .net "y", 3 0, v0x1446cd0_0;  alias, 1 drivers
L_0x144b3e0 .concat [ 4 1 0 0], v0x1446c10_0, L_0x7fe6c3ce9018;
L_0x144b570 .concat [ 4 1 0 0], v0x1446cd0_0, L_0x7fe6c3ce9060;
L_0x144b6f0 .arith/sum 5, L_0x144b3e0, L_0x144b570;
S_0x1446910 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1400160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1446b30_0 .net "clk", 0 0, v0x144ac70_0;  1 drivers
v0x1446c10_0 .var "x", 3 0;
v0x1446cd0_0 .var "y", 3 0;
E_0x13eb790/0 .event negedge, v0x1446b30_0;
E_0x13eb790/1 .event posedge, v0x1446b30_0;
E_0x13eb790 .event/or E_0x13eb790/0, E_0x13eb790/1;
S_0x1446db0 .scope module, "top_module1" "top_module" 3 75, 4 11 0, S_0x1400160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1449fa0_0 .net *"_ivl_45", 0 0, L_0x144e060;  1 drivers
v0x144a0a0_0 .net "carry", 3 0, L_0x144dce0;  1 drivers
v0x144a180_0 .net "sum", 4 0, L_0x144de80;  alias, 1 drivers
v0x144a240_0 .net "x", 3 0, v0x1446c10_0;  alias, 1 drivers
v0x144a300_0 .net "y", 3 0, v0x1446cd0_0;  alias, 1 drivers
L_0x144bdf0 .part v0x1446c10_0, 0, 1;
L_0x144bf20 .part v0x1446cd0_0, 0, 1;
L_0x144c650 .part v0x1446c10_0, 1, 1;
L_0x144c780 .part v0x1446cd0_0, 1, 1;
L_0x144c8e0 .part L_0x144dce0, 0, 1;
L_0x144cf80 .part v0x1446c10_0, 2, 1;
L_0x144d0f0 .part v0x1446cd0_0, 2, 1;
L_0x144d220 .part L_0x144dce0, 1, 1;
L_0x144d900 .part v0x1446c10_0, 3, 1;
L_0x144da30 .part v0x1446cd0_0, 3, 1;
L_0x144dc40 .part L_0x144dce0, 2, 1;
L_0x144dce0 .concat8 [ 1 1 1 1], L_0x144bce0, L_0x144c540, L_0x144ce70, L_0x144d7f0;
LS_0x144de80_0_0 .concat8 [ 1 1 1 1], L_0x144b830, L_0x144c150, L_0x144ca80, L_0x144d410;
LS_0x144de80_0_4 .concat8 [ 1 0 0 0], L_0x144e060;
L_0x144de80 .concat8 [ 4 1 0 0], LS_0x144de80_0_0, LS_0x144de80_0_4;
L_0x144e060 .part L_0x144dce0, 3, 1;
S_0x1446f90 .scope module, "fa0" "full_adder" 4 18, 4 1 0, S_0x1446db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1427520 .functor XOR 1, L_0x144bdf0, L_0x144bf20, C4<0>, C4<0>;
L_0x7fe6c3ce90a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x144b830 .functor XOR 1, L_0x1427520, L_0x7fe6c3ce90a8, C4<0>, C4<0>;
L_0x144b8f0 .functor AND 1, L_0x144bdf0, L_0x144bf20, C4<1>, C4<1>;
L_0x144ba30 .functor AND 1, L_0x144bf20, L_0x7fe6c3ce90a8, C4<1>, C4<1>;
L_0x144bb20 .functor OR 1, L_0x144b8f0, L_0x144ba30, C4<0>, C4<0>;
L_0x144bc30 .functor AND 1, L_0x7fe6c3ce90a8, L_0x144bdf0, C4<1>, C4<1>;
L_0x144bce0 .functor OR 1, L_0x144bb20, L_0x144bc30, C4<0>, C4<0>;
v0x1447220_0 .net *"_ivl_0", 0 0, L_0x1427520;  1 drivers
v0x1447320_0 .net *"_ivl_10", 0 0, L_0x144bc30;  1 drivers
v0x1447400_0 .net *"_ivl_4", 0 0, L_0x144b8f0;  1 drivers
v0x14474f0_0 .net *"_ivl_6", 0 0, L_0x144ba30;  1 drivers
v0x14475d0_0 .net *"_ivl_8", 0 0, L_0x144bb20;  1 drivers
v0x1447700_0 .net "a", 0 0, L_0x144bdf0;  1 drivers
v0x14477c0_0 .net "b", 0 0, L_0x144bf20;  1 drivers
v0x1447880_0 .net "cin", 0 0, L_0x7fe6c3ce90a8;  1 drivers
v0x1447940_0 .net "cout", 0 0, L_0x144bce0;  1 drivers
v0x1447a00_0 .net "sum", 0 0, L_0x144b830;  1 drivers
S_0x1447b60 .scope module, "fa1" "full_adder" 4 26, 4 1 0, S_0x1446db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x144c0e0 .functor XOR 1, L_0x144c650, L_0x144c780, C4<0>, C4<0>;
L_0x144c150 .functor XOR 1, L_0x144c0e0, L_0x144c8e0, C4<0>, C4<0>;
L_0x144c1f0 .functor AND 1, L_0x144c650, L_0x144c780, C4<1>, C4<1>;
L_0x144c290 .functor AND 1, L_0x144c780, L_0x144c8e0, C4<1>, C4<1>;
L_0x144c380 .functor OR 1, L_0x144c1f0, L_0x144c290, C4<0>, C4<0>;
L_0x144c490 .functor AND 1, L_0x144c8e0, L_0x144c650, C4<1>, C4<1>;
L_0x144c540 .functor OR 1, L_0x144c380, L_0x144c490, C4<0>, C4<0>;
v0x1447dc0_0 .net *"_ivl_0", 0 0, L_0x144c0e0;  1 drivers
v0x1447ea0_0 .net *"_ivl_10", 0 0, L_0x144c490;  1 drivers
v0x1447f80_0 .net *"_ivl_4", 0 0, L_0x144c1f0;  1 drivers
v0x1448070_0 .net *"_ivl_6", 0 0, L_0x144c290;  1 drivers
v0x1448150_0 .net *"_ivl_8", 0 0, L_0x144c380;  1 drivers
v0x1448280_0 .net "a", 0 0, L_0x144c650;  1 drivers
v0x1448340_0 .net "b", 0 0, L_0x144c780;  1 drivers
v0x1448400_0 .net "cin", 0 0, L_0x144c8e0;  1 drivers
v0x14484c0_0 .net "cout", 0 0, L_0x144c540;  1 drivers
v0x1448610_0 .net "sum", 0 0, L_0x144c150;  1 drivers
S_0x1448770 .scope module, "fa2" "full_adder" 4 34, 4 1 0, S_0x1446db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x144ca10 .functor XOR 1, L_0x144cf80, L_0x144d0f0, C4<0>, C4<0>;
L_0x144ca80 .functor XOR 1, L_0x144ca10, L_0x144d220, C4<0>, C4<0>;
L_0x144cb20 .functor AND 1, L_0x144cf80, L_0x144d0f0, C4<1>, C4<1>;
L_0x144cbc0 .functor AND 1, L_0x144d0f0, L_0x144d220, C4<1>, C4<1>;
L_0x144ccb0 .functor OR 1, L_0x144cb20, L_0x144cbc0, C4<0>, C4<0>;
L_0x144cdc0 .functor AND 1, L_0x144d220, L_0x144cf80, C4<1>, C4<1>;
L_0x144ce70 .functor OR 1, L_0x144ccb0, L_0x144cdc0, C4<0>, C4<0>;
v0x14489e0_0 .net *"_ivl_0", 0 0, L_0x144ca10;  1 drivers
v0x1448ac0_0 .net *"_ivl_10", 0 0, L_0x144cdc0;  1 drivers
v0x1448ba0_0 .net *"_ivl_4", 0 0, L_0x144cb20;  1 drivers
v0x1448c90_0 .net *"_ivl_6", 0 0, L_0x144cbc0;  1 drivers
v0x1448d70_0 .net *"_ivl_8", 0 0, L_0x144ccb0;  1 drivers
v0x1448ea0_0 .net "a", 0 0, L_0x144cf80;  1 drivers
v0x1448f60_0 .net "b", 0 0, L_0x144d0f0;  1 drivers
v0x1449020_0 .net "cin", 0 0, L_0x144d220;  1 drivers
v0x14490e0_0 .net "cout", 0 0, L_0x144ce70;  1 drivers
v0x1449230_0 .net "sum", 0 0, L_0x144ca80;  1 drivers
S_0x1449390 .scope module, "fa3" "full_adder" 4 42, 4 1 0, S_0x1446db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x144d3a0 .functor XOR 1, L_0x144d900, L_0x144da30, C4<0>, C4<0>;
L_0x144d410 .functor XOR 1, L_0x144d3a0, L_0x144dc40, C4<0>, C4<0>;
L_0x144d480 .functor AND 1, L_0x144d900, L_0x144da30, C4<1>, C4<1>;
L_0x144d540 .functor AND 1, L_0x144da30, L_0x144dc40, C4<1>, C4<1>;
L_0x144d630 .functor OR 1, L_0x144d480, L_0x144d540, C4<0>, C4<0>;
L_0x144d740 .functor AND 1, L_0x144dc40, L_0x144d900, C4<1>, C4<1>;
L_0x144d7f0 .functor OR 1, L_0x144d630, L_0x144d740, C4<0>, C4<0>;
v0x14495d0_0 .net *"_ivl_0", 0 0, L_0x144d3a0;  1 drivers
v0x14496d0_0 .net *"_ivl_10", 0 0, L_0x144d740;  1 drivers
v0x14497b0_0 .net *"_ivl_4", 0 0, L_0x144d480;  1 drivers
v0x14498a0_0 .net *"_ivl_6", 0 0, L_0x144d540;  1 drivers
v0x1449980_0 .net *"_ivl_8", 0 0, L_0x144d630;  1 drivers
v0x1449ab0_0 .net "a", 0 0, L_0x144d900;  1 drivers
v0x1449b70_0 .net "b", 0 0, L_0x144da30;  1 drivers
v0x1449c30_0 .net "cin", 0 0, L_0x144dc40;  1 drivers
v0x1449cf0_0 .net "cout", 0 0, L_0x144d7f0;  1 drivers
v0x1449e40_0 .net "sum", 0 0, L_0x144d410;  1 drivers
S_0x144a4e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1400160;
 .timescale -12 -12;
E_0x13ebad0 .event anyedge, v0x144add0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x144add0_0;
    %nor/r;
    %assign/vec4 v0x144add0_0, 0;
    %wait E_0x13ebad0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1446910;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13eb790;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1446cd0_0, 0;
    %assign/vec4 v0x1446c10_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1400160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144ac70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144add0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1400160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x144ac70_0;
    %inv;
    %store/vec4 v0x144ac70_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1400160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1446b30_0, v0x144b120_0, v0x144b1e0_0, v0x144b2a0_0, v0x144afe0_0, v0x144af20_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1400160;
T_5 ;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1400160;
T_6 ;
    %wait E_0x13eb790;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x144ad10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ad10_0, 4, 32;
    %load/vec4 v0x144b080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ad10_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x144ad10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ad10_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x144afe0_0;
    %load/vec4 v0x144afe0_0;
    %load/vec4 v0x144af20_0;
    %xor;
    %load/vec4 v0x144afe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ad10_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x144ad10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ad10_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth0/human/m2014_q4j/iter0/response0/top_module.sv";
