
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP3 for linux64 - Jan 18, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/espanol/.synopsys_dv_prefs.tcl
set_host_options -max_cores 16
1
set search_path [list .]
.
set edk_home /home/espanol/libraries/PDKS/SAED32_EDK_12162019/
/home/espanol/libraries/PDKS/SAED32_EDK_12162019/
set io_dir $edk_home/lib/io_std
/home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/io_std
set pll_dir $edk_home/lib/pll
/home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/pll
set stdcell_dir $edk_home/lib/stdcell_hvt
/home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/stdcell_hvt
set io_db_dir $io_dir/db_nldm
/home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/io_std/db_nldm
set pll_db_dir $pll_dir/db_nldm
/home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/pll/db_nldm
set stdcell_db_dir $stdcell_dir/db_nldm
/home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/stdcell_hvt/db_nldm
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library "*  $stdcell_db_dir/saed32hvt_ss0p95v125c.db   $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db  $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db     $synthetic_library"
*  /home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db   /home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db  /home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db     dw_foundation.sldb
set target_library "  $stdcell_db_dir/saed32hvt_ss0p95v125c.db  $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db   $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db  "
  /home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db  /home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db   /home/espanol/libraries/PDKS/SAED32_EDK_12162019//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db  
sh rm -rf ./WORK
define_design_lib WORK -path WORK
1
set SOURCE_FILES {
    ./PE_adder.v
}

    ./PE_adder.v

# ./bitbrick.v
# ./signed3bit_MUL.v
# ./HA.v
# ./FA.v
# ./PE.v
# ./accumulator.v
# ./PE_shift.v
# ./ACC_register.v
# ./PE_register.v
# ./Weight_MUX_REG.v
# ./Input_MUX_REG.v
# ./Input_wire_packing.v
# ./Buffer_32bit.v
# ./PE_shift.v
# ./MUL3b3b.v
# ./MUL2b2b.v
# ./BitBlade_column.v
# ./ACC_Shift.v
# ./Weight_wire_packing.v
analyze -format verilog $SOURCE_FILES -library WORK
Running PRESTO HDLC
Compiling source file ./PE_adder.v
Presto compilation completed successfully.
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/usr/synopsys/SYN/libraries/syn/dw_foundation.sldb'
1
elaborate PE_adder
Loading db file '/usr/synopsys/SYN/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/SYN/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32io_fc_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'PE_adder'.
1
set reports_dir reports
reports
set final_reports_dir final_reports
final_reports
set design_dir designs
designs
if { ! [ file exists $reports_dir ] } {
	file mkdir $reports_dir
}
if { ! [ file exists $final_reports_dir ] } {
	file mkdir $final_reports_dir
}
if { ! [ file exists $design_dir] } {
	file mkdir $design_dir
}
# set_dont_touch (get_designs MUL2b2b)
# set_dont_touch [get_designs signed_3bit_MUL]
# set_dont_touch [get_designs bitbrick]
# set current_design MUL3b3b
# link
create_clock clk -period 3
Warning: Can't find object 'clk' in design 'PE_adder'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
# set current_design signed_3bit_MUL
ungroup -all -flatten
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
# set current_design bitbrick
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 16 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'PE_adder'

  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32pll_ss0p95v125c_2p25v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32io_fc_ss0p95v125c_2p25v.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PE_adder'
 Implement Synthetic for 'PE_adder'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'PE_adder'. (DDB-72)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     449.3      0.00       0.0       0.0                           7264209.5000
    0:00:03     449.3      0.00       0.0       0.0                           7264209.5000
    0:00:03     449.3      0.00       0.0       0.0                           7264209.5000
    0:00:03     449.3      0.00       0.0       0.0                           7264209.5000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03     449.3      0.00       0.0       0.0                           7264209.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     449.3      0.00       0.0       0.0                           7252491.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
    0:00:03     449.3      0.00       0.0       0.0                           7100157.5000
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
#compile
report_design > $design_dir/design_single
report_synthetic > $reports_dir/synthetic_single
report_timing > $final_reports_dir/${current_design}_timing.txt
sh cat $final_reports_dir/${current_design}_timing.txt
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : PE_adder
Version: N-2017.09-SP3
Date   : Sat Nov 20 21:32:45 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: p_15[2] (input port)
  Endpoint: PE_sum[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PE_adder           8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  p_15[2] (in)                             0.00       0.00 r
  U24/Y (NAND2X0_HVT)                      0.05       0.05 f
  U41/Y (OA21X1_HVT)                       0.11       0.16 f
  U68/S (FADDX1_HVT)                       0.21       0.37 r
  U88/S (FADDX1_HVT)                       0.24       0.60 f
  U96/S (FADDX1_HVT)                       0.20       0.81 r
  U105/CO (FADDX1_HVT)                     0.15       0.95 r
  U104/CO (FADDX1_HVT)                     0.15       1.11 r
  U103/CO (FADDX1_HVT)                     0.14       1.25 r
  U102/CO (FADDX1_HVT)                     0.14       1.39 r
  U101/CO (FADDX1_HVT)                     0.14       1.53 r
  U100/CO (FADDX1_HVT)                     0.15       1.68 r
  U108/S (FADDX1_HVT)                      0.21       1.89 f
  PE_sum[8] (out)                          0.00       1.89 f
  data arrival time                                   1.89
  -----------------------------------------------------------
  (Path is unconstrained)


1
report_area > $final_reports_dir/${current_design}_area.txt
sh cat $final_reports_dir/${current_design}_area.txt
 
****************************************
Report : area
Design : PE_adder
Version: N-2017.09-SP3
Date   : Sat Nov 20 21:32:45 2021
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                          106
Number of nets:                           290
Number of cells:                          108
Number of combinational cells:            108
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         14
Number of references:                       4

Combinational area:                449.326577
Buf/Inv area:                       17.790080
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:              42.570689

Total cell area:                   449.326577
Total area:                        491.897266
1
report_power > $final_reports_dir/${current_design}_power.txt
sh cat $final_reports_dir/${current_design}_power.txt
 
****************************************
Report : power
        -analysis_effort low
Design : PE_adder
Version: N-2017.09-SP3
Date   : Sat Nov 20 21:32:45 2021
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /home/espanol/libraries/PDKS/SAED32_EDK_12162019/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
PE_adder               8000              saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 183.2293 uW   (77%)
  Net Switching Power  =  54.3216 uW   (23%)
                         ---------
Total Dynamic Power    = 237.5509 uW  (100%)

Cell Leakage Power     =   7.0926 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    183.2293           54.3216        7.0926e+06          244.6435  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total            183.2293 uW        54.3216 uW     7.0926e+06 pW       244.6435 uW
1
# write_file -f verilog -hier -output ./output/syn_single.v
# write_file -f ddc -hier -output ./output/syn_single.ddc
#exit
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 