

================================================================
== Vivado HLS Report for 'dut_matrix_multiply_alt2'
================================================================
* Date:           Fri Nov 11 23:14:27 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10192002|  10192002|  10192002|  10192002|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                                    |       Latency       | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name             |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |  10192000|  10192000|        13|         13|        100|  784000|    yes   |
        +------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 13, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond_flatten2)
	3  / (!exitcond_flatten2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: sum_mult [1/1] 2.71ns
:0  %sum_mult = alloca [1000 x float], align 4

ST_1: stg_17 [1/1] 1.57ns
:1  br label %1


 <State 2>: 5.65ns
ST_2: indvar_flatten2 [1/1] 0.00ns
:0  %indvar_flatten2 = phi i20 [ 0, %0 ], [ %indvar_flatten_next2, %ifBlock ]

ST_2: Col_assign_3 [1/1] 0.00ns
:1  %Col_assign_3 = phi i10 [ 0, %0 ], [ %tmp_i_i_mid2_v, %ifBlock ]

ST_2: indvar_flatten [1/1] 0.00ns
:2  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

ST_2: Row_assign [1/1] 0.00ns
:3  %Row_assign = phi i4 [ 0, %0 ], [ %tmp_40_mid2, %ifBlock ]

ST_2: Col_assign [1/1] 0.00ns
:4  %Col_assign = phi i7 [ 0, %0 ], [ %c, %ifBlock ]

ST_2: exitcond_flatten2 [1/1] 2.34ns
:5  %exitcond_flatten2 = icmp eq i20 %indvar_flatten2, -264576

ST_2: indvar_flatten_next2 [1/1] 2.08ns
:6  %indvar_flatten_next2 = add i20 %indvar_flatten2, 1

ST_2: stg_25 [1/1] 0.00ns
:7  br i1 %exitcond_flatten2, label %7, label %.reset7

ST_2: exitcond_flatten [1/1] 2.11ns
.reset7:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, 1000

ST_2: Row_assign_mid [1/1] 1.37ns
.reset7:4  %Row_assign_mid = select i1 %exitcond_flatten, i4 0, i4 %Row_assign

ST_2: not_exitcond_flatten [1/1] 0.00ns (grouped into LUT with out node exitcond_mid)
.reset7:15  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_2: exitcond [1/1] 1.97ns
.reset7:16  %exitcond = icmp eq i7 %Col_assign, -28

ST_2: exitcond_mid [1/1] 1.37ns (out node of the LUT)
.reset7:17  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

ST_2: r [1/1] 0.80ns
.reset7:18  %r = add i4 %Row_assign_mid, 1

ST_2: tmp_53 [1/1] 0.00ns (grouped into LUT with out node Col_assign_mid2)
.reset7:20  %tmp_53 = or i1 %exitcond_mid, %exitcond_flatten

ST_2: Col_assign_mid2 [1/1] 1.37ns (out node of the LUT)
.reset7:21  %Col_assign_mid2 = select i1 %tmp_53, i7 0, i7 %Col_assign

ST_2: tmp_40_mid2 [1/1] 1.37ns
.reset7:22  %tmp_40_mid2 = select i1 %exitcond_mid, i4 %r, i4 %Row_assign_mid


 <State 3>: 6.38ns
ST_3: k [1/1] 1.84ns
.reset7:0  %k = add i10 %Col_assign_3, 1

ST_3: tmp_mid1 [1/1] 2.07ns
.reset7:5  %tmp_mid1 = icmp eq i10 %k, 0

ST_3: tmp2 [1/1] 2.07ns
.reset7:6  %tmp2 = icmp eq i10 %Col_assign_3, 0

ST_3: tmp_mid2 [1/1] 1.37ns
.reset7:7  %tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp2

ST_3: tmp_mid1_23 [1/1] 2.07ns
.reset7:8  %tmp_mid1_23 = icmp eq i10 %k, -241

ST_3: tmp_1 [1/1] 2.07ns
.reset7:9  %tmp_1 = icmp eq i10 %Col_assign_3, -241

ST_3: tmp_mid2_24 [1/1] 1.37ns
.reset7:10  %tmp_mid2_24 = select i1 %exitcond_flatten, i1 %tmp_mid1_23, i1 %tmp_1

ST_3: tmp_i_i_mid2_v [1/1] 1.37ns
.reset7:11  %tmp_i_i_mid2_v = select i1 %exitcond_flatten, i10 %k, i10 %Col_assign_3

ST_3: tmp_i_i_mid2_cast2 [1/1] 0.00ns
.reset7:12  %tmp_i_i_mid2_cast2 = zext i10 %tmp_i_i_mid2_v to i14

ST_3: tmp_40_mid2_cast [1/1] 0.00ns
.reset7:24  %tmp_40_mid2_cast = zext i4 %tmp_40_mid2 to i14

ST_3: tmp_54 [1/1] 3.36ns
.reset7:25  %tmp_54 = mul i14 %tmp_40_mid2_cast, 784

ST_3: tmp_55 [1/1] 3.02ns
.reset7:26  %tmp_55 = add i14 %tmp_i_i_mid2_cast2, %tmp_54


 <State 4>: 9.09ns
ST_4: tmp_i_i_mid2_cast [1/1] 0.00ns
.reset7:13  %tmp_i_i_mid2_cast = zext i10 %tmp_i_i_mid2_v to i17

ST_4: tmp_s [1/1] 3.36ns
.reset7:14  %tmp_s = mul i17 %tmp_i_i_mid2_cast, 100

ST_4: tmp_62_cast [1/1] 0.00ns
.reset7:27  %tmp_62_cast = sext i14 %tmp_55 to i64

ST_4: A_addr [1/1] 0.00ns
.reset7:28  %A_addr = getelementptr [7840 x float]* %A, i64 0, i64 %tmp_62_cast

ST_4: cast_in_a [2/2] 2.71ns
.reset7:33  %cast_in_a = load float* %A_addr, align 4

ST_4: tmp_i_i4_cast [1/1] 0.00ns
.reset7:35  %tmp_i_i4_cast = zext i7 %Col_assign_mid2 to i17

ST_4: tmp_57 [1/1] 3.02ns
.reset7:36  %tmp_57 = add i17 %tmp_i_i4_cast, %tmp_s

ST_4: tmp_64_cast [1/1] 0.00ns
.reset7:37  %tmp_64_cast = zext i17 %tmp_57 to i64

ST_4: B_addr [1/1] 0.00ns
.reset7:38  %B_addr = getelementptr [78400 x float]* %B, i64 0, i64 %tmp_64_cast

ST_4: cast_in_b [2/2] 2.71ns
.reset7:43  %cast_in_b = load float* %B_addr, align 4


 <State 5>: 9.09ns
ST_5: tmp_40_mid2_cast1 [1/1] 0.00ns
.reset7:23  %tmp_40_mid2_cast1 = zext i4 %tmp_40_mid2 to i11

ST_5: tmp_56 [1/1] 3.36ns
.reset7:29  %tmp_56 = mul i11 %tmp_40_mid2_cast1, 100

ST_5: cast_in_a [1/2] 2.71ns
.reset7:33  %cast_in_a = load float* %A_addr, align 4

ST_5: tmp_i_i4_cast2 [1/1] 0.00ns
.reset7:34  %tmp_i_i4_cast2 = zext i7 %Col_assign_mid2 to i11

ST_5: tmp_58 [1/1] 3.02ns
.reset7:39  %tmp_58 = add i11 %tmp_i_i4_cast2, %tmp_56

ST_5: tmp_65_cast [1/1] 0.00ns
.reset7:40  %tmp_65_cast = sext i11 %tmp_58 to i64

ST_5: C_addr [1/1] 0.00ns
.reset7:41  %C_addr = getelementptr [1000 x float]* %C, i64 0, i64 %tmp_65_cast

ST_5: sum_mult_addr [1/1] 0.00ns
.reset7:42  %sum_mult_addr = getelementptr [1000 x float]* %sum_mult, i64 0, i64 %tmp_65_cast

ST_5: cast_in_b [1/2] 2.71ns
.reset7:43  %cast_in_b = load float* %B_addr, align 4

ST_5: mult [4/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_5: sum_mult_load [2/2] 2.71ns
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4


 <State 6>: 5.70ns
ST_6: mult [3/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_6: sum_mult_load [1/2] 2.71ns
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4


 <State 7>: 5.70ns
ST_7: mult [2/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b


 <State 8>: 8.41ns
ST_8: stg_71 [1/1] 0.00ns
.reset7:1  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loop_b_col_lo)

ST_8: empty_22 [1/1] 0.00ns
.reset7:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784000, i64 784000, i64 784000)

ST_8: stg_73 [1/1] 0.00ns
.reset7:19  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loop_str)

ST_8: stg_74 [1/1] 0.00ns
.reset7:30  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1809) nounwind

ST_8: tmp_41 [1/1] 0.00ns
.reset7:31  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1809)

ST_8: stg_76 [1/1] 0.00ns
.reset7:32  call void (...)* @_ssdm_op_SpecPipeline(i32 100, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_8: mult [1/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_8: stg_78 [1/1] 0.00ns
.reset7:46  br i1 %tmp_mid2, label %2, label %3

ST_8: stg_79 [1/1] 2.71ns
:0  store float %mult, float* %sum_mult_addr, align 4


 <State 9>: 7.26ns
ST_9: tmp_42 [5/5] 7.26ns
:0  %tmp_42 = fadd float %sum_mult_load, %mult


 <State 10>: 7.26ns
ST_10: tmp_42 [4/5] 7.26ns
:0  %tmp_42 = fadd float %sum_mult_load, %mult


 <State 11>: 7.26ns
ST_11: tmp_42 [3/5] 7.26ns
:0  %tmp_42 = fadd float %sum_mult_load, %mult


 <State 12>: 7.26ns
ST_12: tmp_42 [2/5] 7.26ns
:0  %tmp_42 = fadd float %sum_mult_load, %mult


 <State 13>: 7.26ns
ST_13: tmp_42 [1/5] 7.26ns
:0  %tmp_42 = fadd float %sum_mult_load, %mult

ST_13: stg_85 [1/1] 0.00ns
:1  br i1 %tmp_mid2_24, label %4, label %5


 <State 14>: 3.21ns
ST_14: stg_86 [1/1] 2.71ns
:0  store float %tmp_42, float* %sum_mult_addr, align 4

ST_14: stg_87 [1/1] 0.00ns
:1  br label %6

ST_14: stg_88 [1/1] 2.71ns
:0  store float %tmp_42, float* %C_addr, align 4

ST_14: stg_89 [1/1] 0.00ns
:1  br label %6

ST_14: stg_90 [1/1] 0.00ns
:0  br label %ifBlock

ST_14: stg_91 [1/1] 0.00ns
:1  br label %ifBlock

ST_14: empty [1/1] 0.00ns
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1809, i32 %tmp_41)

ST_14: c [1/1] 1.72ns
ifBlock:1  %c = add i7 %Col_assign_mid2, 1

ST_14: indvar_flatten_op [1/1] 1.84ns
ifBlock:2  %indvar_flatten_op = add i11 %indvar_flatten, 1

ST_14: indvar_flatten_next [1/1] 1.37ns
ifBlock:3  %indvar_flatten_next = select i1 %exitcond_flatten, i11 1, i11 %indvar_flatten_op

ST_14: stg_96 [1/1] 0.00ns
ifBlock:4  br label %1


 <State 15>: 0.00ns
ST_15: stg_97 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_mult             (alloca           ) [ 0011111111111110]
stg_17               (br               ) [ 0111111111111110]
indvar_flatten2      (phi              ) [ 0010000000000000]
Col_assign_3         (phi              ) [ 0011000000000000]
indvar_flatten       (phi              ) [ 0011111111111110]
Row_assign           (phi              ) [ 0010000000000000]
Col_assign           (phi              ) [ 0010000000000000]
exitcond_flatten2    (icmp             ) [ 0011111111111110]
indvar_flatten_next2 (add              ) [ 0111111111111110]
stg_25               (br               ) [ 0000000000000000]
exitcond_flatten     (icmp             ) [ 0001111111111110]
Row_assign_mid       (select           ) [ 0000000000000000]
not_exitcond_flatten (xor              ) [ 0000000000000000]
exitcond             (icmp             ) [ 0000000000000000]
exitcond_mid         (and              ) [ 0000000000000000]
r                    (add              ) [ 0000000000000000]
tmp_53               (or               ) [ 0000000000000000]
Col_assign_mid2      (select           ) [ 0001111111111110]
tmp_40_mid2          (select           ) [ 0111111111111110]
k                    (add              ) [ 0000000000000000]
tmp_mid1             (icmp             ) [ 0000000000000000]
tmp2                 (icmp             ) [ 0000000000000000]
tmp_mid2             (select           ) [ 0000111111111110]
tmp_mid1_23          (icmp             ) [ 0000000000000000]
tmp_1                (icmp             ) [ 0000000000000000]
tmp_mid2_24          (select           ) [ 0000111111111110]
tmp_i_i_mid2_v       (select           ) [ 0110111111111110]
tmp_i_i_mid2_cast2   (zext             ) [ 0000000000000000]
tmp_40_mid2_cast     (zext             ) [ 0000000000000000]
tmp_54               (mul              ) [ 0000000000000000]
tmp_55               (add              ) [ 0000100000000000]
tmp_i_i_mid2_cast    (zext             ) [ 0000000000000000]
tmp_s                (mul              ) [ 0000000000000000]
tmp_62_cast          (sext             ) [ 0000000000000000]
A_addr               (getelementptr    ) [ 0000010000000000]
tmp_i_i4_cast        (zext             ) [ 0000000000000000]
tmp_57               (add              ) [ 0000000000000000]
tmp_64_cast          (zext             ) [ 0000000000000000]
B_addr               (getelementptr    ) [ 0000010000000000]
tmp_40_mid2_cast1    (zext             ) [ 0000000000000000]
tmp_56               (mul              ) [ 0000000000000000]
cast_in_a            (load             ) [ 0000001110000000]
tmp_i_i4_cast2       (zext             ) [ 0000000000000000]
tmp_58               (add              ) [ 0000000000000000]
tmp_65_cast          (sext             ) [ 0000000000000000]
C_addr               (getelementptr    ) [ 0000001111111110]
sum_mult_addr        (getelementptr    ) [ 0000001111111110]
cast_in_b            (load             ) [ 0000001110000000]
sum_mult_load        (load             ) [ 0000000111111100]
stg_71               (specloopname     ) [ 0000000000000000]
empty_22             (speclooptripcount) [ 0000000000000000]
stg_73               (specloopname     ) [ 0000000000000000]
stg_74               (specloopname     ) [ 0000000000000000]
tmp_41               (specregionbegin  ) [ 0000000001111110]
stg_76               (specpipeline     ) [ 0000000000000000]
mult                 (fmul             ) [ 0000000001111100]
stg_78               (br               ) [ 0000000000000000]
stg_79               (store            ) [ 0000000000000000]
tmp_42               (fadd             ) [ 0000000000000010]
stg_85               (br               ) [ 0000000000000000]
stg_86               (store            ) [ 0000000000000000]
stg_87               (br               ) [ 0000000000000000]
stg_88               (store            ) [ 0000000000000000]
stg_89               (br               ) [ 0000000000000000]
stg_90               (br               ) [ 0000000000000000]
stg_91               (br               ) [ 0000000000000000]
empty                (specregionend    ) [ 0000000000000000]
c                    (add              ) [ 0111111111111110]
indvar_flatten_op    (add              ) [ 0000000000000000]
indvar_flatten_next  (select           ) [ 0111111111111110]
stg_96               (br               ) [ 0111111111111110]
stg_97               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_col_loop_a_row_loop_b_col_lo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_row_loop_b_col_loop_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="sum_mult_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_mult/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="A_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="13" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_a/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="B_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="17" slack="0"/>
<pin id="92" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="17" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_b/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="C_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sum_mult_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_mult_addr/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_mult_load/5 stg_79/8 stg_86/14 "/>
</bind>
</comp>

<comp id="118" class="1004" name="stg_88_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="9"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_88/14 "/>
</bind>
</comp>

<comp id="122" class="1005" name="indvar_flatten2_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="20" slack="1"/>
<pin id="124" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten2_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="20" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="Col_assign_3_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="1"/>
<pin id="135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="Col_assign_3_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="10" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign_3/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="1"/>
<pin id="147" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="11" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="Row_assign_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Row_assign (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="Row_assign_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Row_assign/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="Col_assign_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="Col_assign_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="7" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="3"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond_flatten2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="20" slack="0"/>
<pin id="192" dir="0" index="1" bw="20" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_next2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="20" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond_flatten_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="11" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="Row_assign_mid_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Row_assign_mid/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="not_exitcond_flatten_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="exitcond_mid_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="r_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_53_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Col_assign_mid2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_40_mid2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_40_mid2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="k_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="1"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_mid1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_mid2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_mid1_23_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="9" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1_23/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="1"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_mid2_24_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_24/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_i_i_mid2_v_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="1"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2_v/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_i_i_mid2_cast2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_mid2_cast2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_40_mid2_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="1"/>
<pin id="319" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_mid2_cast/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_i_i_mid2_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="1"/>
<pin id="322" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_mid2_cast/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_62_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_62_cast/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_i_i4_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="2"/>
<pin id="329" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i4_cast/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_64_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="17" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_cast/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_40_mid2_cast1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="3"/>
<pin id="336" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_mid2_cast1/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_i_i4_cast2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="3"/>
<pin id="339" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i4_cast2/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_65_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_65_cast/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="c_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="12"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/14 "/>
</bind>
</comp>

<comp id="350" class="1004" name="indvar_flatten_op_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="12"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/14 "/>
</bind>
</comp>

<comp id="356" class="1004" name="indvar_flatten_next_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="12"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="11" slack="0"/>
<pin id="360" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/14 "/>
</bind>
</comp>

<comp id="363" class="1007" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_56/5 tmp_58/5 "/>
</bind>
</comp>

<comp id="372" class="1007" name="grp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_s/4 tmp_57/4 "/>
</bind>
</comp>

<comp id="381" class="1007" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="11" slack="0"/>
<pin id="384" dir="0" index="2" bw="10" slack="0"/>
<pin id="385" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_54/3 tmp_55/3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="exitcond_flatten2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="7"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="indvar_flatten_next2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="20" slack="0"/>
<pin id="395" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="exitcond_flatten_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="406" class="1005" name="Col_assign_mid2_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="2"/>
<pin id="408" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="Col_assign_mid2 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_40_mid2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_40_mid2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_mid2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="5"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_mid2_24_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="10"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2_24 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_i_i_mid2_v_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2_v "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_55_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="1"/>
<pin id="436" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="439" class="1005" name="A_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="1"/>
<pin id="441" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="B_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="1"/>
<pin id="446" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="cast_in_a_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_a "/>
</bind>
</comp>

<comp id="454" class="1005" name="C_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="9"/>
<pin id="456" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="sum_mult_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="1"/>
<pin id="461" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="cast_in_b_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_b "/>
</bind>
</comp>

<comp id="469" class="1005" name="sum_mult_load_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="3"/>
<pin id="471" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_mult_load "/>
</bind>
</comp>

<comp id="474" class="1005" name="mult_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_42_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="485" class="1005" name="c_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="1"/>
<pin id="487" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="490" class="1005" name="indvar_flatten_next_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="1"/>
<pin id="492" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="183" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="188"><net_src comp="83" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="95" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="126" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="126" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="149" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="161" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="202" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="172" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="216" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="208" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="228" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="202" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="172" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="228" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="234" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="208" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="133" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="133" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="268" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="274" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="262" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="133" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="262" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="133" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="145" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="70" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="334" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="337" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="371"><net_src comp="363" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="377"><net_src comp="320" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="327" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="386"><net_src comp="317" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="313" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="190" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="196" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="401"><net_src comp="202" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="409"><net_src comp="246" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="416"><net_src comp="254" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="423"><net_src comp="280" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="299" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="306" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="437"><net_src comp="381" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="442"><net_src comp="76" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="447"><net_src comp="88" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="452"><net_src comp="83" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="457"><net_src comp="100" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="462"><net_src comp="107" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="467"><net_src comp="95" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="472"><net_src comp="113" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="477"><net_src comp="183" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="482"><net_src comp="179" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="488"><net_src comp="345" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="493"><net_src comp="356" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {14 }
 - Input state : 
	Port: dut_matrix_multiply_alt2 : A | {4 5 }
	Port: dut_matrix_multiply_alt2 : B | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		stg_25 : 2
		exitcond_flatten : 1
		Row_assign_mid : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		r : 3
		tmp_53 : 2
		Col_assign_mid2 : 2
		tmp_40_mid2 : 2
	State 3
		tmp_mid1 : 1
		tmp_mid2 : 2
		tmp_mid1_23 : 1
		tmp_mid2_24 : 2
		tmp_i_i_mid2_v : 1
		tmp_i_i_mid2_cast2 : 2
		tmp_54 : 1
		tmp_55 : 3
	State 4
		tmp_s : 1
		A_addr : 1
		cast_in_a : 2
		tmp_57 : 2
		tmp_64_cast : 3
		B_addr : 4
		cast_in_b : 5
	State 5
		tmp_56 : 1
		tmp_58 : 2
		tmp_65_cast : 3
		C_addr : 4
		sum_mult_addr : 4
		mult : 1
		sum_mult_load : 5
	State 6
	State 7
	State 8
		stg_79 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		indvar_flatten_next : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_179         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_183         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next2_fu_196 |    0    |    0    |    20   |
|          |           r_fu_234          |    0    |    0    |    4    |
|    add   |           k_fu_262          |    0    |    0    |    10   |
|          |           c_fu_345          |    0    |    0    |    7    |
|          |   indvar_flatten_op_fu_350  |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |    Row_assign_mid_fu_208    |    0    |    0    |    4    |
|          |    Col_assign_mid2_fu_246   |    0    |    0    |    7    |
|          |      tmp_40_mid2_fu_254     |    0    |    0    |    4    |
|  select  |       tmp_mid2_fu_280       |    0    |    0    |    1    |
|          |      tmp_mid2_24_fu_299     |    0    |    0    |    1    |
|          |    tmp_i_i_mid2_v_fu_306    |    0    |    0    |    10   |
|          |  indvar_flatten_next_fu_356 |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten2_fu_190  |    0    |    0    |    7    |
|          |   exitcond_flatten_fu_202   |    0    |    0    |    4    |
|          |       exitcond_fu_222       |    0    |    0    |    3    |
|   icmp   |       tmp_mid1_fu_268       |    0    |    0    |    4    |
|          |         tmp2_fu_274         |    0    |    0    |    4    |
|          |      tmp_mid1_23_fu_287     |    0    |    0    |    4    |
|          |         tmp_1_fu_293        |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_363         |    1    |    0    |    0    |
|  muladd  |          grp_fu_372         |    1    |    0    |    0    |
|          |          grp_fu_381         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_216 |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_228     |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_53_fu_240        |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |  tmp_i_i_mid2_cast2_fu_313  |    0    |    0    |    0    |
|          |   tmp_40_mid2_cast_fu_317   |    0    |    0    |    0    |
|          |   tmp_i_i_mid2_cast_fu_320  |    0    |    0    |    0    |
|   zext   |     tmp_i_i4_cast_fu_327    |    0    |    0    |    0    |
|          |      tmp_64_cast_fu_330     |    0    |    0    |    0    |
|          |   tmp_40_mid2_cast1_fu_334  |    0    |    0    |    0    |
|          |    tmp_i_i4_cast2_fu_337    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      tmp_62_cast_fu_323     |    0    |    0    |    0    |
|          |      tmp_65_cast_fu_340     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |   348   |   834   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|sum_mult|    2   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       A_addr_reg_439       |   13   |
|       B_addr_reg_444       |   17   |
|       C_addr_reg_454       |   10   |
|    Col_assign_3_reg_133    |   10   |
|   Col_assign_mid2_reg_406  |    7   |
|     Col_assign_reg_168     |    7   |
|     Row_assign_reg_157     |    4   |
|          c_reg_485         |    7   |
|      cast_in_a_reg_449     |   32   |
|      cast_in_b_reg_464     |   32   |
|  exitcond_flatten2_reg_389 |    1   |
|  exitcond_flatten_reg_398  |    1   |
|   indvar_flatten2_reg_122  |   20   |
|indvar_flatten_next2_reg_393|   20   |
| indvar_flatten_next_reg_490|   11   |
|   indvar_flatten_reg_145   |   11   |
|        mult_reg_474        |   32   |
|    sum_mult_addr_reg_459   |   10   |
|    sum_mult_load_reg_469   |   32   |
|     tmp_40_mid2_reg_413    |    4   |
|       tmp_42_reg_479       |   32   |
|       tmp_55_reg_434       |   14   |
|   tmp_i_i_mid2_v_reg_428   |   10   |
|     tmp_mid2_24_reg_424    |    1   |
|      tmp_mid2_reg_420      |    1   |
+----------------------------+--------+
|            Total           |   339  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_83    |  p0  |   2  |  13  |   26   ||    13   |
|    grp_access_fu_95    |  p0  |   2  |  17  |   34   ||    17   |
|    grp_access_fu_113   |  p0  |   2  |  10  |   20   ||    10   |
|    grp_access_fu_113   |  p1  |   2  |  32  |   64   ||    32   |
|  Col_assign_3_reg_133  |  p0  |   2  |  10  |   20   ||    10   |
| indvar_flatten_reg_145 |  p0  |   2  |  11  |   22   ||    11   |
|       grp_fu_183       |  p0  |   2  |  32  |   64   ||    32   |
|       grp_fu_183       |  p1  |   2  |  32  |   64   ||    32   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   314  ||  12.568 ||   157   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |   348  |   834  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   157  |
|  Register |    -   |    -   |    -   |   339  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   12   |   687  |   991  |
+-----------+--------+--------+--------+--------+--------+
