/*
 * Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
 * 
 * On Wed Aug 15 16:11:17 BST 2018
 * 
 */
#include "bluesim_primitives.h"
#include "mkMem_Controller.h"


/* Literal declarations */
static unsigned int const UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
																		2863311530u,
																		2863311530u,
																		2863311530u,
																		2863311530u,
																		2863311530u,
																		2863311530u,
																		2863311530u,
																		2863311530u,
																		2863311530u,
																		2863311530u,
																		0u };
static tUWide const UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(354u,
																UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											   2863311530u,
											   2863311530u,
											   2863311530u,
											   2730u };
static tUWide const UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(141u,
									   UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															0u };
static tUWide const UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(257u,
													UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															2863311530u,
															2863311530u };
static tUWide const UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(256u,
													UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_72_haaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									 2863311530u,
									 170u };
static tUWide const UWide_literal_72_haaaaaaaaaaaaaaaaaa(72u,
							 UWide_literal_72_haaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
																		 2863311530u,
																		 2863311530u,
																		 2863311530u,
																		 2863311530u,
																		 2863311530u,
																		 2863311530u,
																		 2863311530u,
																		 0u,
																		 0u,
																		 4294967295u,
																		 2u };
static tUWide const UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(354u,
																 UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_13("\n", 1u);
static std::string const __str_literal_5("        ", 8u);
static std::string const __str_literal_52("        rg_addr_base 0x%0h  rg_addr_lim 0x%0h", 45u);
static std::string const __str_literal_34("     => ", 8u);
static std::string const __str_literal_51(" read-addr is misaligned", 24u);
static std::string const __str_literal_50(" read-addr is out of bounds", 27u);
static std::string const __str_literal_55(" write-addr is misaligned", 25u);
static std::string const __str_literal_54(" write-addr is out of bounds", 28u);
static std::string const __str_literal_12(" }", 2u);
static std::string const __str_literal_49("%0d: ERROR: Mem_Controller:", 27u);
static std::string const __str_literal_2("%0d: Mem_Controller.rl_external_reset => STATE_RESET_RELOAD_CACHE",
					 65u);
static std::string const __str_literal_4("%0d: Mem_Controller.rl_merge_rd_req", 35u);
static std::string const __str_literal_14("%0d: Mem_Controller.rl_merge_wr_req", 35u);
static std::string const __str_literal_24("%0d: Mem_Controller.rl_miss_clean_req: read raw addr 0x%0h",
					  58u);
static std::string const __str_literal_1("%0d: Mem_Controller.rl_power_on_reset", 37u);
static std::string const __str_literal_26("%0d: Mem_Controller.rl_process_rd_req: ", 39u);
static std::string const __str_literal_40("%0d: Mem_Controller.rl_process_wr_req: ", 39u);
static std::string const __str_literal_46("%0d: Mem_Controller.rl_process_wr_req: addr 0x%0h (<tohost>) data 0x%0h",
					  71u);
static std::string const __str_literal_25("%0d: Mem_Controller.rl_reload: raw addr 0x%0h", 45u);
static std::string const __str_literal_3("%0d: Mem_Controller.rl_reset_reload_cache => STATE_RELOADING",
					 60u);
static std::string const __str_literal_23("%0d: Mem_Controller.rl_writeback_dirty to raw addr 0x%0h",
					  56u);
static std::string const __str_literal_22("%0d: Mem_Controller.rl_writeback_dirty_idle to raw addr 0x%0h",
					  61u);
static std::string const __str_literal_56("%0d: Mem_Controller.set_addr_map: addr_base 0x%0h addr_lim 0x%0h",
					  64u);
static std::string const __str_literal_8("'h%h", 4u);
static std::string const __str_literal_9(", ", 2u);
static std::string const __str_literal_37("AXI4_LITE_OKAY", 14u);
static std::string const __str_literal_53("AXI4_LITE_SLVERR", 16u);
static std::string const __str_literal_6("AXI4_Lite_Rd_Addr { ", 20u);
static std::string const __str_literal_35("AXI4_Lite_Rd_Data { ", 20u);
static std::string const __str_literal_15("AXI4_Lite_Wr_Addr { ", 20u);
static std::string const __str_literal_19("AXI4_Lite_Wr_Data { ", 20u);
static std::string const __str_literal_42("AXI4_Lite_Wr_Resp { ", 20u);
static std::string const __str_literal_48("FAIL %0d", 8u);
static std::string const __str_literal_47("PASS", 4u);
static std::string const __str_literal_29("REQ_OP_RD", 9u);
static std::string const __str_literal_41("REQ_OP_WR", 9u);
static std::string const __str_literal_27("Req { ", 6u);
static std::string const __str_literal_30("addr: ", 6u);
static std::string const __str_literal_7("araddr: ", 8u);
static std::string const __str_literal_10("arprot: ", 8u);
static std::string const __str_literal_11("aruser: ", 8u);
static std::string const __str_literal_16("awaddr: ", 8u);
static std::string const __str_literal_17("awprot: ", 8u);
static std::string const __str_literal_18("awuser: ", 8u);
static std::string const __str_literal_43("bresp: ", 7u);
static std::string const __str_literal_44("buser: ", 7u);
static std::string const __str_literal_33("data: ", 6u);
static std::string const __str_literal_31("prot: ", 6u);
static std::string const __str_literal_38("rdata: ", 7u);
static std::string const __str_literal_28("req_op: ", 8u);
static std::string const __str_literal_36("rresp: ", 7u);
static std::string const __str_literal_39("ruser: ", 7u);
static std::string const __str_literal_45("tohost", 6u);
static std::string const __str_literal_32("user: ", 6u);
static std::string const __str_literal_20("wdata: ", 7u);
static std::string const __str_literal_21("wstrb: ", 7u);


/* Constructor */
MOD_mkMem_Controller::MOD_mkMem_Controller(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cfg_verbosity(simHdl, "cfg_verbosity", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_f_raw_mem_reqs_rv(simHdl,
			   "f_raw_mem_reqs_rv",
			   this,
			   354u,
			   bs_wide_tmp(354u).set_bits_in_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(11u,
																							    0u,
																							    2u),
							      11u,
							      0u,
							      2u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(10u),
										 10u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(9u),
												     9u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(8u),
															8u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
																	   7u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
																			      6u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
																						 5u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
																								    4u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																										       3u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																													  2u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																															     1u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																																		0u),
			   (tUInt8)0u),
    INST_f_raw_mem_rsps_rv(simHdl,
			   "f_raw_mem_rsps_rv",
			   this,
			   257u,
			   bs_wide_tmp(257u).set_bits_in_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(8u,
																				    0u,
																				    1u),
							      8u,
							      0u,
							      1u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
										 7u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
												    6u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
														       5u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
																	  4u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																			     3u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																						2u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																								   1u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																										      0u),
			   (tUInt8)0u),
    INST_f_reqs_rv(simHdl,
		   "f_reqs_rv",
		   this,
		   141u,
		   bs_wide_tmp(141u).set_bits_in_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																0u,
																13u),
						      4u,
						      0u,
						      13u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
									  3u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											     2u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
														1u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																   0u),
		   (tUInt8)0u),
    INST_f_reset_reqs(simHdl, "f_reset_reqs", this, 0u, 2u, 1u, 0u),
    INST_f_reset_rsps(simHdl, "f_reset_rsps", this, 0u, 2u, 1u, 0u),
    INST_rg_addr_base(simHdl, "rg_addr_base", this, 64u),
    INST_rg_addr_lim(simHdl, "rg_addr_lim", this, 64u),
    INST_rg_cached_clean(simHdl, "rg_cached_clean", this, 1u),
    INST_rg_cached_raw_mem_addr(simHdl, "rg_cached_raw_mem_addr", this, 64u),
    INST_rg_cached_raw_mem_word(simHdl, "rg_cached_raw_mem_word", this, 256u),
    INST_rg_state(simHdl, "rg_state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_slave_xactor_f_rd_addr(simHdl, "slave_xactor_f_rd_addr", this, 67u, 2u, 1u, 0u),
    INST_slave_xactor_f_rd_data(simHdl, "slave_xactor_f_rd_data", this, 66u, 2u, 1u, 0u),
    INST_slave_xactor_f_wr_addr(simHdl, "slave_xactor_f_wr_addr", this, 67u, 2u, 1u, 0u),
    INST_slave_xactor_f_wr_data(simHdl, "slave_xactor_f_wr_data", this, 72u, 2u, 1u, 0u),
    INST_slave_xactor_f_wr_resp(simHdl, "slave_xactor_f_wr_resp", this, 2u, 2u, 1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_f_raw_mem_reqs_rv_port0__read____d264(354u),
    DEF_f_raw_mem_reqs_rv_port1__read____d17(354u),
    DEF_f_raw_mem_rsps_rv_port1__read____d266(257u),
    DEF_f_raw_mem_rsps_rv_port0__read____d92(257u),
    DEF_f_reqs_rv_port1__read____d26(141u),
    DEF_f_reqs_rv_port0__read____d52(141u),
    DEF_v__h9952(2863311530u),
    DEF_v__h9557(2863311530u),
    DEF_v__h9199(2863311530u),
    DEF_v__h8918(2863311530u),
    DEF_v__h8724(2863311530u),
    DEF_v__h6784(2863311530u),
    DEF_v__h3861(2863311530u),
    DEF_v__h3598(2863311530u),
    DEF_v__h3375(2863311530u),
    DEF_v__h3134(2863311530u),
    DEF_v__h2883(2863311530u),
    DEF_v__h2640(2863311530u),
    DEF_v__h2398(2863311530u),
    DEF_v__h1960(2863311530u),
    DEF_v__h1638(2863311530u),
    DEF_TASK_testplusargs___d217((tUInt8)0u),
    DEF_rg_cached_raw_mem_word__h7444(256u),
    DEF_slave_xactor_f_wr_data_first____d43(72u),
    DEF_slave_xactor_f_rd_addr_first____d30(67u),
    DEF_slave_xactor_f_wr_addr_first____d42(67u),
    DEF_slave_xactor_f_rd_data_first____d262(66u),
    DEF_raw_mem_word__h3764(256u),
    DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135(224u),
    DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134(224u),
    DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113(192u),
    DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130(192u),
    DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116(160u),
    DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127(160u),
    DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120(128u),
    DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122(128u),
    DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123(96u),
    DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119(96u),
    DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138(224u),
    DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126(224u),
    DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137(224u),
    DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118(224u),
    DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125(224u),
    DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133(224u),
    DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136(224u),
    DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129(224u),
    DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132(224u),
    DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114(224u),
    DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117(224u),
    DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121(224u),
    DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124(224u),
    DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22(354u),
    DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62(354u),
    DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89(354u),
    DEF__0_CONCAT_DONTCARE___d8(354u),
    DEF__1_CONCAT_to_raw_mem_response_put___d265(257u),
    DEF__0_CONCAT_DONTCARE___d9(257u),
    DEF_x__h6982(256u),
    DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209(128u),
    DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47(141u),
    DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46(72u),
    DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31(141u),
    DEF__0_CONCAT_DONTCARE___d155(141u),
    DEF_slave_wdata_CONCAT_slave_wstrb___d255(72u),
    DEF_slave_araddr_CONCAT_slave_arprot___d260(67u),
    DEF_slave_awaddr_CONCAT_slave_awprot___d252(67u),
    DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241(66u),
    DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154(66u)
{
  PORT_EN_set_addr_map = false;
  PORT_to_raw_mem_response_put.setSize(256u);
  PORT_to_raw_mem_response_put.clear();
  PORT_to_raw_mem_request_get.setSize(353u);
  PORT_to_raw_mem_request_get.clear();
  PORT_slave_awready = false;
  PORT_slave_wready = false;
  PORT_slave_bvalid = false;
  PORT_slave_bresp = 0u;
  PORT_slave_buser = 0u;
  PORT_slave_arready = false;
  PORT_slave_rvalid = false;
  PORT_slave_rresp = 0u;
  PORT_slave_rdata = 0llu;
  PORT_slave_ruser = 0u;
  PORT_RDY_slave_m_awvalid = false;
  PORT_RDY_slave_m_wvalid = false;
  PORT_RDY_slave_m_bready = false;
  PORT_RDY_slave_m_arvalid = false;
  PORT_RDY_slave_m_rready = false;
  symbol_count = 56u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMem_Controller::init_symbols_0()
{
  init_symbol(&symbols[0u], "addr__h3171", SYM_DEF, &DEF_addr__h3171, 64u);
  init_symbol(&symbols[1u], "addr_base__h9420", SYM_DEF, &DEF_addr_base__h9420, 64u);
  init_symbol(&symbols[2u], "addr_lim__h9422", SYM_DEF, &DEF_addr_lim__h9422, 64u);
  init_symbol(&symbols[3u], "cfg_verbosity", SYM_MODULE, &INST_cfg_verbosity);
  init_symbol(&symbols[4u], "EN_set_addr_map", SYM_PORT, &PORT_EN_set_addr_map, 1u);
  init_symbol(&symbols[5u], "f_raw_mem_reqs_rv", SYM_MODULE, &INST_f_raw_mem_reqs_rv);
  init_symbol(&symbols[6u], "f_raw_mem_rsps_rv", SYM_MODULE, &INST_f_raw_mem_rsps_rv);
  init_symbol(&symbols[7u], "f_reqs_rv", SYM_MODULE, &INST_f_reqs_rv);
  init_symbol(&symbols[8u], "f_reset_reqs", SYM_MODULE, &INST_f_reset_reqs);
  init_symbol(&symbols[9u], "f_reset_rsps", SYM_MODULE, &INST_f_reset_rsps);
  init_symbol(&symbols[10u], "RDY_slave_m_arvalid", SYM_PORT, &PORT_RDY_slave_m_arvalid, 1u);
  init_symbol(&symbols[11u], "RDY_slave_m_awvalid", SYM_PORT, &PORT_RDY_slave_m_awvalid, 1u);
  init_symbol(&symbols[12u], "RDY_slave_m_bready", SYM_PORT, &PORT_RDY_slave_m_bready, 1u);
  init_symbol(&symbols[13u], "RDY_slave_m_rready", SYM_PORT, &PORT_RDY_slave_m_rready, 1u);
  init_symbol(&symbols[14u], "RDY_slave_m_wvalid", SYM_PORT, &PORT_RDY_slave_m_wvalid, 1u);
  init_symbol(&symbols[15u], "RL_rl_external_reset", SYM_RULE);
  init_symbol(&symbols[16u], "RL_rl_invalid_rd_address", SYM_RULE);
  init_symbol(&symbols[17u], "RL_rl_invalid_wr_address", SYM_RULE);
  init_symbol(&symbols[18u], "RL_rl_merge_rd_req", SYM_RULE);
  init_symbol(&symbols[19u], "RL_rl_merge_wr_req", SYM_RULE);
  init_symbol(&symbols[20u], "RL_rl_miss_clean_req", SYM_RULE);
  init_symbol(&symbols[21u], "RL_rl_power_on_reset", SYM_RULE);
  init_symbol(&symbols[22u], "RL_rl_process_rd_req", SYM_RULE);
  init_symbol(&symbols[23u], "RL_rl_process_wr_req", SYM_RULE);
  init_symbol(&symbols[24u], "RL_rl_reload", SYM_RULE);
  init_symbol(&symbols[25u], "RL_rl_reset_reload_cache", SYM_RULE);
  init_symbol(&symbols[26u], "RL_rl_writeback_dirty", SYM_RULE);
  init_symbol(&symbols[27u], "RL_rl_writeback_dirty_idle", SYM_RULE);
  init_symbol(&symbols[28u], "req_raw_mem_addr__h2965", SYM_DEF, &DEF_req_raw_mem_addr__h2965, 64u);
  init_symbol(&symbols[29u], "rg_addr_base", SYM_MODULE, &INST_rg_addr_base);
  init_symbol(&symbols[30u], "rg_addr_lim", SYM_MODULE, &INST_rg_addr_lim);
  init_symbol(&symbols[31u], "rg_cached_clean", SYM_MODULE, &INST_rg_cached_clean);
  init_symbol(&symbols[32u], "rg_cached_raw_mem_addr", SYM_MODULE, &INST_rg_cached_raw_mem_addr);
  init_symbol(&symbols[33u], "rg_cached_raw_mem_word", SYM_MODULE, &INST_rg_cached_raw_mem_word);
  init_symbol(&symbols[34u], "rg_state", SYM_MODULE, &INST_rg_state);
  init_symbol(&symbols[35u], "rg_state__h1585", SYM_DEF, &DEF_rg_state__h1585, 2u);
  init_symbol(&symbols[36u], "slave_arready", SYM_PORT, &PORT_slave_arready, 1u);
  init_symbol(&symbols[37u], "slave_awready", SYM_PORT, &PORT_slave_awready, 1u);
  init_symbol(&symbols[38u], "slave_bresp", SYM_PORT, &PORT_slave_bresp, 2u);
  init_symbol(&symbols[39u], "slave_buser", SYM_PORT, &PORT_slave_buser, 0u);
  init_symbol(&symbols[40u], "slave_bvalid", SYM_PORT, &PORT_slave_bvalid, 1u);
  init_symbol(&symbols[41u], "slave_rdata", SYM_PORT, &PORT_slave_rdata, 64u);
  init_symbol(&symbols[42u], "slave_rresp", SYM_PORT, &PORT_slave_rresp, 2u);
  init_symbol(&symbols[43u], "slave_ruser", SYM_PORT, &PORT_slave_ruser, 0u);
  init_symbol(&symbols[44u], "slave_rvalid", SYM_PORT, &PORT_slave_rvalid, 1u);
  init_symbol(&symbols[45u], "slave_wready", SYM_PORT, &PORT_slave_wready, 1u);
  init_symbol(&symbols[46u], "slave_xactor_f_rd_addr", SYM_MODULE, &INST_slave_xactor_f_rd_addr);
  init_symbol(&symbols[47u], "slave_xactor_f_rd_data", SYM_MODULE, &INST_slave_xactor_f_rd_data);
  init_symbol(&symbols[48u], "slave_xactor_f_wr_addr", SYM_MODULE, &INST_slave_xactor_f_wr_addr);
  init_symbol(&symbols[49u], "slave_xactor_f_wr_data", SYM_MODULE, &INST_slave_xactor_f_wr_data);
  init_symbol(&symbols[50u], "slave_xactor_f_wr_resp", SYM_MODULE, &INST_slave_xactor_f_wr_resp);
  init_symbol(&symbols[51u], "to_raw_mem_request_get", SYM_PORT, &PORT_to_raw_mem_request_get, 353u);
  init_symbol(&symbols[52u],
	      "to_raw_mem_response_put",
	      SYM_PORT,
	      &PORT_to_raw_mem_response_put,
	      256u);
  init_symbol(&symbols[53u], "WILL_FIRE_set_addr_map", SYM_DEF, &DEF_WILL_FIRE_set_addr_map, 1u);
  init_symbol(&symbols[54u], "x__h3185", SYM_DEF, &DEF_x__h3185, 3u);
  init_symbol(&symbols[55u], "x__h6951", SYM_DEF, &DEF_x__h6951, 64u);
}


/* Rule actions */

void MOD_mkMem_Controller::RL_rl_power_on_reset()
{
  tUInt32 DEF_v__h1632;
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read_ULE_1___d5 = !(DEF_x__h8687 <= (tUInt8)1u);
  DEF__0_CONCAT_DONTCARE___d8.set_bits_in_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(11u,
																					     0u,
																					     2u),
					       11u,
					       0u,
					       2u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(10u),
								  10u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(9u),
										      9u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(8u),
													 8u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
															    7u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
																	       6u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
																				  5u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
																						     4u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																									3u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																											   2u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																													      1u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																																 0u);
  DEF__0_CONCAT_DONTCARE___d9.set_bits_in_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(8u,
																		     0u,
																		     1u),
					       8u,
					       0u,
					       1u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
								  7u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
										     6u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
													5u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
															   4u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																	      3u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																				 2u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																						    1u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																								       0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      DEF_v__h1638 = dollar_stime(sim_hdl);
  DEF_v__h1632 = DEF_v__h1638 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_v__h1632);
  INST_slave_xactor_f_wr_addr.METH_clear();
  INST_slave_xactor_f_wr_data.METH_clear();
  INST_slave_xactor_f_wr_resp.METH_clear();
  INST_slave_xactor_f_rd_addr.METH_clear();
  INST_slave_xactor_f_rd_data.METH_clear();
  INST_f_raw_mem_reqs_rv.METH_port2__write(DEF__0_CONCAT_DONTCARE___d8);
  INST_f_raw_mem_rsps_rv.METH_port2__write(DEF__0_CONCAT_DONTCARE___d9);
  INST_rg_state.METH_write((tUInt8)1u);
}

void MOD_mkMem_Controller::RL_rl_external_reset()
{
  tUInt32 DEF_v__h1954;
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read_ULE_1___d5 = !(DEF_x__h8687 <= (tUInt8)1u);
  DEF__0_CONCAT_DONTCARE___d8.set_bits_in_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(11u,
																					     0u,
																					     2u),
					       11u,
					       0u,
					       2u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(10u),
								  10u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(9u),
										      9u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(8u),
													 8u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
															    7u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
																	       6u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
																				  5u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
																						     4u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																									3u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																											   2u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																													      1u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																																 0u);
  DEF__0_CONCAT_DONTCARE___d9.set_bits_in_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(8u,
																		     0u,
																		     1u),
					       8u,
					       0u,
					       1u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
								  7u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
										     6u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
													5u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
															   4u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																	      3u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																				 2u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																						    1u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																								       0u);
  INST_f_reset_reqs.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      DEF_v__h1960 = dollar_stime(sim_hdl);
  DEF_v__h1954 = DEF_v__h1960 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_v__h1954);
  INST_slave_xactor_f_wr_addr.METH_clear();
  INST_slave_xactor_f_wr_resp.METH_clear();
  INST_slave_xactor_f_wr_data.METH_clear();
  INST_slave_xactor_f_rd_addr.METH_clear();
  INST_slave_xactor_f_rd_data.METH_clear();
  INST_f_raw_mem_reqs_rv.METH_port2__write(DEF__0_CONCAT_DONTCARE___d8);
  INST_f_raw_mem_rsps_rv.METH_port2__write(DEF__0_CONCAT_DONTCARE___d9);
  INST_rg_state.METH_write((tUInt8)1u);
  INST_f_reset_rsps.METH_enq();
}

void MOD_mkMem_Controller::RL_rl_reset_reload_cache()
{
  tUInt32 DEF_v__h2392;
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read_ULE_1___d5 = !(DEF_x__h8687 <= (tUInt8)1u);
  DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22.set_bits_in_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(11u,
																									    0u,
																									    2u),
									     11u,
									     0u,
									     2u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(10u),
												10u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(9u),
														    9u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(8u),
																       8u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
																			  7u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
																					     6u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
																								5u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
																										   4u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																												      3u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																															 2u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																																	    1u).set_whole_word(UWide_literal_354_h2ffffffff0000000000000000aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																																			       0u);
  INST_f_raw_mem_reqs_rv.METH_port1__write(DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22);
  INST_rg_cached_raw_mem_addr.METH_write(0llu);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      DEF_v__h2398 = dollar_stime(sim_hdl);
  DEF_v__h2392 = DEF_v__h2398 / 10u;
  INST_rg_state.METH_write((tUInt8)2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_3, DEF_v__h2392);
}

void MOD_mkMem_Controller::RL_rl_merge_rd_req()
{
  tUInt32 DEF_v__h2634;
  tUInt8 DEF_req_prot__h2578;
  tUInt64 DEF_x__h2584;
  DEF_slave_xactor_f_rd_addr_first____d30 = INST_slave_xactor_f_rd_addr.METH_first();
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_x__h2584 = primExtract64(64u, 67u, DEF_slave_xactor_f_rd_addr_first____d30, 32u, 66u, 32u, 3u);
  DEF_req_prot__h2578 = DEF_slave_xactor_f_rd_addr_first____d30.get_bits_in_word8(0u, 0u, 3u);
  DEF_NOT_cfg_verbosity_read_ULE_2_2___d33 = !(DEF_x__h8687 <= (tUInt8)2u);
  INST_slave_xactor_f_rd_addr.METH_deq();
  DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31.set_bits_in_word(8191u & ((((tUInt32)((tUInt8)2u)) << 11u) | primExtract32(11u,
																	   67u,
																	   DEF_slave_xactor_f_rd_addr_first____d30,
																	   32u,
																	   66u,
																	   32u,
																	   56u)),
										 4u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   67u,
														   DEF_slave_xactor_f_rd_addr_first____d30,
														   32u,
														   55u,
														   32u,
														   24u),
												     3u).set_whole_word((DEF_slave_xactor_f_rd_addr_first____d30.get_bits_in_word32(0u,
																						    0u,
																						    24u) << 8u) | (tUInt32)(UWide_literal_72_haaaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
																																   0u,
																																   8u)),
															2u).set_whole_word(UWide_literal_72_haaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																	   1u).set_whole_word(UWide_literal_72_haaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																			      0u);
  INST_f_reqs_rv.METH_port1__write(DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      DEF_v__h2640 = dollar_stime(sim_hdl);
  DEF_v__h2634 = DEF_v__h2640 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_4, DEF_v__h2634);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_7);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_x__h2584);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_10);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_8, DEF_req_prot__h2578);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_11);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_8, (tUInt8)0u, &__str_literal_12);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
  }
}

void MOD_mkMem_Controller::RL_rl_merge_wr_req()
{
  tUInt32 DEF_v__h2877;
  tUInt8 DEF_req_prot__h2830;
  tUInt8 DEF_req_wstrb__h2832;
  tUInt64 DEF_x__h2834;
  tUInt64 DEF_x__h2842;
  DEF_slave_xactor_f_wr_data_first____d43 = INST_slave_xactor_f_wr_data.METH_first();
  DEF_slave_xactor_f_wr_addr_first____d42 = INST_slave_xactor_f_wr_addr.METH_first();
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_x__h2842 = primExtract64(64u, 72u, DEF_slave_xactor_f_wr_data_first____d43, 32u, 71u, 32u, 8u);
  DEF_x__h2834 = primExtract64(64u, 67u, DEF_slave_xactor_f_wr_addr_first____d42, 32u, 66u, 32u, 3u);
  DEF_req_wstrb__h2832 = DEF_slave_xactor_f_wr_data_first____d43.get_bits_in_word8(0u, 0u, 8u);
  DEF_req_prot__h2830 = DEF_slave_xactor_f_wr_addr_first____d42.get_bits_in_word8(0u, 0u, 3u);
  DEF_NOT_cfg_verbosity_read_ULE_2_2___d33 = !(DEF_x__h8687 <= (tUInt8)2u);
  DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46.build_concat(1099511627775llu & ((((tUInt64)(DEF_req_wstrb__h2832)) << 32u) | (tUInt64)((tUInt32)(DEF_x__h2842 >> 32u))),
									    32u,
									    40u).set_whole_word((tUInt32)(DEF_x__h2842),
												0u);
  DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47.set_bits_in_word(8191u & ((((tUInt32)((tUInt8)3u)) << 11u) | primExtract32(11u,
																	   67u,
																	   DEF_slave_xactor_f_wr_addr_first____d42,
																	   32u,
																	   66u,
																	   32u,
																	   56u)),
										 4u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   67u,
														   DEF_slave_xactor_f_wr_addr_first____d42,
														   32u,
														   55u,
														   32u,
														   24u),
												     3u).set_whole_word((DEF_slave_xactor_f_wr_addr_first____d42.get_bits_in_word32(0u,
																						    0u,
																						    24u) << 8u) | (tUInt32)(DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46.get_bits_in_word8(2u,
																																			   0u,
																																			   8u)),
															2u).set_whole_word(DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46.get_whole_word(1u),
																	   1u).set_whole_word(DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46.get_whole_word(0u),
																			      0u);
  INST_slave_xactor_f_wr_addr.METH_deq();
  INST_slave_xactor_f_wr_data.METH_deq();
  INST_f_reqs_rv.METH_port1__write(DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      DEF_v__h2883 = dollar_stime(sim_hdl);
  DEF_v__h2877 = DEF_v__h2883 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_14, DEF_v__h2877);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_15, &__str_literal_16);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_x__h2834);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_17);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_8, DEF_req_prot__h2830);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_18);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_8, (tUInt8)0u, &__str_literal_12);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_19, &__str_literal_20);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_x__h2842);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,8,s", &__str_literal_8, DEF_req_wstrb__h2832, &__str_literal_12);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
  }
}

void MOD_mkMem_Controller::RL_rl_writeback_dirty_idle()
{
  tUInt32 DEF_v__h3128;
  DEF_rg_cached_raw_mem_word__h7444 = INST_rg_cached_raw_mem_word.METH_read();
  DEF_x__h6951 = INST_rg_cached_raw_mem_addr.METH_read();
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read_ULE_2_2___d33 = !(DEF_x__h8687 <= (tUInt8)2u);
  DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62.set_bits_in_word((tUInt8)(17179869183llu >> 32u),
										 11u,
										 0u,
										 2u).build_concat((((tUInt64)((tUInt32)(17179869183llu))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h6951 >> 32u)),
												  288u,
												  64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h6951))) << 32u) | (tUInt64)(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(7u)),
														    224u,
														    64u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(6u),
																	6u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(5u),
																			   5u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(4u),
																					      4u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(3u),
																								 3u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(2u),
																										    2u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(1u),
																												       1u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(0u),
																															  0u);
  INST_f_raw_mem_reqs_rv.METH_port1__write(DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62);
  INST_rg_cached_clean.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      DEF_v__h3134 = dollar_stime(sim_hdl);
  DEF_v__h3128 = DEF_v__h3134 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_display(sim_hdl, this, "s,32,64", &__str_literal_22, DEF_v__h3128, DEF_x__h6951);
}

void MOD_mkMem_Controller::RL_rl_writeback_dirty()
{
  tUInt32 DEF_v__h3369;
  DEF_rg_cached_raw_mem_word__h7444 = INST_rg_cached_raw_mem_word.METH_read();
  DEF_x__h6951 = INST_rg_cached_raw_mem_addr.METH_read();
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read_ULE_2_2___d33 = !(DEF_x__h8687 <= (tUInt8)2u);
  DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62.set_bits_in_word((tUInt8)(17179869183llu >> 32u),
										 11u,
										 0u,
										 2u).build_concat((((tUInt64)((tUInt32)(17179869183llu))) << 32u) | (tUInt64)((tUInt32)(DEF_x__h6951 >> 32u)),
												  288u,
												  64u).build_concat((((tUInt64)((tUInt32)(DEF_x__h6951))) << 32u) | (tUInt64)(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(7u)),
														    224u,
														    64u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(6u),
																	6u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(5u),
																			   5u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(4u),
																					      4u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(3u),
																								 3u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(2u),
																										    2u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(1u),
																												       1u).set_whole_word(DEF_rg_cached_raw_mem_word__h7444.get_whole_word(0u),
																															  0u);
  INST_f_raw_mem_reqs_rv.METH_port1__write(DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62);
  INST_rg_cached_clean.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      DEF_v__h3375 = dollar_stime(sim_hdl);
  DEF_v__h3369 = DEF_v__h3375 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_display(sim_hdl, this, "s,32,64", &__str_literal_23, DEF_v__h3369, DEF_x__h6951);
}

void MOD_mkMem_Controller::RL_rl_miss_clean_req()
{
  tUInt32 DEF_v__h3592;
  DEF_f_reqs_rv_port0__read____d52 = INST_f_reqs_rv.METH_port0__read();
  DEF_addr_base__h9420 = INST_rg_addr_base.METH_read();
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_addr__h3171 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 138u, 32u, 75u);
  DEF_req_raw_mem_addr__h2965 = (((tUInt64)((tUInt8)0u)) << 59u) | (tUInt64)((DEF_addr__h3171 - DEF_addr_base__h9420) >> 5u);
  DEF_NOT_cfg_verbosity_read_ULE_2_2___d33 = !(DEF_x__h8687 <= (tUInt8)2u);
  DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89.set_bits_in_word((tUInt8)(12884901887llu >> 32u),
										 11u,
										 0u,
										 2u).build_concat((((tUInt64)((tUInt32)(12884901887llu))) << 32u) | (tUInt64)((tUInt32)(DEF_req_raw_mem_addr__h2965 >> 32u)),
												  288u,
												  64u).build_concat((((tUInt64)((tUInt32)(DEF_req_raw_mem_addr__h2965))) << 32u) | (tUInt64)(UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u)),
														    224u,
														    64u).set_whole_word(UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
																	6u).set_whole_word(UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
																			   5u).set_whole_word(UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
																					      4u).set_whole_word(UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																								 3u).set_whole_word(UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																										    2u).set_whole_word(UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																												       1u).set_whole_word(UWide_literal_256_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																															  0u);
  INST_f_raw_mem_reqs_rv.METH_port1__write(DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89);
  INST_rg_cached_raw_mem_addr.METH_write(DEF_req_raw_mem_addr__h2965);
  INST_rg_state.METH_write((tUInt8)2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      DEF_v__h3598 = dollar_stime(sim_hdl);
  DEF_v__h3592 = DEF_v__h3598 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64",
		     &__str_literal_24,
		     DEF_v__h3592,
		     DEF_req_raw_mem_addr__h2965);
}

void MOD_mkMem_Controller::RL_rl_reload()
{
  tUInt32 DEF_v__h3855;
  DEF_f_raw_mem_rsps_rv_port0__read____d92 = INST_f_raw_mem_rsps_rv.METH_port0__read();
  DEF_x__h6951 = INST_rg_cached_raw_mem_addr.METH_read();
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  wop_primExtractWide(256u,
		      257u,
		      DEF_f_raw_mem_rsps_rv_port0__read____d92,
		      32u,
		      255u,
		      32u,
		      0u,
		      DEF_raw_mem_word__h3764);
  DEF_NOT_cfg_verbosity_read_ULE_2_2___d33 = !(DEF_x__h8687 <= (tUInt8)2u);
  DEF__0_CONCAT_DONTCARE___d9.set_bits_in_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(8u,
																		     0u,
																		     1u),
					       8u,
					       0u,
					       1u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
								  7u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
										     6u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
													5u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
															   4u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																	      3u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																				 2u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																						    1u).set_whole_word(UWide_literal_257_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																								       0u);
  INST_f_raw_mem_rsps_rv.METH_port0__write(DEF__0_CONCAT_DONTCARE___d9);
  INST_rg_cached_raw_mem_word.METH_write(DEF_raw_mem_word__h3764);
  INST_rg_state.METH_write((tUInt8)3u);
  INST_rg_cached_clean.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      DEF_v__h3861 = dollar_stime(sim_hdl);
  DEF_v__h3855 = DEF_v__h3861 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_display(sim_hdl, this, "s,32,64", &__str_literal_25, DEF_v__h3855, DEF_x__h6951);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s,256p", &__str_literal_8, &DEF_raw_mem_word__h3764);
    if (DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
  }
}

void MOD_mkMem_Controller::RL_rl_process_rd_req()
{
  tUInt64 DEF_rdata__h3993;
  tUInt32 DEF_n2__h3988;
  tUInt32 DEF_v__h6778;
  tUInt8 DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111;
  tUInt8 DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d110;
  tUInt32 DEF_n2__h3989;
  tUInt8 DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d109;
  tUInt8 DEF_n1__h3987;
  tUInt32 DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0___d112;
  tUInt32 DEF_rg_cached_raw_mem_word_1_BITS_255_TO_224___d131;
  DEF_rg_cached_raw_mem_word__h7444 = INST_rg_cached_raw_mem_word.METH_read();
  DEF_f_reqs_rv_port0__read____d52 = INST_f_reqs_rv.METH_port0__read();
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  wop_primExtractWide(224u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      255u,
		      32u,
		      32u,
		      DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135);
  wop_primExtractWide(224u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      223u,
		      32u,
		      0u,
		      DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134);
  wop_primExtractWide(192u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      191u,
		      32u,
		      0u,
		      DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130);
  wop_primExtractWide(192u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      255u,
		      32u,
		      64u,
		      DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113);
  wop_primExtractWide(160u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      255u,
		      32u,
		      96u,
		      DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116);
  wop_primExtractWide(160u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      159u,
		      32u,
		      0u,
		      DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127);
  wop_primExtractWide(128u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122);
  wop_primExtractWide(128u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      255u,
		      32u,
		      128u,
		      DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120);
  wop_primExtractWide(96u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      255u,
		      32u,
		      160u,
		      DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123);
  wop_primExtractWide(96u,
		      256u,
		      DEF_rg_cached_raw_mem_word__h7444,
		      32u,
		      95u,
		      32u,
		      0u,
		      DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119);
  DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128 = primExtract64(64u,
								      256u,
								      DEF_rg_cached_raw_mem_word__h7444,
								      32u,
								      255u,
								      32u,
								      192u);
  DEF_addr__h3171 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 138u, 32u, 75u);
  DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115 = primExtract64(64u,
								   256u,
								   DEF_rg_cached_raw_mem_word__h7444,
								   32u,
								   63u,
								   32u,
								   0u);
  DEF_value__h6865 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 63u, 32u, 0u);
  DEF_rg_cached_raw_mem_word_1_BITS_255_TO_224___d131 = DEF_rg_cached_raw_mem_word__h7444.get_whole_word(7u);
  DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0___d112 = DEF_rg_cached_raw_mem_word__h7444.get_whole_word(0u);
  DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u,
													 0u,
													 8u);
  DEF_n1__h3987 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 13u, 3u);
  DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u,
													 8u,
													 3u);
  DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129.set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127.get_whole_word(4u),
									       6u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127.get_whole_word(3u),
												  5u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127.get_whole_word(2u),
														     4u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127.get_whole_word(1u),
																	3u).build_concat((((tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128 >> 32u)),
																			 32u,
																			 64u).set_whole_word((tUInt32)(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128),
																					     0u);
  DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132.set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130.get_whole_word(5u),
									       6u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130.get_whole_word(4u),
												  5u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130.get_whole_word(3u),
														     4u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130.get_whole_word(2u),
																	3u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130.get_whole_word(1u),
																			   2u).build_concat((((tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130.get_whole_word(0u))) << 32u) | (tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_224___d131),
																					    0u,
																					    64u);
  DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114.build_concat((((tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0___d112)) << 32u) | (tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113.get_whole_word(5u)),
									     160u,
									     64u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113.get_whole_word(4u),
												 4u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113.get_whole_word(3u),
														    3u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113.get_whole_word(2u),
																       2u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113.get_whole_word(1u),
																			  1u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113.get_whole_word(0u),
																					     0u);
  DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117.set_whole_word((tUInt32)(DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115 >> 32u),
									       6u).build_concat((((tUInt64)((tUInt32)(DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115))) << 32u) | (tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116.get_whole_word(4u)),
												128u,
												64u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116.get_whole_word(3u),
														    3u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116.get_whole_word(2u),
																       2u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116.get_whole_word(1u),
																			  1u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116.get_whole_word(0u),
																					     0u);
  DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121.set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119.get_whole_word(2u),
									       6u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119.get_whole_word(1u),
												  5u).build_concat((((tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119.get_whole_word(0u))) << 32u) | (tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120.get_whole_word(3u)),
														   96u,
														   64u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120.get_whole_word(2u),
																       2u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120.get_whole_word(1u),
																			  1u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120.get_whole_word(0u),
																					     0u);
  DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124.set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122.get_whole_word(3u),
									       6u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122.get_whole_word(2u),
												  5u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122.get_whole_word(1u),
														     4u).build_concat((((tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122.get_whole_word(0u))) << 32u) | (tUInt64)(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123.get_whole_word(2u)),
																      64u,
																      64u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123.get_whole_word(1u),
																			  1u).set_whole_word(DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123.get_whole_word(0u),
																					     0u);
  DEF_NOT_cfg_verbosity_read_ULE_1___d5 = !(DEF_x__h8687 <= (tUInt8)1u);
  DEF_n2__h3988 = 65535u & ((tUInt32)(DEF_n1__h3987));
  DEF_n2__h3989 = 65535u & (8u - DEF_n2__h3988);
  DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d109 = (tUInt8)((tUInt8)1u & (DEF_n2__h3989 >> 2u));
  DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d110 = (tUInt8)((tUInt8)1u & (DEF_n2__h3989 >> 1u));
  DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 = (tUInt8)((tUInt8)1u & DEF_n2__h3989);
  DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118 = DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 ? DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114 : DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117;
  DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125 = DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 ? DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121 : DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124;
  DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126 = DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d110 ? DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118 : DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125;
  DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133 = DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 ? DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129 : DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132;
  DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136 = DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 ? DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134 : DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135;
  DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137 = DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d110 ? DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133 : DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136;
  DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138 = DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d109 ? DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126 : DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137;
  DEF__0_CONCAT_DONTCARE___d155.set_bits_in_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															   0u,
															   13u),
						 4u,
						 0u,
						 13u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  DEF_rdata__h3993 = (((tUInt64)(DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138.get_whole_word(0u))) << 32u) | (tUInt64)(DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d109 ? (DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d110 ? (DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 ? DEF_rg_cached_raw_mem_word__h7444.get_whole_word(1u) : DEF_rg_cached_raw_mem_word__h7444.get_whole_word(2u)) : (DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 ? DEF_rg_cached_raw_mem_word__h7444.get_whole_word(3u) : DEF_rg_cached_raw_mem_word__h7444.get_whole_word(4u))) : (DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d110 ? (DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 ? DEF_rg_cached_raw_mem_word__h7444.get_whole_word(5u) : DEF_rg_cached_raw_mem_word__h7444.get_whole_word(6u)) : (DEF__8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_BITS_ETC___d111 ? DEF_rg_cached_raw_mem_word_1_BITS_255_TO_224___d131 : DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0___d112)));
  DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154.build_concat(17179869183llu & ((((tUInt64)((tUInt8)0u)) << 32u) | (tUInt64)((tUInt32)(DEF_rdata__h3993 >> 32u))),
									      32u,
									      34u).set_whole_word((tUInt32)(DEF_rdata__h3993),
												  0u);
  INST_slave_xactor_f_rd_data.METH_enq(DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154);
  INST_f_reqs_rv.METH_port0__write(DEF__0_CONCAT_DONTCARE___d155);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      DEF_v__h6784 = dollar_stime(sim_hdl);
  DEF_v__h6778 = DEF_v__h6784 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_26, DEF_v__h6778);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_27, &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_addr__h3171);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_31);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_8,
		   DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_32);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,0", &__str_literal_8, (tUInt8)0u);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_8,
		   DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,64,s", &__str_literal_8, DEF_value__h6865, &__str_literal_12);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_35, &__str_literal_36);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_38);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_rdata__h3993);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_39);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_8, (tUInt8)0u, &__str_literal_12);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
  }
}

void MOD_mkMem_Controller::RL_rl_process_wr_req()
{
  tUInt32 DEF__0_CONCAT_f_reqs_rv_port0__read__2_BITS_2_TO_1_31___d232;
  tUInt64 DEF_exit_value__h8954;
  tUInt64 DEF_mask__h6970;
  tUInt64 DEF_y__h7346;
  tUInt64 DEF_y__h7345;
  tUInt64 DEF_x__h7344;
  tUInt32 DEF_v__h8718;
  tUInt32 DEF_v__h8912;
  tUInt8 DEF_SEXT_f_reqs_rv_port0__read__2_BIT_70_74___d175;
  tUInt8 DEF_SEXT_f_reqs_rv_port0__read__2_BIT_71_71___d172;
  tUInt8 DEF_SEXT_f_reqs_rv_port0__read__2_BIT_69_78___d179;
  tUInt8 DEF_SEXT_f_reqs_rv_port0__read__2_BIT_68_81___d182;
  tUInt8 DEF_SEXT_f_reqs_rv_port0__read__2_BIT_67_85___d186;
  tUInt8 DEF_SEXT_f_reqs_rv_port0__read__2_BIT_66_88___d189;
  tUInt8 DEF_SEXT_f_reqs_rv_port0__read__2_BIT_65_92___d193;
  tUInt8 DEF_SEXT_f_reqs_rv_port0__read__2_BIT_64_95___d196;
  tUInt8 DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d227;
  tUInt8 DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d222;
  tUInt8 DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d229;
  tUInt8 DEF_f_reqs_rv_port0__read__2_BITS_63_TO_1_25_EQ_0___d226;
  tUInt64 DEF_updated_word64__h6971;
  tUInt64 DEF_word64_old__h6965;
  tUInt8 DEF_x__h8436;
  tUInt8 DEF_x__h8372;
  tUInt8 DEF_x__h8308;
  tUInt8 DEF_x__h8244;
  tUInt8 DEF_x__h8180;
  tUInt8 DEF_x__h8116;
  tUInt8 DEF_x__h8052;
  tUInt8 DEF_x__h7985;
  tUInt8 DEF_code__h9037;
  tUInt64 DEF_f_reqs_rv_port0__read__2_BITS_63_TO_1___d225;
  tUInt64 DEF_rg_cached_raw_mem_word_1_BITS_127_TO_64___d167;
  tUInt64 DEF_rg_cached_raw_mem_word_1_BITS_191_TO_128___d168;
  tUInt8 DEF_word64_in_raw_mem_word__h6963;
  DEF_rg_cached_raw_mem_word__h7444 = INST_rg_cached_raw_mem_word.METH_read();
  DEF_f_reqs_rv_port0__read____d52 = INST_f_reqs_rv.METH_port0__read();
  DEF_word64_in_raw_mem_word__h6963 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 14u, 2u);
  DEF_x__h8687 = INST_cfg_verbosity.METH_read();
  DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128 = primExtract64(64u,
								      256u,
								      DEF_rg_cached_raw_mem_word__h7444,
								      32u,
								      255u,
								      32u,
								      192u);
  DEF_rg_cached_raw_mem_word_1_BITS_191_TO_128___d168 = primExtract64(64u,
								      256u,
								      DEF_rg_cached_raw_mem_word__h7444,
								      32u,
								      191u,
								      32u,
								      128u);
  DEF_rg_cached_raw_mem_word_1_BITS_127_TO_64___d167 = primExtract64(64u,
								     256u,
								     DEF_rg_cached_raw_mem_word__h7444,
								     32u,
								     127u,
								     32u,
								     64u);
  DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115 = primExtract64(64u,
								   256u,
								   DEF_rg_cached_raw_mem_word__h7444,
								   32u,
								   63u,
								   32u,
								   0u);
  DEF_addr__h3171 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 138u, 32u, 75u);
  DEF_value__h6865 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 63u, 32u, 0u);
  DEF_f_reqs_rv_port0__read__2_BITS_63_TO_1___d225 = primExtract64(63u,
								   141u,
								   DEF_f_reqs_rv_port0__read____d52,
								   32u,
								   63u,
								   32u,
								   1u);
  DEF_code__h9037 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(0u, 1u, 2u);
  DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u,
													 0u,
													 8u);
  DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u,
													 8u,
													 3u);
  DEF_x__h7985 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 7u, 1u);
  DEF_x__h8052 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 6u, 1u);
  DEF_x__h8116 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 5u, 1u);
  DEF_x__h8180 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 4u, 1u);
  DEF_x__h8244 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 3u, 1u);
  DEF_x__h8308 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 2u, 1u);
  DEF_x__h8436 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 0u, 1u);
  DEF_x__h8372 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 1u, 1u);
  switch (DEF_word64_in_raw_mem_word__h6963) {
  case (tUInt8)0u:
    DEF_word64_old__h6965 = DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115;
    break;
  case (tUInt8)1u:
    DEF_word64_old__h6965 = DEF_rg_cached_raw_mem_word_1_BITS_127_TO_64___d167;
    break;
  case (tUInt8)2u:
    DEF_word64_old__h6965 = DEF_rg_cached_raw_mem_word_1_BITS_191_TO_128___d168;
    break;
  case (tUInt8)3u:
    DEF_word64_old__h6965 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128;
    break;
  default:
    DEF_word64_old__h6965 = 12297829382473034410llu;
  }
  DEF_f_reqs_rv_port0__read__2_BITS_63_TO_1_25_EQ_0___d226 = DEF_f_reqs_rv_port0__read__2_BITS_63_TO_1___d225 == 0llu;
  DEF_NOT_cfg_verbosity_read_ULE_1___d5 = !(DEF_x__h8687 <= (tUInt8)1u);
  DEF_SEXT_f_reqs_rv_port0__read__2_BIT_64_95___d196 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h8436));
  DEF_SEXT_f_reqs_rv_port0__read__2_BIT_65_92___d193 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h8372));
  DEF_SEXT_f_reqs_rv_port0__read__2_BIT_66_88___d189 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h8308));
  DEF_SEXT_f_reqs_rv_port0__read__2_BIT_67_85___d186 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h8244));
  DEF_SEXT_f_reqs_rv_port0__read__2_BIT_68_81___d182 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h8180));
  DEF_SEXT_f_reqs_rv_port0__read__2_BIT_69_78___d179 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h8116));
  DEF_SEXT_f_reqs_rv_port0__read__2_BIT_71_71___d172 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h7985));
  DEF_SEXT_f_reqs_rv_port0__read__2_BIT_70_74___d175 = primSignExt8(8u, 1u, (tUInt8)(DEF_x__h8052));
  DEF_y__h7346 = (((((((((tUInt64)((tUInt8)255u & ~DEF_SEXT_f_reqs_rv_port0__read__2_BIT_71_71___d172)) << 56u) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_f_reqs_rv_port0__read__2_BIT_70_74___d175)) << 48u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_f_reqs_rv_port0__read__2_BIT_69_78___d179)) << 40u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_f_reqs_rv_port0__read__2_BIT_68_81___d182)) << 32u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_f_reqs_rv_port0__read__2_BIT_67_85___d186)) << 24u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_f_reqs_rv_port0__read__2_BIT_66_88___d189)) << 16u)) | (((tUInt64)((tUInt8)255u & ~DEF_SEXT_f_reqs_rv_port0__read__2_BIT_65_92___d193)) << 8u)) | (tUInt64)((tUInt8)255u & ~DEF_SEXT_f_reqs_rv_port0__read__2_BIT_64_95___d196);
  DEF_x__h7344 = DEF_word64_old__h6965 & DEF_y__h7346;
  DEF_mask__h6970 = (((((((((tUInt64)(DEF_SEXT_f_reqs_rv_port0__read__2_BIT_71_71___d172)) << 56u) | (((tUInt64)(DEF_SEXT_f_reqs_rv_port0__read__2_BIT_70_74___d175)) << 48u)) | (((tUInt64)(DEF_SEXT_f_reqs_rv_port0__read__2_BIT_69_78___d179)) << 40u)) | (((tUInt64)(DEF_SEXT_f_reqs_rv_port0__read__2_BIT_68_81___d182)) << 32u)) | (((tUInt64)(DEF_SEXT_f_reqs_rv_port0__read__2_BIT_67_85___d186)) << 24u)) | (((tUInt64)(DEF_SEXT_f_reqs_rv_port0__read__2_BIT_66_88___d189)) << 16u)) | (((tUInt64)(DEF_SEXT_f_reqs_rv_port0__read__2_BIT_65_92___d193)) << 8u)) | (tUInt64)(DEF_SEXT_f_reqs_rv_port0__read__2_BIT_64_95___d196);
  DEF_y__h7345 = DEF_value__h6865 & DEF_mask__h6970;
  DEF_updated_word64__h6971 = DEF_x__h7344 | DEF_y__h7345;
  DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209.set_whole_word((tUInt32)((DEF_word64_in_raw_mem_word__h6963 == (tUInt8)3u ? DEF_updated_word64__h6971 : DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128) >> 32u),
									       3u).build_concat((((tUInt64)((tUInt32)(DEF_word64_in_raw_mem_word__h6963 == (tUInt8)3u ? DEF_updated_word64__h6971 : DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128))) << 32u) | (tUInt64)((tUInt32)((DEF_word64_in_raw_mem_word__h6963 == (tUInt8)2u ? DEF_updated_word64__h6971 : DEF_rg_cached_raw_mem_word_1_BITS_191_TO_128___d168) >> 32u)),
												32u,
												64u).set_whole_word((tUInt32)(DEF_word64_in_raw_mem_word__h6963 == (tUInt8)2u ? DEF_updated_word64__h6971 : DEF_rg_cached_raw_mem_word_1_BITS_191_TO_128___d168),
														    0u);
  DEF_x__h6982.set_whole_word(DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209.get_whole_word(3u),
			      7u).set_whole_word(DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209.get_whole_word(2u),
						 6u).set_whole_word(DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209.get_whole_word(1u),
								    5u).build_concat((((tUInt64)(DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)((DEF_word64_in_raw_mem_word__h6963 == (tUInt8)1u ? DEF_updated_word64__h6971 : DEF_rg_cached_raw_mem_word_1_BITS_127_TO_64___d167) >> 32u)),
										     96u,
										     64u).build_concat((((tUInt64)((tUInt32)(DEF_word64_in_raw_mem_word__h6963 == (tUInt8)1u ? DEF_updated_word64__h6971 : DEF_rg_cached_raw_mem_word_1_BITS_127_TO_64___d167))) << 32u) | (tUInt64)((tUInt32)((DEF_word64_in_raw_mem_word__h6963 == (tUInt8)0u ? DEF_updated_word64__h6971 : DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115) >> 32u)),
												       32u,
												       64u).set_whole_word((tUInt32)(DEF_word64_in_raw_mem_word__h6963 == (tUInt8)0u ? DEF_updated_word64__h6971 : DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115),
															   0u);
  DEF__0_CONCAT_DONTCARE___d155.set_bits_in_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															   0u,
															   13u),
						 4u,
						 0u,
						 13u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  DEF_exit_value__h8954 = (((tUInt64)((tUInt8)0u)) << 63u) | DEF_f_reqs_rv_port0__read__2_BITS_63_TO_1___d225;
  DEF__0_CONCAT_f_reqs_rv_port0__read__2_BITS_2_TO_1_31___d232 = (tUInt32)(DEF_code__h9037);
  INST_rg_cached_raw_mem_word.METH_write(DEF_x__h6982);
  INST_rg_cached_clean.METH_write((tUInt8)0u);
  INST_slave_xactor_f_wr_resp.METH_enq((tUInt8)0u);
  INST_f_reqs_rv.METH_port0__write(DEF__0_CONCAT_DONTCARE___d155);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      DEF_v__h8724 = dollar_stime(sim_hdl);
  DEF_v__h8718 = DEF_v__h8724 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_40, DEF_v__h8718);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_27, &__str_literal_28);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_30);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_addr__h3171);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_31);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_8,
		   DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_32);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,0", &__str_literal_8, (tUInt8)0u);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_21);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_8,
		   DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_33);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,64,s", &__str_literal_8, DEF_value__h6865, &__str_literal_12);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_42, &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_44);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_8, (tUInt8)0u, &__str_literal_12);
    if (DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    DEF_TASK_testplusargs___d217 = dollar_test_dollar_plusargs(sim_hdl, "s", &__str_literal_45);
  }
  DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d222 = (DEF_TASK_testplusargs___d217 && DEF_addr__h3171 == 2147487744llu) && !(DEF_value__h6865 == 0llu);
  DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d229 = DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d222 && !DEF_f_reqs_rv_port0__read__2_BITS_63_TO_1_25_EQ_0___d226;
  DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d227 = DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d222 && DEF_f_reqs_rv_port0__read__2_BITS_63_TO_1_25_EQ_0___d226;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d222)
      DEF_v__h8918 = dollar_stime(sim_hdl);
  DEF_v__h8912 = DEF_v__h8918 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d222)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64,64",
		     &__str_literal_46,
		     DEF_v__h8912,
		     2147487744llu,
		     DEF_value__h6865);
    if (DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d227)
      dollar_display(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d229)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_48, DEF_exit_value__h8954);
    if (DEF_TASK_testplusargs_17_AND_f_reqs_rv_port0__read_ETC___d222)
      dollar_finish(sim_hdl, "32", DEF__0_CONCAT_f_reqs_rv_port0__read__2_BITS_2_TO_1_31___d232);
  }
}

void MOD_mkMem_Controller::RL_rl_invalid_rd_address()
{
  tUInt32 DEF_v__h9193;
  DEF_f_reqs_rv_port0__read____d52 = INST_f_reqs_rv.METH_port0__read();
  DEF_addr_lim__h9422 = INST_rg_addr_lim.METH_read();
  DEF_addr_base__h9420 = INST_rg_addr_base.METH_read();
  DEF_value__h6865 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 63u, 32u, 0u);
  DEF_addr__h3171 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 138u, 32u, 75u);
  DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u,
													 0u,
													 8u);
  DEF_x__h3185 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 11u, 3u);
  DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u,
													 8u,
													 3u);
  DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67 = DEF_x__h3185 == (tUInt8)0u;
  DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233 = !DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67;
  DEF__0_CONCAT_DONTCARE___d155.set_bits_in_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															   0u,
															   13u),
						 4u,
						 0u,
						 13u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241.build_concat(17179869183llu & ((((tUInt64)((tUInt8)2u)) << 32u) | (tUInt64)((tUInt32)(DEF_addr__h3171 >> 32u))),
									      32u,
									      34u).set_whole_word((tUInt32)(DEF_addr__h3171),
												  0u);
  INST_slave_xactor_f_rd_data.METH_enq(DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241);
  INST_f_reqs_rv.METH_port0__write(DEF__0_CONCAT_DONTCARE___d155);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h9199 = dollar_stime(sim_hdl);
  DEF_v__h9193 = DEF_v__h9199 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s,32", &__str_literal_49, DEF_v__h9193);
    if (DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67)
      dollar_display(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233)
      dollar_display(sim_hdl, this, "s", &__str_literal_51);
    dollar_display(sim_hdl,
		   this,
		   "s,64,64",
		   &__str_literal_52,
		   DEF_addr_base__h9420,
		   DEF_addr_lim__h9422);
    dollar_write(sim_hdl, this, "s", &__str_literal_5);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_27, &__str_literal_28);
    dollar_write(sim_hdl, this, "s", &__str_literal_29);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_30);
    dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_addr__h3171);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_31);
    dollar_write(sim_hdl,
		 this,
		 "s,3",
		 &__str_literal_8,
		 DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_32);
    dollar_write(sim_hdl, this, "s,0", &__str_literal_8, (tUInt8)0u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_21);
    dollar_write(sim_hdl,
		 this,
		 "s,8",
		 &__str_literal_8,
		 DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_33);
    dollar_write(sim_hdl, this, "s,64,s", &__str_literal_8, DEF_value__h6865, &__str_literal_12);
    dollar_write(sim_hdl, this, "s", &__str_literal_13);
    dollar_write(sim_hdl, this, "s", &__str_literal_34);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_35, &__str_literal_36);
    dollar_write(sim_hdl, this, "s", &__str_literal_53);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_38);
    dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_addr__h3171);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_39);
    dollar_write(sim_hdl, this, "s,0,s", &__str_literal_8, (tUInt8)0u, &__str_literal_12);
    dollar_write(sim_hdl, this, "s", &__str_literal_13);
  }
}

void MOD_mkMem_Controller::RL_rl_invalid_wr_address()
{
  tUInt32 DEF_v__h9551;
  DEF_f_reqs_rv_port0__read____d52 = INST_f_reqs_rv.METH_port0__read();
  DEF_addr_lim__h9422 = INST_rg_addr_lim.METH_read();
  DEF_addr_base__h9420 = INST_rg_addr_base.METH_read();
  DEF_addr__h3171 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 138u, 32u, 75u);
  DEF_value__h6865 = primExtract64(64u, 141u, DEF_f_reqs_rv_port0__read____d52, 32u, 63u, 32u, 0u);
  DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u,
													 0u,
													 8u);
  DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u,
													 8u,
													 3u);
  DEF_x__h3185 = DEF_f_reqs_rv_port0__read____d52.get_bits_in_word8(2u, 11u, 3u);
  DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67 = DEF_x__h3185 == (tUInt8)0u;
  DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233 = !DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67;
  DEF__0_CONCAT_DONTCARE___d155.set_bits_in_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															   0u,
															   13u),
						 4u,
						 0u,
						 13u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_141_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_slave_xactor_f_wr_resp.METH_enq((tUInt8)2u);
  INST_f_reqs_rv.METH_port0__write(DEF__0_CONCAT_DONTCARE___d155);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h9557 = dollar_stime(sim_hdl);
  DEF_v__h9551 = DEF_v__h9557 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s,32", &__str_literal_49, DEF_v__h9551);
    if (DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67)
      dollar_display(sim_hdl, this, "s", &__str_literal_54);
    if (DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233)
      dollar_display(sim_hdl, this, "s", &__str_literal_55);
    dollar_display(sim_hdl,
		   this,
		   "s,64,64",
		   &__str_literal_52,
		   DEF_addr_base__h9420,
		   DEF_addr_lim__h9422);
    dollar_write(sim_hdl, this, "s", &__str_literal_5);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_27, &__str_literal_28);
    dollar_write(sim_hdl, this, "s", &__str_literal_41);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_30);
    dollar_write(sim_hdl, this, "s,64", &__str_literal_8, DEF_addr__h3171);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_31);
    dollar_write(sim_hdl,
		 this,
		 "s,3",
		 &__str_literal_8,
		 DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_32);
    dollar_write(sim_hdl, this, "s,0", &__str_literal_8, (tUInt8)0u);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_21);
    dollar_write(sim_hdl,
		 this,
		 "s,8",
		 &__str_literal_8,
		 DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_33);
    dollar_write(sim_hdl, this, "s,64,s", &__str_literal_8, DEF_value__h6865, &__str_literal_12);
    dollar_write(sim_hdl, this, "s", &__str_literal_13);
    dollar_write(sim_hdl, this, "s", &__str_literal_34);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_42, &__str_literal_43);
    dollar_write(sim_hdl, this, "s", &__str_literal_53);
    dollar_write(sim_hdl, this, "s,s", &__str_literal_9, &__str_literal_44);
    dollar_write(sim_hdl, this, "s,0,s", &__str_literal_8, (tUInt8)0u, &__str_literal_12);
    dollar_write(sim_hdl, this, "s", &__str_literal_13);
  }
}


/* Methods */

tUInt8 MOD_mkMem_Controller::METH_slave_m_buser()
{
  PORT_slave_buser = (tUInt8)0u;
  return PORT_slave_buser;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_buser()
{
  tUInt8 PORT_RDY_slave_m_buser;
  tUInt8 DEF_CAN_FIRE_slave_m_buser;
  DEF_CAN_FIRE_slave_m_buser = (tUInt8)1u;
  PORT_RDY_slave_m_buser = DEF_CAN_FIRE_slave_m_buser;
  return PORT_RDY_slave_m_buser;
}

tUInt8 MOD_mkMem_Controller::METH_slave_m_ruser()
{
  PORT_slave_ruser = (tUInt8)0u;
  return PORT_slave_ruser;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_ruser()
{
  tUInt8 PORT_RDY_slave_m_ruser;
  tUInt8 DEF_CAN_FIRE_slave_m_ruser;
  DEF_CAN_FIRE_slave_m_ruser = (tUInt8)1u;
  PORT_RDY_slave_m_ruser = DEF_CAN_FIRE_slave_m_ruser;
  return PORT_RDY_slave_m_ruser;
}

void MOD_mkMem_Controller::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_f_reset_reqs.METH_enq();
}

tUInt8 MOD_mkMem_Controller::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_CAN_FIRE_server_reset_request_put = INST_f_reset_reqs.METH_i_notFull();
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkMem_Controller::METH_server_reset_response_get()
{
  INST_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkMem_Controller::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_CAN_FIRE_server_reset_response_get = INST_f_reset_rsps.METH_i_notEmpty();
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

void MOD_mkMem_Controller::METH_set_addr_map(tUInt64 ARG_set_addr_map_addr_base,
					     tUInt64 ARG_set_addr_map_addr_lim)
{
  tUInt32 DEF_v__h9946;
  PORT_EN_set_addr_map = (tUInt8)1u;
  DEF_WILL_FIRE_set_addr_map = (tUInt8)1u;
  INST_rg_addr_base.METH_write(ARG_set_addr_map_addr_base);
  INST_rg_addr_lim.METH_write(ARG_set_addr_map_addr_lim);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h9952 = dollar_stime(sim_hdl);
  DEF_v__h9946 = DEF_v__h9952 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,32,64,64",
		   &__str_literal_56,
		   DEF_v__h9946,
		   ARG_set_addr_map_addr_base,
		   ARG_set_addr_map_addr_lim);
}

tUInt8 MOD_mkMem_Controller::METH_RDY_set_addr_map()
{
  tUInt8 DEF_CAN_FIRE_set_addr_map;
  tUInt8 PORT_RDY_set_addr_map;
  DEF_rg_state__h1585 = INST_rg_state.METH_read();
  DEF_CAN_FIRE_set_addr_map = DEF_rg_state__h1585 == (tUInt8)3u;
  PORT_RDY_set_addr_map = DEF_CAN_FIRE_set_addr_map;
  return PORT_RDY_set_addr_map;
}

void MOD_mkMem_Controller::METH_slave_m_awvalid(tUInt8 ARG_slave_awvalid,
						tUInt64 ARG_slave_awaddr,
						tUInt8 ARG_slave_awprot,
						tUInt8 ARG_slave_awuser)
{
  tUInt8 DEF_slave_awvalid_AND_slave_xactor_f_wr_addr_i_not_ETC___d251;
  if (PORT_RDY_slave_m_awvalid)
  {
    DEF_slave_xactor_f_wr_addr_i_notFull____d250 = INST_slave_xactor_f_wr_addr.METH_i_notFull();
    DEF_slave_awvalid_AND_slave_xactor_f_wr_addr_i_not_ETC___d251 = ARG_slave_awvalid && DEF_slave_xactor_f_wr_addr_i_notFull____d250;
    DEF_slave_awaddr_CONCAT_slave_awprot___d252.set_bits_in_word((tUInt8)(ARG_slave_awaddr >> 61u),
								 2u,
								 0u,
								 3u).set_whole_word((tUInt32)(ARG_slave_awaddr >> 29u),
										    1u).set_whole_word((((tUInt32)(536870911u & ARG_slave_awaddr)) << 3u) | (tUInt32)(ARG_slave_awprot),
												       0u);
    if (DEF_slave_awvalid_AND_slave_xactor_f_wr_addr_i_not_ETC___d251)
      INST_slave_xactor_f_wr_addr.METH_enq(DEF_slave_awaddr_CONCAT_slave_awprot___d252);
  }
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_awvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_m_awvalid;
  DEF_CAN_FIRE_slave_m_awvalid = (tUInt8)1u;
  PORT_RDY_slave_m_awvalid = DEF_CAN_FIRE_slave_m_awvalid;
  return PORT_RDY_slave_m_awvalid;
}

tUInt8 MOD_mkMem_Controller::METH_slave_m_awready()
{
  DEF_slave_xactor_f_wr_addr_i_notFull____d250 = INST_slave_xactor_f_wr_addr.METH_i_notFull();
  PORT_slave_awready = DEF_slave_xactor_f_wr_addr_i_notFull____d250;
  return PORT_slave_awready;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_awready()
{
  tUInt8 PORT_RDY_slave_m_awready;
  tUInt8 DEF_CAN_FIRE_slave_m_awready;
  DEF_CAN_FIRE_slave_m_awready = (tUInt8)1u;
  PORT_RDY_slave_m_awready = DEF_CAN_FIRE_slave_m_awready;
  return PORT_RDY_slave_m_awready;
}

void MOD_mkMem_Controller::METH_slave_m_wvalid(tUInt8 ARG_slave_wvalid,
					       tUInt64 ARG_slave_wdata,
					       tUInt8 ARG_slave_wstrb)
{
  tUInt8 DEF_slave_wvalid_AND_slave_xactor_f_wr_data_i_notF_ETC___d254;
  if (PORT_RDY_slave_m_wvalid)
  {
    DEF_slave_xactor_f_wr_data_i_notFull____d253 = INST_slave_xactor_f_wr_data.METH_i_notFull();
    DEF_slave_wvalid_AND_slave_xactor_f_wr_data_i_notF_ETC___d254 = ARG_slave_wvalid && DEF_slave_xactor_f_wr_data_i_notFull____d253;
    DEF_slave_wdata_CONCAT_slave_wstrb___d255.set_bits_in_word((tUInt8)(ARG_slave_wdata >> 56u),
							       2u,
							       0u,
							       8u).set_whole_word((tUInt32)(ARG_slave_wdata >> 24u),
										  1u).set_whole_word((((tUInt32)(16777215u & ARG_slave_wdata)) << 8u) | (tUInt32)(ARG_slave_wstrb),
												     0u);
    if (DEF_slave_wvalid_AND_slave_xactor_f_wr_data_i_notF_ETC___d254)
      INST_slave_xactor_f_wr_data.METH_enq(DEF_slave_wdata_CONCAT_slave_wstrb___d255);
  }
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_wvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_m_wvalid;
  DEF_CAN_FIRE_slave_m_wvalid = (tUInt8)1u;
  PORT_RDY_slave_m_wvalid = DEF_CAN_FIRE_slave_m_wvalid;
  return PORT_RDY_slave_m_wvalid;
}

tUInt8 MOD_mkMem_Controller::METH_slave_m_wready()
{
  DEF_slave_xactor_f_wr_data_i_notFull____d253 = INST_slave_xactor_f_wr_data.METH_i_notFull();
  PORT_slave_wready = DEF_slave_xactor_f_wr_data_i_notFull____d253;
  return PORT_slave_wready;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_wready()
{
  tUInt8 PORT_RDY_slave_m_wready;
  tUInt8 DEF_CAN_FIRE_slave_m_wready;
  DEF_CAN_FIRE_slave_m_wready = (tUInt8)1u;
  PORT_RDY_slave_m_wready = DEF_CAN_FIRE_slave_m_wready;
  return PORT_RDY_slave_m_wready;
}

tUInt8 MOD_mkMem_Controller::METH_slave_m_bvalid()
{
  DEF_slave_xactor_f_wr_resp_i_notEmpty____d256 = INST_slave_xactor_f_wr_resp.METH_i_notEmpty();
  PORT_slave_bvalid = DEF_slave_xactor_f_wr_resp_i_notEmpty____d256;
  return PORT_slave_bvalid;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_bvalid()
{
  tUInt8 PORT_RDY_slave_m_bvalid;
  tUInt8 DEF_CAN_FIRE_slave_m_bvalid;
  DEF_CAN_FIRE_slave_m_bvalid = (tUInt8)1u;
  PORT_RDY_slave_m_bvalid = DEF_CAN_FIRE_slave_m_bvalid;
  return PORT_RDY_slave_m_bvalid;
}

tUInt8 MOD_mkMem_Controller::METH_slave_m_bresp()
{
  PORT_slave_bresp = INST_slave_xactor_f_wr_resp.METH_first();
  return PORT_slave_bresp;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_bresp()
{
  tUInt8 PORT_RDY_slave_m_bresp;
  tUInt8 DEF_CAN_FIRE_slave_m_bresp;
  DEF_CAN_FIRE_slave_m_bresp = (tUInt8)1u;
  PORT_RDY_slave_m_bresp = DEF_CAN_FIRE_slave_m_bresp;
  return PORT_RDY_slave_m_bresp;
}

void MOD_mkMem_Controller::METH_slave_m_bready(tUInt8 ARG_slave_bready)
{
  tUInt8 DEF_slave_bready_AND_slave_xactor_f_wr_resp_i_notE_ETC___d257;
  if (PORT_RDY_slave_m_bready)
  {
    DEF_slave_xactor_f_wr_resp_i_notEmpty____d256 = INST_slave_xactor_f_wr_resp.METH_i_notEmpty();
    DEF_slave_bready_AND_slave_xactor_f_wr_resp_i_notE_ETC___d257 = ARG_slave_bready && DEF_slave_xactor_f_wr_resp_i_notEmpty____d256;
    if (DEF_slave_bready_AND_slave_xactor_f_wr_resp_i_notE_ETC___d257)
      INST_slave_xactor_f_wr_resp.METH_deq();
  }
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_bready()
{
  tUInt8 DEF_CAN_FIRE_slave_m_bready;
  DEF_CAN_FIRE_slave_m_bready = (tUInt8)1u;
  PORT_RDY_slave_m_bready = DEF_CAN_FIRE_slave_m_bready;
  return PORT_RDY_slave_m_bready;
}

void MOD_mkMem_Controller::METH_slave_m_arvalid(tUInt8 ARG_slave_arvalid,
						tUInt64 ARG_slave_araddr,
						tUInt8 ARG_slave_arprot,
						tUInt8 ARG_slave_aruser)
{
  tUInt8 DEF_slave_arvalid_AND_slave_xactor_f_rd_addr_i_not_ETC___d259;
  if (PORT_RDY_slave_m_arvalid)
  {
    DEF_slave_xactor_f_rd_addr_i_notFull____d258 = INST_slave_xactor_f_rd_addr.METH_i_notFull();
    DEF_slave_arvalid_AND_slave_xactor_f_rd_addr_i_not_ETC___d259 = ARG_slave_arvalid && DEF_slave_xactor_f_rd_addr_i_notFull____d258;
    DEF_slave_araddr_CONCAT_slave_arprot___d260.set_bits_in_word((tUInt8)(ARG_slave_araddr >> 61u),
								 2u,
								 0u,
								 3u).set_whole_word((tUInt32)(ARG_slave_araddr >> 29u),
										    1u).set_whole_word((((tUInt32)(536870911u & ARG_slave_araddr)) << 3u) | (tUInt32)(ARG_slave_arprot),
												       0u);
    if (DEF_slave_arvalid_AND_slave_xactor_f_rd_addr_i_not_ETC___d259)
      INST_slave_xactor_f_rd_addr.METH_enq(DEF_slave_araddr_CONCAT_slave_arprot___d260);
  }
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_arvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_m_arvalid;
  DEF_CAN_FIRE_slave_m_arvalid = (tUInt8)1u;
  PORT_RDY_slave_m_arvalid = DEF_CAN_FIRE_slave_m_arvalid;
  return PORT_RDY_slave_m_arvalid;
}

tUInt8 MOD_mkMem_Controller::METH_slave_m_arready()
{
  DEF_slave_xactor_f_rd_addr_i_notFull____d258 = INST_slave_xactor_f_rd_addr.METH_i_notFull();
  PORT_slave_arready = DEF_slave_xactor_f_rd_addr_i_notFull____d258;
  return PORT_slave_arready;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_arready()
{
  tUInt8 PORT_RDY_slave_m_arready;
  tUInt8 DEF_CAN_FIRE_slave_m_arready;
  DEF_CAN_FIRE_slave_m_arready = (tUInt8)1u;
  PORT_RDY_slave_m_arready = DEF_CAN_FIRE_slave_m_arready;
  return PORT_RDY_slave_m_arready;
}

tUInt8 MOD_mkMem_Controller::METH_slave_m_rvalid()
{
  DEF_slave_xactor_f_rd_data_i_notEmpty____d261 = INST_slave_xactor_f_rd_data.METH_i_notEmpty();
  PORT_slave_rvalid = DEF_slave_xactor_f_rd_data_i_notEmpty____d261;
  return PORT_slave_rvalid;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_rvalid()
{
  tUInt8 PORT_RDY_slave_m_rvalid;
  tUInt8 DEF_CAN_FIRE_slave_m_rvalid;
  DEF_CAN_FIRE_slave_m_rvalid = (tUInt8)1u;
  PORT_RDY_slave_m_rvalid = DEF_CAN_FIRE_slave_m_rvalid;
  return PORT_RDY_slave_m_rvalid;
}

tUInt8 MOD_mkMem_Controller::METH_slave_m_rresp()
{
  DEF_slave_xactor_f_rd_data_first____d262 = INST_slave_xactor_f_rd_data.METH_first();
  PORT_slave_rresp = DEF_slave_xactor_f_rd_data_first____d262.get_bits_in_word8(2u, 0u, 2u);
  return PORT_slave_rresp;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_rresp()
{
  tUInt8 PORT_RDY_slave_m_rresp;
  tUInt8 DEF_CAN_FIRE_slave_m_rresp;
  DEF_CAN_FIRE_slave_m_rresp = (tUInt8)1u;
  PORT_RDY_slave_m_rresp = DEF_CAN_FIRE_slave_m_rresp;
  return PORT_RDY_slave_m_rresp;
}

tUInt64 MOD_mkMem_Controller::METH_slave_m_rdata()
{
  DEF_slave_xactor_f_rd_data_first____d262 = INST_slave_xactor_f_rd_data.METH_first();
  PORT_slave_rdata = primExtract64(64u,
				   66u,
				   DEF_slave_xactor_f_rd_data_first____d262,
				   32u,
				   63u,
				   32u,
				   0u);
  return PORT_slave_rdata;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_rdata()
{
  tUInt8 PORT_RDY_slave_m_rdata;
  tUInt8 DEF_CAN_FIRE_slave_m_rdata;
  DEF_CAN_FIRE_slave_m_rdata = (tUInt8)1u;
  PORT_RDY_slave_m_rdata = DEF_CAN_FIRE_slave_m_rdata;
  return PORT_RDY_slave_m_rdata;
}

void MOD_mkMem_Controller::METH_slave_m_rready(tUInt8 ARG_slave_rready)
{
  tUInt8 DEF_slave_rready_AND_slave_xactor_f_rd_data_i_notE_ETC___d263;
  if (PORT_RDY_slave_m_rready)
  {
    DEF_slave_xactor_f_rd_data_i_notEmpty____d261 = INST_slave_xactor_f_rd_data.METH_i_notEmpty();
    DEF_slave_rready_AND_slave_xactor_f_rd_data_i_notE_ETC___d263 = ARG_slave_rready && DEF_slave_xactor_f_rd_data_i_notEmpty____d261;
    if (DEF_slave_rready_AND_slave_xactor_f_rd_data_i_notE_ETC___d263)
      INST_slave_xactor_f_rd_data.METH_deq();
  }
}

tUInt8 MOD_mkMem_Controller::METH_RDY_slave_m_rready()
{
  tUInt8 DEF_CAN_FIRE_slave_m_rready;
  DEF_CAN_FIRE_slave_m_rready = (tUInt8)1u;
  PORT_RDY_slave_m_rready = DEF_CAN_FIRE_slave_m_rready;
  return PORT_RDY_slave_m_rready;
}

tUWide MOD_mkMem_Controller::METH_to_raw_mem_request_get()
{
  DEF_f_raw_mem_reqs_rv_port0__read____d264 = INST_f_raw_mem_reqs_rv.METH_port0__read();
  wop_primExtractWide(353u,
		      354u,
		      DEF_f_raw_mem_reqs_rv_port0__read____d264,
		      32u,
		      352u,
		      32u,
		      0u,
		      PORT_to_raw_mem_request_get);
  DEF__0_CONCAT_DONTCARE___d8.set_bits_in_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(11u,
																					     0u,
																					     2u),
					       11u,
					       0u,
					       2u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(10u),
								  10u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(9u),
										      9u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(8u),
													 8u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(7u),
															    7u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(6u),
																	       6u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(5u),
																				  5u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
																						     4u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
																									3u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
																											   2u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																													      1u).set_whole_word(UWide_literal_354_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																																 0u);
  INST_f_raw_mem_reqs_rv.METH_port0__write(DEF__0_CONCAT_DONTCARE___d8);
  return PORT_to_raw_mem_request_get;
}

tUInt8 MOD_mkMem_Controller::METH_RDY_to_raw_mem_request_get()
{
  tUInt8 DEF_CAN_FIRE_to_raw_mem_request_get;
  tUInt8 PORT_RDY_to_raw_mem_request_get;
  DEF_f_raw_mem_reqs_rv_port0__read____d264 = INST_f_raw_mem_reqs_rv.METH_port0__read();
  DEF_CAN_FIRE_to_raw_mem_request_get = DEF_f_raw_mem_reqs_rv_port0__read____d264.get_bits_in_word8(11u,
												    1u,
												    1u);
  PORT_RDY_to_raw_mem_request_get = DEF_CAN_FIRE_to_raw_mem_request_get;
  return PORT_RDY_to_raw_mem_request_get;
}

void MOD_mkMem_Controller::METH_to_raw_mem_response_put(tUWide ARG_to_raw_mem_response_put)
{
  PORT_to_raw_mem_response_put = ARG_to_raw_mem_response_put;
  DEF__1_CONCAT_to_raw_mem_response_put___d265.build_concat(8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)(ARG_to_raw_mem_response_put.get_whole_word(7u))),
							    224u,
							    33u).set_whole_word(ARG_to_raw_mem_response_put.get_whole_word(6u),
										6u).set_whole_word(ARG_to_raw_mem_response_put.get_whole_word(5u),
												   5u).set_whole_word(ARG_to_raw_mem_response_put.get_whole_word(4u),
														      4u).set_whole_word(ARG_to_raw_mem_response_put.get_whole_word(3u),
																	 3u).set_whole_word(ARG_to_raw_mem_response_put.get_whole_word(2u),
																			    2u).set_whole_word(ARG_to_raw_mem_response_put.get_whole_word(1u),
																					       1u).set_whole_word(ARG_to_raw_mem_response_put.get_whole_word(0u),
																								  0u);
  INST_f_raw_mem_rsps_rv.METH_port1__write(DEF__1_CONCAT_to_raw_mem_response_put___d265);
}

tUInt8 MOD_mkMem_Controller::METH_RDY_to_raw_mem_response_put()
{
  tUInt8 DEF_CAN_FIRE_to_raw_mem_response_put;
  tUInt8 PORT_RDY_to_raw_mem_response_put;
  DEF_f_raw_mem_rsps_rv_port1__read____d266 = INST_f_raw_mem_rsps_rv.METH_port1__read();
  DEF_CAN_FIRE_to_raw_mem_response_put = !DEF_f_raw_mem_rsps_rv_port1__read____d266.get_bits_in_word8(8u,
												      0u,
												      1u);
  PORT_RDY_to_raw_mem_response_put = DEF_CAN_FIRE_to_raw_mem_response_put;
  return PORT_RDY_to_raw_mem_response_put;
}


/* Reset routines */

void MOD_mkMem_Controller::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_slave_xactor_f_wr_resp.reset_RST(ARG_rst_in);
  INST_slave_xactor_f_wr_data.reset_RST(ARG_rst_in);
  INST_slave_xactor_f_wr_addr.reset_RST(ARG_rst_in);
  INST_slave_xactor_f_rd_data.reset_RST(ARG_rst_in);
  INST_slave_xactor_f_rd_addr.reset_RST(ARG_rst_in);
  INST_rg_state.reset_RST(ARG_rst_in);
  INST_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_f_reset_reqs.reset_RST(ARG_rst_in);
  INST_f_reqs_rv.reset_RST(ARG_rst_in);
  INST_f_raw_mem_rsps_rv.reset_RST(ARG_rst_in);
  INST_f_raw_mem_reqs_rv.reset_RST(ARG_rst_in);
  INST_cfg_verbosity.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMem_Controller::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMem_Controller::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cfg_verbosity.dump_state(indent + 2u);
  INST_f_raw_mem_reqs_rv.dump_state(indent + 2u);
  INST_f_raw_mem_rsps_rv.dump_state(indent + 2u);
  INST_f_reqs_rv.dump_state(indent + 2u);
  INST_f_reset_reqs.dump_state(indent + 2u);
  INST_f_reset_rsps.dump_state(indent + 2u);
  INST_rg_addr_base.dump_state(indent + 2u);
  INST_rg_addr_lim.dump_state(indent + 2u);
  INST_rg_cached_clean.dump_state(indent + 2u);
  INST_rg_cached_raw_mem_addr.dump_state(indent + 2u);
  INST_rg_cached_raw_mem_word.dump_state(indent + 2u);
  INST_rg_state.dump_state(indent + 2u);
  INST_slave_xactor_f_rd_addr.dump_state(indent + 2u);
  INST_slave_xactor_f_rd_data.dump_state(indent + 2u);
  INST_slave_xactor_f_wr_addr.dump_state(indent + 2u);
  INST_slave_xactor_f_wr_data.dump_state(indent + 2u);
  INST_slave_xactor_f_wr_resp.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMem_Controller::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 127u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cfg_verbosity_read_ULE_1___d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cfg_verbosity_read_ULE_2_2___d33", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_testplusargs___d217", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_set_addr_map", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d155", 141u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d8", 354u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d9", 257u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89", 354u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62", 354u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_to_raw_mem_response_put___d265", 257u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_237684487524346268706922299392_CONCAT_DONTCARE___d22", 354u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31", 141u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47", 141u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addr__h3171", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addr_base__h9420", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addr_lim__h9422", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_raw_mem_reqs_rv_port0__read____d264", 354u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_raw_mem_reqs_rv_port1__read____d17", 354u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_raw_mem_rsps_rv_port0__read____d92", 257u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_raw_mem_rsps_rv_port1__read____d266", 257u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_reqs_rv_port0__read__2_BITS_71_TO_64___d159", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_reqs_rv_port0__read__2_BITS_74_TO_72___d158", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_reqs_rv_port0__read____d52", 141u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_reqs_rv_port1__read____d26", 141u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "raw_mem_word__h3764", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_raw_mem_addr__h2965", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_127_TO_0___d122", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_159_TO_0___d127", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_191_TO_0___d130", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_223_TO_0___d134", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_255_TO_128___d120", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_255_TO_160___d123", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_255_TO_192___d128", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_255_TO_32___d135", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_255_TO_64___d113", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_255_TO_96___d116", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_63_TO_0___d115", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121", 224u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word_1_BITS_95_TO_0___d119", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_cached_raw_mem_word__h7444", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_state__h1585", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_araddr_CONCAT_slave_arprot___d260", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_awaddr_CONCAT_slave_awprot___d252", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_wdata_CONCAT_slave_wstrb___d255", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_rd_addr_first____d30", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_rd_addr_i_notFull____d258", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_rd_data_first____d262", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_rd_data_i_notEmpty____d261", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_addr_first____d42", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_addr_i_notFull____d250", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_data_first____d43", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_data_i_notFull____d253", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_xactor_f_wr_resp_i_notEmpty____d256", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1638", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1960", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2398", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2640", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2883", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3134", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3375", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3598", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3861", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h6784", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8724", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8918", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9199", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9557", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9952", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "value__h6865", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3185", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h6951", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h6982", 256u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8687", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_set_addr_map", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_arvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_awvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_bready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_rready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_slave_m_wvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_arready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_awready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_bresp", 2u);
  vcd_write_def(sim_hdl, num++, "slave_buser", 0u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_bvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_rdata", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_rresp", 2u);
  vcd_write_def(sim_hdl, num++, "slave_ruser", 0u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_rvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_wready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "to_raw_mem_request_get", 353u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "to_raw_mem_response_put", 256u);
  num = INST_cfg_verbosity.dump_VCD_defs(num);
  num = INST_f_raw_mem_reqs_rv.dump_VCD_defs(num);
  num = INST_f_raw_mem_rsps_rv.dump_VCD_defs(num);
  num = INST_f_reqs_rv.dump_VCD_defs(num);
  num = INST_f_reset_reqs.dump_VCD_defs(num);
  num = INST_f_reset_rsps.dump_VCD_defs(num);
  num = INST_rg_addr_base.dump_VCD_defs(num);
  num = INST_rg_addr_lim.dump_VCD_defs(num);
  num = INST_rg_cached_clean.dump_VCD_defs(num);
  num = INST_rg_cached_raw_mem_addr.dump_VCD_defs(num);
  num = INST_rg_cached_raw_mem_word.dump_VCD_defs(num);
  num = INST_rg_state.dump_VCD_defs(num);
  num = INST_slave_xactor_f_rd_addr.dump_VCD_defs(num);
  num = INST_slave_xactor_f_rd_data.dump_VCD_defs(num);
  num = INST_slave_xactor_f_wr_addr.dump_VCD_defs(num);
  num = INST_slave_xactor_f_wr_data.dump_VCD_defs(num);
  num = INST_slave_xactor_f_wr_resp.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMem_Controller::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_mkMem_Controller &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMem_Controller::vcd_defs(tVCDDumpType dt, MOD_mkMem_Controller &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 141u);
    vcd_write_x(sim_hdl, num++, 354u);
    vcd_write_x(sim_hdl, num++, 257u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 354u);
    vcd_write_x(sim_hdl, num++, 354u);
    vcd_write_x(sim_hdl, num++, 257u);
    vcd_write_x(sim_hdl, num++, 354u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 141u);
    vcd_write_x(sim_hdl, num++, 141u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 354u);
    vcd_write_x(sim_hdl, num++, 354u);
    vcd_write_x(sim_hdl, num++, 257u);
    vcd_write_x(sim_hdl, num++, 257u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 141u);
    vcd_write_x(sim_hdl, num++, 141u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 0u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 0u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 353u);
    vcd_write_x(sim_hdl, num++, 256u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118) != DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118, 224u);
	backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118;
      }
      ++num;
      if ((backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125) != DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125, 224u);
	backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125;
      }
      ++num;
      if ((backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126) != DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126, 224u);
	backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126;
      }
      ++num;
      if ((backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133) != DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133, 224u);
	backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133;
      }
      ++num;
      if ((backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136) != DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136, 224u);
	backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136;
      }
      ++num;
      if ((backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137) != DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137, 224u);
	backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137;
      }
      ++num;
      if ((backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138) != DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138, 224u);
	backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138;
      }
      ++num;
      if ((backing.DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209) != DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209, 128u);
	backing.DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209 = DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209;
      }
      ++num;
      if ((backing.DEF_NOT_cfg_verbosity_read_ULE_1___d5) != DEF_NOT_cfg_verbosity_read_ULE_1___d5)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cfg_verbosity_read_ULE_1___d5, 1u);
	backing.DEF_NOT_cfg_verbosity_read_ULE_1___d5 = DEF_NOT_cfg_verbosity_read_ULE_1___d5;
      }
      ++num;
      if ((backing.DEF_NOT_cfg_verbosity_read_ULE_2_2___d33) != DEF_NOT_cfg_verbosity_read_ULE_2_2___d33)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cfg_verbosity_read_ULE_2_2___d33, 1u);
	backing.DEF_NOT_cfg_verbosity_read_ULE_2_2___d33 = DEF_NOT_cfg_verbosity_read_ULE_2_2___d33;
      }
      ++num;
      if ((backing.DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233) != DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233, 1u);
	backing.DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233 = DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_testplusargs___d217) != DEF_TASK_testplusargs___d217)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_testplusargs___d217, 1u);
	backing.DEF_TASK_testplusargs___d217 = DEF_TASK_testplusargs___d217;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_set_addr_map) != DEF_WILL_FIRE_set_addr_map)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_set_addr_map, 1u);
	backing.DEF_WILL_FIRE_set_addr_map = DEF_WILL_FIRE_set_addr_map;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d155) != DEF__0_CONCAT_DONTCARE___d155)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d155, 141u);
	backing.DEF__0_CONCAT_DONTCARE___d155 = DEF__0_CONCAT_DONTCARE___d155;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d8) != DEF__0_CONCAT_DONTCARE___d8)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d8, 354u);
	backing.DEF__0_CONCAT_DONTCARE___d8 = DEF__0_CONCAT_DONTCARE___d8;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d9) != DEF__0_CONCAT_DONTCARE___d9)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d9, 257u);
	backing.DEF__0_CONCAT_DONTCARE___d9 = DEF__0_CONCAT_DONTCARE___d9;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154) != DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154, 66u);
	backing.DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154 = DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154;
      }
      ++num;
      if ((backing.DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89) != DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89)
      {
	vcd_write_val(sim_hdl, num, DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89, 354u);
	backing.DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89 = DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89;
      }
      ++num;
      if ((backing.DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62) != DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62)
      {
	vcd_write_val(sim_hdl, num, DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62, 354u);
	backing.DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62 = DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_to_raw_mem_response_put___d265) != DEF__1_CONCAT_to_raw_mem_response_put___d265)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_to_raw_mem_response_put___d265, 257u);
	backing.DEF__1_CONCAT_to_raw_mem_response_put___d265 = DEF__1_CONCAT_to_raw_mem_response_put___d265;
      }
      ++num;
      if ((backing.DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22) != DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22)
      {
	vcd_write_val(sim_hdl, num, DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22, 354u);
	backing.DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22 = DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241) != DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241, 66u);
	backing.DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241 = DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31) != DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31, 141u);
	backing.DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31 = DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31;
      }
      ++num;
      if ((backing.DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47) != DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47)
      {
	vcd_write_val(sim_hdl, num, DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47, 141u);
	backing.DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47 = DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47;
      }
      ++num;
      if ((backing.DEF_addr__h3171) != DEF_addr__h3171)
      {
	vcd_write_val(sim_hdl, num, DEF_addr__h3171, 64u);
	backing.DEF_addr__h3171 = DEF_addr__h3171;
      }
      ++num;
      if ((backing.DEF_addr_base__h9420) != DEF_addr_base__h9420)
      {
	vcd_write_val(sim_hdl, num, DEF_addr_base__h9420, 64u);
	backing.DEF_addr_base__h9420 = DEF_addr_base__h9420;
      }
      ++num;
      if ((backing.DEF_addr_lim__h9422) != DEF_addr_lim__h9422)
      {
	vcd_write_val(sim_hdl, num, DEF_addr_lim__h9422, 64u);
	backing.DEF_addr_lim__h9422 = DEF_addr_lim__h9422;
      }
      ++num;
      if ((backing.DEF_f_raw_mem_reqs_rv_port0__read____d264) != DEF_f_raw_mem_reqs_rv_port0__read____d264)
      {
	vcd_write_val(sim_hdl, num, DEF_f_raw_mem_reqs_rv_port0__read____d264, 354u);
	backing.DEF_f_raw_mem_reqs_rv_port0__read____d264 = DEF_f_raw_mem_reqs_rv_port0__read____d264;
      }
      ++num;
      if ((backing.DEF_f_raw_mem_reqs_rv_port1__read____d17) != DEF_f_raw_mem_reqs_rv_port1__read____d17)
      {
	vcd_write_val(sim_hdl, num, DEF_f_raw_mem_reqs_rv_port1__read____d17, 354u);
	backing.DEF_f_raw_mem_reqs_rv_port1__read____d17 = DEF_f_raw_mem_reqs_rv_port1__read____d17;
      }
      ++num;
      if ((backing.DEF_f_raw_mem_rsps_rv_port0__read____d92) != DEF_f_raw_mem_rsps_rv_port0__read____d92)
      {
	vcd_write_val(sim_hdl, num, DEF_f_raw_mem_rsps_rv_port0__read____d92, 257u);
	backing.DEF_f_raw_mem_rsps_rv_port0__read____d92 = DEF_f_raw_mem_rsps_rv_port0__read____d92;
      }
      ++num;
      if ((backing.DEF_f_raw_mem_rsps_rv_port1__read____d266) != DEF_f_raw_mem_rsps_rv_port1__read____d266)
      {
	vcd_write_val(sim_hdl, num, DEF_f_raw_mem_rsps_rv_port1__read____d266, 257u);
	backing.DEF_f_raw_mem_rsps_rv_port1__read____d266 = DEF_f_raw_mem_rsps_rv_port1__read____d266;
      }
      ++num;
      if ((backing.DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159) != DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159)
      {
	vcd_write_val(sim_hdl, num, DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159, 8u);
	backing.DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159 = DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159;
      }
      ++num;
      if ((backing.DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158) != DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158)
      {
	vcd_write_val(sim_hdl, num, DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158, 3u);
	backing.DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158 = DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158;
      }
      ++num;
      if ((backing.DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67) != DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67)
      {
	vcd_write_val(sim_hdl, num, DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67, 1u);
	backing.DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67 = DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67;
      }
      ++num;
      if ((backing.DEF_f_reqs_rv_port0__read____d52) != DEF_f_reqs_rv_port0__read____d52)
      {
	vcd_write_val(sim_hdl, num, DEF_f_reqs_rv_port0__read____d52, 141u);
	backing.DEF_f_reqs_rv_port0__read____d52 = DEF_f_reqs_rv_port0__read____d52;
      }
      ++num;
      if ((backing.DEF_f_reqs_rv_port1__read____d26) != DEF_f_reqs_rv_port1__read____d26)
      {
	vcd_write_val(sim_hdl, num, DEF_f_reqs_rv_port1__read____d26, 141u);
	backing.DEF_f_reqs_rv_port1__read____d26 = DEF_f_reqs_rv_port1__read____d26;
      }
      ++num;
      if ((backing.DEF_raw_mem_word__h3764) != DEF_raw_mem_word__h3764)
      {
	vcd_write_val(sim_hdl, num, DEF_raw_mem_word__h3764, 256u);
	backing.DEF_raw_mem_word__h3764 = DEF_raw_mem_word__h3764;
      }
      ++num;
      if ((backing.DEF_req_raw_mem_addr__h2965) != DEF_req_raw_mem_addr__h2965)
      {
	vcd_write_val(sim_hdl, num, DEF_req_raw_mem_addr__h2965, 64u);
	backing.DEF_req_raw_mem_addr__h2965 = DEF_req_raw_mem_addr__h2965;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124) != DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124, 224u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124 = DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122) != DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122, 128u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122 = DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129) != DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129, 224u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129 = DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127) != DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127, 160u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127 = DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132) != DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132, 224u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132 = DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130) != DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130, 192u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130 = DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134) != DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134, 224u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134 = DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120) != DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120, 128u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123) != DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123, 96u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128) != DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128, 64u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135) != DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135, 224u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113) != DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113, 192u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116) != DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116, 160u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114) != DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114, 224u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114 = DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117) != DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117, 224u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117 = DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115) != DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115, 64u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115 = DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121) != DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121, 224u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121 = DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119) != DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119, 96u);
	backing.DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119 = DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119;
      }
      ++num;
      if ((backing.DEF_rg_cached_raw_mem_word__h7444) != DEF_rg_cached_raw_mem_word__h7444)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_cached_raw_mem_word__h7444, 256u);
	backing.DEF_rg_cached_raw_mem_word__h7444 = DEF_rg_cached_raw_mem_word__h7444;
      }
      ++num;
      if ((backing.DEF_rg_state__h1585) != DEF_rg_state__h1585)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_state__h1585, 2u);
	backing.DEF_rg_state__h1585 = DEF_rg_state__h1585;
      }
      ++num;
      if ((backing.DEF_slave_araddr_CONCAT_slave_arprot___d260) != DEF_slave_araddr_CONCAT_slave_arprot___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_araddr_CONCAT_slave_arprot___d260, 67u);
	backing.DEF_slave_araddr_CONCAT_slave_arprot___d260 = DEF_slave_araddr_CONCAT_slave_arprot___d260;
      }
      ++num;
      if ((backing.DEF_slave_awaddr_CONCAT_slave_awprot___d252) != DEF_slave_awaddr_CONCAT_slave_awprot___d252)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_awaddr_CONCAT_slave_awprot___d252, 67u);
	backing.DEF_slave_awaddr_CONCAT_slave_awprot___d252 = DEF_slave_awaddr_CONCAT_slave_awprot___d252;
      }
      ++num;
      if ((backing.DEF_slave_wdata_CONCAT_slave_wstrb___d255) != DEF_slave_wdata_CONCAT_slave_wstrb___d255)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_wdata_CONCAT_slave_wstrb___d255, 72u);
	backing.DEF_slave_wdata_CONCAT_slave_wstrb___d255 = DEF_slave_wdata_CONCAT_slave_wstrb___d255;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_rd_addr_first____d30) != DEF_slave_xactor_f_rd_addr_first____d30)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_rd_addr_first____d30, 67u);
	backing.DEF_slave_xactor_f_rd_addr_first____d30 = DEF_slave_xactor_f_rd_addr_first____d30;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_rd_addr_i_notFull____d258) != DEF_slave_xactor_f_rd_addr_i_notFull____d258)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_rd_addr_i_notFull____d258, 1u);
	backing.DEF_slave_xactor_f_rd_addr_i_notFull____d258 = DEF_slave_xactor_f_rd_addr_i_notFull____d258;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_rd_data_first____d262) != DEF_slave_xactor_f_rd_data_first____d262)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_rd_data_first____d262, 66u);
	backing.DEF_slave_xactor_f_rd_data_first____d262 = DEF_slave_xactor_f_rd_data_first____d262;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_rd_data_i_notEmpty____d261) != DEF_slave_xactor_f_rd_data_i_notEmpty____d261)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_rd_data_i_notEmpty____d261, 1u);
	backing.DEF_slave_xactor_f_rd_data_i_notEmpty____d261 = DEF_slave_xactor_f_rd_data_i_notEmpty____d261;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_addr_first____d42) != DEF_slave_xactor_f_wr_addr_first____d42)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_addr_first____d42, 67u);
	backing.DEF_slave_xactor_f_wr_addr_first____d42 = DEF_slave_xactor_f_wr_addr_first____d42;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_addr_i_notFull____d250) != DEF_slave_xactor_f_wr_addr_i_notFull____d250)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_addr_i_notFull____d250, 1u);
	backing.DEF_slave_xactor_f_wr_addr_i_notFull____d250 = DEF_slave_xactor_f_wr_addr_i_notFull____d250;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46) != DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46, 72u);
	backing.DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46 = DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_data_first____d43) != DEF_slave_xactor_f_wr_data_first____d43)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_data_first____d43, 72u);
	backing.DEF_slave_xactor_f_wr_data_first____d43 = DEF_slave_xactor_f_wr_data_first____d43;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_data_i_notFull____d253) != DEF_slave_xactor_f_wr_data_i_notFull____d253)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_data_i_notFull____d253, 1u);
	backing.DEF_slave_xactor_f_wr_data_i_notFull____d253 = DEF_slave_xactor_f_wr_data_i_notFull____d253;
      }
      ++num;
      if ((backing.DEF_slave_xactor_f_wr_resp_i_notEmpty____d256) != DEF_slave_xactor_f_wr_resp_i_notEmpty____d256)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_xactor_f_wr_resp_i_notEmpty____d256, 1u);
	backing.DEF_slave_xactor_f_wr_resp_i_notEmpty____d256 = DEF_slave_xactor_f_wr_resp_i_notEmpty____d256;
      }
      ++num;
      if ((backing.DEF_v__h1638) != DEF_v__h1638)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1638, 32u);
	backing.DEF_v__h1638 = DEF_v__h1638;
      }
      ++num;
      if ((backing.DEF_v__h1960) != DEF_v__h1960)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1960, 32u);
	backing.DEF_v__h1960 = DEF_v__h1960;
      }
      ++num;
      if ((backing.DEF_v__h2398) != DEF_v__h2398)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2398, 32u);
	backing.DEF_v__h2398 = DEF_v__h2398;
      }
      ++num;
      if ((backing.DEF_v__h2640) != DEF_v__h2640)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2640, 32u);
	backing.DEF_v__h2640 = DEF_v__h2640;
      }
      ++num;
      if ((backing.DEF_v__h2883) != DEF_v__h2883)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2883, 32u);
	backing.DEF_v__h2883 = DEF_v__h2883;
      }
      ++num;
      if ((backing.DEF_v__h3134) != DEF_v__h3134)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3134, 32u);
	backing.DEF_v__h3134 = DEF_v__h3134;
      }
      ++num;
      if ((backing.DEF_v__h3375) != DEF_v__h3375)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3375, 32u);
	backing.DEF_v__h3375 = DEF_v__h3375;
      }
      ++num;
      if ((backing.DEF_v__h3598) != DEF_v__h3598)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3598, 32u);
	backing.DEF_v__h3598 = DEF_v__h3598;
      }
      ++num;
      if ((backing.DEF_v__h3861) != DEF_v__h3861)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3861, 32u);
	backing.DEF_v__h3861 = DEF_v__h3861;
      }
      ++num;
      if ((backing.DEF_v__h6784) != DEF_v__h6784)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h6784, 32u);
	backing.DEF_v__h6784 = DEF_v__h6784;
      }
      ++num;
      if ((backing.DEF_v__h8724) != DEF_v__h8724)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8724, 32u);
	backing.DEF_v__h8724 = DEF_v__h8724;
      }
      ++num;
      if ((backing.DEF_v__h8918) != DEF_v__h8918)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8918, 32u);
	backing.DEF_v__h8918 = DEF_v__h8918;
      }
      ++num;
      if ((backing.DEF_v__h9199) != DEF_v__h9199)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9199, 32u);
	backing.DEF_v__h9199 = DEF_v__h9199;
      }
      ++num;
      if ((backing.DEF_v__h9557) != DEF_v__h9557)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9557, 32u);
	backing.DEF_v__h9557 = DEF_v__h9557;
      }
      ++num;
      if ((backing.DEF_v__h9952) != DEF_v__h9952)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9952, 32u);
	backing.DEF_v__h9952 = DEF_v__h9952;
      }
      ++num;
      if ((backing.DEF_value__h6865) != DEF_value__h6865)
      {
	vcd_write_val(sim_hdl, num, DEF_value__h6865, 64u);
	backing.DEF_value__h6865 = DEF_value__h6865;
      }
      ++num;
      if ((backing.DEF_x__h3185) != DEF_x__h3185)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3185, 3u);
	backing.DEF_x__h3185 = DEF_x__h3185;
      }
      ++num;
      if ((backing.DEF_x__h6951) != DEF_x__h6951)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h6951, 64u);
	backing.DEF_x__h6951 = DEF_x__h6951;
      }
      ++num;
      if ((backing.DEF_x__h6982) != DEF_x__h6982)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h6982, 256u);
	backing.DEF_x__h6982 = DEF_x__h6982;
      }
      ++num;
      if ((backing.DEF_x__h8687) != DEF_x__h8687)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8687, 4u);
	backing.DEF_x__h8687 = DEF_x__h8687;
      }
      ++num;
      if ((backing.PORT_EN_set_addr_map) != PORT_EN_set_addr_map)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_set_addr_map, 1u);
	backing.PORT_EN_set_addr_map = PORT_EN_set_addr_map;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_arvalid) != PORT_RDY_slave_m_arvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_arvalid, 1u);
	backing.PORT_RDY_slave_m_arvalid = PORT_RDY_slave_m_arvalid;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_awvalid) != PORT_RDY_slave_m_awvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_awvalid, 1u);
	backing.PORT_RDY_slave_m_awvalid = PORT_RDY_slave_m_awvalid;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_bready) != PORT_RDY_slave_m_bready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_bready, 1u);
	backing.PORT_RDY_slave_m_bready = PORT_RDY_slave_m_bready;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_rready) != PORT_RDY_slave_m_rready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_rready, 1u);
	backing.PORT_RDY_slave_m_rready = PORT_RDY_slave_m_rready;
      }
      ++num;
      if ((backing.PORT_RDY_slave_m_wvalid) != PORT_RDY_slave_m_wvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_slave_m_wvalid, 1u);
	backing.PORT_RDY_slave_m_wvalid = PORT_RDY_slave_m_wvalid;
      }
      ++num;
      if ((backing.PORT_slave_arready) != PORT_slave_arready)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_arready, 1u);
	backing.PORT_slave_arready = PORT_slave_arready;
      }
      ++num;
      if ((backing.PORT_slave_awready) != PORT_slave_awready)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_awready, 1u);
	backing.PORT_slave_awready = PORT_slave_awready;
      }
      ++num;
      if ((backing.PORT_slave_bresp) != PORT_slave_bresp)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_bresp, 2u);
	backing.PORT_slave_bresp = PORT_slave_bresp;
      }
      ++num;
      if ((backing.PORT_slave_buser) != PORT_slave_buser)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_buser, 0u);
	backing.PORT_slave_buser = PORT_slave_buser;
      }
      ++num;
      if ((backing.PORT_slave_bvalid) != PORT_slave_bvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_bvalid, 1u);
	backing.PORT_slave_bvalid = PORT_slave_bvalid;
      }
      ++num;
      if ((backing.PORT_slave_rdata) != PORT_slave_rdata)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_rdata, 64u);
	backing.PORT_slave_rdata = PORT_slave_rdata;
      }
      ++num;
      if ((backing.PORT_slave_rresp) != PORT_slave_rresp)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_rresp, 2u);
	backing.PORT_slave_rresp = PORT_slave_rresp;
      }
      ++num;
      if ((backing.PORT_slave_ruser) != PORT_slave_ruser)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_ruser, 0u);
	backing.PORT_slave_ruser = PORT_slave_ruser;
      }
      ++num;
      if ((backing.PORT_slave_rvalid) != PORT_slave_rvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_rvalid, 1u);
	backing.PORT_slave_rvalid = PORT_slave_rvalid;
      }
      ++num;
      if ((backing.PORT_slave_wready) != PORT_slave_wready)
      {
	vcd_write_val(sim_hdl, num, PORT_slave_wready, 1u);
	backing.PORT_slave_wready = PORT_slave_wready;
      }
      ++num;
      if ((backing.PORT_to_raw_mem_request_get) != PORT_to_raw_mem_request_get)
      {
	vcd_write_val(sim_hdl, num, PORT_to_raw_mem_request_get, 353u);
	backing.PORT_to_raw_mem_request_get = PORT_to_raw_mem_request_get;
      }
      ++num;
      if ((backing.PORT_to_raw_mem_response_put) != PORT_to_raw_mem_response_put)
      {
	vcd_write_val(sim_hdl, num, PORT_to_raw_mem_response_put, 256u);
	backing.PORT_to_raw_mem_response_put = PORT_to_raw_mem_response_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118, 224u);
      backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d118;
      vcd_write_val(sim_hdl, num++, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125, 224u);
      backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d125;
      vcd_write_val(sim_hdl, num++, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126, 224u);
      backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d126;
      vcd_write_val(sim_hdl, num++, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133, 224u);
      backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d133;
      vcd_write_val(sim_hdl, num++, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136, 224u);
      backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d136;
      vcd_write_val(sim_hdl, num++, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137, 224u);
      backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d137;
      vcd_write_val(sim_hdl, num++, DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138, 224u);
      backing.DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138 = DEF_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0__read__2_B_ETC___d138;
      vcd_write_val(sim_hdl, num++, DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209, 128u);
      backing.DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209 = DEF_IF_f_reqs_rv_port0__read__2_BITS_79_TO_78_65_E_ETC___d209;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cfg_verbosity_read_ULE_1___d5, 1u);
      backing.DEF_NOT_cfg_verbosity_read_ULE_1___d5 = DEF_NOT_cfg_verbosity_read_ULE_1___d5;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cfg_verbosity_read_ULE_2_2___d33, 1u);
      backing.DEF_NOT_cfg_verbosity_read_ULE_2_2___d33 = DEF_NOT_cfg_verbosity_read_ULE_2_2___d33;
      vcd_write_val(sim_hdl, num++, DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233, 1u);
      backing.DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233 = DEF_NOT_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_E_ETC___d233;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_testplusargs___d217, 1u);
      backing.DEF_TASK_testplusargs___d217 = DEF_TASK_testplusargs___d217;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_set_addr_map, 1u);
      backing.DEF_WILL_FIRE_set_addr_map = DEF_WILL_FIRE_set_addr_map;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d155, 141u);
      backing.DEF__0_CONCAT_DONTCARE___d155 = DEF__0_CONCAT_DONTCARE___d155;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d8, 354u);
      backing.DEF__0_CONCAT_DONTCARE___d8 = DEF__0_CONCAT_DONTCARE___d8;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d9, 257u);
      backing.DEF__0_CONCAT_DONTCARE___d9 = DEF__0_CONCAT_DONTCARE___d9;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154, 66u);
      backing.DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154 = DEF__0_CONCAT_IF_8_MINUS_0_CONCAT_f_reqs_rv_port0___ETC___d154;
      vcd_write_val(sim_hdl, num++, DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89, 354u);
      backing.DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89 = DEF__12884901887_CONCAT_0_CONCAT_f_reqs_rv_port0__r_ETC___d89;
      vcd_write_val(sim_hdl, num++, DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62, 354u);
      backing.DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62 = DEF__17179869183_CONCAT_rg_cached_raw_mem_addr_0_CO_ETC___d62;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_to_raw_mem_response_put___d265, 257u);
      backing.DEF__1_CONCAT_to_raw_mem_response_put___d265 = DEF__1_CONCAT_to_raw_mem_response_put___d265;
      vcd_write_val(sim_hdl, num++, DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22, 354u);
      backing.DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22 = DEF__237684487524346268706922299392_CONCAT_DONTCARE___d22;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241, 66u);
      backing.DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241 = DEF__2_CONCAT_f_reqs_rv_port0__read__2_BITS_138_TO__ETC___d241;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31, 141u);
      backing.DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31 = DEF__2_CONCAT_slave_xactor_f_rd_addr_first__0_CONCA_ETC___d31;
      vcd_write_val(sim_hdl, num++, DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47, 141u);
      backing.DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47 = DEF__3_CONCAT_slave_xactor_f_wr_addr_first__2_CONCA_ETC___d47;
      vcd_write_val(sim_hdl, num++, DEF_addr__h3171, 64u);
      backing.DEF_addr__h3171 = DEF_addr__h3171;
      vcd_write_val(sim_hdl, num++, DEF_addr_base__h9420, 64u);
      backing.DEF_addr_base__h9420 = DEF_addr_base__h9420;
      vcd_write_val(sim_hdl, num++, DEF_addr_lim__h9422, 64u);
      backing.DEF_addr_lim__h9422 = DEF_addr_lim__h9422;
      vcd_write_val(sim_hdl, num++, DEF_f_raw_mem_reqs_rv_port0__read____d264, 354u);
      backing.DEF_f_raw_mem_reqs_rv_port0__read____d264 = DEF_f_raw_mem_reqs_rv_port0__read____d264;
      vcd_write_val(sim_hdl, num++, DEF_f_raw_mem_reqs_rv_port1__read____d17, 354u);
      backing.DEF_f_raw_mem_reqs_rv_port1__read____d17 = DEF_f_raw_mem_reqs_rv_port1__read____d17;
      vcd_write_val(sim_hdl, num++, DEF_f_raw_mem_rsps_rv_port0__read____d92, 257u);
      backing.DEF_f_raw_mem_rsps_rv_port0__read____d92 = DEF_f_raw_mem_rsps_rv_port0__read____d92;
      vcd_write_val(sim_hdl, num++, DEF_f_raw_mem_rsps_rv_port1__read____d266, 257u);
      backing.DEF_f_raw_mem_rsps_rv_port1__read____d266 = DEF_f_raw_mem_rsps_rv_port1__read____d266;
      vcd_write_val(sim_hdl, num++, DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159, 8u);
      backing.DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159 = DEF_f_reqs_rv_port0__read__2_BITS_71_TO_64___d159;
      vcd_write_val(sim_hdl, num++, DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158, 3u);
      backing.DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158 = DEF_f_reqs_rv_port0__read__2_BITS_74_TO_72___d158;
      vcd_write_val(sim_hdl, num++, DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67, 1u);
      backing.DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67 = DEF_f_reqs_rv_port0__read__2_BITS_77_TO_75_6_EQ_0b0___d67;
      vcd_write_val(sim_hdl, num++, DEF_f_reqs_rv_port0__read____d52, 141u);
      backing.DEF_f_reqs_rv_port0__read____d52 = DEF_f_reqs_rv_port0__read____d52;
      vcd_write_val(sim_hdl, num++, DEF_f_reqs_rv_port1__read____d26, 141u);
      backing.DEF_f_reqs_rv_port1__read____d26 = DEF_f_reqs_rv_port1__read____d26;
      vcd_write_val(sim_hdl, num++, DEF_raw_mem_word__h3764, 256u);
      backing.DEF_raw_mem_word__h3764 = DEF_raw_mem_word__h3764;
      vcd_write_val(sim_hdl, num++, DEF_req_raw_mem_addr__h2965, 64u);
      backing.DEF_req_raw_mem_addr__h2965 = DEF_req_raw_mem_addr__h2965;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124, 224u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124 = DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0_22_CONC_ETC___d124;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122, 128u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122 = DEF_rg_cached_raw_mem_word_1_BITS_127_TO_0___d122;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129, 224u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129 = DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0_27_CONC_ETC___d129;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127, 160u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127 = DEF_rg_cached_raw_mem_word_1_BITS_159_TO_0___d127;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132, 224u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132 = DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0_30_CONC_ETC___d132;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130, 192u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130 = DEF_rg_cached_raw_mem_word_1_BITS_191_TO_0___d130;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134, 224u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134 = DEF_rg_cached_raw_mem_word_1_BITS_223_TO_0___d134;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120, 128u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_128___d120;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123, 96u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_160___d123;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128, 64u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_192___d128;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135, 224u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_32___d135;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113, 192u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_64___d113;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116, 160u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116 = DEF_rg_cached_raw_mem_word_1_BITS_255_TO_96___d116;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114, 224u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114 = DEF_rg_cached_raw_mem_word_1_BITS_31_TO_0_12_CONCA_ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117, 224u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117 = DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0_15_CONCA_ETC___d117;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115, 64u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115 = DEF_rg_cached_raw_mem_word_1_BITS_63_TO_0___d115;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121, 224u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121 = DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0_19_CONCA_ETC___d121;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119, 96u);
      backing.DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119 = DEF_rg_cached_raw_mem_word_1_BITS_95_TO_0___d119;
      vcd_write_val(sim_hdl, num++, DEF_rg_cached_raw_mem_word__h7444, 256u);
      backing.DEF_rg_cached_raw_mem_word__h7444 = DEF_rg_cached_raw_mem_word__h7444;
      vcd_write_val(sim_hdl, num++, DEF_rg_state__h1585, 2u);
      backing.DEF_rg_state__h1585 = DEF_rg_state__h1585;
      vcd_write_val(sim_hdl, num++, DEF_slave_araddr_CONCAT_slave_arprot___d260, 67u);
      backing.DEF_slave_araddr_CONCAT_slave_arprot___d260 = DEF_slave_araddr_CONCAT_slave_arprot___d260;
      vcd_write_val(sim_hdl, num++, DEF_slave_awaddr_CONCAT_slave_awprot___d252, 67u);
      backing.DEF_slave_awaddr_CONCAT_slave_awprot___d252 = DEF_slave_awaddr_CONCAT_slave_awprot___d252;
      vcd_write_val(sim_hdl, num++, DEF_slave_wdata_CONCAT_slave_wstrb___d255, 72u);
      backing.DEF_slave_wdata_CONCAT_slave_wstrb___d255 = DEF_slave_wdata_CONCAT_slave_wstrb___d255;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_rd_addr_first____d30, 67u);
      backing.DEF_slave_xactor_f_rd_addr_first____d30 = DEF_slave_xactor_f_rd_addr_first____d30;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_rd_addr_i_notFull____d258, 1u);
      backing.DEF_slave_xactor_f_rd_addr_i_notFull____d258 = DEF_slave_xactor_f_rd_addr_i_notFull____d258;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_rd_data_first____d262, 66u);
      backing.DEF_slave_xactor_f_rd_data_first____d262 = DEF_slave_xactor_f_rd_data_first____d262;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_rd_data_i_notEmpty____d261, 1u);
      backing.DEF_slave_xactor_f_rd_data_i_notEmpty____d261 = DEF_slave_xactor_f_rd_data_i_notEmpty____d261;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_addr_first____d42, 67u);
      backing.DEF_slave_xactor_f_wr_addr_first____d42 = DEF_slave_xactor_f_wr_addr_first____d42;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_addr_i_notFull____d250, 1u);
      backing.DEF_slave_xactor_f_wr_addr_i_notFull____d250 = DEF_slave_xactor_f_wr_addr_i_notFull____d250;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46, 72u);
      backing.DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46 = DEF_slave_xactor_f_wr_data_first__3_BITS_7_TO_0_4__ETC___d46;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_data_first____d43, 72u);
      backing.DEF_slave_xactor_f_wr_data_first____d43 = DEF_slave_xactor_f_wr_data_first____d43;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_data_i_notFull____d253, 1u);
      backing.DEF_slave_xactor_f_wr_data_i_notFull____d253 = DEF_slave_xactor_f_wr_data_i_notFull____d253;
      vcd_write_val(sim_hdl, num++, DEF_slave_xactor_f_wr_resp_i_notEmpty____d256, 1u);
      backing.DEF_slave_xactor_f_wr_resp_i_notEmpty____d256 = DEF_slave_xactor_f_wr_resp_i_notEmpty____d256;
      vcd_write_val(sim_hdl, num++, DEF_v__h1638, 32u);
      backing.DEF_v__h1638 = DEF_v__h1638;
      vcd_write_val(sim_hdl, num++, DEF_v__h1960, 32u);
      backing.DEF_v__h1960 = DEF_v__h1960;
      vcd_write_val(sim_hdl, num++, DEF_v__h2398, 32u);
      backing.DEF_v__h2398 = DEF_v__h2398;
      vcd_write_val(sim_hdl, num++, DEF_v__h2640, 32u);
      backing.DEF_v__h2640 = DEF_v__h2640;
      vcd_write_val(sim_hdl, num++, DEF_v__h2883, 32u);
      backing.DEF_v__h2883 = DEF_v__h2883;
      vcd_write_val(sim_hdl, num++, DEF_v__h3134, 32u);
      backing.DEF_v__h3134 = DEF_v__h3134;
      vcd_write_val(sim_hdl, num++, DEF_v__h3375, 32u);
      backing.DEF_v__h3375 = DEF_v__h3375;
      vcd_write_val(sim_hdl, num++, DEF_v__h3598, 32u);
      backing.DEF_v__h3598 = DEF_v__h3598;
      vcd_write_val(sim_hdl, num++, DEF_v__h3861, 32u);
      backing.DEF_v__h3861 = DEF_v__h3861;
      vcd_write_val(sim_hdl, num++, DEF_v__h6784, 32u);
      backing.DEF_v__h6784 = DEF_v__h6784;
      vcd_write_val(sim_hdl, num++, DEF_v__h8724, 32u);
      backing.DEF_v__h8724 = DEF_v__h8724;
      vcd_write_val(sim_hdl, num++, DEF_v__h8918, 32u);
      backing.DEF_v__h8918 = DEF_v__h8918;
      vcd_write_val(sim_hdl, num++, DEF_v__h9199, 32u);
      backing.DEF_v__h9199 = DEF_v__h9199;
      vcd_write_val(sim_hdl, num++, DEF_v__h9557, 32u);
      backing.DEF_v__h9557 = DEF_v__h9557;
      vcd_write_val(sim_hdl, num++, DEF_v__h9952, 32u);
      backing.DEF_v__h9952 = DEF_v__h9952;
      vcd_write_val(sim_hdl, num++, DEF_value__h6865, 64u);
      backing.DEF_value__h6865 = DEF_value__h6865;
      vcd_write_val(sim_hdl, num++, DEF_x__h3185, 3u);
      backing.DEF_x__h3185 = DEF_x__h3185;
      vcd_write_val(sim_hdl, num++, DEF_x__h6951, 64u);
      backing.DEF_x__h6951 = DEF_x__h6951;
      vcd_write_val(sim_hdl, num++, DEF_x__h6982, 256u);
      backing.DEF_x__h6982 = DEF_x__h6982;
      vcd_write_val(sim_hdl, num++, DEF_x__h8687, 4u);
      backing.DEF_x__h8687 = DEF_x__h8687;
      vcd_write_val(sim_hdl, num++, PORT_EN_set_addr_map, 1u);
      backing.PORT_EN_set_addr_map = PORT_EN_set_addr_map;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_arvalid, 1u);
      backing.PORT_RDY_slave_m_arvalid = PORT_RDY_slave_m_arvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_awvalid, 1u);
      backing.PORT_RDY_slave_m_awvalid = PORT_RDY_slave_m_awvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_bready, 1u);
      backing.PORT_RDY_slave_m_bready = PORT_RDY_slave_m_bready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_rready, 1u);
      backing.PORT_RDY_slave_m_rready = PORT_RDY_slave_m_rready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_slave_m_wvalid, 1u);
      backing.PORT_RDY_slave_m_wvalid = PORT_RDY_slave_m_wvalid;
      vcd_write_val(sim_hdl, num++, PORT_slave_arready, 1u);
      backing.PORT_slave_arready = PORT_slave_arready;
      vcd_write_val(sim_hdl, num++, PORT_slave_awready, 1u);
      backing.PORT_slave_awready = PORT_slave_awready;
      vcd_write_val(sim_hdl, num++, PORT_slave_bresp, 2u);
      backing.PORT_slave_bresp = PORT_slave_bresp;
      vcd_write_val(sim_hdl, num++, PORT_slave_buser, 0u);
      backing.PORT_slave_buser = PORT_slave_buser;
      vcd_write_val(sim_hdl, num++, PORT_slave_bvalid, 1u);
      backing.PORT_slave_bvalid = PORT_slave_bvalid;
      vcd_write_val(sim_hdl, num++, PORT_slave_rdata, 64u);
      backing.PORT_slave_rdata = PORT_slave_rdata;
      vcd_write_val(sim_hdl, num++, PORT_slave_rresp, 2u);
      backing.PORT_slave_rresp = PORT_slave_rresp;
      vcd_write_val(sim_hdl, num++, PORT_slave_ruser, 0u);
      backing.PORT_slave_ruser = PORT_slave_ruser;
      vcd_write_val(sim_hdl, num++, PORT_slave_rvalid, 1u);
      backing.PORT_slave_rvalid = PORT_slave_rvalid;
      vcd_write_val(sim_hdl, num++, PORT_slave_wready, 1u);
      backing.PORT_slave_wready = PORT_slave_wready;
      vcd_write_val(sim_hdl, num++, PORT_to_raw_mem_request_get, 353u);
      backing.PORT_to_raw_mem_request_get = PORT_to_raw_mem_request_get;
      vcd_write_val(sim_hdl, num++, PORT_to_raw_mem_response_put, 256u);
      backing.PORT_to_raw_mem_response_put = PORT_to_raw_mem_response_put;
    }
}

void MOD_mkMem_Controller::vcd_prims(tVCDDumpType dt, MOD_mkMem_Controller &backing)
{
  INST_cfg_verbosity.dump_VCD(dt, backing.INST_cfg_verbosity);
  INST_f_raw_mem_reqs_rv.dump_VCD(dt, backing.INST_f_raw_mem_reqs_rv);
  INST_f_raw_mem_rsps_rv.dump_VCD(dt, backing.INST_f_raw_mem_rsps_rv);
  INST_f_reqs_rv.dump_VCD(dt, backing.INST_f_reqs_rv);
  INST_f_reset_reqs.dump_VCD(dt, backing.INST_f_reset_reqs);
  INST_f_reset_rsps.dump_VCD(dt, backing.INST_f_reset_rsps);
  INST_rg_addr_base.dump_VCD(dt, backing.INST_rg_addr_base);
  INST_rg_addr_lim.dump_VCD(dt, backing.INST_rg_addr_lim);
  INST_rg_cached_clean.dump_VCD(dt, backing.INST_rg_cached_clean);
  INST_rg_cached_raw_mem_addr.dump_VCD(dt, backing.INST_rg_cached_raw_mem_addr);
  INST_rg_cached_raw_mem_word.dump_VCD(dt, backing.INST_rg_cached_raw_mem_word);
  INST_rg_state.dump_VCD(dt, backing.INST_rg_state);
  INST_slave_xactor_f_rd_addr.dump_VCD(dt, backing.INST_slave_xactor_f_rd_addr);
  INST_slave_xactor_f_rd_data.dump_VCD(dt, backing.INST_slave_xactor_f_rd_data);
  INST_slave_xactor_f_wr_addr.dump_VCD(dt, backing.INST_slave_xactor_f_wr_addr);
  INST_slave_xactor_f_wr_data.dump_VCD(dt, backing.INST_slave_xactor_f_wr_data);
  INST_slave_xactor_f_wr_resp.dump_VCD(dt, backing.INST_slave_xactor_f_wr_resp);
}
