{
  "module_name": "mt8192-pm-domains.h",
  "hash_id": "5e1f04972049faf01c6a8c03c59543b43aee0e19bdb2c0a0f2608b12e9f3a1a6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pmdomain/mediatek/mt8192-pm-domains.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT8192_PM_DOMAINS_H\n#define __SOC_MEDIATEK_MT8192_PM_DOMAINS_H\n\n#include \"mtk-pm-domains.h\"\n#include <dt-bindings/power/mt8192-power.h>\n\n \n\nstatic const struct scpsys_domain_data scpsys_domain_data_mt8192[] = {\n\t[MT8192_POWER_DOMAIN_AUDIO] = {\n\t\t.name = \"audio\",\n\t\t.sta_mask = BIT(21),\n\t\t.ctl_offs = 0x0354,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_2_AUDIO,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_CONN] = {\n\t\t.name = \"conn\",\n\t\t.sta_mask = PWR_STATUS_CONN,\n\t\t.ctl_offs = 0x0304,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = 0,\n\t\t.sram_pdn_ack_bits = 0,\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_CONN,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_CONN_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_1_CONN,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8192_POWER_DOMAIN_MFG0] = {\n\t\t.name = \"mfg0\",\n\t\t.sta_mask = BIT(2),\n\t\t.ctl_offs = 0x0308,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_DOMAIN_SUPPLY,\n\t},\n\t[MT8192_POWER_DOMAIN_MFG1] = {\n\t\t.name = \"mfg1\",\n\t\t.sta_mask = BIT(3),\n\t\t.ctl_offs = 0x030c,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_1_MFG1,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_2_MFG1,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MFG1,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_2_MFG1_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_DOMAIN_SUPPLY,\n\t},\n\t[MT8192_POWER_DOMAIN_MFG2] = {\n\t\t.name = \"mfg2\",\n\t\t.sta_mask = BIT(4),\n\t\t.ctl_offs = 0x0310,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8192_POWER_DOMAIN_MFG3] = {\n\t\t.name = \"mfg3\",\n\t\t.sta_mask = BIT(5),\n\t\t.ctl_offs = 0x0314,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8192_POWER_DOMAIN_MFG4] = {\n\t\t.name = \"mfg4\",\n\t\t.sta_mask = BIT(6),\n\t\t.ctl_offs = 0x0318,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8192_POWER_DOMAIN_MFG5] = {\n\t\t.name = \"mfg5\",\n\t\t.sta_mask = BIT(7),\n\t\t.ctl_offs = 0x031c,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8192_POWER_DOMAIN_MFG6] = {\n\t\t.name = \"mfg6\",\n\t\t.sta_mask = BIT(8),\n\t\t.ctl_offs = 0x0320,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8192_POWER_DOMAIN_DISP] = {\n\t\t.name = \"disp\",\n\t\t.sta_mask = BIT(20),\n\t\t.ctl_offs = 0x0350,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR_IGN(MT8192_TOP_AXI_PROT_EN_MM_DISP,\n\t\t\t\t\tMT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t\tMT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t\tMT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR_IGN(MT8192_TOP_AXI_PROT_EN_MM_2_DISP,\n\t\t\t\t\tMT8192_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t\tMT8192_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t\tMT8192_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_DISP,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_DISP_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_2_DISP_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_IPE] = {\n\t\t.name = \"ipe\",\n\t\t.sta_mask = BIT(14),\n\t\t.ctl_offs = 0x0338,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_IPE,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_IPE_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_ISP] = {\n\t\t.name = \"isp\",\n\t\t.sta_mask = BIT(12),\n\t\t.ctl_offs = 0x0330,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_2_ISP,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_2_ISP_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_ISP2] = {\n\t\t.name = \"isp2\",\n\t\t.sta_mask = BIT(13),\n\t\t.ctl_offs = 0x0334,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_ISP2,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_ISP2_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_MDP] = {\n\t\t.name = \"mdp\",\n\t\t.sta_mask = BIT(19),\n\t\t.ctl_offs = 0x034c,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_2_MDP,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_2_MDP_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_VENC] = {\n\t\t.name = \"venc\",\n\t\t.sta_mask = BIT(17),\n\t\t.ctl_offs = 0x0344,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_VENC,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_VENC_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_VDEC] = {\n\t\t.name = \"vdec\",\n\t\t.sta_mask = BIT(15),\n\t\t.ctl_offs = 0x033c,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_VDEC,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_VDEC_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_VDEC2] = {\n\t\t.name = \"vdec2\",\n\t\t.sta_mask = BIT(16),\n\t\t.ctl_offs = 0x0340,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8192_POWER_DOMAIN_CAM] = {\n\t\t.name = \"cam\",\n\t\t.sta_mask = BIT(23),\n\t\t.ctl_offs = 0x035c,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_2_CAM,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_2_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_CAM,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_1_CAM,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_1_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_MM_CAM_2ND,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8192_TOP_AXI_PROT_EN_VDNR_CAM,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_VDNR_SET,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_VDNR_CLR,\n\t\t\t\t    MT8192_TOP_AXI_PROT_EN_VDNR_STA1),\n\t\t},\n\t},\n\t[MT8192_POWER_DOMAIN_CAM_RAWA] = {\n\t\t.name = \"cam_rawa\",\n\t\t.sta_mask = BIT(24),\n\t\t.ctl_offs = 0x0360,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8192_POWER_DOMAIN_CAM_RAWB] = {\n\t\t.name = \"cam_rawb\",\n\t\t.sta_mask = BIT(25),\n\t\t.ctl_offs = 0x0364,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8192_POWER_DOMAIN_CAM_RAWC] = {\n\t\t.name = \"cam_rawc\",\n\t\t.sta_mask = BIT(26),\n\t\t.ctl_offs = 0x0368,\n\t\t.pwr_sta_offs = 0x016c,\n\t\t.pwr_sta2nd_offs = 0x0170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n};\n\nstatic const struct scpsys_soc_data mt8192_scpsys_data = {\n\t.domains_data = scpsys_domain_data_mt8192,\n\t.num_domains = ARRAY_SIZE(scpsys_domain_data_mt8192),\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}