{
  "module_name": "rk3188-cru-common.h",
  "hash_id": "a866c27d66413f14c31221b72754d40b3b51abd1e4ccd9a43648aeb7bc4ac1ee",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rk3188-cru-common.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3188_COMMON_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3188_COMMON_H\n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_CPLL\t\t3\n#define PLL_GPLL\t\t4\n#define CORE_PERI\t\t5\n#define CORE_L2C\t\t6\n#define ARMCLK\t\t\t7\n\n \n#define SCLK_UART0\t\t64\n#define SCLK_UART1\t\t65\n#define SCLK_UART2\t\t66\n#define SCLK_UART3\t\t67\n#define SCLK_MAC\t\t68\n#define SCLK_SPI0\t\t69\n#define SCLK_SPI1\t\t70\n#define SCLK_SARADC\t\t71\n#define SCLK_SDMMC\t\t72\n#define SCLK_SDIO\t\t73\n#define SCLK_EMMC\t\t74\n#define SCLK_I2S0\t\t75\n#define SCLK_I2S1\t\t76\n#define SCLK_I2S2\t\t77\n#define SCLK_SPDIF\t\t78\n#define SCLK_CIF0\t\t79\n#define SCLK_CIF1\t\t80\n#define SCLK_OTGPHY0\t\t81\n#define SCLK_OTGPHY1\t\t82\n#define SCLK_HSADC\t\t83\n#define SCLK_TIMER0\t\t84\n#define SCLK_TIMER1\t\t85\n#define SCLK_TIMER2\t\t86\n#define SCLK_TIMER3\t\t87\n#define SCLK_TIMER4\t\t88\n#define SCLK_TIMER5\t\t89\n#define SCLK_TIMER6\t\t90\n#define SCLK_JTAG\t\t91\n#define SCLK_SMC\t\t92\n#define SCLK_TSADC\t\t93\n\n#define DCLK_LCDC0\t\t190\n#define DCLK_LCDC1\t\t191\n\n \n#define ACLK_DMA1\t\t192\n#define ACLK_DMA2\t\t193\n#define ACLK_GPS\t\t194\n#define ACLK_LCDC0\t\t195\n#define ACLK_LCDC1\t\t196\n#define ACLK_GPU\t\t197\n#define ACLK_SMC\t\t198\n#define ACLK_CIF1\t\t199\n#define ACLK_IPP\t\t200\n#define ACLK_RGA\t\t201\n#define ACLK_CIF0\t\t202\n#define ACLK_CPU\t\t203\n#define ACLK_PERI\t\t204\n#define ACLK_VEPU\t\t205\n#define ACLK_VDPU\t\t206\n\n \n#define PCLK_GRF\t\t320\n#define PCLK_PMU\t\t321\n#define PCLK_TIMER0\t\t322\n#define PCLK_TIMER1\t\t323\n#define PCLK_TIMER2\t\t324\n#define PCLK_TIMER3\t\t325\n#define PCLK_PWM01\t\t326\n#define PCLK_PWM23\t\t327\n#define PCLK_SPI0\t\t328\n#define PCLK_SPI1\t\t329\n#define PCLK_SARADC\t\t330\n#define PCLK_WDT\t\t331\n#define PCLK_UART0\t\t332\n#define PCLK_UART1\t\t333\n#define PCLK_UART2\t\t334\n#define PCLK_UART3\t\t335\n#define PCLK_I2C0\t\t336\n#define PCLK_I2C1\t\t337\n#define PCLK_I2C2\t\t338\n#define PCLK_I2C3\t\t339\n#define PCLK_I2C4\t\t340\n#define PCLK_GPIO0\t\t341\n#define PCLK_GPIO1\t\t342\n#define PCLK_GPIO2\t\t343\n#define PCLK_GPIO3\t\t344\n#define PCLK_GPIO4\t\t345\n#define PCLK_GPIO6\t\t346\n#define PCLK_EFUSE\t\t347\n#define PCLK_TZPC\t\t348\n#define PCLK_TSADC\t\t349\n#define PCLK_CPU\t\t350\n#define PCLK_PERI\t\t351\n#define PCLK_DDRUPCTL\t\t352\n#define PCLK_PUBL\t\t353\n\n \n#define HCLK_SDMMC\t\t448\n#define HCLK_SDIO\t\t449\n#define HCLK_EMMC\t\t450\n#define HCLK_OTG0\t\t451\n#define HCLK_EMAC\t\t452\n#define HCLK_SPDIF\t\t453\n#define HCLK_I2S0\t\t454\n#define HCLK_I2S1\t\t455\n#define HCLK_I2S2\t\t456\n#define HCLK_OTG1\t\t457\n#define HCLK_HSIC\t\t458\n#define HCLK_HSADC\t\t459\n#define HCLK_PIDF\t\t460\n#define HCLK_LCDC0\t\t461\n#define HCLK_LCDC1\t\t462\n#define HCLK_ROM\t\t463\n#define HCLK_CIF0\t\t464\n#define HCLK_IPP\t\t465\n#define HCLK_RGA\t\t466\n#define HCLK_NANDC0\t\t467\n#define HCLK_CPU\t\t468\n#define HCLK_PERI\t\t469\n#define HCLK_CIF1\t\t470\n#define HCLK_VEPU\t\t471\n#define HCLK_VDPU\t\t472\n#define HCLK_HDMI\t\t473\n\n#define CLK_NR_CLKS\t\t(HCLK_HDMI + 1)\n\n \n#define SRST_MCORE\t\t2\n#define SRST_CORE0\t\t3\n#define SRST_CORE1\t\t4\n#define SRST_MCORE_DBG\t\t7\n#define SRST_CORE0_DBG\t\t8\n#define SRST_CORE1_DBG\t\t9\n#define SRST_CORE0_WDT\t\t12\n#define SRST_CORE1_WDT\t\t13\n#define SRST_STRC_SYS\t\t14\n#define SRST_L2C\t\t15\n\n#define SRST_CPU_AHB\t\t17\n#define SRST_AHB2APB\t\t19\n#define SRST_DMA1\t\t20\n#define SRST_INTMEM\t\t21\n#define SRST_ROM\t\t22\n#define SRST_SPDIF\t\t26\n#define SRST_TIMER0\t\t27\n#define SRST_TIMER1\t\t28\n#define SRST_EFUSE\t\t30\n\n#define SRST_GPIO0\t\t32\n#define SRST_GPIO1\t\t33\n#define SRST_GPIO2\t\t34\n#define SRST_GPIO3\t\t35\n\n#define SRST_UART0\t\t39\n#define SRST_UART1\t\t40\n#define SRST_UART2\t\t41\n#define SRST_UART3\t\t42\n#define SRST_I2C0\t\t43\n#define SRST_I2C1\t\t44\n#define SRST_I2C2\t\t45\n#define SRST_I2C3\t\t46\n#define SRST_I2C4\t\t47\n\n#define SRST_PWM0\t\t48\n#define SRST_PWM1\t\t49\n#define SRST_DAP_PO\t\t50\n#define SRST_DAP\t\t51\n#define SRST_DAP_SYS\t\t52\n#define SRST_TPIU_ATB\t\t53\n#define SRST_PMU_APB\t\t54\n#define SRST_GRF\t\t55\n#define SRST_PMU\t\t56\n#define SRST_PERI_AXI\t\t57\n#define SRST_PERI_AHB\t\t58\n#define SRST_PERI_APB\t\t59\n#define SRST_PERI_NIU\t\t60\n#define SRST_CPU_PERI\t\t61\n#define SRST_EMEM_PERI\t\t62\n#define SRST_USB_PERI\t\t63\n\n#define SRST_DMA2\t\t64\n#define SRST_SMC\t\t65\n#define SRST_MAC\t\t66\n#define SRST_NANC0\t\t68\n#define SRST_USBOTG0\t\t69\n#define SRST_USBPHY0\t\t70\n#define SRST_OTGC0\t\t71\n#define SRST_USBOTG1\t\t72\n#define SRST_USBPHY1\t\t73\n#define SRST_OTGC1\t\t74\n#define SRST_HSADC\t\t76\n#define SRST_PIDFILTER\t\t77\n#define SRST_DDR_MSCH\t\t79\n\n#define SRST_TZPC\t\t80\n#define SRST_SDMMC\t\t81\n#define SRST_SDIO\t\t82\n#define SRST_EMMC\t\t83\n#define SRST_SPI0\t\t84\n#define SRST_SPI1\t\t85\n#define SRST_WDT\t\t86\n#define SRST_SARADC\t\t87\n#define SRST_DDRPHY\t\t88\n#define SRST_DDRPHY_APB\t\t89\n#define SRST_DDRCTL\t\t90\n#define SRST_DDRCTL_APB\t\t91\n#define SRST_DDRPUB\t\t93\n\n#define SRST_VIO0_AXI\t\t98\n#define SRST_VIO0_AHB\t\t99\n#define SRST_LCDC0_AXI\t\t100\n#define SRST_LCDC0_AHB\t\t101\n#define SRST_LCDC0_DCLK\t\t102\n#define SRST_LCDC1_AXI\t\t103\n#define SRST_LCDC1_AHB\t\t104\n#define SRST_LCDC1_DCLK\t\t105\n#define SRST_IPP_AXI\t\t106\n#define SRST_IPP_AHB\t\t107\n#define SRST_RGA_AXI\t\t108\n#define SRST_RGA_AHB\t\t109\n#define SRST_CIF0\t\t110\n\n#define SRST_VCODEC_AXI\t\t112\n#define SRST_VCODEC_AHB\t\t113\n#define SRST_VIO1_AXI\t\t114\n#define SRST_VCODEC_CPU\t\t115\n#define SRST_VCODEC_NIU\t\t116\n#define SRST_GPU\t\t120\n#define SRST_GPU_NIU\t\t122\n#define SRST_TFUN_ATB\t\t125\n#define SRST_TFUN_APB\t\t126\n#define SRST_CTI4_APB\t\t127\n\n#define SRST_TPIU_APB\t\t128\n#define SRST_TRACE\t\t129\n#define SRST_CORE_DBG\t\t130\n#define SRST_DBG_APB\t\t131\n#define SRST_CTI0\t\t132\n#define SRST_CTI0_APB\t\t133\n#define SRST_CTI1\t\t134\n#define SRST_CTI1_APB\t\t135\n#define SRST_PTM_CORE0\t\t136\n#define SRST_PTM_CORE1\t\t137\n#define SRST_PTM0\t\t138\n#define SRST_PTM0_ATB\t\t139\n#define SRST_PTM1\t\t140\n#define SRST_PTM1_ATB\t\t141\n#define SRST_CTM\t\t142\n#define SRST_TS\t\t\t143\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}