5 18 1fd81 15 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (case1.vcd) 2 -o (case1.cdd) 2 -v (case1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 case1.v 1 31 1 
2 1 6 6 6 110015 b 1 100c 0 0 1 1 clock
2 2 6 6 6 90015 11 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 8 8 8 40007 1 0 21004 0 0 1 16 0 0
2 4 7 7 7 80008 7 1 100e 0 0 1 1 a
2 5 8 8 8 0 5 2d 100e 3 4 1 18 0 1 1 1 0 0
2 6 9 9 9 40007 1 0 21008 0 0 1 16 1 0
2 7 9 9 9 0 2 2d 100a 6 4 1 18 0 1 0 1 0 0
2 8 9 9 9 110014 1 0 21004 0 0 1 16 0 0
2 9 9 9 9 c000c 0 1 1410 0 0 1 1 b
2 10 9 9 9 c0014 2 38 16 8 9
2 11 8 8 8 110014 1 0 21008 0 0 1 16 1 0
2 12 8 8 8 c000c 0 1 1410 0 0 1 1 b
2 13 8 8 8 c0014 3 38 a 11 12
2 14 21 21 21 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clock 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 4 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 3 4 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 2 1 5 0 2
4 5 0 13 7 2
4 13 6 2 2 2
4 7 4 10 2 2
4 10 6 2 2 2
4 14 1 0 0 14
3 1 main.u$0 "main.u$0" 0 case1.v 12 19 1 
3 1 main.u$1 "main.u$1" 0 case1.v 21 29 1 
2 15 22 22 22 50008 1 0 21004 0 0 1 16 0 0
2 16 22 22 22 10001 0 1 1410 0 0 1 1 a
2 17 22 22 22 10008 1 37 16 15 16
2 18 23 23 23 20003 1 0 1008 0 0 32 48 16 0
2 19 23 23 23 10003 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 24 24 24 50008 1 0 21008 0 0 1 16 1 0
2 21 24 24 24 10001 0 1 1410 0 0 1 1 a
2 22 24 24 24 10008 1 37 1a 20 21
2 23 25 25 25 20003 1 0 1008 0 0 32 48 16 0
2 24 25 25 25 10003 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 26 26 26 50008 1 0 21004 0 0 1 16 0 0
2 26 26 26 26 10001 0 1 1410 0 0 1 1 a
2 27 26 26 26 10008 1 37 16 25 26
2 28 27 27 27 20002 1 0 1008 0 0 32 48 7 0
2 29 27 27 27 10002 2 2c 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 30 0 0 0 17
4 17 11 19 19 17
4 19 0 22 0 17
4 22 0 24 24 17
4 24 0 27 0 17
4 27 0 29 29 17
4 29 0 30 0 17
