--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml vga_disp_top.twx vga_disp_top.ncd -o vga_disp_top.twr
vga_disp_top.pcf -ucf vga_disp_top.ucf

Design file:              vga_disp_top.ncd
Physical constraint file: vga_disp_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |   10.921(R)|      SLOW  |   -2.142(R)|      FAST  |clk_10            |   0.000|
            |    9.019(R)|      SLOW  |   -4.571(R)|      FAST  |clk_25            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock fpga_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
HS          |         6.790(R)|      SLOW  |         3.155(R)|      FAST  |clk_25            |   0.000|
VS          |         6.994(R)|      SLOW  |         3.286(R)|      FAST  |clk_25            |   0.000|
anodes<0>   |         9.371(R)|      SLOW  |         4.412(R)|      FAST  |clk_10            |   0.000|
anodes<1>   |         9.394(R)|      SLOW  |         4.428(R)|      FAST  |clk_10            |   0.000|
anodes<2>   |         9.328(R)|      SLOW  |         4.310(R)|      FAST  |clk_10            |   0.000|
anodes<3>   |         9.351(R)|      SLOW  |         4.326(R)|      FAST  |clk_10            |   0.000|
blue<0>     |        11.429(R)|      SLOW  |         3.590(R)|      FAST  |clk_25            |   0.000|
blue<1>     |        11.275(R)|      SLOW  |         3.517(R)|      FAST  |clk_25            |   0.000|
clk_out     |         5.308(R)|      SLOW  |         2.277(R)|      FAST  |clk_10            |   0.000|
            |         5.308(F)|      SLOW  |         2.283(F)|      FAST  |clk_10            |   0.000|
data_out_bit|         7.062(R)|      SLOW  |         3.291(R)|      FAST  |clk_10            |   0.000|
green<0>    |        11.365(R)|      SLOW  |         3.455(R)|      FAST  |clk_25            |   0.000|
green<1>    |        11.385(R)|      SLOW  |         3.480(R)|      FAST  |clk_25            |   0.000|
green<2>    |        11.201(R)|      SLOW  |         3.392(R)|      FAST  |clk_25            |   0.000|
red<0>      |        11.816(R)|      SLOW  |         3.605(R)|      FAST  |clk_25            |   0.000|
red<1>      |        11.808(R)|      SLOW  |         3.597(R)|      FAST  |clk_25            |   0.000|
red<2>      |        12.000(R)|      SLOW  |         3.688(R)|      FAST  |clk_25            |   0.000|
segs<0>     |        10.946(R)|      SLOW  |         4.624(R)|      FAST  |clk_10            |   0.000|
segs<1>     |        10.698(R)|      SLOW  |         4.488(R)|      FAST  |clk_10            |   0.000|
segs<2>     |        11.325(R)|      SLOW  |         4.870(R)|      FAST  |clk_10            |   0.000|
segs<3>     |        11.489(R)|      SLOW  |         5.003(R)|      FAST  |clk_10            |   0.000|
segs<4>     |        11.309(R)|      SLOW  |         4.876(R)|      FAST  |clk_10            |   0.000|
segs<5>     |        11.370(R)|      SLOW  |         4.914(R)|      FAST  |clk_10            |   0.000|
segs<6>     |        10.952(R)|      SLOW  |         4.708(R)|      FAST  |clk_10            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    8.237|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset          |clk_lock       |   16.012|
switches<0>    |blue<0>        |   10.938|
switches<0>    |blue<1>        |   10.784|
switches<0>    |green<0>       |   10.314|
switches<0>    |green<1>       |   10.334|
switches<0>    |green<2>       |   10.150|
switches<0>    |red<0>         |   11.146|
switches<0>    |red<1>         |   11.138|
switches<0>    |red<2>         |   11.330|
switches<1>    |blue<0>        |   10.324|
switches<1>    |blue<1>        |   10.170|
switches<1>    |green<0>       |    9.767|
switches<1>    |green<1>       |    9.787|
switches<1>    |green<2>       |    9.603|
switches<1>    |red<0>         |   10.072|
switches<1>    |red<1>         |   10.064|
switches<1>    |red<2>         |   10.256|
---------------+---------------+---------+


Analysis completed Sun Oct 05 16:18:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



