###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:06:23 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.688
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.714
  Arrival Time                  0.931
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.217 | 
     | U4_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.140 | 0.403 |   0.403 |    0.186 | 
     | U4_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.118 | 0.395 |   0.798 |    0.581 | 
     | U4_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.129 | 0.132 |   0.930 |    0.713 | 
     | RST_SYNC_1/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.129 | 0.001 |   0.931 |    0.714 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.217 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.231 | 
     | scan_clk__L2_I1             | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.276 | 
     | scan_clk__L3_I0             | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.351 | 
     | scan_clk__L4_I0             | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.446 | 
     | scan_clk__L5_I0             | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.509 | 
     | scan_clk__L6_I0             | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.549 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.672 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.725 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    0.814 | 
     | RST_SYNC_1/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.250 | 0.091 |   0.688 |    0.905 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  0.931
  Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.222 | 
     | U4_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.140 | 0.403 |   0.403 |    0.181 | 
     | U4_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.118 | 0.395 |   0.798 |    0.576 | 
     | U4_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.129 | 0.132 |   0.930 |    0.708 | 
     | RST_SYNC_1/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.129 | 0.001 |   0.931 |    0.709 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.222 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.235 | 
     | scan_clk__L2_I1             | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.280 | 
     | scan_clk__L3_I0             | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.356 | 
     | scan_clk__L4_I0             | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.451 | 
     | scan_clk__L5_I0             | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.513 | 
     | scan_clk__L6_I0             | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.554 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.676 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.730 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    0.819 | 
     | RST_SYNC_1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.250 | 0.089 |   0.686 |    0.907 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  0.930
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.242 | 
     | U4_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.140 | 0.403 |   0.403 |    0.161 | 
     | U4_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.118 | 0.395 |   0.798 |    0.556 | 
     | U4_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.129 | 0.132 |   0.930 |    0.688 | 
     | RST_SYNC_2/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.129 | 0.001 |   0.930 |    0.689 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.242 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.256 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.276 | 
     | U1_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.430 | 
     | UART_SCAN_CLK__L1_I1        | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.480 | 
     | UART_SCAN_CLK__L2_I1        | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.568 | 
     | UART_SCAN_CLK__L3_I1        | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.636 | 
     | UART_SCAN_CLK__L4_I1        | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.779 | 
     | UART_SCAN_CLK__L5_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.856 | 
     | UART_SCAN_CLK__L6_I0        | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    0.878 | 
     | UART_SCAN_CLK__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    0.902 | 
     | RST_SYNC_2/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.662 |    0.903 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.930
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.246 | 
     | U4_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.140 | 0.403 |   0.403 |    0.157 | 
     | U4_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.118 | 0.395 |   0.798 |    0.552 | 
     | U4_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.129 | 0.132 |   0.930 |    0.684 | 
     | RST_SYNC_2/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.129 | 0.001 |   0.930 |    0.685 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.246 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.259 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.280 | 
     | U1_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.434 | 
     | UART_SCAN_CLK__L1_I1        | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.484 | 
     | UART_SCAN_CLK__L2_I1        | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.572 | 
     | UART_SCAN_CLK__L3_I1        | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.640 | 
     | UART_SCAN_CLK__L4_I1        | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.783 | 
     | UART_SCAN_CLK__L5_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.860 | 
     | UART_SCAN_CLK__L6_I0        | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    0.882 | 
     | UART_SCAN_CLK__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    0.906 | 
     | RST_SYNC_2/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.662 |    0.907 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin TX_CLK_DIV/odd_edge_tog_reg/CK 
Endpoint:   TX_CLK_DIV/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.814
  Arrival Time                  1.075
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.261 | 
     | U6_mux2X1/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |    0.094 | 
     | U6_mux2X1/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.492 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.792 | 
     | TX_CLK_DIV/odd_edge_tog_reg | SN ^       | SDFFSQX2M | 0.477 | 0.022 |   1.075 |    0.814 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.261 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.275 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.295 | 
     | U1_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.449 | 
     | UART_SCAN_CLK__L1_I1        | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.499 | 
     | UART_SCAN_CLK__L2_I1        | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.587 | 
     | UART_SCAN_CLK__L3_I1        | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.655 | 
     | UART_SCAN_CLK__L4_I1        | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.798 | 
     | UART_SCAN_CLK__L5_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.875 | 
     | UART_SCAN_CLK__L6_I0        | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    0.897 | 
     | UART_SCAN_CLK__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    0.921 | 
     | TX_CLK_DIV/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.026 | 0.002 |   0.662 |    0.923 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RX_CLK_DIV/odd_edge_tog_reg/CK 
Endpoint:   RX_CLK_DIV/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.813
  Arrival Time                  1.075
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.262 | 
     | U6_mux2X1/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |    0.093 | 
     | U6_mux2X1/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.491 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.791 | 
     | RX_CLK_DIV/odd_edge_tog_reg | SN ^       | SDFFSQX1M | 0.477 | 0.022 |   1.075 |    0.813 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.262 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.276 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.296 | 
     | U1_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.450 | 
     | UART_SCAN_CLK__L1_I1        | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.501 | 
     | UART_SCAN_CLK__L2_I1        | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.588 | 
     | UART_SCAN_CLK__L3_I1        | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.656 | 
     | UART_SCAN_CLK__L4_I1        | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.799 | 
     | UART_SCAN_CLK__L5_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.877 | 
     | UART_SCAN_CLK__L6_I0        | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    0.899 | 
     | UART_SCAN_CLK__L7_I0        | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    0.922 | 
     | RX_CLK_DIV/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.026 | 0.002 |   0.662 |    0.924 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RegFile/\registers_reg[3][5] /CK 
Endpoint:   RegFile/\registers_reg[3][5] /SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                          0.081
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.849
  Arrival Time                  1.184
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.335 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |    0.006 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.400 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.790 | 
     | RegFile/\registers_reg[3][5] | SN ^       | SDFFSQX2M | 0.650 | 0.059 |   1.184 |    0.849 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.335 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.349 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.394 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.469 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.564 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.627 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.667 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.790 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.843 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    0.932 | 
     | RegFile/\registers_reg[3][5] | CK ^       | SDFFSQX2M  | 0.243 | 0.071 |   0.668 |    1.003 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RegFile/\registers_reg[2][7] /CK 
Endpoint:   RegFile/\registers_reg[2][7] /SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                          0.081
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.849
  Arrival Time                  1.190
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.341 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.001 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.393 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.783 | 
     | RegFile/\registers_reg[2][7] | SN ^       | SDFFSQX2M | 0.652 | 0.066 |   1.190 |    0.849 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.341 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.355 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.400 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.476 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.571 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.633 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.673 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.796 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.850 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    0.938 | 
     | RegFile/\registers_reg[2][7] | CK ^       | SDFFSQX2M  | 0.243 | 0.071 |   0.668 |    1.010 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin FIFO_TOP/rptr_empty/rempty_reg/CK 
Endpoint:   FIFO_TOP/rptr_empty/rempty_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.630
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.789
  Arrival Time                  1.145
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.357 | 
     | U6_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.002 | 
     | U6_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.397 | 
     | U6_mux2X1/U1                   | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.697 | 
     | FIFO_TOP/rptr_empty/rempty_reg | SN ^       | SDFFSQX2M | 0.516 | 0.092 |   1.145 |    0.789 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.357 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.370 | 
     | scan_clk__L2_I2                | A v -> Y v | BUFX3M     | 0.020 | 0.048 |   0.061 |    0.418 | 
     | scan_clk__L3_I1                | A v -> Y v | CLKBUFX1M  | 0.084 | 0.083 |   0.145 |    0.501 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX1M  | 0.085 | 0.101 |   0.245 |    0.602 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX1M  | 0.093 | 0.106 |   0.351 |    0.707 | 
     | scan_clk__L6_I1                | A v -> Y ^ | INVX2M     | 0.054 | 0.054 |   0.405 |    0.762 | 
     | U3_mux2X1/U1                   | B ^ -> Y ^ | MX2X2M     | 0.144 | 0.131 |   0.536 |    0.893 | 
     | UART_TX_SCAN_CLK__L1_I0        | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.089 |   0.625 |    0.982 | 
     | FIFO_TOP/rptr_empty/rempty_reg | CK ^       | SDFFSQX2M  | 0.068 | 0.005 |   0.630 |    0.986 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin TX_CLK_DIV/\count_reg[0] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  1.056
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.359 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.005 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.394 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.694 | 
     | TX_CLK_DIV/\count_reg[0]   | RN ^       | SDFFRQX2M | 0.445 | 0.003 |   1.056 |    0.696 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.359 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.373 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.394 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.547 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.598 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.685 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.753 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.896 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.974 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    0.996 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.019 | 
     | TX_CLK_DIV/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.662 |    1.021 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin TX_CLK_DIV/\count_reg[1] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  1.057
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.361 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.006 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.392 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.692 | 
     | TX_CLK_DIV/\count_reg[1]   | RN ^       | SDFFRQX2M | 0.446 | 0.004 |   1.057 |    0.696 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.361 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.375 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.395 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.549 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.600 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.687 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.755 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.898 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.975 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    0.998 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.021 | 
     | TX_CLK_DIV/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.661 |    1.023 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin TX_CLK_DIV/\count_reg[2] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  1.065
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.368 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.014 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.385 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.685 | 
     | TX_CLK_DIV/\count_reg[2]   | RN ^       | SDFFRQX2M | 0.459 | 0.012 |   1.065 |    0.696 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.368 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.382 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.403 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.557 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.607 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.695 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.762 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.905 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.983 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.005 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.028 | 
     | TX_CLK_DIV/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.661 |    1.030 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin TX_CLK_DIV/\count_reg[3] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  1.067
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.371 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.016 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.382 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.682 | 
     | TX_CLK_DIV/\count_reg[3]   | RN ^       | SDFFRQX2M | 0.464 | 0.014 |   1.067 |    0.696 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.371 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.385 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.405 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.559 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.610 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.697 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.765 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.908 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.985 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.008 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.031 | 
     | TX_CLK_DIV/\count_reg[3] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.661 |    1.032 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin TX_CLK_DIV/\count_reg[4] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  1.072
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.375 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.021 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.378 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.678 | 
     | TX_CLK_DIV/\count_reg[4]   | RN ^       | SDFFRQX2M | 0.473 | 0.019 |   1.072 |    0.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.375 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.389 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.410 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.563 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.614 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.701 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.769 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.912 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.990 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.012 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.035 | 
     | TX_CLK_DIV/\count_reg[4] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.661 |    1.037 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin RX_CLK_DIV/\count_reg[0] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  1.073
  Slack Time                    0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.376 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.021 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.377 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.677 | 
     | RX_CLK_DIV/\count_reg[0]   | RN ^       | SDFFRQX2M | 0.475 | 0.020 |   1.073 |    0.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.376 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.390 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.411 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.564 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.615 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.702 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.770 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.913 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.991 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.013 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.036 | 
     | RX_CLK_DIV/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.661 |    1.037 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin TX_CLK_DIV/\count_reg[5] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  1.074
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.377 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.022 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.376 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.676 | 
     | TX_CLK_DIV/\count_reg[5]   | RN ^       | SDFFRQX2M | 0.477 | 0.021 |   1.074 |    0.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.377 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.391 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.411 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.565 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.616 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.703 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.771 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.914 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.991 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.014 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.037 | 
     | TX_CLK_DIV/\count_reg[5] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.661 |    1.039 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin TX_CLK_DIV/\count_reg[6] /CK 
Endpoint:   TX_CLK_DIV/\count_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  1.074
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.377 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.022 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.376 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.676 | 
     | TX_CLK_DIV/\count_reg[6]   | RN ^       | SDFFRQX2M | 0.477 | 0.021 |   1.074 |    0.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.377 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.391 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.412 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.565 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.616 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.703 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.771 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.914 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.992 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.014 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.037 | 
     | TX_CLK_DIV/\count_reg[6] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.662 |    1.039 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin RX_CLK_DIV/\count_reg[1] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  1.077
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.380 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.025 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.373 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.673 | 
     | RX_CLK_DIV/\count_reg[1]   | RN ^       | SDFFRQX2M | 0.481 | 0.024 |   1.077 |    0.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.380 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.394 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.414 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.568 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.618 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.706 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.774 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.917 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.994 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.016 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.040 | 
     | RX_CLK_DIV/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.661 |    1.041 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin RX_CLK_DIV/\count_reg[2] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  1.081
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.384 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.029 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.369 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.669 | 
     | RX_CLK_DIV/\count_reg[2]   | RN ^       | SDFFRQX2M | 0.488 | 0.028 |   1.081 |    0.697 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.384 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.398 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.418 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.572 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.623 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.710 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.778 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.921 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    0.998 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.021 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.044 | 
     | RX_CLK_DIV/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.661 |    1.045 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin RX_CLK_DIV/\count_reg[3] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  1.083
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.386 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.031 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.367 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.667 | 
     | RX_CLK_DIV/\count_reg[3]   | RN ^       | SDFFRQX2M | 0.490 | 0.030 |   1.083 |    0.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.400 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.420 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.574 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.625 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.712 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.780 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.923 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    1.000 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.023 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.046 | 
     | RX_CLK_DIV/\count_reg[3] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.661 |    1.047 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin RX_CLK_DIV/\count_reg[5] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  1.088
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.390 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.036 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.363 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.663 | 
     | RX_CLK_DIV/\count_reg[5]   | RN ^       | SDFFRQX2M | 0.496 | 0.035 |   1.088 |    0.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.390 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.404 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.425 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.578 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.629 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.716 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.784 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.927 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    1.005 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.027 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.050 | 
     | RX_CLK_DIV/\count_reg[5] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.662 |    1.052 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin RX_CLK_DIV/\count_reg[4] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  1.090
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.038 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.361 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.661 | 
     | RX_CLK_DIV/\count_reg[4]   | RN ^       | SDFFRQX2M | 0.498 | 0.037 |   1.090 |    0.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.406 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.427 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.580 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.631 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.718 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.786 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.929 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    1.007 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.029 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.052 | 
     | RX_CLK_DIV/\count_reg[4] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.662 |    1.054 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin RX_CLK_DIV/\count_reg[6] /CK 
Endpoint:   RX_CLK_DIV/\count_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  1.094
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.396 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.041 | 
     | U6_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.358 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.657 | 
     | RX_CLK_DIV/\count_reg[6]   | RN ^       | SDFFRQX2M | 0.502 | 0.041 |   1.094 |    0.698 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.396 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.410 | 
     | scan_clk__L2_I0          | A v -> Y ^ | INVX2M     | 0.027 | 0.021 |   0.034 |    0.430 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.195 | 0.154 |   0.188 |    0.584 | 
     | UART_SCAN_CLK__L1_I1     | A ^ -> Y ^ | BUFX10M    | 0.024 | 0.050 |   0.239 |    0.634 | 
     | UART_SCAN_CLK__L2_I1     | A ^ -> Y ^ | CLKBUFX1M  | 0.109 | 0.087 |   0.326 |    0.722 | 
     | UART_SCAN_CLK__L3_I1     | A ^ -> Y v | INVXLM     | 0.086 | 0.068 |   0.394 |    0.790 | 
     | UART_SCAN_CLK__L4_I1     | A v -> Y ^ | INVXLM     | 0.215 | 0.143 |   0.537 |    0.933 | 
     | UART_SCAN_CLK__L5_I1     | A ^ -> Y ^ | CLKBUFX40M | 0.035 | 0.077 |   0.614 |    1.010 | 
     | UART_SCAN_CLK__L6_I0     | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.637 |    1.032 | 
     | UART_SCAN_CLK__L7_I0     | A v -> Y ^ | CLKINVX32M | 0.026 | 0.023 |   0.660 |    1.056 | 
     | RX_CLK_DIV/\count_reg[6] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.662 |    1.057 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin RegFile/\registers_reg[3][2] /CK 
Endpoint:   RegFile/\registers_reg[3][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.137
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.071 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.323 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.713 | 
     | RegFile/\registers_reg[3][2] | RN ^       | SDFFRQX2M | 0.595 | 0.012 |   1.137 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.425 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.470 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.546 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.641 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.703 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.743 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.866 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.920 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.008 | 
     | RegFile/\registers_reg[3][2] | CK ^       | SDFFRQX2M  | 0.250 | 0.089 |   0.686 |    1.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin RegFile/\registers_reg[3][3] /CK 
Endpoint:   RegFile/\registers_reg[3][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.137
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.071 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.323 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.713 | 
     | RegFile/\registers_reg[3][3] | RN ^       | SDFFRQX2M | 0.596 | 0.012 |   1.137 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.425 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.470 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.546 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.641 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.703 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.744 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.866 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.920 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.008 | 
     | RegFile/\registers_reg[3][3] | CK ^       | SDFFRQX2M  | 0.250 | 0.089 |   0.686 |    1.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin RegFile/\registers_reg[3][4] /CK 
Endpoint:   RegFile/\registers_reg[3][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.137
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.071 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.323 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.713 | 
     | RegFile/\registers_reg[3][4] | RN ^       | SDFFRQX2M | 0.596 | 0.012 |   1.137 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.425 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.470 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.546 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.641 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.703 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.744 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.866 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.920 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.008 | 
     | RegFile/\registers_reg[3][4] | CK ^       | SDFFRQX2M  | 0.250 | 0.089 |   0.686 |    1.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin RegFile/\registers_reg[3][1] /CK 
Endpoint:   RegFile/\registers_reg[3][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.137
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.411 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.071 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.323 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.713 | 
     | RegFile/\registers_reg[3][1] | RN ^       | SDFFRQX2M | 0.595 | 0.012 |   1.137 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.411 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.425 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.470 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.546 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.641 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.703 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.744 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.866 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.920 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.008 | 
     | RegFile/\registers_reg[3][1] | CK ^       | SDFFRQX2M  | 0.250 | 0.089 |   0.686 |    1.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin RegFile/\registers_reg[4][4] /CK 
Endpoint:   RegFile/\registers_reg[4][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.137
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.071 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.323 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.713 | 
     | RegFile/\registers_reg[4][4] | RN ^       | SDFFRQX2M | 0.595 | 0.012 |   1.137 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.426 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.470 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.546 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.641 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.704 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.744 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.866 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.920 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.009 | 
     | RegFile/\registers_reg[4][4] | CK ^       | SDFFRQX2M  | 0.250 | 0.089 |   0.686 |    1.097 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin RegFile/\registers_reg[5][3] /CK 
Endpoint:   RegFile/\registers_reg[5][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.140
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.416 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.075 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.319 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.709 | 
     | RegFile/\registers_reg[5][3] | RN ^       | SDFFRQX2M | 0.603 | 0.016 |   1.140 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.416 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.429 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.474 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.550 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.645 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.707 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.748 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.870 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.924 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.013 | 
     | RegFile/\registers_reg[5][3] | CK ^       | SDFFRQX2M  | 0.250 | 0.088 |   0.685 |    1.101 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin RegFile/\registers_reg[7][3] /CK 
Endpoint:   RegFile/\registers_reg[7][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.144
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.420 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.079 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.315 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.705 | 
     | RegFile/\registers_reg[7][3] | RN ^       | SDFFRQX2M | 0.610 | 0.020 |   1.144 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.420 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.433 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.478 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.554 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.649 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.711 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.752 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.874 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.928 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.017 | 
     | RegFile/\registers_reg[7][3] | CK ^       | SDFFRQX2M  | 0.250 | 0.088 |   0.685 |    1.105 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin RegFile/\registers_reg[4][7] /CK 
Endpoint:   RegFile/\registers_reg[4][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.147
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.422 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.082 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.312 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.702 | 
     | RegFile/\registers_reg[4][7] | RN ^       | SDFFRQX2M | 0.614 | 0.023 |   1.147 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.422 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.436 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.481 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.557 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.652 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.714 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.755 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.877 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.931 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.020 | 
     | RegFile/\registers_reg[4][7] | CK ^       | SDFFRQX2M  | 0.250 | 0.088 |   0.685 |    1.108 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin RegFile/\registers_reg[6][0] /CK 
Endpoint:   RegFile/\registers_reg[6][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.683
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  1.153
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.089 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.305 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.695 | 
     | RegFile/\registers_reg[6][0] | RN ^       | SDFFRQX2M | 0.623 | 0.028 |   1.153 |    0.724 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.443 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.488 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.564 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.659 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.721 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.762 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.884 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.938 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.027 | 
     | RegFile/\registers_reg[6][0] | CK ^       | SDFFRQX2M  | 0.250 | 0.086 |   0.683 |    1.113 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin RegFile/\registers_reg[7][0] /CK 
Endpoint:   RegFile/\registers_reg[7][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.686
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.726
  Arrival Time                  1.156
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.090 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.304 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.694 | 
     | RegFile/\registers_reg[7][0] | RN ^       | SDFFRQX2M | 0.627 | 0.031 |   1.156 |    0.726 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.444 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.489 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.565 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.660 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.722 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.763 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.885 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.939 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.027 | 
     | RegFile/\registers_reg[7][0] | CK ^       | SDFFRQX2M  | 0.250 | 0.089 |   0.686 |    1.116 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin RegFile/\registers_reg[5][7] /CK 
Endpoint:   RegFile/\registers_reg[5][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.725
  Arrival Time                  1.156
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.431 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.090 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.304 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.694 | 
     | RegFile/\registers_reg[5][7] | RN ^       | SDFFRQX2M | 0.627 | 0.031 |   1.156 |    0.725 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.431 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.444 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.489 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.565 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.660 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.723 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.763 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.885 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.939 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.028 | 
     | RegFile/\registers_reg[5][7] | CK ^       | SDFFRQX2M  | 0.250 | 0.088 |   0.685 |    1.116 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin RegFile/\registers_reg[5][0] /CK 
Endpoint:   RegFile/\registers_reg[5][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.681
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  1.157
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.436 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.095 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.299 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.689 | 
     | RegFile/\registers_reg[5][0] | RN ^       | SDFFRQX2M | 0.628 | 0.033 |   1.157 |    0.721 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.436 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.450 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.495 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.570 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.665 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.728 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.768 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.891 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.944 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.033 | 
     | RegFile/\registers_reg[5][0] | CK ^       | SDFFRQX2M  | 0.250 | 0.084 |   0.681 |    1.117 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin RegFile/\registers_reg[7][1] /CK 
Endpoint:   RegFile/\registers_reg[7][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.676
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.716
  Arrival Time                  1.156
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.440 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.100 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.294 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.684 | 
     | RegFile/\registers_reg[7][1] | RN ^       | SDFFRQX2M | 0.627 | 0.032 |   1.156 |    0.716 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.454 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.499 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.575 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.670 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.732 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.772 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.895 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.949 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.037 | 
     | RegFile/\registers_reg[7][1] | CK ^       | SDFFRQX2M  | 0.248 | 0.079 |   0.676 |    1.116 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin RegFile/\registers_reg[6][1] /CK 
Endpoint:   RegFile/\registers_reg[6][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.674
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.715
  Arrival Time                  1.163
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.448 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.107 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.287 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.677 | 
     | RegFile/\registers_reg[6][1] | RN ^       | SDFFRQX2M | 0.634 | 0.038 |   1.163 |    0.715 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.448 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.462 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.506 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.582 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.677 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.740 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.780 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.902 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.956 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.045 | 
     | RegFile/\registers_reg[6][1] | CK ^       | SDFFRQX2M  | 0.248 | 0.077 |   0.674 |    1.122 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin RegFile/\registers_reg[6][2] /CK 
Endpoint:   RegFile/\registers_reg[6][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.673
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.714
  Arrival Time                  1.163
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.449 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.109 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.285 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.675 | 
     | RegFile/\registers_reg[6][2] | RN ^       | SDFFRQX2M | 0.635 | 0.039 |   1.163 |    0.714 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.449 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.463 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.508 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.584 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.679 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.741 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.782 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.904 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.958 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.046 | 
     | RegFile/\registers_reg[6][2] | CK ^       | SDFFRQX2M  | 0.247 | 0.076 |   0.673 |    1.123 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.610
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.647
  Arrival Time                  1.100
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.453 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.098 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.300 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.600 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[0] | RN ^       | SDFFRQX2M | 0.506 | 0.047 |   1.100 |    0.647 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.453 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.467 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.048 |   0.061 |    0.514 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.084 | 0.083 |   0.144 |    0.597 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.085 | 0.101 |   0.245 |    0.698 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.093 | 0.106 |   0.351 |    0.804 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.054 | 0.054 |   0.405 |    0.858 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.124 |   0.529 |    0.982 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.076 |   0.605 |    1.058 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[0] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.610 |    1.063 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.610
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.647
  Arrival Time                  1.102
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.456 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.101 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.297 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.597 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[1] | RN ^       | SDFFRQX2M | 0.508 | 0.049 |   1.102 |    0.647 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.456 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.470 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.048 |   0.061 |    0.517 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.084 | 0.083 |   0.144 |    0.600 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.085 | 0.101 |   0.245 |    0.701 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.093 | 0.106 |   0.351 |    0.807 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.054 | 0.054 |   0.405 |    0.861 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.124 |   0.529 |    0.985 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.076 |   0.605 |    1.061 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[1] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.610 |    1.065 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin RegFile/\registers_reg[5][1] /CK 
Endpoint:   RegFile/\registers_reg[5][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.168
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.458 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.117 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.277 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.667 | 
     | RegFile/\registers_reg[5][1] | RN ^       | SDFFRQX2M | 0.639 | 0.043 |   1.168 |    0.710 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.458 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.471 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.516 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.592 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.687 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.749 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.790 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.912 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.966 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.055 | 
     | RegFile/\registers_reg[5][1] | CK ^       | SDFFRQX2M  | 0.244 | 0.072 |   0.669 |    1.127 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.610
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.647
  Arrival Time                  1.106
  Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.459 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.104 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.294 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.594 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[3] | RN ^       | SDFFRQX2M | 0.510 | 0.053 |   1.106 |    0.647 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.459 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.473 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.048 |   0.061 |    0.520 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.084 | 0.083 |   0.145 |    0.603 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.085 | 0.101 |   0.245 |    0.704 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.093 | 0.106 |   0.351 |    0.810 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.054 | 0.054 |   0.405 |    0.864 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.124 |   0.529 |    0.988 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.076 |   0.605 |    1.064 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[3] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.610 |    1.069 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.610
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.647
  Arrival Time                  1.106
  Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.459 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.104 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.294 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.594 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[2] | RN ^       | SDFFRQX2M | 0.510 | 0.053 |   1.106 |    0.647 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.459 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.473 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.048 |   0.061 |    0.520 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.084 | 0.083 |   0.145 |    0.603 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.085 | 0.101 |   0.245 |    0.704 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.093 | 0.106 |   0.351 |    0.810 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.054 | 0.054 |   0.405 |    0.864 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.124 |   0.529 |    0.988 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.076 |   0.605 |    1.064 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[2] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.610 |    1.069 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin RegFile/\registers_reg[5][2] /CK 
Endpoint:   RegFile/\registers_reg[5][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.172
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.462 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.121 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.272 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.663 | 
     | RegFile/\registers_reg[5][2] | RN ^       | SDFFRQX2M | 0.642 | 0.047 |   1.172 |    0.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.462 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.476 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.521 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.597 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.692 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.754 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.794 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.917 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.971 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.059 | 
     | RegFile/\registers_reg[5][2] | CK ^       | SDFFRQX2M  | 0.244 | 0.071 |   0.668 |    1.130 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /CK 
Endpoint:   UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.647
  Arrival Time                  1.111
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.464 | 
     | U6_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.110 | 
     | U6_mux2X1/FE_PHC7_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.289 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.589 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[4] | RN ^       | SDFFRQX2M | 0.513 | 0.058 |   1.111 |    0.647 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.464 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.478 | 
     | scan_clk__L2_I2                   | A v -> Y v | BUFX3M     | 0.020 | 0.048 |   0.061 |    0.526 | 
     | scan_clk__L3_I1                   | A v -> Y v | CLKBUFX1M  | 0.084 | 0.083 |   0.145 |    0.609 | 
     | scan_clk__L4_I1                   | A v -> Y v | CLKBUFX1M  | 0.085 | 0.101 |   0.245 |    0.709 | 
     | scan_clk__L5_I1                   | A v -> Y v | CLKBUFX1M  | 0.093 | 0.106 |   0.351 |    0.815 | 
     | scan_clk__L6_I1                   | A v -> Y ^ | INVX2M     | 0.054 | 0.054 |   0.405 |    0.869 | 
     | U2_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.124 |   0.529 |    0.993 | 
     | UART_RX_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.076 |   0.605 |    1.069 | 
     | UART_RX_TOP/E1/\EDGE_COUNT_reg[4] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.609 |    1.074 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin UART_RX_TOP/E1/\BIT_COUNT_reg[3] /CK 
Endpoint:   UART_RX_TOP/E1/\BIT_COUNT_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.647
  Arrival Time                  1.111
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.465 | 
     | U6_mux2X1/FE_PHC4_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.067 | 0.355 |   0.355 |   -0.110 | 
     | U6_mux2X1/FE_PHC7_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.398 |   0.753 |    0.289 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M    | 0.445 | 0.300 |   1.053 |    0.588 | 
     | UART_RX_TOP/E1/\BIT_COUNT_reg[3] | RN ^       | SDFFRQX2M | 0.513 | 0.058 |   1.111 |    0.647 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.465 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.479 | 
     | scan_clk__L2_I2                  | A v -> Y v | BUFX3M     | 0.020 | 0.048 |   0.061 |    0.526 | 
     | scan_clk__L3_I1                  | A v -> Y v | CLKBUFX1M  | 0.084 | 0.083 |   0.145 |    0.609 | 
     | scan_clk__L4_I1                  | A v -> Y v | CLKBUFX1M  | 0.085 | 0.101 |   0.245 |    0.710 | 
     | scan_clk__L5_I1                  | A v -> Y v | CLKBUFX1M  | 0.093 | 0.106 |   0.351 |    0.816 | 
     | scan_clk__L6_I1                  | A v -> Y ^ | INVX2M     | 0.054 | 0.054 |   0.405 |    0.870 | 
     | U2_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.124 |   0.529 |    0.994 | 
     | UART_RX_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.076 |   0.605 |    1.070 | 
     | UART_RX_TOP/E1/\BIT_COUNT_reg[3] | CK ^       | SDFFRQX2M  | 0.044 | 0.004 |   0.609 |    1.074 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin RegFile/\registers_reg[4][2] /CK 
Endpoint:   RegFile/\registers_reg[4][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.173
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.465 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.124 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.270 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.660 | 
     | RegFile/\registers_reg[4][2] | RN ^       | SDFFRQX2M | 0.643 | 0.049 |   1.173 |    0.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.465 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.479 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.523 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.599 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.694 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.757 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.797 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.919 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.973 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.062 | 
     | RegFile/\registers_reg[4][2] | CK ^       | SDFFRQX2M  | 0.243 | 0.071 |   0.668 |    1.132 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin RegFile/\registers_reg[4][3] /CK 
Endpoint:   RegFile/\registers_reg[4][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.175
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.466 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.125 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.269 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.659 | 
     | RegFile/\registers_reg[4][3] | RN ^       | SDFFRQX2M | 0.644 | 0.050 |   1.175 |    0.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.466 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.479 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.524 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.600 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.695 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.758 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.798 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.920 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.974 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.063 | 
     | RegFile/\registers_reg[4][3] | CK ^       | SDFFRQX2M  | 0.243 | 0.071 |   0.668 |    1.133 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin RegFile/\registers_reg[3][0] /CK 
Endpoint:   RegFile/\registers_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.179
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.469 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.129 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.265 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.655 | 
     | RegFile/\registers_reg[3][0] | RN ^       | SDFFRQX4M | 0.647 | 0.054 |   1.179 |    0.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.469 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.483 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.528 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.604 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.699 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.761 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.802 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.924 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.978 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.066 | 
     | RegFile/\registers_reg[3][0] | CK ^       | SDFFRQX4M  | 0.243 | 0.071 |   0.668 |    1.137 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin RegFile/\registers_reg[3][7] /CK 
Endpoint:   RegFile/\registers_reg[3][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.180
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.470 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.341 |   0.341 |   -0.129 | 
     | U5_mux2X1/FE_PHC8_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.120 | 0.394 |   0.735 |    0.264 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 0.591 | 0.390 |   1.125 |    0.655 | 
     | RegFile/\registers_reg[3][7] | RN ^       | SDFFRQX2M | 0.648 | 0.055 |   1.180 |    0.709 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.470 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.014 |   0.014 |    0.484 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.019 | 0.045 |   0.059 |    0.529 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.072 | 0.076 |   0.134 |    0.605 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.133 | 0.095 |   0.229 |    0.700 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.083 | 0.062 |   0.292 |    0.762 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.039 | 0.040 |   0.332 |    0.802 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.136 | 0.123 |   0.455 |    0.925 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.048 | 0.054 |   0.508 |    0.978 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.145 | 0.089 |   0.597 |    1.067 | 
     | RegFile/\registers_reg[3][7] | CK ^       | SDFFRQX2M  | 0.243 | 0.071 |   0.668 |    1.138 | 
     +---------------------------------------------------------------------------------------------+ 

