{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690010085566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690010085566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 14:14:45 2023 " "Processing started: Sat Jul 22 14:14:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690010085566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1690010085566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OFDM -c OFDM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off OFDM -c OFDM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1690010085566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1690010100708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1690010100708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_conj.v 1 1 " "Found 1 design units, including 1 entities, in source file complex_conj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complex_Conj " "Found entity 1: Complex_Conj" {  } { { "Complex_Conj.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Complex_Conj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/ifft.v 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/ifft.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFFT " "Found entity 1: IFFT" {  } { { "IFFT/synthesis/IFFT.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/IFFT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (ifft) " "Found design unit 1: auk_dspip_text_pkg (ifft)" {  } { { "IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111619 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (ifft) " "Found design unit 1: auk_dspip_math_pkg (ifft)" {  } { { "IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (ifft) " "Found design unit 1: auk_dspip_lib_pkg (ifft)" {  } { { "IFFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111795 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111872 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "IFFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111876 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "IFFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111881 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111887 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111891 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111965 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010111965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010111965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112035 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ifft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112128 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112128 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112128 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "IFFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112200 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (ifft) " "Found design unit 1: auk_fft_pkg (ifft)" {  } { { "IFFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112269 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "IFFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "IFFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "IFFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ifft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (ifft) " "Found design unit 1: fft_pack (ifft)" {  } { { "IFFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112596 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "IFFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112664 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112736 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112805 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112873 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112946 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010112946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010112946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113024 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113101 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113189 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113274 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113340 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113444 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113519 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113619 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113695 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113765 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113892 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113964 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010113964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010113964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114037 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114120 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114205 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "IFFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114293 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "IFFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "IFFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114401 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "IFFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114474 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114549 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114622 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114740 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114837 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114947 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010114947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010114947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115291 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "IFFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010115291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115371 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010115371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115518 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010115518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115652 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010115652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115789 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010115789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115874 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010115874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115960 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "IFFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010115960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010115960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116179 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "IFFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116308 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116389 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116473 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116557 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116667 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116772 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116863 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116950 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010116950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010116950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117029 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "IFFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010117029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117127 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010117127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "IFFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117198 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "IFFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010117198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117396 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "IFFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010117396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117560 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010117560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117741 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010117741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117941 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010117941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010117941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118164 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010118164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118330 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010118330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118495 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010118495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118681 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010118681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118749 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010118749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118819 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010118819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118888 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010118888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118955 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010118955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010118955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119052 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "IFFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119183 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119289 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "IFFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119418 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119569 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119642 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119712 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119784 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119867 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119947 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010119947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010119947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120026 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "IFFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "IFFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120187 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "IFFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120261 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "IFFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "IFFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifft/synthesis/submodules/ifft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifft/synthesis/submodules/ifft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFFT_fft_ii_0 " "Found entity 1: IFFT_fft_ii_0" {  } { { "IFFT/synthesis/submodules/IFFT_fft_ii_0.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO/synthesis/NCO.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/NCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "NCO/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO/synthesis/submodules/asj_gal.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010120937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010120937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/NCO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/FFT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121037 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121128 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121199 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121204 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121209 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121214 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121218 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121289 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121359 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121448 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121448 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121448 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121448 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121448 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121516 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121582 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft) " "Found design unit 1: fft_pack (fft)" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121910 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121978 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010121978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010121978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122047 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122119 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122191 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122259 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122326 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122406 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122491 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122579 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122649 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122764 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122841 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122941 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010122941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010122941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123019 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123091 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123218 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123291 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123364 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123438 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123530 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123619 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123726 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123808 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123884 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123957 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010123957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010123957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124032 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124103 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124184 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124477 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124562 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124639 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124761 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124891 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124971 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010124971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010124971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125049 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125248 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125375 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125451 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125523 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125606 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125703 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125804 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125897 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125975 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010125975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010125975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126056 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010126056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126150 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010126150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126222 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010126222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126420 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010126420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126586 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010126586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126784 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010126784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126979 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010126979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010126979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127196 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010127196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127360 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010127360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127541 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010127541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127734 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010127734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127810 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010127810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127878 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010127878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127945 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010127945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010127945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128014 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128110 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128238 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128341 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128452 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128600 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128674 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128744 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128818 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128900 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128976 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010128976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010128976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129052 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129200 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129271 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_fft_ii_0 " "Found entity 1: FFT_fft_ii_0" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Module " "Found entity 1: FFT_Module" {  } { { "FFT_Module.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Controller " "Found entity 1: FFT_Controller" {  } { { "FFT_Controller.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_8bits " "Found entity 1: Counter_8bits" {  } { { "Counter_8bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg8bits " "Found entity 1: Reg8bits" {  } { { "Reg8bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Reg8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129454 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegLoadSel.v(46) " "Verilog HDL warning at RegLoadSel.v(46): extended using \"x\" or \"z\"" {  } { { "RegLoadSel.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/RegLoadSel.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1690010129457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regloadsel.v 1 1 " "Found 1 design units, including 1 entities, in source file regloadsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegLoadSel " "Found entity 1: RegLoadSel" {  } { { "RegLoadSel.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/RegLoadSel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "load_sel_controller.v(20) " "Verilog HDL information at load_sel_controller.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "load_sel_controller.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/load_sel_controller.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1690010129502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_sel_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file load_sel_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_sel_controller " "Found entity 1: load_sel_controller" {  } { { "load_sel_controller.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/load_sel_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sorter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sorter_tb " "Found entity 1: Sorter_tb" {  } { { "Sorter_tb.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter.v 2 2 " "Found 2 design units, including 2 entities, in source file sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sorter " "Found entity 1: Sorter" {  } { { "Sorter.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129577 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant_0 " "Found entity 2: lpm_constant_0" {  } { { "Sorter.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_tb " "Found entity 1: PLL_tb" {  } { { "PLL_tb.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_0002 " "Found entity 1: PLL2_0002" {  } { { "PLL2/PLL2_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_block.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Block " "Found entity 1: PLL_Block" {  } { { "PLL_Block.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file reg2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg2bits " "Found entity 1: Reg2bits" {  } { { "Reg2bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Reg2bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_Reg " "Found entity 1: Delay_Reg" {  } { { "Delay_Reg.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Delay_Reg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690010129682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1690010129682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inverse FFT_Module.v(30) " "Verilog HDL Implicit Net warning at FFT_Module.v(30): created implicit net for \"inverse\"" {  } { { "FFT_Module.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1690010130045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sink_error FFT_Module.v(36) " "Verilog HDL Implicit Net warning at FFT_Module.v(36): created implicit net for \"sink_error\"" {  } { { "FFT_Module.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1690010130045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sorter_tb " "Elaborating entity \"Sorter_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1690010133344 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Sorter_tb.v(31) " "Verilog HDL warning at Sorter_tb.v(31): assignments to clk create a combinational loop" {  } { { "Sorter_tb.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v" 31 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1690010133344 "|Sorter_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_8bits Counter_8bits:Counter_8bits_inst " "Elaborating entity \"Counter_8bits\" for hierarchy \"Counter_8bits:Counter_8bits_inst\"" {  } { { "Sorter_tb.v" "Counter_8bits_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter_8bits.v(36) " "Verilog HDL assignment warning at Counter_8bits.v(36): truncated value with size 32 to match size of target (8)" {  } { { "Counter_8bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1690010133426 "|testbench|Counter_8bits:Counter_8bits_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter_8bits.v(37) " "Verilog HDL assignment warning at Counter_8bits.v(37): truncated value with size 32 to match size of target (8)" {  } { { "Counter_8bits.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1690010133426 "|testbench|Counter_8bits:Counter_8bits_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Block PLL_Block:PLL_Block_inst " "Elaborating entity \"PLL_Block\" for hierarchy \"PLL_Block:PLL_Block_inst\"" {  } { { "Sorter_tb.v" "PLL_Block_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL_Block:PLL_Block_inst\|PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\"" {  } { { "PLL_Block.v" "PLL_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133607 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1690010133619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_Block:PLL_Block_inst\|PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 310.0 MHz " "Parameter \"reference_clock_frequency\" = \"310.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133619 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1690010133619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2 PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst " "Elaborating entity \"PLL2\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\"" {  } { { "PLL_Block.v" "PLL2_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_0002 PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst " "Elaborating entity \"PLL2_0002\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\"" {  } { { "PLL2.v" "pll2_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL2/PLL2_0002.v" "altera_pll_i" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133729 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1690010133743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL2/PLL2_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_Block:PLL_Block_inst\|PLL2:PLL2_inst\|PLL2_0002:pll2_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 10.0 MHz " "Parameter \"reference_clock_frequency\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010133743 ""}  } { { "PLL2/PLL2_0002.v" "" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1690010133743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complex_Conj Complex_Conj:Complex_Conj_inst " "Elaborating entity \"Complex_Conj\" for hierarchy \"Complex_Conj:Complex_Conj_inst\"" {  } { { "Sorter_tb.v" "Complex_Conj_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010134090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sorter Sorter:Sorter_inst " "Elaborating entity \"Sorter\" for hierarchy \"Sorter:Sorter_inst\"" {  } { { "Sorter_tb.v" "Sorter_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010134118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8bits Sorter:Sorter_inst\|Reg8bits:b2v_inst " "Elaborating entity \"Reg8bits\" for hierarchy \"Sorter:Sorter_inst\|Reg8bits:b2v_inst\"" {  } { { "Sorter.v" "b2v_inst" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010134138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegLoadSel Sorter:Sorter_inst\|RegLoadSel:b2v_inst100 " "Elaborating entity \"RegLoadSel\" for hierarchy \"Sorter:Sorter_inst\|RegLoadSel:b2v_inst100\"" {  } { { "Sorter.v" "b2v_inst100" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010134189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_sel_controller Sorter:Sorter_inst\|load_sel_controller:b2v_inst64 " "Elaborating entity \"load_sel_controller\" for hierarchy \"Sorter:Sorter_inst\|load_sel_controller:b2v_inst64\"" {  } { { "Sorter.v" "b2v_inst64" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010135574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0 Sorter:Sorter_inst\|lpm_constant_0:b2v_Zero_Constant1 " "Elaborating entity \"lpm_constant_0\" for hierarchy \"Sorter:Sorter_inst\|lpm_constant_0:b2v_Zero_Constant1\"" {  } { { "Sorter.v" "b2v_Zero_Constant1" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1690010136187 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "Sorter_tb.v" "clk" { Text "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690010138398 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1690010138398 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 22 " "Ignored 22 assignments for entity \"FFT\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1690010138942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_fft_ii_0 33 " "Ignored 33 assignments for entity \"FFT_fft_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1690010138942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "IFFT 22 " "Ignored 22 assignments for entity \"IFFT\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity IFFT -sip IFFT/simulation/IFFT.sip -library lib_IFFT " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity IFFT -sip IFFT/simulation/IFFT.sip -library lib_IFFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity IFFT -sip IFFT/simulation/IFFT.sip -library lib_IFFT " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity IFFT -sip IFFT/simulation/IFFT.sip -library lib_IFFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity IFFT -sip IFFT/simulation/IFFT.sip -library lib_IFFT " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity IFFT -sip IFFT/simulation/IFFT.sip -library lib_IFFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1690010138942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "IFFT_fft_ii_0 33 " "Ignored 33 assignments for entity \"IFFT_fft_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1690010138942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO 22 " "Ignored 22 assignments for entity \"NCO\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity NCO -sip NCO/simulation/NCO.sip -library lib_NCO was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1690010138942 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1690010138942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_nco_ii_0 32 " "Ignored 32 assignments for entity \"NCO_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1690010138943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/output_files/OFDM.map.smsg " "Generated suppressed messages file C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/output_files/OFDM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1690010139194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690010139229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 22 14:15:39 2023 " "Processing ended: Sat Jul 22 14:15:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690010139229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690010139229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690010139229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1690010139229 ""}
