{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481882842641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481882842641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 11:07:22 2016 " "Processing started: Fri Dec 16 11:07:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481882842641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481882842641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OVPN -c OVPN " "Command: quartus_map --read_settings_files=on --write_settings_files=off OVPN -c OVPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481882842641 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481882842969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txcounters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txcounters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txcounters-RTL " "Found design unit 1: txcounters-RTL" {  } { { "txcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/txcounters.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""} { "Info" "ISGN_ENTITY_NAME" "1 txcounters " "Found entity 1: txcounters" {  } { { "txcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/txcounters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-RTL " "Found design unit 1: tx-RTL" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC-crc_verification " "Found design unit 1: CRC-crc_verification" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Found entity 1: CRC" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_4bit.vhd 2 0 " "Found 2 design units, including 0 entities, in source file crc_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_4bit " "Found design unit 1: crc_4bit" {  } { { "crc_4bit.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_4bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 crc_4bit-body " "Found design unit 2: crc_4bit-body" {  } { { "crc_4bit.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_4bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rmii2mii_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rmii2mii_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMII2MII-arch_RMII2MII " "Found design unit 1: RMII2MII-arch_RMII2MII" {  } { { "RMII2MII_conv.vhd" "" { Text "C:/Users/Student/Documents/FPGA/RMII2MII_conv.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMII2MII " "Found entity 1: RMII2MII" {  } { { "RMII2MII_conv.vhd" "" { Text "C:/Users/Student/Documents/FPGA/RMII2MII_conv.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovpn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ovpn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OVPN-RTL " "Found design unit 1: OVPN-RTL" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""} { "Info" "ISGN_ENTITY_NAME" "1 OVPN " "Found entity 1: OVPN" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxcounters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rxcounters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxcounters-RTL " "Found design unit 1: rxcounters-RTL" {  } { { "rxcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rxcounters.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxcounters " "Found entity 1: rxcounters" {  } { { "rxcounters.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rxcounters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-RTL " "Found design unit 1: rx-RTL" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debouncer.vhd" "" { Text "C:/Users/Student/Documents/FPGA/debouncer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debouncer.vhd" "" { Text "C:/Users/Student/Documents/FPGA/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "C:/Users/Student/Documents/FPGA/common.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byteto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byteto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byteto7seg-RTL " "Found design unit 1: byteto7seg-RTL" {  } { { "byteto7seg.vhd" "" { Text "C:/Users/Student/Documents/FPGA/byteto7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""} { "Info" "ISGN_ENTITY_NAME" "1 byteto7seg " "Found entity 1: byteto7seg" {  } { { "byteto7seg.vhd" "" { Text "C:/Users/Student/Documents/FPGA/byteto7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481882843360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OVPN " "Elaborating entity \"OVPN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481882843391 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX0_DP OVPN.vhd(17) " "VHDL Signal Declaration warning at OVPN.vhd(17): used implicit default value for signal \"oHEX0_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843391 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX1_DP OVPN.vhd(19) " "VHDL Signal Declaration warning at OVPN.vhd(19): used implicit default value for signal \"oHEX1_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843391 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX2_DP OVPN.vhd(21) " "VHDL Signal Declaration warning at OVPN.vhd(21): used implicit default value for signal \"oHEX2_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843391 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX3_DP OVPN.vhd(23) " "VHDL Signal Declaration warning at OVPN.vhd(23): used implicit default value for signal \"oHEX3_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843391 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX4_DP OVPN.vhd(25) " "VHDL Signal Declaration warning at OVPN.vhd(25): used implicit default value for signal \"oHEX4_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843391 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX5_DP OVPN.vhd(27) " "VHDL Signal Declaration warning at OVPN.vhd(27): used implicit default value for signal \"oHEX5_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843391 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX6_DP OVPN.vhd(29) " "VHDL Signal Declaration warning at OVPN.vhd(29): used implicit default value for signal \"oHEX6_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843391 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oHEX7_DP OVPN.vhd(31) " "VHDL Signal Declaration warning at OVPN.vhd(31): used implicit default value for signal \"oHEX7_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mETH2_RX OVPN.vhd(139) " "Verilog HDL or VHDL warning at OVPN.vhd(139): object \"mETH2_RX\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mETH2_TX OVPN.vhd(140) " "VHDL Signal Declaration warning at OVPN.vhd(140): used implicit default value for signal \"mETH2_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mETH2_RX_CLK OVPN.vhd(141) " "Verilog HDL or VHDL warning at OVPN.vhd(141): object \"mETH2_RX_CLK\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mETH2_TX_CLK OVPN.vhd(142) " "Verilog HDL or VHDL warning at OVPN.vhd(142): object \"mETH2_TX_CLK\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mETH2_RX_DV OVPN.vhd(143) " "Verilog HDL or VHDL warning at OVPN.vhd(143): object \"mETH2_RX_DV\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mETH2_TX_EN OVPN.vhd(144) " "VHDL Signal Declaration warning at OVPN.vhd(144): used implicit default value for signal \"mETH2_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxValidDataIn OVPN.vhd(159) " "Verilog HDL or VHDL warning at OVPN.vhd(159): object \"RxValidDataIn\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FrameCntNIB OVPN.vhd(170) " "Verilog HDL or VHDL warning at OVPN.vhd(170): object \"FrameCntNIB\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxDataIn OVPN.vhd(184) " "VHDL Signal Declaration warning at OVPN.vhd(184): used implicit default value for signal \"TxDataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 184 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxValidDataIn OVPN.vhd(185) " "VHDL Signal Declaration warning at OVPN.vhd(185): used implicit default value for signal \"TxValidDataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 185 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TxNextState OVPN.vhd(186) " "Verilog HDL or VHDL warning at OVPN.vhd(186): object \"TxNextState\" assigned a value but never read" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDG\[7\] OVPN.vhd(13) " "Using initial value X (don't care) for net \"oLEDG\[7\]\" at OVPN.vhd(13)" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDR\[13\] OVPN.vhd(14) " "Using initial value X (don't care) for net \"oLEDR\[13\]\" at OVPN.vhd(14)" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDR\[10..6\] OVPN.vhd(14) " "Using initial value X (don't care) for net \"oLEDR\[10..6\]\" at OVPN.vhd(14)" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843407 "|OVPN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMII2MII RMII2MII:conv1 " "Elaborating entity \"RMII2MII\" for hierarchy \"RMII2MII:conv1\"" {  } { { "OVPN.vhd" "conv1" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882843407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteto7seg byteto7seg:\\generate_decoders:0:dec " "Elaborating entity \"byteto7seg\" for hierarchy \"byteto7seg:\\generate_decoders:0:dec\"" {  } { { "OVPN.vhd" "\\generate_decoders:0:dec" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882843407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:\\generate_debouncers:0:deb1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:\\generate_debouncers:0:deb1\"" {  } { { "OVPN.vhd" "\\generate_debouncers:0:deb1" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882843422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:rx_instance " "Elaborating entity \"rx\" for hierarchy \"rx:rx_instance\"" {  } { { "OVPN.vhd" "rx_instance" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882843422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ByteEq0xAA rx.vhd(73) " "Verilog HDL or VHDL warning at rx.vhd(73): object \"ByteEq0xAA\" assigned a value but never read" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843422 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FrameTypeValid rx.vhd(77) " "Verilog HDL or VHDL warning at rx.vhd(77): object \"FrameTypeValid\" assigned a value but never read" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843422 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CrcOut rx.vhd(94) " "Verilog HDL or VHDL warning at rx.vhd(94): object \"CrcOut\" assigned a value but never read" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843422 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(271) " "VHDL Process Statement warning at rx.vhd(271): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843422 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(327) " "VHDL Process Statement warning at rx.vhd(327): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843422 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(350) " "VHDL Process Statement warning at rx.vhd(350): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843422 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentField rx.vhd(354) " "VHDL Process Statement warning at rx.vhd(354): signal \"CurrentField\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843422 "|OVPN|rx:rx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state rx.vhd(354) " "VHDL Process Statement warning at rx.vhd(354): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843422 "|OVPN|rx:rx_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxcounters rx:rx_instance\|rxcounters:counters " "Elaborating entity \"rxcounters\" for hierarchy \"rx:rx_instance\|rxcounters:counters\"" {  } { { "rx.vhd" "counters" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882843485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC rx:rx_instance\|CRC:crc_inst " "Elaborating entity \"CRC\" for hierarchy \"rx:rx_instance\|CRC:crc_inst\"" {  } { { "rx.vhd" "crc_inst" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882843485 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst crc_full.vhd(40) " "VHDL Process Statement warning at crc_full.vhd(40): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_full.vhd" "" { Text "C:/Users/Student/Documents/FPGA/crc_full.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|rx:rx_instance|CRC:crc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:tx_instance " "Elaborating entity \"tx\" for hierarchy \"tx:tx_instance\"" {  } { { "OVPN.vhd" "tx_instance" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882843485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FrameSizeOK tx.vhd(52) " "Verilog HDL or VHDL warning at tx.vhd(52): object \"FrameSizeOK\" assigned a value but never read" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRCVal tx.vhd(56) " "VHDL Signal Declaration warning at tx.vhd(56): used implicit default value for signal \"CRCVal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Start tx.vhd(96) " "VHDL Process Statement warning at tx.vhd(96): signal \"Start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxDataIn tx.vhd(119) " "VHDL Process Statement warning at tx.vhd(119): signal \"TxDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxDataIn tx.vhd(129) " "VHDL Process Statement warning at tx.vhd(129): signal \"TxDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FCSCounter tx.vhd(141) " "VHDL Process Statement warning at tx.vhd(141): signal \"FCSCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CRCVal tx.vhd(142) " "VHDL Process Statement warning at tx.vhd(142): signal \"CRCVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FCSCounter tx.vhd(142) " "VHDL Process Statement warning at tx.vhd(142): signal \"FCSCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFGCntEq12 tx.vhd(150) " "VHDL Process Statement warning at tx.vhd(150): signal \"IFGCntEq12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state tx.vhd(84) " "VHDL Process Statement warning at tx.vhd(84): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TxValidDataOut tx.vhd(84) " "VHDL Process Statement warning at tx.vhd(84): inferring latch(es) for signal or variable \"TxValidDataOut\", which holds its previous value in one or more paths through the process" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TxDataOut tx.vhd(84) " "VHDL Process Statement warning at tx.vhd(84): inferring latch(es) for signal or variable \"TxDataOut\", which holds its previous value in one or more paths through the process" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxDataOut\[0\] tx.vhd(84) " "Inferred latch for \"TxDataOut\[0\]\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxDataOut\[1\] tx.vhd(84) " "Inferred latch for \"TxDataOut\[1\]\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxDataOut\[2\] tx.vhd(84) " "Inferred latch for \"TxDataOut\[2\]\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxDataOut\[3\] tx.vhd(84) " "Inferred latch for \"TxDataOut\[3\]\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TxValidDataOut tx.vhd(84) " "Inferred latch for \"TxValidDataOut\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ifg tx.vhd(84) " "Inferred latch for \"next_state.ifg\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.fcs tx.vhd(84) " "Inferred latch for \"next_state.fcs\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.data0 tx.vhd(84) " "Inferred latch for \"next_state.data0\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.data1 tx.vhd(84) " "Inferred latch for \"next_state.data1\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.preamble tx.vhd(84) " "Inferred latch for \"next_state.preamble\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.idle tx.vhd(84) " "Inferred latch for \"next_state.idle\" at tx.vhd(84)" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481882843485 "|OVPN|tx:tx_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txcounters tx:tx_instance\|txcounters:counters " "Elaborating entity \"txcounters\" for hierarchy \"tx:tx_instance\|txcounters:counters\"" {  } { { "tx.vhd" "counters" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882843485 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tx:tx_instance\|TxDataOut\[2\] tx:tx_instance\|TxDataOut\[0\] " "Duplicate LATCH primitive \"tx:tx_instance\|TxDataOut\[2\]\" merged with LATCH primitive \"tx:tx_instance\|TxDataOut\[0\]\"" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481882844266 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1481882844266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx:tx_instance\|TxDataOut\[0\] " "Latch tx:tx_instance\|TxDataOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx:tx_instance\|current_state.preamble " "Ports D and ENA on the latch are fed by the same signal tx:tx_instance\|current_state.preamble" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481882844266 ""}  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481882844266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx:tx_instance\|TxDataOut\[3\] " "Latch tx:tx_instance\|TxDataOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx:tx_instance\|current_state.preamble " "Ports D and ENA on the latch are fed by the same signal tx:tx_instance\|current_state.preamble" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481882844266 ""}  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481882844266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx:tx_instance\|TxNextState.data1 " "Latch tx:tx_instance\|TxNextState.data1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx:tx_instance\|current_state.preamble " "Ports D and ENA on the latch are fed by the same signal tx:tx_instance\|current_state.preamble" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481882844266 ""}  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481882844266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx:tx_instance\|TxNextState.preamble " "Latch tx:tx_instance\|TxNextState.preamble has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx:tx_instance\|current_state.preamble " "Ports D and ENA on the latch are fed by the same signal tx:tx_instance\|current_state.preamble" {  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481882844266 ""}  } { { "tx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/tx.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481882844266 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rx.vhd" "" { Text "C:/Users/Student/Documents/FPGA/rx.vhd" 67 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481882844266 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481882844266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oLEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_DP GND " "Pin \"oHEX0_DP\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oHEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_DP GND " "Pin \"oHEX1_DP\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oHEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_DP GND " "Pin \"oHEX2_DP\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oHEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_DP GND " "Pin \"oHEX3_DP\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oHEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_DP GND " "Pin \"oHEX4_DP\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oHEX4_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_DP GND " "Pin \"oHEX5_DP\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oHEX5_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_DP GND " "Pin \"oHEX6_DP\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oHEX6_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_DP GND " "Pin \"oHEX7_DP\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|oHEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX\[0\] GND " "Pin \"ETH2_TX\[0\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|ETH2_TX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX\[1\] GND " "Pin \"ETH2_TX\[1\]\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|ETH2_TX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX_EN GND " "Pin \"ETH2_TX_EN\" is stuck at GND" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481882844391 "|OVPN|ETH2_TX_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481882844391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481882844532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481882844860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844860 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[0\] " "No output dependent on input pin \"iKEY\[0\]\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|iKEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[1\] " "No output dependent on input pin \"iKEY\[1\]\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|iKEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH1_MDIO " "No output dependent on input pin \"ETH1_MDIO\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|ETH1_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH1_MDC " "No output dependent on input pin \"ETH1_MDC\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|ETH1_MDC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_CRS " "No output dependent on input pin \"ETH2_CRS\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|ETH2_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_RX\[0\] " "No output dependent on input pin \"ETH2_RX\[0\]\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|ETH2_RX[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_RX\[1\] " "No output dependent on input pin \"ETH2_RX\[1\]\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|ETH2_RX[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_MDIO " "No output dependent on input pin \"ETH2_MDIO\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|ETH2_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_MDC " "No output dependent on input pin \"ETH2_MDC\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|ETH2_MDC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_CLK " "No output dependent on input pin \"ETH2_CLK\"" {  } { { "OVPN.vhd" "" { Text "C:/Users/Student/Documents/FPGA/OVPN.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481882844938 "|OVPN|ETH2_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481882844938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "655 " "Implemented 655 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481882844938 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481882844938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "541 " "Implemented 541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481882844938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481882844938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481882844985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 11:07:24 2016 " "Processing ended: Fri Dec 16 11:07:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481882844985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481882844985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481882844985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481882844985 ""}
