{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_6_util_vector_logic_0_0",
    "cell_name": "VGA/util_vector_logic_0",
    "component_reference": "xilinx.com:ip:util_vector_logic:2.0",
    "ip_revision": "4",
    "gen_directory": "../../../../../../../../../../users/alexj/downloads/soc_finalproject-task2/project_2.xpr/project_2/project_2.tmp/myip_pong2_v1_0_project/myip_pong2_v1_0_project.gen/sources_1/ip/design_6_util_vector_logic_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_6_util_vector_logic_0_0", "resolve_type": "user", "usage": "all" } ],
        "C_SIZE": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_OPERATION": [ { "value": "and", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "LOGO_FILE": [ { "value": "data/sym_andgate.png", "resolve_type": "user", "enabled": false, "usage": "all" } ]
      },
      "model_parameters": {
        "C_OPERATION": [ { "value": "and", "resolve_type": "generated", "usage": "all" } ],
        "C_SIZE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "spartan7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7s50" } ],
        "PACKAGE": [ { "value": "csga324" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "4" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../../../../../users/alexj/downloads/soc_finalproject-task2/project_2.xpr/project_2/project_2.tmp/myip_pong2_v1_0_project/myip_pong2_v1_0_project.gen/sources_1/ip/design_6_util_vector_logic_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "Op1": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "Op2": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "Res": [ { "direction": "out", "size_left": "0", "size_right": "0" } ]
      }
    }
  }
}