cache_root_dir: /usr/scratch2/dolent1/gitlabci/buildcache/ara

artifacts:
  tc-gcc:
    inputs:
      - Makefile
      - toolchain/riscv-gnu-toolchain
    outputs:
      - install/riscv-gcc

  tc-verilator:
    inputs:
      - Makefile
      - toolchain/verilator
    outputs:
      - install/verilator

  tc-isa-sim:
    inputs:
      - Makefile
      - toolchain/riscv-isa-sim
    outputs:
      - install/riscv-isa-sim

  ara_tb_verilator_model:
    inputs:
      - Makefile
      - toolchain/verilator
      - config/config.mk
      - hardware/deps
      - hardware/src
      - hardware/tb
      - hardware/include
      - hardware/Makefile
    outputs:
      - hardware/build/verilator/Vara_tb_verilator
