#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 17 22:58:53 2020
# Process ID: 11740
# Current directory: D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1
# Command line: vivado.exe -log mb_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_wrapper.tcl
# Log file: D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/mb_wrapper.vds
# Journal file: D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/1_EE5332/assignment_2/counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/1_EE5332/fft32'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 318.742 ; gain = 60.219
Command: synth_design -top mb_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 426.172 ; gain = 100.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_wrapper' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/hdl/mb_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'mb' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1599' bound to instance 'mb_i' of component 'mb' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/hdl/mb_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'mb' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1612]
INFO: [Synth 8-3491] module 'mb_FFT_0_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_FFT_0_0_stub.vhdl:5' bound to instance 'FFT_0' of component 'mb_FFT_0_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1910]
INFO: [Synth 8-638] synthesizing module 'mb_FFT_0_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_FFT_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb_axi_uartlite_0_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'mb_axi_uartlite_0_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1933]
INFO: [Synth 8-638] synthesizing module 'mb_axi_uartlite_0_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'mb_clk_wiz_1_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'mb_clk_wiz_1_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1958]
INFO: [Synth 8-638] synthesizing module 'mb_clk_wiz_1_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'mb_counter_0_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_counter_0_0_stub.vhdl:5' bound to instance 'counter_0' of component 'mb_counter_0_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1965]
INFO: [Synth 8-638] synthesizing module 'mb_counter_0_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_counter_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb_mdm_1_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'mb_mdm_1_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1988]
INFO: [Synth 8-638] synthesizing module 'mb_mdm_1_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'mb_microblaze_0_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'mb_microblaze_0_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:2001]
INFO: [Synth 8-638] synthesizing module 'mb_microblaze_0_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'mb_microblaze_0_axi_periph_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_D7T0K8' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_D7T0K8' (1#1) [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1DY908N' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1DY908N' (2#1) [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1I9T4LJ' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1I9T4LJ' (3#1) [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_107YIUS' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:922]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_107YIUS' (4#1) [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:922]
INFO: [Synth 8-3491] module 'mb_xbar_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'mb_xbar_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1517]
INFO: [Synth 8-638] synthesizing module 'mb_xbar_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'mb_microblaze_0_axi_periph_0' (5#1) [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_10VHR33' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:343]
INFO: [Synth 8-3491] module 'mb_dlmb_bram_if_cntlr_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'mb_dlmb_bram_if_cntlr_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:557]
INFO: [Synth 8-638] synthesizing module 'mb_dlmb_bram_if_cntlr_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb_dlmb_v10_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'mb_dlmb_v10_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:611]
INFO: [Synth 8-638] synthesizing module 'mb_dlmb_v10_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'mb_ilmb_bram_if_cntlr_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'mb_ilmb_bram_if_cntlr_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:639]
INFO: [Synth 8-638] synthesizing module 'mb_ilmb_bram_if_cntlr_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb_ilmb_v10_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'mb_ilmb_v10_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:693]
INFO: [Synth 8-638] synthesizing module 'mb_ilmb_v10_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'mb_lmb_bram_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'mb_lmb_bram_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:721]
INFO: [Synth 8-638] synthesizing module 'mb_lmb_bram_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_10VHR33' (6#1) [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:343]
INFO: [Synth 8-3491] module 'mb_rst_clk_wiz_1_100M_0' declared at 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'mb_rst_clk_wiz_1_100M_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:2163]
INFO: [Synth 8-638] synthesizing module 'mb_rst_clk_wiz_1_100M_0' [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/.Xil/Vivado-11740-LAPTOP-BKT11VOI/realtime/mb_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'mb' (7#1) [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/synth/mb.vhd:1612]
INFO: [Synth 8-256] done synthesizing module 'mb_wrapper' (8#1) [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/hdl/mb_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_107YIUS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_107YIUS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_107YIUS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_107YIUS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1I9T4LJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1I9T4LJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1I9T4LJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1I9T4LJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1DY908N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1DY908N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1DY908N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1DY908N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_D7T0K8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_D7T0K8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_D7T0K8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_D7T0K8 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 483.320 ; gain = 157.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 483.320 ; gain = 157.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 483.320 ; gain = 157.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_microblaze_0_0/mb_microblaze_0_0/mb_microblaze_0_0_in_context.xdc] for cell 'mb_i/microblaze_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_microblaze_0_0/mb_microblaze_0_0/mb_microblaze_0_0_in_context.xdc] for cell 'mb_i/microblaze_0'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_mdm_1_0/mb_mdm_1_0/mb_mdm_1_0_in_context.xdc] for cell 'mb_i/mdm_1'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_mdm_1_0/mb_mdm_1_0/mb_mdm_1_0_in_context.xdc] for cell 'mb_i/mdm_1'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0/mb_clk_wiz_1_0_in_context.xdc] for cell 'mb_i/clk_wiz_1'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0/mb_clk_wiz_1_0_in_context.xdc] for cell 'mb_i/clk_wiz_1'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0/mb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_i/axi_uartlite_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_i/axi_uartlite_0'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_counter_0_0/mb_counter_0_0/mb_counter_0_0_in_context.xdc] for cell 'mb_i/counter_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_counter_0_0/mb_counter_0_0/mb_counter_0_0_in_context.xdc] for cell 'mb_i/counter_0'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_xbar_0/mb_xbar_0/mb_xbar_0_in_context.xdc] for cell 'mb_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_xbar_0/mb_xbar_0/mb_xbar_0_in_context.xdc] for cell 'mb_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_0/mb_dlmb_v10_0/mb_ilmb_v10_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_0/mb_dlmb_v10_0/mb_ilmb_v10_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_0/mb_ilmb_v10_0/mb_ilmb_v10_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_0/mb_ilmb_v10_0/mb_ilmb_v10_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dlmb_bram_if_cntlr_0/mb_dlmb_bram_if_cntlr_0/mb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dlmb_bram_if_cntlr_0/mb_dlmb_bram_if_cntlr_0/mb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_ilmb_bram_if_cntlr_0/mb_ilmb_bram_if_cntlr_0/mb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_ilmb_bram_if_cntlr_0/mb_ilmb_bram_if_cntlr_0/mb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_lmb_bram_0/mb_lmb_bram_0/mb_lmb_bram_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_lmb_bram_0/mb_lmb_bram_0/mb_lmb_bram_0_in_context.xdc] for cell 'mb_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_FFT_0_0/mb_FFT_0_0/mb_FFT_0_0_in_context.xdc] for cell 'mb_i/FFT_0'
Finished Parsing XDC File [d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_FFT_0_0/mb_FFT_0_0/mb_FFT_0_0_in_context.xdc] for cell 'mb_i/FFT_0'
Parsing XDC File [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 789.680 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 789.680 ; gain = 464.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 789.680 ; gain = 464.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0/mb_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/1_EE5332/assignment_2/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_0/mb_clk_wiz_1_0/mb_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mb_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_i/FFT_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 789.680 ; gain = 464.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:17 . Memory (MB): peak = 789.680 ; gain = 464.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mb_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:19 . Memory (MB): peak = 789.680 ; gain = 464.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_i/mdm_1/Dbg_Clk_0' to pin 'mb_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_i/mdm_1/Dbg_Update_0' to pin 'mb_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_i/clk_wiz_1/clk_out1' to pin 'mb_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:41 . Memory (MB): peak = 793.813 ; gain = 468.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:41 . Memory (MB): peak = 793.965 ; gain = 468.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:41 . Memory (MB): peak = 794.887 ; gain = 469.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:43 . Memory (MB): peak = 795.262 ; gain = 469.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:43 . Memory (MB): peak = 795.262 ; gain = 469.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 795.262 ; gain = 469.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 795.262 ; gain = 469.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 795.262 ; gain = 469.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 795.262 ; gain = 469.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |mb_xbar_0               |         1|
|2     |mb_FFT_0_0              |         1|
|3     |mb_axi_uartlite_0_0     |         1|
|4     |mb_clk_wiz_1_0          |         1|
|5     |mb_counter_0_0          |         1|
|6     |mb_mdm_1_0              |         1|
|7     |mb_microblaze_0_0       |         1|
|8     |mb_rst_clk_wiz_1_100M_0 |         1|
|9     |mb_dlmb_bram_if_cntlr_0 |         1|
|10    |mb_dlmb_v10_0           |         1|
|11    |mb_ilmb_bram_if_cntlr_0 |         1|
|12    |mb_ilmb_v10_0           |         1|
|13    |mb_lmb_bram_0           |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |mb_FFT_0_0_bbox_0               |     1|
|2     |mb_axi_uartlite_0_0_bbox_1      |     1|
|3     |mb_clk_wiz_1_0_bbox_2           |     1|
|4     |mb_counter_0_0_bbox_3           |     1|
|5     |mb_dlmb_bram_if_cntlr_0_bbox_7  |     1|
|6     |mb_dlmb_v10_0_bbox_8            |     1|
|7     |mb_ilmb_bram_if_cntlr_0_bbox_9  |     1|
|8     |mb_ilmb_v10_0_bbox_10           |     1|
|9     |mb_lmb_bram_0_bbox_11           |     1|
|10    |mb_mdm_1_0_bbox_4               |     1|
|11    |mb_microblaze_0_0_bbox_5        |     1|
|12    |mb_rst_clk_wiz_1_100M_0_bbox_12 |     1|
|13    |mb_xbar_0_bbox_6                |     1|
|14    |IBUF                            |     2|
|15    |OBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1242|
|2     |  mb_i                        |mb                                    |  1239|
|3     |    microblaze_0_axi_periph   |mb_microblaze_0_axi_periph_0          |   374|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_10VHR33 |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 795.262 ; gain = 469.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 795.262 ; gain = 163.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:44 . Memory (MB): peak = 795.262 ; gain = 469.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:50 . Memory (MB): peak = 813.551 ; gain = 494.809
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/1_EE5332/assignment_2/perf_ctr/perf_ctr.runs/synth_1/mb_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_wrapper_utilization_synth.rpt -pb mb_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 813.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 23:01:15 2020...
