

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ClefiaGfn8_label458'
================================================================
* Date:           Mon Dec 12 08:58:16 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  2.650 us|  2.650 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaGfn8_label4  |      263|      263|        24|         24|          1|    10|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 24, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 24, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idx21_i = alloca i32 1"   --->   Operation 27 'alloca' 'idx21_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_assign_2 = alloca i32 1"   --->   Operation 28 'alloca' 'r_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 9, i4 %r_assign_2"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %idx21_i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i.i39"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%idx21_i_load = load i8 %idx21_i" [clefia.c:215]   --->   Operation 32 'load' 'idx21_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fin_2_addr_30 = getelementptr i8 %fin_2, i64 0, i64 1" [clefia.c:121]   --->   Operation 33 'getelementptr' 'fin_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fin_2_addr_31 = getelementptr i8 %fin_2, i64 0, i64 0" [clefia.c:121]   --->   Operation 34 'getelementptr' 'fin_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%idx21_i_cast = zext i8 %idx21_i_load" [clefia.c:215]   --->   Operation 35 'zext' 'idx21_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%con256_addr = getelementptr i8 %con256, i64 0, i64 %idx21_i_cast" [clefia.c:121]   --->   Operation 36 'getelementptr' 'con256_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%fin_2_load = load i5 %fin_2_addr_31" [clefia.c:124]   --->   Operation 37 'load' 'fin_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124]   --->   Operation 38 'load' 'con256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%fin_2_load_1 = load i5 %fin_2_addr_30" [clefia.c:124]   --->   Operation 39 'load' 'fin_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%fin_2_addr_28 = getelementptr i8 %fin_2, i64 0, i64 3" [clefia.c:121]   --->   Operation 40 'getelementptr' 'fin_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%fin_2_addr_29 = getelementptr i8 %fin_2, i64 0, i64 2" [clefia.c:121]   --->   Operation 41 'getelementptr' 'fin_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%fin_2_load = load i5 %fin_2_addr_31" [clefia.c:124]   --->   Operation 42 'load' 'fin_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124]   --->   Operation 43 'load' 'con256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln121_6 = or i8 %idx21_i_load, i8 1" [clefia.c:121]   --->   Operation 44 'or' 'or_ln121_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln121_38 = zext i8 %or_ln121_6" [clefia.c:121]   --->   Operation 45 'zext' 'zext_ln121_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%con256_addr_1 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_38" [clefia.c:121]   --->   Operation 46 'getelementptr' 'con256_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%fin_2_load_1 = load i5 %fin_2_addr_30" [clefia.c:124]   --->   Operation 47 'load' 'fin_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%con256_load_1 = load i9 %con256_addr_1" [clefia.c:124]   --->   Operation 48 'load' 'con256_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%fin_2_load_2 = load i5 %fin_2_addr_29" [clefia.c:124]   --->   Operation 49 'load' 'fin_2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%fin_2_load_3 = load i5 %fin_2_addr_28" [clefia.c:124]   --->   Operation 50 'load' 'fin_2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%fin_2_addr_22 = getelementptr i8 %fin_2, i64 0, i64 9" [clefia.c:121]   --->   Operation 51 'getelementptr' 'fin_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%fin_2_addr_23 = getelementptr i8 %fin_2, i64 0, i64 8" [clefia.c:121]   --->   Operation 52 'getelementptr' 'fin_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%xor_ln124_16 = xor i8 %con256_load, i8 %fin_2_load" [clefia.c:124]   --->   Operation 53 'xor' 'xor_ln124_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%con256_load_1 = load i9 %con256_addr_1" [clefia.c:124]   --->   Operation 54 'load' 'con256_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln121_7 = or i8 %idx21_i_load, i8 2" [clefia.c:121]   --->   Operation 55 'or' 'or_ln121_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln121_39 = zext i8 %or_ln121_7" [clefia.c:121]   --->   Operation 56 'zext' 'zext_ln121_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%con256_addr_2 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_39" [clefia.c:121]   --->   Operation 57 'getelementptr' 'con256_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (2.32ns)   --->   "%fin_2_load_2 = load i5 %fin_2_addr_29" [clefia.c:124]   --->   Operation 58 'load' 'fin_2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%con256_load_2 = load i9 %con256_addr_2" [clefia.c:124]   --->   Operation 59 'load' 'con256_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%fin_2_load_3 = load i5 %fin_2_addr_28" [clefia.c:124]   --->   Operation 60 'load' 'fin_2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124_16" [clefia.c:150->clefia.c:211]   --->   Operation 61 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150->clefia.c:211]   --->   Operation 62 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150->clefia.c:211]   --->   Operation 63 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%fin_2_load_8 = load i5 %fin_2_addr_23" [clefia.c:124]   --->   Operation 64 'load' 'fin_2_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%fin_2_load_9 = load i5 %fin_2_addr_22" [clefia.c:124]   --->   Operation 65 'load' 'fin_2_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%fin_2_addr_20 = getelementptr i8 %fin_2, i64 0, i64 11" [clefia.c:121]   --->   Operation 66 'getelementptr' 'fin_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%fin_2_addr_21 = getelementptr i8 %fin_2, i64 0, i64 10" [clefia.c:121]   --->   Operation 67 'getelementptr' 'fin_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.99ns)   --->   "%xor_ln124_17 = xor i8 %con256_load_1, i8 %fin_2_load_1" [clefia.c:124]   --->   Operation 68 'xor' 'xor_ln124_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%con256_load_2 = load i9 %con256_addr_2" [clefia.c:124]   --->   Operation 69 'load' 'con256_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln121_8 = or i8 %idx21_i_load, i8 3" [clefia.c:121]   --->   Operation 70 'or' 'or_ln121_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln121_41 = zext i8 %or_ln121_8" [clefia.c:121]   --->   Operation 71 'zext' 'zext_ln121_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%con256_addr_3 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_41" [clefia.c:121]   --->   Operation 72 'getelementptr' 'con256_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%con256_load_3 = load i9 %con256_addr_3" [clefia.c:124]   --->   Operation 73 'load' 'con256_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150->clefia.c:211]   --->   Operation 74 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_17" [clefia.c:151->clefia.c:211]   --->   Operation 75 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151->clefia.c:211]   --->   Operation 76 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s1_addr" [clefia.c:151->clefia.c:211]   --->   Operation 77 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 78 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%xor_ln132_5 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 79 'xor' 'xor_ln132_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_5 = select i1 %tmp_75, i8 %xor_ln132_5, i8 %z" [clefia.c:131]   --->   Operation 80 'select' 'select_ln131_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln134_5 = trunc i8 %select_ln131_5" [clefia.c:134]   --->   Operation 81 'trunc' 'trunc_ln134_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 7" [clefia.c:134]   --->   Operation 82 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_5, i1 %tmp_76" [clefia.c:134]   --->   Operation 83 'bitconcatenate' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 6" [clefia.c:131]   --->   Operation 84 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%xor_ln132_6 = xor i8 %x_assign_3, i8 14" [clefia.c:132]   --->   Operation 85 'xor' 'xor_ln132_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_6 = select i1 %tmp_77, i8 %xor_ln132_6, i8 %x_assign_3" [clefia.c:131]   --->   Operation 86 'select' 'select_ln131_6' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln134_6 = trunc i8 %select_ln131_6" [clefia.c:134]   --->   Operation 87 'trunc' 'trunc_ln134_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_6, i32 7" [clefia.c:134]   --->   Operation 88 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (2.32ns)   --->   "%fin_2_load_8 = load i5 %fin_2_addr_23" [clefia.c:124]   --->   Operation 89 'load' 'fin_2_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 90 [1/2] (2.32ns)   --->   "%fin_2_load_9 = load i5 %fin_2_addr_22" [clefia.c:124]   --->   Operation 90 'load' 'fin_2_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%fin_2_load_10 = load i5 %fin_2_addr_21" [clefia.c:124]   --->   Operation 91 'load' 'fin_2_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%fin_2_load_11 = load i5 %fin_2_addr_20" [clefia.c:124]   --->   Operation 92 'load' 'fin_2_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%fin_2_addr_14 = getelementptr i8 %fin_2, i64 0, i64 17" [clefia.c:121]   --->   Operation 93 'getelementptr' 'fin_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%fin_2_addr_15 = getelementptr i8 %fin_2, i64 0, i64 16" [clefia.c:121]   --->   Operation 94 'getelementptr' 'fin_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.99ns)   --->   "%xor_ln124_19 = xor i8 %con256_load_2, i8 %fin_2_load_2" [clefia.c:124]   --->   Operation 95 'xor' 'xor_ln124_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%con256_load_3 = load i9 %con256_addr_3" [clefia.c:124]   --->   Operation 96 'load' 'con256_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s1_addr" [clefia.c:151->clefia.c:211]   --->   Operation 97 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_19" [clefia.c:152->clefia.c:211]   --->   Operation 98 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152->clefia.c:211]   --->   Operation 99 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s0_addr_1" [clefia.c:152->clefia.c:211]   --->   Operation 100 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7" [clefia.c:131]   --->   Operation 101 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_1, i8 14" [clefia.c:132]   --->   Operation 102 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_1" [clefia.c:131]   --->   Operation 103 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 104 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 105 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_66" [clefia.c:134]   --->   Operation 106 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 107 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%xor_ln132_7 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 108 'xor' 'xor_ln132_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_7 = select i1 %tmp_79, i8 %xor_ln132_7, i8 %x_assign_s" [clefia.c:131]   --->   Operation 109 'select' 'select_ln131_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln134_7 = trunc i8 %select_ln131_7" [clefia.c:134]   --->   Operation 110 'trunc' 'trunc_ln134_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 7" [clefia.c:134]   --->   Operation 111 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln212 = or i8 %idx21_i_load, i8 4" [clefia.c:212]   --->   Operation 112 'or' 'or_ln212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln121_42 = zext i8 %or_ln212" [clefia.c:121]   --->   Operation 113 'zext' 'zext_ln121_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%con256_addr_4 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_42" [clefia.c:121]   --->   Operation 114 'getelementptr' 'con256_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (3.25ns)   --->   "%con256_load_4 = load i9 %con256_addr_4" [clefia.c:124]   --->   Operation 115 'load' 'con256_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 116 [1/2] (2.32ns)   --->   "%fin_2_load_10 = load i5 %fin_2_addr_21" [clefia.c:124]   --->   Operation 116 'load' 'fin_2_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 117 [1/2] (2.32ns)   --->   "%fin_2_load_11 = load i5 %fin_2_addr_20" [clefia.c:124]   --->   Operation 117 'load' 'fin_2_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 118 [2/2] (2.32ns)   --->   "%fin_2_load_16 = load i5 %fin_2_addr_15" [clefia.c:124]   --->   Operation 118 'load' 'fin_2_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 119 [2/2] (2.32ns)   --->   "%fin_2_load_17 = load i5 %fin_2_addr_14" [clefia.c:124]   --->   Operation 119 'load' 'fin_2_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%fin_2_addr_12 = getelementptr i8 %fin_2, i64 0, i64 19" [clefia.c:121]   --->   Operation 120 'getelementptr' 'fin_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%fin_2_addr_13 = getelementptr i8 %fin_2, i64 0, i64 18" [clefia.c:121]   --->   Operation 121 'getelementptr' 'fin_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.99ns)   --->   "%xor_ln124_20 = xor i8 %con256_load_3, i8 %fin_2_load_3" [clefia.c:124]   --->   Operation 122 'xor' 'xor_ln124_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s0_addr_1" [clefia.c:152->clefia.c:211]   --->   Operation 123 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_20" [clefia.c:153->clefia.c:211]   --->   Operation 124 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153->clefia.c:211]   --->   Operation 125 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s1_addr_1" [clefia.c:153->clefia.c:211]   --->   Operation 126 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7" [clefia.c:131]   --->   Operation 127 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%xor_ln132_1 = xor i8 %z_2, i8 14" [clefia.c:132]   --->   Operation 128 'xor' 'xor_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_1 = select i1 %tmp_67, i8 %xor_ln132_1, i8 %z_2" [clefia.c:131]   --->   Operation 129 'select' 'select_ln131_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i8 %select_ln131_1" [clefia.c:134]   --->   Operation 130 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 7" [clefia.c:134]   --->   Operation 131 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1, i1 %tmp_68" [clefia.c:134]   --->   Operation 132 'bitconcatenate' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 6" [clefia.c:131]   --->   Operation 133 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%xor_ln132_2 = xor i8 %x_assign_1, i8 14" [clefia.c:132]   --->   Operation 134 'xor' 'xor_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_2 = select i1 %tmp_69, i8 %xor_ln132_2, i8 %x_assign_1" [clefia.c:131]   --->   Operation 135 'select' 'select_ln131_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i8 %select_ln131_2" [clefia.c:134]   --->   Operation 136 'trunc' 'trunc_ln134_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_2, i32 7" [clefia.c:134]   --->   Operation 137 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%con256_load_4 = load i9 %con256_addr_4" [clefia.c:124]   --->   Operation 138 'load' 'con256_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln121_9 = or i8 %idx21_i_load, i8 5" [clefia.c:121]   --->   Operation 139 'or' 'or_ln121_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln121_43 = zext i8 %or_ln121_9" [clefia.c:121]   --->   Operation 140 'zext' 'zext_ln121_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%con256_addr_5 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_43" [clefia.c:121]   --->   Operation 141 'getelementptr' 'con256_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (3.25ns)   --->   "%con256_load_5 = load i9 %con256_addr_5" [clefia.c:124]   --->   Operation 142 'load' 'con256_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 143 [1/2] (2.32ns)   --->   "%fin_2_load_16 = load i5 %fin_2_addr_15" [clefia.c:124]   --->   Operation 143 'load' 'fin_2_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 144 [1/2] (2.32ns)   --->   "%fin_2_load_17 = load i5 %fin_2_addr_14" [clefia.c:124]   --->   Operation 144 'load' 'fin_2_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 145 [2/2] (2.32ns)   --->   "%fin_2_load_18 = load i5 %fin_2_addr_13" [clefia.c:124]   --->   Operation 145 'load' 'fin_2_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 146 [2/2] (2.32ns)   --->   "%fin_2_load_19 = load i5 %fin_2_addr_12" [clefia.c:124]   --->   Operation 146 'load' 'fin_2_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 5.75>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%fin_2_addr_6 = getelementptr i8 %fin_2, i64 0, i64 25" [clefia.c:121]   --->   Operation 147 'getelementptr' 'fin_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%fin_2_addr_7 = getelementptr i8 %fin_2, i64 0, i64 24" [clefia.c:121]   --->   Operation 148 'getelementptr' 'fin_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s1_addr_1" [clefia.c:153->clefia.c:211]   --->   Operation 149 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7" [clefia.c:131]   --->   Operation 150 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%xor_ln132_3 = xor i8 %z_3, i8 14" [clefia.c:132]   --->   Operation 151 'xor' 'xor_ln132_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_3 = select i1 %tmp_71, i8 %xor_ln132_3, i8 %z_3" [clefia.c:131]   --->   Operation 152 'select' 'select_ln131_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i8 %select_ln131_3" [clefia.c:134]   --->   Operation 153 'trunc' 'trunc_ln134_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 7" [clefia.c:134]   --->   Operation 154 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_3, i1 %tmp_72" [clefia.c:134]   --->   Operation 155 'bitconcatenate' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 6" [clefia.c:131]   --->   Operation 156 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%xor_ln132_4 = xor i8 %x_assign_2, i8 14" [clefia.c:132]   --->   Operation 157 'xor' 'xor_ln132_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_4 = select i1 %tmp_73, i8 %xor_ln132_4, i8 %x_assign_2" [clefia.c:131]   --->   Operation 158 'select' 'select_ln131_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln134_4 = trunc i8 %select_ln131_4" [clefia.c:134]   --->   Operation 159 'trunc' 'trunc_ln134_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 7" [clefia.c:134]   --->   Operation 160 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.99ns)   --->   "%xor_ln124_35 = xor i8 %con256_load_4, i8 %fin_2_load_8" [clefia.c:124]   --->   Operation 161 'xor' 'xor_ln124_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/2] (3.25ns)   --->   "%con256_load_5 = load i9 %con256_addr_5" [clefia.c:124]   --->   Operation 162 'load' 'con256_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln121_10 = or i8 %idx21_i_load, i8 6" [clefia.c:121]   --->   Operation 163 'or' 'or_ln121_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln121_44 = zext i8 %or_ln121_10" [clefia.c:121]   --->   Operation 164 'zext' 'zext_ln121_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%con256_addr_6 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_44" [clefia.c:121]   --->   Operation 165 'getelementptr' 'con256_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [2/2] (3.25ns)   --->   "%con256_load_6 = load i9 %con256_addr_6" [clefia.c:124]   --->   Operation 166 'load' 'con256_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124_35" [clefia.c:173->clefia.c:212]   --->   Operation 167 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173->clefia.c:212]   --->   Operation 168 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [2/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s1_addr_2" [clefia.c:173->clefia.c:212]   --->   Operation 169 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 170 [1/2] (2.32ns)   --->   "%fin_2_load_18 = load i5 %fin_2_addr_13" [clefia.c:124]   --->   Operation 170 'load' 'fin_2_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 171 [1/2] (2.32ns)   --->   "%fin_2_load_19 = load i5 %fin_2_addr_12" [clefia.c:124]   --->   Operation 171 'load' 'fin_2_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 172 [2/2] (2.32ns)   --->   "%fin_2_load_24 = load i5 %fin_2_addr_7" [clefia.c:124]   --->   Operation 172 'load' 'fin_2_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 173 [2/2] (2.32ns)   --->   "%fin_2_load_25 = load i5 %fin_2_addr_6" [clefia.c:124]   --->   Operation 173 'load' 'fin_2_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 6.99>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%fin_2_addr_4 = getelementptr i8 %fin_2, i64 0, i64 27" [clefia.c:121]   --->   Operation 174 'getelementptr' 'fin_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%fin_2_addr_5 = getelementptr i8 %fin_2, i64 0, i64 26" [clefia.c:121]   --->   Operation 175 'getelementptr' 'fin_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.99ns)   --->   "%xor_ln124_36 = xor i8 %con256_load_5, i8 %fin_2_load_9" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/2] (3.25ns)   --->   "%con256_load_6 = load i9 %con256_addr_6" [clefia.c:124]   --->   Operation 177 'load' 'con256_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln121_11 = or i8 %idx21_i_load, i8 7" [clefia.c:121]   --->   Operation 178 'or' 'or_ln121_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln121_45 = zext i8 %or_ln121_11" [clefia.c:121]   --->   Operation 179 'zext' 'zext_ln121_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%con256_addr_7 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_45" [clefia.c:121]   --->   Operation 180 'getelementptr' 'con256_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [2/2] (3.25ns)   --->   "%con256_load_7 = load i9 %con256_addr_7" [clefia.c:124]   --->   Operation 181 'load' 'con256_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 182 [1/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s1_addr_2" [clefia.c:173->clefia.c:212]   --->   Operation 182 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_36" [clefia.c:174->clefia.c:212]   --->   Operation 183 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174->clefia.c:212]   --->   Operation 184 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s0_addr_2" [clefia.c:174->clefia.c:212]   --->   Operation 185 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_15)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_4, i32 7" [clefia.c:131]   --->   Operation 186 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_15)   --->   "%xor_ln132_15 = xor i8 %z_4, i8 14" [clefia.c:132]   --->   Operation 187 'xor' 'xor_ln132_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_15 = select i1 %tmp_95, i8 %xor_ln132_15, i8 %z_4" [clefia.c:131]   --->   Operation 188 'select' 'select_ln131_15' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln134_15 = trunc i8 %select_ln131_15" [clefia.c:134]   --->   Operation 189 'trunc' 'trunc_ln134_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 7" [clefia.c:134]   --->   Operation 190 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_15, i1 %tmp_96" [clefia.c:134]   --->   Operation 191 'bitconcatenate' 'x_assign_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_16)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 6" [clefia.c:131]   --->   Operation 192 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_16)   --->   "%xor_ln132_16 = xor i8 %x_assign_9, i8 14" [clefia.c:132]   --->   Operation 193 'xor' 'xor_ln132_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_16 = select i1 %tmp_97, i8 %xor_ln132_16, i8 %x_assign_9" [clefia.c:131]   --->   Operation 194 'select' 'select_ln131_16' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln134_16 = trunc i8 %select_ln131_16" [clefia.c:134]   --->   Operation 195 'trunc' 'trunc_ln134_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 7" [clefia.c:134]   --->   Operation 196 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%x_assign_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_16, i1 %tmp_98" [clefia.c:134]   --->   Operation 197 'bitconcatenate' 'x_assign_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_17)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 6" [clefia.c:131]   --->   Operation 198 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_17)   --->   "%xor_ln132_17 = xor i8 %x_assign_10, i8 14" [clefia.c:132]   --->   Operation 199 'xor' 'xor_ln132_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_17 = select i1 %tmp_99, i8 %xor_ln132_17, i8 %x_assign_10" [clefia.c:131]   --->   Operation 200 'select' 'select_ln131_17' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln134_17 = trunc i8 %select_ln131_17" [clefia.c:134]   --->   Operation 201 'trunc' 'trunc_ln134_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_17, i32 7" [clefia.c:134]   --->   Operation 202 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/2] (2.32ns)   --->   "%fin_2_load_24 = load i5 %fin_2_addr_7" [clefia.c:124]   --->   Operation 203 'load' 'fin_2_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 204 [1/2] (2.32ns)   --->   "%fin_2_load_25 = load i5 %fin_2_addr_6" [clefia.c:124]   --->   Operation 204 'load' 'fin_2_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 205 [2/2] (2.32ns)   --->   "%fin_2_load_26 = load i5 %fin_2_addr_5" [clefia.c:124]   --->   Operation 205 'load' 'fin_2_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 206 [2/2] (2.32ns)   --->   "%fin_2_load_27 = load i5 %fin_2_addr_4" [clefia.c:124]   --->   Operation 206 'load' 'fin_2_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 6.99>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%r_assign_2_load = load i4 %r_assign_2" [clefia.c:210]   --->   Operation 207 'load' 'r_assign_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%fin_2_addr_26 = getelementptr i8 %fin_2, i64 0, i64 5" [clefia.c:121]   --->   Operation 208 'getelementptr' 'fin_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%fin_2_addr_27 = getelementptr i8 %fin_2, i64 0, i64 4" [clefia.c:121]   --->   Operation 209 'getelementptr' 'fin_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [2/2] (2.32ns)   --->   "%fin_2_load_4 = load i5 %fin_2_addr_27" [clefia.c:124]   --->   Operation 210 'load' 'fin_2_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 211 [2/2] (2.32ns)   --->   "%fin_2_load_5 = load i5 %fin_2_addr_26" [clefia.c:124]   --->   Operation 211 'load' 'fin_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 212 [1/1] (0.99ns)   --->   "%xor_ln124_37 = xor i8 %con256_load_6, i8 %fin_2_load_10" [clefia.c:124]   --->   Operation 212 'xor' 'xor_ln124_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/2] (3.25ns)   --->   "%con256_load_7 = load i9 %con256_addr_7" [clefia.c:124]   --->   Operation 213 'load' 'con256_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_9 : Operation 214 [1/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s0_addr_2" [clefia.c:174->clefia.c:212]   --->   Operation 214 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_37" [clefia.c:175->clefia.c:212]   --->   Operation 215 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%clefia_s1_addr_3 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175->clefia.c:212]   --->   Operation 216 'getelementptr' 'clefia_s1_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [2/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s1_addr_3" [clefia.c:175->clefia.c:212]   --->   Operation 217 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_5, i32 7" [clefia.c:131]   --->   Operation 218 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%xor_ln132_8 = xor i8 %z_5, i8 14" [clefia.c:132]   --->   Operation 219 'xor' 'xor_ln132_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_8 = select i1 %tmp_81, i8 %xor_ln132_8, i8 %z_5" [clefia.c:131]   --->   Operation 220 'select' 'select_ln131_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln134_8 = trunc i8 %select_ln131_8" [clefia.c:134]   --->   Operation 221 'trunc' 'trunc_ln134_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 7" [clefia.c:134]   --->   Operation 222 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_8, i1 %tmp_82" [clefia.c:134]   --->   Operation 223 'bitconcatenate' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 6" [clefia.c:131]   --->   Operation 224 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%xor_ln132_9 = xor i8 %x_assign_4, i8 14" [clefia.c:132]   --->   Operation 225 'xor' 'xor_ln132_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_9 = select i1 %tmp_83, i8 %xor_ln132_9, i8 %x_assign_4" [clefia.c:131]   --->   Operation 226 'select' 'select_ln131_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln134_9 = trunc i8 %select_ln131_9" [clefia.c:134]   --->   Operation 227 'trunc' 'trunc_ln134_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 7" [clefia.c:134]   --->   Operation 228 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_9, i1 %tmp_84" [clefia.c:134]   --->   Operation 229 'bitconcatenate' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 6" [clefia.c:131]   --->   Operation 230 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%xor_ln132_10 = xor i8 %x_assign_5, i8 14" [clefia.c:132]   --->   Operation 231 'xor' 'xor_ln132_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_10 = select i1 %tmp_85, i8 %xor_ln132_10, i8 %x_assign_5" [clefia.c:131]   --->   Operation 232 'select' 'select_ln131_10' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln134_10 = trunc i8 %select_ln131_10" [clefia.c:134]   --->   Operation 233 'trunc' 'trunc_ln134_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 7" [clefia.c:134]   --->   Operation 234 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_4, i8 %x_assign_9" [clefia.c:180->clefia.c:212]   --->   Operation 235 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln213 = or i8 %idx21_i_load, i8 8" [clefia.c:213]   --->   Operation 236 'or' 'or_ln213' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln121_46 = zext i8 %or_ln213" [clefia.c:121]   --->   Operation 237 'zext' 'zext_ln121_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%con256_addr_8 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_46" [clefia.c:121]   --->   Operation 238 'getelementptr' 'con256_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [2/2] (3.25ns)   --->   "%con256_load_8 = load i9 %con256_addr_8" [clefia.c:124]   --->   Operation 239 'load' 'con256_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_9 : Operation 240 [1/2] (2.32ns)   --->   "%fin_2_load_26 = load i5 %fin_2_addr_5" [clefia.c:124]   --->   Operation 240 'load' 'fin_2_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 241 [1/2] (2.32ns)   --->   "%fin_2_load_27 = load i5 %fin_2_addr_4" [clefia.c:124]   --->   Operation 241 'load' 'fin_2_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 242 [1/1] (1.30ns)   --->   "%icmp_ln216 = icmp_eq  i4 %r_assign_2_load, i4 0" [clefia.c:216]   --->   Operation 242 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_8, i5 %fin_2_addr_27" [clefia.c:117]   --->   Operation 243 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 244 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_9, i5 %fin_2_addr_26" [clefia.c:117]   --->   Operation 244 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 6.99>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%fin_2_addr_24 = getelementptr i8 %fin_2, i64 0, i64 7" [clefia.c:121]   --->   Operation 245 'getelementptr' 'fin_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%fin_2_addr_25 = getelementptr i8 %fin_2, i64 0, i64 6" [clefia.c:121]   --->   Operation 246 'getelementptr' 'fin_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_2, i1 %tmp_70" [clefia.c:134]   --->   Operation 247 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_4, i1 %tmp_74" [clefia.c:134]   --->   Operation 248 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/2] (2.32ns)   --->   "%fin_2_load_4 = load i5 %fin_2_addr_27" [clefia.c:124]   --->   Operation 249 'load' 'fin_2_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_29)   --->   "%xor_ln124 = xor i8 %fin_2_load_4, i8 %x_assign_2" [clefia.c:124]   --->   Operation 250 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_29)   --->   "%xor_ln124_217 = xor i8 %xor_ln124, i8 %z" [clefia.c:124]   --->   Operation 251 'xor' 'xor_ln124_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_29)   --->   "%xor_ln124_218 = xor i8 %or_ln134_9, i8 %x_assign_s" [clefia.c:124]   --->   Operation 252 'xor' 'xor_ln124_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_29)   --->   "%xor_ln124_219 = xor i8 %xor_ln124_218, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 253 'xor' 'xor_ln124_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_29 = xor i8 %xor_ln124_219, i8 %xor_ln124_217" [clefia.c:124]   --->   Operation 254 'xor' 'xor_ln124_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/2] (2.32ns)   --->   "%fin_2_load_5 = load i5 %fin_2_addr_26" [clefia.c:124]   --->   Operation 255 'load' 'fin_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_30)   --->   "%xor_ln124_220 = xor i8 %fin_2_load_5, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 256 'xor' 'xor_ln124_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_30)   --->   "%xor_ln124_221 = xor i8 %xor_ln124_220, i8 %z_1" [clefia.c:124]   --->   Operation 257 'xor' 'xor_ln124_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_30)   --->   "%xor_ln124_222 = xor i8 %x_assign_1, i8 %x_assign_3" [clefia.c:124]   --->   Operation 258 'xor' 'xor_ln124_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_30)   --->   "%xor_ln124_223 = xor i8 %xor_ln124_222, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 259 'xor' 'xor_ln124_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_30 = xor i8 %xor_ln124_223, i8 %xor_ln124_221" [clefia.c:124]   --->   Operation 260 'xor' 'xor_ln124_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [2/2] (2.32ns)   --->   "%fin_2_load_6 = load i5 %fin_2_addr_25" [clefia.c:124]   --->   Operation 261 'load' 'fin_2_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 262 [2/2] (2.32ns)   --->   "%fin_2_load_7 = load i5 %fin_2_addr_24" [clefia.c:124]   --->   Operation 262 'load' 'fin_2_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 263 [1/1] (0.99ns)   --->   "%xor_ln124_38 = xor i8 %con256_load_7, i8 %fin_2_load_11" [clefia.c:124]   --->   Operation 263 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s1_addr_3" [clefia.c:175->clefia.c:212]   --->   Operation 264 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_38" [clefia.c:176->clefia.c:212]   --->   Operation 265 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%clefia_s0_addr_3 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176->clefia.c:212]   --->   Operation 266 'getelementptr' 'clefia_s0_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [2/2] (3.25ns)   --->   "%z_7 = load i8 %clefia_s0_addr_3" [clefia.c:176->clefia.c:212]   --->   Operation 267 'load' 'z_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_6, i32 7" [clefia.c:131]   --->   Operation 268 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%xor_ln132_11 = xor i8 %z_6, i8 14" [clefia.c:132]   --->   Operation 269 'xor' 'xor_ln132_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_11 = select i1 %tmp_87, i8 %xor_ln132_11, i8 %z_6" [clefia.c:131]   --->   Operation 270 'select' 'select_ln131_11' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln134_11 = trunc i8 %select_ln131_11" [clefia.c:134]   --->   Operation 271 'trunc' 'trunc_ln134_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 7" [clefia.c:134]   --->   Operation 272 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_11, i1 %tmp_88" [clefia.c:134]   --->   Operation 273 'bitconcatenate' 'x_assign_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_18)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 6" [clefia.c:131]   --->   Operation 274 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_18)   --->   "%xor_ln132_18 = xor i8 %x_assign_6, i8 14" [clefia.c:132]   --->   Operation 275 'xor' 'xor_ln132_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_18 = select i1 %tmp_101, i8 %xor_ln132_18, i8 %x_assign_6" [clefia.c:131]   --->   Operation 276 'select' 'select_ln131_18' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln134_18 = trunc i8 %select_ln131_18" [clefia.c:134]   --->   Operation 277 'trunc' 'trunc_ln134_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 7" [clefia.c:134]   --->   Operation 278 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%x_assign_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_18, i1 %tmp_102" [clefia.c:134]   --->   Operation 279 'bitconcatenate' 'x_assign_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_19)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 6" [clefia.c:131]   --->   Operation 280 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_19)   --->   "%xor_ln132_19 = xor i8 %x_assign_11, i8 14" [clefia.c:132]   --->   Operation 281 'xor' 'xor_ln132_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_19 = select i1 %tmp_103, i8 %xor_ln132_19, i8 %x_assign_11" [clefia.c:131]   --->   Operation 282 'select' 'select_ln131_19' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln134_19 = trunc i8 %select_ln131_19" [clefia.c:134]   --->   Operation 283 'trunc' 'trunc_ln134_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 7" [clefia.c:134]   --->   Operation 284 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/2] (3.25ns)   --->   "%con256_load_8 = load i9 %con256_addr_8" [clefia.c:124]   --->   Operation 285 'load' 'con256_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln121_12 = or i8 %idx21_i_load, i8 9" [clefia.c:121]   --->   Operation 286 'or' 'or_ln121_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln121_47 = zext i8 %or_ln121_12" [clefia.c:121]   --->   Operation 287 'zext' 'zext_ln121_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%con256_addr_9 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_47" [clefia.c:121]   --->   Operation 288 'getelementptr' 'con256_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [2/2] (3.25ns)   --->   "%con256_load_9 = load i9 %con256_addr_9" [clefia.c:124]   --->   Operation 289 'load' 'con256_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_10 : Operation 290 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_10, i5 %fin_2_addr_25" [clefia.c:117]   --->   Operation 290 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 291 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_11, i5 %fin_2_addr_24" [clefia.c:117]   --->   Operation 291 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 6.99>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%fin_2_addr_18 = getelementptr i8 %fin_2, i64 0, i64 13" [clefia.c:121]   --->   Operation 292 'getelementptr' 'fin_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%fin_2_addr_19 = getelementptr i8 %fin_2, i64 0, i64 12" [clefia.c:121]   --->   Operation 293 'getelementptr' 'fin_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln134_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_6, i1 %tmp_78" [clefia.c:134]   --->   Operation 294 'bitconcatenate' 'or_ln134_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_7, i1 %tmp_80" [clefia.c:134]   --->   Operation 295 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/2] (2.32ns)   --->   "%fin_2_load_6 = load i5 %fin_2_addr_25" [clefia.c:124]   --->   Operation 296 'load' 'fin_2_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_224 = xor i8 %fin_2_load_6, i8 %or_ln134_s" [clefia.c:124]   --->   Operation 297 'xor' 'xor_ln124_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_225 = xor i8 %xor_ln124_224, i8 %z_2" [clefia.c:124]   --->   Operation 298 'xor' 'xor_ln124_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_226 = xor i8 %or_ln134_8, i8 %x_assign_s" [clefia.c:124]   --->   Operation 299 'xor' 'xor_ln124_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_227 = xor i8 %xor_ln124_226, i8 %x_assign_2" [clefia.c:124]   --->   Operation 300 'xor' 'xor_ln124_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_33 = xor i8 %xor_ln124_227, i8 %xor_ln124_225" [clefia.c:124]   --->   Operation 301 'xor' 'xor_ln124_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/2] (2.32ns)   --->   "%fin_2_load_7 = load i5 %fin_2_addr_24" [clefia.c:124]   --->   Operation 302 'load' 'fin_2_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_228 = xor i8 %fin_2_load_7, i8 %or_ln134_s" [clefia.c:124]   --->   Operation 303 'xor' 'xor_ln124_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_229 = xor i8 %xor_ln124_228, i8 %z_3" [clefia.c:124]   --->   Operation 304 'xor' 'xor_ln124_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_230 = xor i8 %x_assign_3, i8 %or_ln134_8" [clefia.c:124]   --->   Operation 305 'xor' 'xor_ln124_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_231 = xor i8 %xor_ln124_230, i8 %x_assign_1" [clefia.c:124]   --->   Operation 306 'xor' 'xor_ln124_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_34 = xor i8 %xor_ln124_231, i8 %xor_ln124_229" [clefia.c:124]   --->   Operation 307 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/2] (3.25ns)   --->   "%z_7 = load i8 %clefia_s0_addr_3" [clefia.c:176->clefia.c:212]   --->   Operation 308 'load' 'z_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_12)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_7, i32 7" [clefia.c:131]   --->   Operation 309 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_12)   --->   "%xor_ln132_12 = xor i8 %z_7, i8 14" [clefia.c:132]   --->   Operation 310 'xor' 'xor_ln132_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_12 = select i1 %tmp_89, i8 %xor_ln132_12, i8 %z_7" [clefia.c:131]   --->   Operation 311 'select' 'select_ln131_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln134_12 = trunc i8 %select_ln131_12" [clefia.c:134]   --->   Operation 312 'trunc' 'trunc_ln134_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 7" [clefia.c:134]   --->   Operation 313 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_12, i1 %tmp_90" [clefia.c:134]   --->   Operation 314 'bitconcatenate' 'x_assign_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_13)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 6" [clefia.c:131]   --->   Operation 315 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_13)   --->   "%xor_ln132_13 = xor i8 %x_assign_7, i8 14" [clefia.c:132]   --->   Operation 316 'xor' 'xor_ln132_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_13 = select i1 %tmp_91, i8 %xor_ln132_13, i8 %x_assign_7" [clefia.c:131]   --->   Operation 317 'select' 'select_ln131_13' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln134_13 = trunc i8 %select_ln131_13" [clefia.c:134]   --->   Operation 318 'trunc' 'trunc_ln134_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 7" [clefia.c:134]   --->   Operation 319 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_13, i1 %tmp_92" [clefia.c:134]   --->   Operation 320 'bitconcatenate' 'x_assign_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_14)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 6" [clefia.c:131]   --->   Operation 321 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_14)   --->   "%xor_ln132_14 = xor i8 %x_assign_8, i8 14" [clefia.c:132]   --->   Operation 322 'xor' 'xor_ln132_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_14 = select i1 %tmp_93, i8 %xor_ln132_14, i8 %x_assign_8" [clefia.c:131]   --->   Operation 323 'select' 'select_ln131_14' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln134_14 = trunc i8 %select_ln131_14" [clefia.c:134]   --->   Operation 324 'trunc' 'trunc_ln134_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 7" [clefia.c:134]   --->   Operation 325 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [2/2] (2.32ns)   --->   "%fin_2_load_12 = load i5 %fin_2_addr_19" [clefia.c:124]   --->   Operation 326 'load' 'fin_2_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 327 [2/2] (2.32ns)   --->   "%fin_2_load_13 = load i5 %fin_2_addr_18" [clefia.c:124]   --->   Operation 327 'load' 'fin_2_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 328 [1/1] (0.99ns)   --->   "%xor_ln124_53 = xor i8 %con256_load_8, i8 %fin_2_load_16" [clefia.c:124]   --->   Operation 328 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/2] (3.25ns)   --->   "%con256_load_9 = load i9 %con256_addr_9" [clefia.c:124]   --->   Operation 329 'load' 'con256_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln121_13 = or i8 %idx21_i_load, i8 10" [clefia.c:121]   --->   Operation 330 'or' 'or_ln121_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln121_48 = zext i8 %or_ln121_13" [clefia.c:121]   --->   Operation 331 'zext' 'zext_ln121_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%con256_addr_10 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_48" [clefia.c:121]   --->   Operation 332 'getelementptr' 'con256_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [2/2] (3.25ns)   --->   "%con256_load_10 = load i9 %con256_addr_10" [clefia.c:124]   --->   Operation 333 'load' 'con256_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i8 %xor_ln124_53" [clefia.c:150->clefia.c:213]   --->   Operation 334 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%clefia_s0_addr_4 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_1" [clefia.c:150->clefia.c:213]   --->   Operation 335 'getelementptr' 'clefia_s0_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [2/2] (3.25ns)   --->   "%z_8 = load i8 %clefia_s0_addr_4" [clefia.c:150->clefia.c:213]   --->   Operation 336 'load' 'z_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 337 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_16, i5 %fin_2_addr_19" [clefia.c:117]   --->   Operation 337 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 338 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_17, i5 %fin_2_addr_18" [clefia.c:117]   --->   Operation 338 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 5.75>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%fin_2_addr_16 = getelementptr i8 %fin_2, i64 0, i64 15" [clefia.c:121]   --->   Operation 339 'getelementptr' 'fin_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%fin_2_addr_17 = getelementptr i8 %fin_2, i64 0, i64 14" [clefia.c:121]   --->   Operation 340 'getelementptr' 'fin_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln134_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_10, i1 %tmp_86" [clefia.c:134]   --->   Operation 341 'bitconcatenate' 'or_ln134_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%or_ln134_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_14, i1 %tmp_94" [clefia.c:134]   --->   Operation 342 'bitconcatenate' 'or_ln134_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln134_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_17, i1 %tmp_100" [clefia.c:134]   --->   Operation 343 'bitconcatenate' 'or_ln134_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_19, i1 %tmp_104" [clefia.c:134]   --->   Operation 344 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/2] (2.32ns)   --->   "%fin_2_load_12 = load i5 %fin_2_addr_19" [clefia.c:124]   --->   Operation 345 'load' 'fin_2_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_232 = xor i8 %fin_2_load_12, i8 %x_assign_7" [clefia.c:124]   --->   Operation 346 'xor' 'xor_ln124_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_233 = xor i8 %xor_ln124_232, i8 %z_4" [clefia.c:124]   --->   Operation 347 'xor' 'xor_ln124_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_234 = xor i8 %or_ln134_2, i8 %x_assign_6" [clefia.c:124]   --->   Operation 348 'xor' 'xor_ln124_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_235 = xor i8 %xor_ln124_234, i8 %or_ln134_1" [clefia.c:124]   --->   Operation 349 'xor' 'xor_ln124_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_47 = xor i8 %xor_ln124_235, i8 %xor_ln124_233" [clefia.c:124]   --->   Operation 350 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/2] (2.32ns)   --->   "%fin_2_load_13 = load i5 %fin_2_addr_18" [clefia.c:124]   --->   Operation 351 'load' 'fin_2_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_236 = xor i8 %fin_2_load_13, i8 %x_assign_7" [clefia.c:124]   --->   Operation 352 'xor' 'xor_ln124_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_237 = xor i8 %xor_ln124_236, i8 %z_5" [clefia.c:124]   --->   Operation 353 'xor' 'xor_ln124_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_238 = xor i8 %or_ln134_3, i8 %x_assign_6" [clefia.c:124]   --->   Operation 354 'xor' 'xor_ln124_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_239 = xor i8 %xor_ln124_237, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 355 'xor' 'xor_ln124_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_48 = xor i8 %xor_ln124_239, i8 %xor_ln124_238" [clefia.c:124]   --->   Operation 356 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [2/2] (2.32ns)   --->   "%fin_2_load_14 = load i5 %fin_2_addr_17" [clefia.c:124]   --->   Operation 357 'load' 'fin_2_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 358 [2/2] (2.32ns)   --->   "%fin_2_load_15 = load i5 %fin_2_addr_16" [clefia.c:124]   --->   Operation 358 'load' 'fin_2_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 359 [1/1] (0.99ns)   --->   "%xor_ln124_54 = xor i8 %con256_load_9, i8 %fin_2_load_17" [clefia.c:124]   --->   Operation 359 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [1/2] (3.25ns)   --->   "%con256_load_10 = load i9 %con256_addr_10" [clefia.c:124]   --->   Operation 360 'load' 'con256_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln121_14 = or i8 %idx21_i_load, i8 11" [clefia.c:121]   --->   Operation 361 'or' 'or_ln121_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln121_49 = zext i8 %or_ln121_14" [clefia.c:121]   --->   Operation 362 'zext' 'zext_ln121_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%con256_addr_11 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_49" [clefia.c:121]   --->   Operation 363 'getelementptr' 'con256_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [2/2] (3.25ns)   --->   "%con256_load_11 = load i9 %con256_addr_11" [clefia.c:124]   --->   Operation 364 'load' 'con256_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_12 : Operation 365 [1/2] (3.25ns)   --->   "%z_8 = load i8 %clefia_s0_addr_4" [clefia.c:150->clefia.c:213]   --->   Operation 365 'load' 'z_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i8 %xor_ln124_54" [clefia.c:151->clefia.c:213]   --->   Operation 366 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%clefia_s1_addr_4 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_1" [clefia.c:151->clefia.c:213]   --->   Operation 367 'getelementptr' 'clefia_s1_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [2/2] (3.25ns)   --->   "%z_9 = load i8 %clefia_s1_addr_4" [clefia.c:151->clefia.c:213]   --->   Operation 368 'load' 'z_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_25)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_8, i32 7" [clefia.c:131]   --->   Operation 369 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_25)   --->   "%xor_ln132_25 = xor i8 %z_8, i8 14" [clefia.c:132]   --->   Operation 370 'xor' 'xor_ln132_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_25 = select i1 %tmp_115, i8 %xor_ln132_25, i8 %z_8" [clefia.c:131]   --->   Operation 371 'select' 'select_ln131_25' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln134_25 = trunc i8 %select_ln131_25" [clefia.c:134]   --->   Operation 372 'trunc' 'trunc_ln134_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 7" [clefia.c:134]   --->   Operation 373 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%x_assign_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_25, i1 %tmp_116" [clefia.c:134]   --->   Operation 374 'bitconcatenate' 'x_assign_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_26)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 6" [clefia.c:131]   --->   Operation 375 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_26)   --->   "%xor_ln132_26 = xor i8 %x_assign_15, i8 14" [clefia.c:132]   --->   Operation 376 'xor' 'xor_ln132_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 377 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_26 = select i1 %tmp_117, i8 %xor_ln132_26, i8 %x_assign_15" [clefia.c:131]   --->   Operation 377 'select' 'select_ln131_26' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln134_26 = trunc i8 %select_ln131_26" [clefia.c:134]   --->   Operation 378 'trunc' 'trunc_ln134_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 7" [clefia.c:134]   --->   Operation 379 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_18, i5 %fin_2_addr_17" [clefia.c:117]   --->   Operation 380 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 381 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_19, i5 %fin_2_addr_16" [clefia.c:117]   --->   Operation 381 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 5.75>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%fin_2_addr_10 = getelementptr i8 %fin_2, i64 0, i64 21" [clefia.c:121]   --->   Operation 382 'getelementptr' 'fin_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%fin_2_addr_11 = getelementptr i8 %fin_2, i64 0, i64 20" [clefia.c:121]   --->   Operation 383 'getelementptr' 'fin_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [1/2] (2.32ns)   --->   "%fin_2_load_14 = load i5 %fin_2_addr_17" [clefia.c:124]   --->   Operation 384 'load' 'fin_2_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_240 = xor i8 %z_6, i8 %fin_2_load_14" [clefia.c:124]   --->   Operation 385 'xor' 'xor_ln124_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_241 = xor i8 %or_ln134_2, i8 %xor_ln180" [clefia.c:124]   --->   Operation 386 'xor' 'xor_ln124_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_242 = xor i8 %xor_ln124_240, i8 %or_ln134_1" [clefia.c:124]   --->   Operation 387 'xor' 'xor_ln124_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_49 = xor i8 %xor_ln124_242, i8 %xor_ln124_241" [clefia.c:124]   --->   Operation 388 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 389 [1/2] (2.32ns)   --->   "%fin_2_load_15 = load i5 %fin_2_addr_16" [clefia.c:124]   --->   Operation 389 'load' 'fin_2_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_243 = xor i8 %z_7, i8 %fin_2_load_15" [clefia.c:124]   --->   Operation 390 'xor' 'xor_ln124_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_244 = xor i8 %or_ln134_4, i8 %xor_ln180" [clefia.c:124]   --->   Operation 391 'xor' 'xor_ln124_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_245 = xor i8 %xor_ln124_243, i8 %or_ln134_3" [clefia.c:124]   --->   Operation 392 'xor' 'xor_ln124_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_50 = xor i8 %xor_ln124_245, i8 %xor_ln124_244" [clefia.c:124]   --->   Operation 393 'xor' 'xor_ln124_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [1/1] (0.99ns)   --->   "%xor_ln124_55 = xor i8 %con256_load_10, i8 %fin_2_load_18" [clefia.c:124]   --->   Operation 394 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/2] (3.25ns)   --->   "%con256_load_11 = load i9 %con256_addr_11" [clefia.c:124]   --->   Operation 395 'load' 'con256_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_13 : Operation 396 [1/2] (3.25ns)   --->   "%z_9 = load i8 %clefia_s1_addr_4" [clefia.c:151->clefia.c:213]   --->   Operation 396 'load' 'z_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i8 %xor_ln124_55" [clefia.c:152->clefia.c:213]   --->   Operation 397 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%clefia_s0_addr_5 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_1" [clefia.c:152->clefia.c:213]   --->   Operation 398 'getelementptr' 'clefia_s0_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 399 [2/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr_5" [clefia.c:152->clefia.c:213]   --->   Operation 399 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_20)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_9, i32 7" [clefia.c:131]   --->   Operation 400 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_20)   --->   "%xor_ln132_20 = xor i8 %z_9, i8 14" [clefia.c:132]   --->   Operation 401 'xor' 'xor_ln132_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_20 = select i1 %tmp_105, i8 %xor_ln132_20, i8 %z_9" [clefia.c:131]   --->   Operation 402 'select' 'select_ln131_20' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln134_20 = trunc i8 %select_ln131_20" [clefia.c:134]   --->   Operation 403 'trunc' 'trunc_ln134_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 7" [clefia.c:134]   --->   Operation 404 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%x_assign_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_20, i1 %tmp_106" [clefia.c:134]   --->   Operation 405 'bitconcatenate' 'x_assign_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_27)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 6" [clefia.c:131]   --->   Operation 406 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_27)   --->   "%xor_ln132_27 = xor i8 %x_assign_12, i8 14" [clefia.c:132]   --->   Operation 407 'xor' 'xor_ln132_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_27 = select i1 %tmp_119, i8 %xor_ln132_27, i8 %x_assign_12" [clefia.c:131]   --->   Operation 408 'select' 'select_ln131_27' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln134_27 = trunc i8 %select_ln131_27" [clefia.c:134]   --->   Operation 409 'trunc' 'trunc_ln134_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 7" [clefia.c:134]   --->   Operation 410 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 411 [2/2] (2.32ns)   --->   "%fin_2_load_20 = load i5 %fin_2_addr_11" [clefia.c:124]   --->   Operation 411 'load' 'fin_2_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 412 [2/2] (2.32ns)   --->   "%fin_2_load_21 = load i5 %fin_2_addr_10" [clefia.c:124]   --->   Operation 412 'load' 'fin_2_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln214 = or i8 %idx21_i_load, i8 12" [clefia.c:214]   --->   Operation 413 'or' 'or_ln214' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln121_50 = zext i8 %or_ln214" [clefia.c:121]   --->   Operation 414 'zext' 'zext_ln121_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%con256_addr_12 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_50" [clefia.c:121]   --->   Operation 415 'getelementptr' 'con256_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 416 [2/2] (3.25ns)   --->   "%con256_load_12 = load i9 %con256_addr_12" [clefia.c:124]   --->   Operation 416 'load' 'con256_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_13 : Operation 417 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_24, i5 %fin_2_addr_11" [clefia.c:117]   --->   Operation 417 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 418 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_25, i5 %fin_2_addr_10" [clefia.c:117]   --->   Operation 418 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 5.75>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%fin_2_addr_8 = getelementptr i8 %fin_2, i64 0, i64 23" [clefia.c:121]   --->   Operation 419 'getelementptr' 'fin_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%fin_2_addr_9 = getelementptr i8 %fin_2, i64 0, i64 22" [clefia.c:121]   --->   Operation 420 'getelementptr' 'fin_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.99ns)   --->   "%xor_ln124_56 = xor i8 %con256_load_11, i8 %fin_2_load_19" [clefia.c:124]   --->   Operation 421 'xor' 'xor_ln124_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 422 [1/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr_5" [clefia.c:152->clefia.c:213]   --->   Operation 422 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i8 %xor_ln124_56" [clefia.c:153->clefia.c:213]   --->   Operation 423 'zext' 'zext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%clefia_s1_addr_5 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_1" [clefia.c:153->clefia.c:213]   --->   Operation 424 'getelementptr' 'clefia_s1_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 425 [2/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_5" [clefia.c:153->clefia.c:213]   --->   Operation 425 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_21)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_10, i32 7" [clefia.c:131]   --->   Operation 426 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_21)   --->   "%xor_ln132_21 = xor i8 %z_10, i8 14" [clefia.c:132]   --->   Operation 427 'xor' 'xor_ln132_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_21 = select i1 %tmp_107, i8 %xor_ln132_21, i8 %z_10" [clefia.c:131]   --->   Operation 428 'select' 'select_ln131_21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln134_21 = trunc i8 %select_ln131_21" [clefia.c:134]   --->   Operation 429 'trunc' 'trunc_ln134_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 7" [clefia.c:134]   --->   Operation 430 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%x_assign_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_21, i1 %tmp_108" [clefia.c:134]   --->   Operation 431 'bitconcatenate' 'x_assign_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_22)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 6" [clefia.c:131]   --->   Operation 432 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_22)   --->   "%xor_ln132_22 = xor i8 %x_assign_13, i8 14" [clefia.c:132]   --->   Operation 433 'xor' 'xor_ln132_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 434 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_22 = select i1 %tmp_109, i8 %xor_ln132_22, i8 %x_assign_13" [clefia.c:131]   --->   Operation 434 'select' 'select_ln131_22' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln134_22 = trunc i8 %select_ln131_22" [clefia.c:134]   --->   Operation 435 'trunc' 'trunc_ln134_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_22, i32 7" [clefia.c:134]   --->   Operation 436 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 437 [1/2] (2.32ns)   --->   "%fin_2_load_20 = load i5 %fin_2_addr_11" [clefia.c:124]   --->   Operation 437 'load' 'fin_2_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 438 [1/2] (2.32ns)   --->   "%fin_2_load_21 = load i5 %fin_2_addr_10" [clefia.c:124]   --->   Operation 438 'load' 'fin_2_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 439 [2/2] (2.32ns)   --->   "%fin_2_load_22 = load i5 %fin_2_addr_9" [clefia.c:124]   --->   Operation 439 'load' 'fin_2_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 440 [2/2] (2.32ns)   --->   "%fin_2_load_23 = load i5 %fin_2_addr_8" [clefia.c:124]   --->   Operation 440 'load' 'fin_2_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 441 [1/2] (3.25ns)   --->   "%con256_load_12 = load i9 %con256_addr_12" [clefia.c:124]   --->   Operation 441 'load' 'con256_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln121_15 = or i8 %idx21_i_load, i8 13" [clefia.c:121]   --->   Operation 442 'or' 'or_ln121_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln121_51 = zext i8 %or_ln121_15" [clefia.c:121]   --->   Operation 443 'zext' 'zext_ln121_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%con256_addr_13 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_51" [clefia.c:121]   --->   Operation 444 'getelementptr' 'con256_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 445 [2/2] (3.25ns)   --->   "%con256_load_13 = load i9 %con256_addr_13" [clefia.c:124]   --->   Operation 445 'load' 'con256_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_14 : Operation 446 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_26, i5 %fin_2_addr_9" [clefia.c:117]   --->   Operation 446 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 447 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_27, i5 %fin_2_addr_8" [clefia.c:117]   --->   Operation 447 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 6.74>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%fin_2_addr_2 = getelementptr i8 %fin_2, i64 0, i64 29" [clefia.c:121]   --->   Operation 448 'getelementptr' 'fin_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%fin_2_addr_3 = getelementptr i8 %fin_2, i64 0, i64 28" [clefia.c:121]   --->   Operation 449 'getelementptr' 'fin_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 450 [1/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_5" [clefia.c:153->clefia.c:213]   --->   Operation 450 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln134_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_22, i1 %tmp_110" [clefia.c:134]   --->   Operation 451 'bitconcatenate' 'or_ln134_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_23)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_11, i32 7" [clefia.c:131]   --->   Operation 452 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_23)   --->   "%xor_ln132_23 = xor i8 %z_11, i8 14" [clefia.c:132]   --->   Operation 453 'xor' 'xor_ln132_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_23 = select i1 %tmp_111, i8 %xor_ln132_23, i8 %z_11" [clefia.c:131]   --->   Operation 454 'select' 'select_ln131_23' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln134_23 = trunc i8 %select_ln131_23" [clefia.c:134]   --->   Operation 455 'trunc' 'trunc_ln134_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 7" [clefia.c:134]   --->   Operation 456 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%x_assign_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_23, i1 %tmp_112" [clefia.c:134]   --->   Operation 457 'bitconcatenate' 'x_assign_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_24)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 6" [clefia.c:131]   --->   Operation 458 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_24)   --->   "%xor_ln132_24 = xor i8 %x_assign_14, i8 14" [clefia.c:132]   --->   Operation 459 'xor' 'xor_ln132_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 460 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_24 = select i1 %tmp_113, i8 %xor_ln132_24, i8 %x_assign_14" [clefia.c:131]   --->   Operation 460 'select' 'select_ln131_24' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln134_24 = trunc i8 %select_ln131_24" [clefia.c:134]   --->   Operation 461 'trunc' 'trunc_ln134_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_24, i32 7" [clefia.c:134]   --->   Operation 462 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln134_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_24, i1 %tmp_114" [clefia.c:134]   --->   Operation 463 'bitconcatenate' 'or_ln134_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%or_ln134_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_26, i1 %tmp_118" [clefia.c:134]   --->   Operation 464 'bitconcatenate' 'or_ln134_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln134_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_27, i1 %tmp_120" [clefia.c:134]   --->   Operation 465 'bitconcatenate' 'or_ln134_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%xor_ln124_246 = xor i8 %fin_2_load_20, i8 %x_assign_14" [clefia.c:124]   --->   Operation 466 'xor' 'xor_ln124_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%xor_ln124_247 = xor i8 %xor_ln124_246, i8 %z_8" [clefia.c:124]   --->   Operation 467 'xor' 'xor_ln124_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%xor_ln124_248 = xor i8 %or_ln134_5, i8 %x_assign_12" [clefia.c:124]   --->   Operation 468 'xor' 'xor_ln124_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%xor_ln124_249 = xor i8 %xor_ln124_248, i8 %or_ln134_6" [clefia.c:124]   --->   Operation 469 'xor' 'xor_ln124_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_57 = xor i8 %xor_ln124_249, i8 %xor_ln124_247" [clefia.c:124]   --->   Operation 470 'xor' 'xor_ln124_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%xor_ln124_250 = xor i8 %fin_2_load_21, i8 %or_ln134_5" [clefia.c:124]   --->   Operation 471 'xor' 'xor_ln124_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%xor_ln124_251 = xor i8 %xor_ln124_250, i8 %z_9" [clefia.c:124]   --->   Operation 472 'xor' 'xor_ln124_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%xor_ln124_252 = xor i8 %x_assign_13, i8 %x_assign_15" [clefia.c:124]   --->   Operation 473 'xor' 'xor_ln124_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%xor_ln124_253 = xor i8 %xor_ln124_252, i8 %or_ln134_6" [clefia.c:124]   --->   Operation 474 'xor' 'xor_ln124_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_58 = xor i8 %xor_ln124_253, i8 %xor_ln124_251" [clefia.c:124]   --->   Operation 475 'xor' 'xor_ln124_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 476 [1/2] (2.32ns)   --->   "%fin_2_load_22 = load i5 %fin_2_addr_9" [clefia.c:124]   --->   Operation 476 'load' 'fin_2_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_59)   --->   "%xor_ln124_254 = xor i8 %fin_2_load_22, i8 %or_ln134_11" [clefia.c:124]   --->   Operation 477 'xor' 'xor_ln124_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_59)   --->   "%xor_ln124_255 = xor i8 %xor_ln124_254, i8 %z_10" [clefia.c:124]   --->   Operation 478 'xor' 'xor_ln124_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_59)   --->   "%xor_ln124_256 = xor i8 %or_ln134_10, i8 %x_assign_12" [clefia.c:124]   --->   Operation 479 'xor' 'xor_ln124_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_59)   --->   "%xor_ln124_257 = xor i8 %xor_ln124_256, i8 %x_assign_14" [clefia.c:124]   --->   Operation 480 'xor' 'xor_ln124_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_59 = xor i8 %xor_ln124_257, i8 %xor_ln124_255" [clefia.c:124]   --->   Operation 481 'xor' 'xor_ln124_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 482 [1/2] (2.32ns)   --->   "%fin_2_load_23 = load i5 %fin_2_addr_8" [clefia.c:124]   --->   Operation 482 'load' 'fin_2_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_60)   --->   "%xor_ln124_258 = xor i8 %fin_2_load_23, i8 %or_ln134_11" [clefia.c:124]   --->   Operation 483 'xor' 'xor_ln124_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_60)   --->   "%xor_ln124_259 = xor i8 %xor_ln124_258, i8 %z_11" [clefia.c:124]   --->   Operation 484 'xor' 'xor_ln124_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_60)   --->   "%xor_ln124_260 = xor i8 %x_assign_15, i8 %or_ln134_10" [clefia.c:124]   --->   Operation 485 'xor' 'xor_ln124_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_60)   --->   "%xor_ln124_261 = xor i8 %xor_ln124_260, i8 %x_assign_13" [clefia.c:124]   --->   Operation 486 'xor' 'xor_ln124_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_60 = xor i8 %xor_ln124_261, i8 %xor_ln124_259" [clefia.c:124]   --->   Operation 487 'xor' 'xor_ln124_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 488 [1/1] (0.99ns)   --->   "%xor_ln124_61 = xor i8 %con256_load_12, i8 %fin_2_load_24" [clefia.c:124]   --->   Operation 488 'xor' 'xor_ln124_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/2] (3.25ns)   --->   "%con256_load_13 = load i9 %con256_addr_13" [clefia.c:124]   --->   Operation 489 'load' 'con256_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "%or_ln121_16 = or i8 %idx21_i_load, i8 14" [clefia.c:121]   --->   Operation 490 'or' 'or_ln121_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln121_52 = zext i8 %or_ln121_16" [clefia.c:121]   --->   Operation 491 'zext' 'zext_ln121_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%con256_addr_14 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_52" [clefia.c:121]   --->   Operation 492 'getelementptr' 'con256_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 493 [2/2] (3.25ns)   --->   "%con256_load_14 = load i9 %con256_addr_14" [clefia.c:124]   --->   Operation 493 'load' 'con256_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i8 %xor_ln124_61" [clefia.c:173->clefia.c:214]   --->   Operation 494 'zext' 'zext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%clefia_s1_addr_6 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_1" [clefia.c:173->clefia.c:214]   --->   Operation 495 'getelementptr' 'clefia_s1_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [2/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s1_addr_6" [clefia.c:173->clefia.c:214]   --->   Operation 496 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 497 [2/2] (2.32ns)   --->   "%fin_2_load_28 = load i5 %fin_2_addr_3" [clefia.c:124]   --->   Operation 497 'load' 'fin_2_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 498 [2/2] (2.32ns)   --->   "%fin_2_load_29 = load i5 %fin_2_addr_2" [clefia.c:124]   --->   Operation 498 'load' 'fin_2_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 499 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load, i5 %fin_2_addr_3" [clefia.c:117]   --->   Operation 499 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 500 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_1, i5 %fin_2_addr_2" [clefia.c:117]   --->   Operation 500 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 6.99>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%fin_2_addr = getelementptr i8 %fin_2, i64 0, i64 31" [clefia.c:121]   --->   Operation 501 'getelementptr' 'fin_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 502 [1/1] (0.00ns)   --->   "%fin_2_addr_1 = getelementptr i8 %fin_2, i64 0, i64 30" [clefia.c:121]   --->   Operation 502 'getelementptr' 'fin_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 503 [1/1] (0.99ns)   --->   "%xor_ln124_62 = xor i8 %con256_load_13, i8 %fin_2_load_25" [clefia.c:124]   --->   Operation 503 'xor' 'xor_ln124_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 504 [1/2] (3.25ns)   --->   "%con256_load_14 = load i9 %con256_addr_14" [clefia.c:124]   --->   Operation 504 'load' 'con256_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln121_17 = or i8 %idx21_i_load, i8 15" [clefia.c:121]   --->   Operation 505 'or' 'or_ln121_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln121_53 = zext i8 %or_ln121_17" [clefia.c:121]   --->   Operation 506 'zext' 'zext_ln121_53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.00ns)   --->   "%con256_addr_15 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_53" [clefia.c:121]   --->   Operation 507 'getelementptr' 'con256_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 508 [2/2] (3.25ns)   --->   "%con256_load_15 = load i9 %con256_addr_15" [clefia.c:124]   --->   Operation 508 'load' 'con256_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_16 : Operation 509 [1/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s1_addr_6" [clefia.c:173->clefia.c:214]   --->   Operation 509 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i8 %xor_ln124_62" [clefia.c:174->clefia.c:214]   --->   Operation 510 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%clefia_s0_addr_6 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_1" [clefia.c:174->clefia.c:214]   --->   Operation 511 'getelementptr' 'clefia_s0_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 512 [2/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s0_addr_6" [clefia.c:174->clefia.c:214]   --->   Operation 512 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_12, i32 7" [clefia.c:131]   --->   Operation 513 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%xor_ln132_35 = xor i8 %z_12, i8 14" [clefia.c:132]   --->   Operation 514 'xor' 'xor_ln132_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 515 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_35 = select i1 %tmp_135, i8 %xor_ln132_35, i8 %z_12" [clefia.c:131]   --->   Operation 515 'select' 'select_ln131_35' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln134_35 = trunc i8 %select_ln131_35" [clefia.c:134]   --->   Operation 516 'trunc' 'trunc_ln134_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 7" [clefia.c:134]   --->   Operation 517 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 518 [1/1] (0.00ns)   --->   "%x_assign_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_35, i1 %tmp_136" [clefia.c:134]   --->   Operation 518 'bitconcatenate' 'x_assign_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 6" [clefia.c:131]   --->   Operation 519 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%xor_ln132_36 = xor i8 %x_assign_21, i8 14" [clefia.c:132]   --->   Operation 520 'xor' 'xor_ln132_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 521 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_36 = select i1 %tmp_137, i8 %xor_ln132_36, i8 %x_assign_21" [clefia.c:131]   --->   Operation 521 'select' 'select_ln131_36' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln134_36 = trunc i8 %select_ln131_36" [clefia.c:134]   --->   Operation 522 'trunc' 'trunc_ln134_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 7" [clefia.c:134]   --->   Operation 523 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "%x_assign_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_36, i1 %tmp_138" [clefia.c:134]   --->   Operation 524 'bitconcatenate' 'x_assign_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 6" [clefia.c:131]   --->   Operation 525 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%xor_ln132_37 = xor i8 %x_assign_22, i8 14" [clefia.c:132]   --->   Operation 526 'xor' 'xor_ln132_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 527 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_37 = select i1 %tmp_139, i8 %xor_ln132_37, i8 %x_assign_22" [clefia.c:131]   --->   Operation 527 'select' 'select_ln131_37' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln134_37 = trunc i8 %select_ln131_37" [clefia.c:134]   --->   Operation 528 'trunc' 'trunc_ln134_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 7" [clefia.c:134]   --->   Operation 529 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 530 [1/2] (2.32ns)   --->   "%fin_2_load_28 = load i5 %fin_2_addr_3" [clefia.c:124]   --->   Operation 530 'load' 'fin_2_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 531 [1/2] (2.32ns)   --->   "%fin_2_load_29 = load i5 %fin_2_addr_2" [clefia.c:124]   --->   Operation 531 'load' 'fin_2_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 532 [2/2] (2.32ns)   --->   "%fin_2_load_30 = load i5 %fin_2_addr_1" [clefia.c:124]   --->   Operation 532 'load' 'fin_2_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 533 [2/2] (2.32ns)   --->   "%fin_2_load_31 = load i5 %fin_2_addr" [clefia.c:124]   --->   Operation 533 'load' 'fin_2_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 534 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_2, i5 %fin_2_addr_1" [clefia.c:117]   --->   Operation 534 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 535 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_3, i5 %fin_2_addr" [clefia.c:117]   --->   Operation 535 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 6.99>
ST_17 : Operation 536 [1/1] (0.99ns)   --->   "%xor_ln124_63 = xor i8 %con256_load_14, i8 %fin_2_load_26" [clefia.c:124]   --->   Operation 536 'xor' 'xor_ln124_63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/2] (3.25ns)   --->   "%con256_load_15 = load i9 %con256_addr_15" [clefia.c:124]   --->   Operation 537 'load' 'con256_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_17 : Operation 538 [1/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s0_addr_6" [clefia.c:174->clefia.c:214]   --->   Operation 538 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i8 %xor_ln124_63" [clefia.c:175->clefia.c:214]   --->   Operation 539 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%clefia_s1_addr_7 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_1" [clefia.c:175->clefia.c:214]   --->   Operation 540 'getelementptr' 'clefia_s1_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 541 [2/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s1_addr_7" [clefia.c:175->clefia.c:214]   --->   Operation 541 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_28)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_13, i32 7" [clefia.c:131]   --->   Operation 542 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_28)   --->   "%xor_ln132_28 = xor i8 %z_13, i8 14" [clefia.c:132]   --->   Operation 543 'xor' 'xor_ln132_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 544 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_28 = select i1 %tmp_121, i8 %xor_ln132_28, i8 %z_13" [clefia.c:131]   --->   Operation 544 'select' 'select_ln131_28' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln134_28 = trunc i8 %select_ln131_28" [clefia.c:134]   --->   Operation 545 'trunc' 'trunc_ln134_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 7" [clefia.c:134]   --->   Operation 546 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 547 [1/1] (0.00ns)   --->   "%x_assign_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_28, i1 %tmp_122" [clefia.c:134]   --->   Operation 547 'bitconcatenate' 'x_assign_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_29)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 6" [clefia.c:131]   --->   Operation 548 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_29)   --->   "%xor_ln132_29 = xor i8 %x_assign_16, i8 14" [clefia.c:132]   --->   Operation 549 'xor' 'xor_ln132_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 550 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_29 = select i1 %tmp_123, i8 %xor_ln132_29, i8 %x_assign_16" [clefia.c:131]   --->   Operation 550 'select' 'select_ln131_29' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln134_29 = trunc i8 %select_ln131_29" [clefia.c:134]   --->   Operation 551 'trunc' 'trunc_ln134_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 7" [clefia.c:134]   --->   Operation 552 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 553 [1/1] (0.00ns)   --->   "%x_assign_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_29, i1 %tmp_124" [clefia.c:134]   --->   Operation 553 'bitconcatenate' 'x_assign_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_30)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 6" [clefia.c:131]   --->   Operation 554 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_30)   --->   "%xor_ln132_30 = xor i8 %x_assign_17, i8 14" [clefia.c:132]   --->   Operation 555 'xor' 'xor_ln132_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 556 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_30 = select i1 %tmp_125, i8 %xor_ln132_30, i8 %x_assign_17" [clefia.c:131]   --->   Operation 556 'select' 'select_ln131_30' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln134_30 = trunc i8 %select_ln131_30" [clefia.c:134]   --->   Operation 557 'trunc' 'trunc_ln134_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 7" [clefia.c:134]   --->   Operation 558 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 559 [1/1] (0.99ns)   --->   "%xor_ln180_1 = xor i8 %x_assign_16, i8 %x_assign_21" [clefia.c:180->clefia.c:214]   --->   Operation 559 'xor' 'xor_ln180_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 560 [1/2] (2.32ns)   --->   "%fin_2_load_30 = load i5 %fin_2_addr_1" [clefia.c:124]   --->   Operation 560 'load' 'fin_2_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 561 [1/2] (2.32ns)   --->   "%fin_2_load_31 = load i5 %fin_2_addr" [clefia.c:124]   --->   Operation 561 'load' 'fin_2_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 562 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_29, i5 %fin_2_addr_31" [clefia.c:117]   --->   Operation 562 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 563 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_30, i5 %fin_2_addr_30" [clefia.c:117]   --->   Operation 563 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 6.99>
ST_18 : Operation 564 [1/1] (0.99ns)   --->   "%xor_ln124_64 = xor i8 %con256_load_15, i8 %fin_2_load_27" [clefia.c:124]   --->   Operation 564 'xor' 'xor_ln124_64' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 565 [1/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s1_addr_7" [clefia.c:175->clefia.c:214]   --->   Operation 565 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i8 %xor_ln124_64" [clefia.c:176->clefia.c:214]   --->   Operation 566 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 567 [1/1] (0.00ns)   --->   "%clefia_s0_addr_7 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_1" [clefia.c:176->clefia.c:214]   --->   Operation 567 'getelementptr' 'clefia_s0_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 568 [2/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s0_addr_7" [clefia.c:176->clefia.c:214]   --->   Operation 568 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_31)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_14, i32 7" [clefia.c:131]   --->   Operation 569 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_31)   --->   "%xor_ln132_31 = xor i8 %z_14, i8 14" [clefia.c:132]   --->   Operation 570 'xor' 'xor_ln132_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 571 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_31 = select i1 %tmp_127, i8 %xor_ln132_31, i8 %z_14" [clefia.c:131]   --->   Operation 571 'select' 'select_ln131_31' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln134_31 = trunc i8 %select_ln131_31" [clefia.c:134]   --->   Operation 572 'trunc' 'trunc_ln134_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 7" [clefia.c:134]   --->   Operation 573 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 574 [1/1] (0.00ns)   --->   "%x_assign_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_31, i1 %tmp_128" [clefia.c:134]   --->   Operation 574 'bitconcatenate' 'x_assign_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 6" [clefia.c:131]   --->   Operation 575 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%xor_ln132_38 = xor i8 %x_assign_18, i8 14" [clefia.c:132]   --->   Operation 576 'xor' 'xor_ln132_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 577 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_38 = select i1 %tmp_141, i8 %xor_ln132_38, i8 %x_assign_18" [clefia.c:131]   --->   Operation 577 'select' 'select_ln131_38' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln134_38 = trunc i8 %select_ln131_38" [clefia.c:134]   --->   Operation 578 'trunc' 'trunc_ln134_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 7" [clefia.c:134]   --->   Operation 579 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 580 [1/1] (0.00ns)   --->   "%x_assign_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_38, i1 %tmp_142" [clefia.c:134]   --->   Operation 580 'bitconcatenate' 'x_assign_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 6" [clefia.c:131]   --->   Operation 581 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%xor_ln132_39 = xor i8 %x_assign_23, i8 14" [clefia.c:132]   --->   Operation 582 'xor' 'xor_ln132_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 583 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_39 = select i1 %tmp_143, i8 %xor_ln132_39, i8 %x_assign_23" [clefia.c:131]   --->   Operation 583 'select' 'select_ln131_39' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln134_39 = trunc i8 %select_ln131_39" [clefia.c:134]   --->   Operation 584 'trunc' 'trunc_ln134_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_39, i32 7" [clefia.c:134]   --->   Operation 585 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 586 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_33, i5 %fin_2_addr_29" [clefia.c:117]   --->   Operation 586 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 587 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_34, i5 %fin_2_addr_28" [clefia.c:117]   --->   Operation 587 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 6.99>
ST_19 : Operation 588 [1/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s0_addr_7" [clefia.c:176->clefia.c:214]   --->   Operation 588 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_32)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_15, i32 7" [clefia.c:131]   --->   Operation 589 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_32)   --->   "%xor_ln132_32 = xor i8 %z_15, i8 14" [clefia.c:132]   --->   Operation 590 'xor' 'xor_ln132_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 591 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_32 = select i1 %tmp_129, i8 %xor_ln132_32, i8 %z_15" [clefia.c:131]   --->   Operation 591 'select' 'select_ln131_32' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln134_32 = trunc i8 %select_ln131_32" [clefia.c:134]   --->   Operation 592 'trunc' 'trunc_ln134_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 7" [clefia.c:134]   --->   Operation 593 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "%x_assign_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_32, i1 %tmp_130" [clefia.c:134]   --->   Operation 594 'bitconcatenate' 'x_assign_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_33)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 6" [clefia.c:131]   --->   Operation 595 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_33)   --->   "%xor_ln132_33 = xor i8 %x_assign_19, i8 14" [clefia.c:132]   --->   Operation 596 'xor' 'xor_ln132_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 597 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_33 = select i1 %tmp_131, i8 %xor_ln132_33, i8 %x_assign_19" [clefia.c:131]   --->   Operation 597 'select' 'select_ln131_33' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln134_33 = trunc i8 %select_ln131_33" [clefia.c:134]   --->   Operation 598 'trunc' 'trunc_ln134_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 7" [clefia.c:134]   --->   Operation 599 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "%x_assign_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_33, i1 %tmp_132" [clefia.c:134]   --->   Operation 600 'bitconcatenate' 'x_assign_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 6" [clefia.c:131]   --->   Operation 601 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%xor_ln132_34 = xor i8 %x_assign_20, i8 14" [clefia.c:132]   --->   Operation 602 'xor' 'xor_ln132_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 603 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_34 = select i1 %tmp_133, i8 %xor_ln132_34, i8 %x_assign_20" [clefia.c:131]   --->   Operation 603 'select' 'select_ln131_34' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln134_34 = trunc i8 %select_ln131_34" [clefia.c:134]   --->   Operation 604 'trunc' 'trunc_ln134_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 7" [clefia.c:134]   --->   Operation 605 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 606 [1/1] (0.00ns)   --->   "%or_ln134_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_37, i1 %tmp_140" [clefia.c:134]   --->   Operation 606 'bitconcatenate' 'or_ln134_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 607 [1/1] (0.00ns)   --->   "%or_ln134_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_39, i1 %tmp_144" [clefia.c:134]   --->   Operation 607 'bitconcatenate' 'or_ln134_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_266 = xor i8 %fin_2_load_29, i8 %x_assign_19" [clefia.c:124]   --->   Operation 608 'xor' 'xor_ln124_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_267 = xor i8 %xor_ln124_266, i8 %z_13" [clefia.c:124]   --->   Operation 609 'xor' 'xor_ln124_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_268 = xor i8 %or_ln134_14, i8 %x_assign_18" [clefia.c:124]   --->   Operation 610 'xor' 'xor_ln124_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_269 = xor i8 %xor_ln124_267, i8 %or_ln134_15" [clefia.c:124]   --->   Operation 611 'xor' 'xor_ln124_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 612 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_66 = xor i8 %xor_ln124_269, i8 %xor_ln124_268" [clefia.c:124]   --->   Operation 612 'xor' 'xor_ln124_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_273 = xor i8 %z_15, i8 %fin_2_load_31" [clefia.c:124]   --->   Operation 613 'xor' 'xor_ln124_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_274 = xor i8 %or_ln134_15, i8 %xor_ln180_1" [clefia.c:124]   --->   Operation 614 'xor' 'xor_ln124_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_275 = xor i8 %xor_ln124_273, i8 %or_ln134_14" [clefia.c:124]   --->   Operation 615 'xor' 'xor_ln124_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_68 = xor i8 %xor_ln124_275, i8 %xor_ln124_274" [clefia.c:124]   --->   Operation 616 'xor' 'xor_ln124_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 617 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_47, i5 %fin_2_addr_23" [clefia.c:117]   --->   Operation 617 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 618 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_48, i5 %fin_2_addr_22" [clefia.c:117]   --->   Operation 618 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 619 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 619 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 620 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [clefia.c:205]   --->   Operation 620 'specloopname' 'specloopname_ln205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 621 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 621 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 622 [1/1] (0.00ns)   --->   "%or_ln134_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_30, i1 %tmp_126" [clefia.c:134]   --->   Operation 622 'bitconcatenate' 'or_ln134_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln134_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_34, i1 %tmp_134" [clefia.c:134]   --->   Operation 623 'bitconcatenate' 'or_ln134_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_262 = xor i8 %fin_2_load_28, i8 %x_assign_19" [clefia.c:124]   --->   Operation 624 'xor' 'xor_ln124_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_263 = xor i8 %xor_ln124_262, i8 %z_12" [clefia.c:124]   --->   Operation 625 'xor' 'xor_ln124_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_264 = xor i8 %or_ln134_13, i8 %x_assign_18" [clefia.c:124]   --->   Operation 626 'xor' 'xor_ln124_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_265 = xor i8 %xor_ln124_264, i8 %or_ln134_12" [clefia.c:124]   --->   Operation 627 'xor' 'xor_ln124_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_65 = xor i8 %xor_ln124_265, i8 %xor_ln124_263" [clefia.c:124]   --->   Operation 628 'xor' 'xor_ln124_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_270 = xor i8 %z_14, i8 %fin_2_load_30" [clefia.c:124]   --->   Operation 629 'xor' 'xor_ln124_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_271 = xor i8 %or_ln134_13, i8 %xor_ln180_1" [clefia.c:124]   --->   Operation 630 'xor' 'xor_ln124_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_272 = xor i8 %xor_ln124_270, i8 %or_ln134_12" [clefia.c:124]   --->   Operation 631 'xor' 'xor_ln124_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 632 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_67 = xor i8 %xor_ln124_272, i8 %xor_ln124_271" [clefia.c:124]   --->   Operation 632 'xor' 'xor_ln124_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 633 [1/1] (1.91ns)   --->   "%add_ln215 = add i8 %idx21_i_load, i8 16" [clefia.c:215]   --->   Operation 633 'add' 'add_ln215' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %while.body.i22.i.i41.0, void %if.end.i.i47" [clefia.c:216]   --->   Operation 634 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 635 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_49, i5 %fin_2_addr_21" [clefia.c:117]   --->   Operation 635 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 636 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_50, i5 %fin_2_addr_20" [clefia.c:117]   --->   Operation 636 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 637 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_57, i5 %fin_2_addr_15" [clefia.c:117]   --->   Operation 637 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 638 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_58, i5 %fin_2_addr_14" [clefia.c:117]   --->   Operation 638 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 639 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_59, i5 %fin_2_addr_13" [clefia.c:117]   --->   Operation 639 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 640 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_60, i5 %fin_2_addr_12" [clefia.c:117]   --->   Operation 640 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 641 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_65, i5 %fin_2_addr_7" [clefia.c:117]   --->   Operation 641 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 642 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_66, i5 %fin_2_addr_6" [clefia.c:117]   --->   Operation 642 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 3.32>
ST_24 : Operation 643 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_67, i5 %fin_2_addr_5" [clefia.c:117]   --->   Operation 643 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 644 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_68, i5 %fin_2_addr_4" [clefia.c:117]   --->   Operation 644 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i.i47"   --->   Operation 645 'br' 'br_ln0' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 646 [1/1] (1.73ns)   --->   "%add_ln210 = add i4 %r_assign_2_load, i4 15" [clefia.c:210]   --->   Operation 646 'add' 'add_ln210' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln216, void %if.end.i.i47.while.body.i.i39_crit_edge, void %while.body.i40.i.i49.preheader.exitStub" [clefia.c:210]   --->   Operation 647 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 648 [1/1] (1.58ns)   --->   "%store_ln210 = store i4 %add_ln210, i4 %r_assign_2" [clefia.c:210]   --->   Operation 648 'store' 'store_ln210' <Predicate = (!icmp_ln216)> <Delay = 1.58>
ST_24 : Operation 649 [1/1] (1.58ns)   --->   "%store_ln210 = store i8 %add_ln215, i8 %idx21_i" [clefia.c:210]   --->   Operation 649 'store' 'store_ln210' <Predicate = (!icmp_ln216)> <Delay = 1.58>
ST_24 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln210 = br void %while.body.i.i39" [clefia.c:210]   --->   Operation 650 'br' 'br_ln210' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 651 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_out, i8 %fin_2_load" [clefia.c:124]   --->   Operation 651 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 652 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_1_out, i8 %fin_2_load_1" [clefia.c:124]   --->   Operation 652 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 653 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_2_out, i8 %fin_2_load_2" [clefia.c:124]   --->   Operation 653 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 654 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_3_out, i8 %fin_2_load_3" [clefia.c:124]   --->   Operation 654 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 655 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_29_out, i8 %xor_ln124_29" [clefia.c:124]   --->   Operation 655 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 656 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_30_out, i8 %xor_ln124_30" [clefia.c:124]   --->   Operation 656 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 657 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_33_out, i8 %xor_ln124_33" [clefia.c:124]   --->   Operation 657 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 658 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_34_out, i8 %xor_ln124_34" [clefia.c:124]   --->   Operation 658 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 659 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_8_out, i8 %fin_2_load_8" [clefia.c:124]   --->   Operation 659 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 660 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_9_out, i8 %fin_2_load_9" [clefia.c:124]   --->   Operation 660 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 661 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_10_out, i8 %fin_2_load_10" [clefia.c:124]   --->   Operation 661 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 662 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_11_out, i8 %fin_2_load_11" [clefia.c:124]   --->   Operation 662 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 663 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_47_out, i8 %xor_ln124_47" [clefia.c:124]   --->   Operation 663 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 664 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_48_out, i8 %xor_ln124_48" [clefia.c:124]   --->   Operation 664 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 665 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_49_out, i8 %xor_ln124_49" [clefia.c:124]   --->   Operation 665 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 666 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_50_out, i8 %xor_ln124_50" [clefia.c:124]   --->   Operation 666 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 667 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_16_out, i8 %fin_2_load_16" [clefia.c:124]   --->   Operation 667 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 668 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_17_out, i8 %fin_2_load_17" [clefia.c:124]   --->   Operation 668 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 669 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_18_out, i8 %fin_2_load_18" [clefia.c:124]   --->   Operation 669 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 670 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_19_out, i8 %fin_2_load_19" [clefia.c:124]   --->   Operation 670 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 671 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_57_out, i8 %xor_ln124_57" [clefia.c:124]   --->   Operation 671 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 672 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_58_out, i8 %xor_ln124_58" [clefia.c:124]   --->   Operation 672 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 673 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_59_out, i8 %xor_ln124_59" [clefia.c:124]   --->   Operation 673 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 674 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_60_out, i8 %xor_ln124_60" [clefia.c:124]   --->   Operation 674 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 675 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_24_out, i8 %fin_2_load_24" [clefia.c:124]   --->   Operation 675 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 676 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_25_out, i8 %fin_2_load_25" [clefia.c:124]   --->   Operation 676 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 677 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_26_out, i8 %fin_2_load_26" [clefia.c:124]   --->   Operation 677 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 678 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_2_load_27_out, i8 %fin_2_load_27" [clefia.c:124]   --->   Operation 678 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 679 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_65_out, i8 %xor_ln124_65" [clefia.c:124]   --->   Operation 679 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 680 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_66_out, i8 %xor_ln124_66" [clefia.c:124]   --->   Operation 680 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 681 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_67_out, i8 %xor_ln124_67" [clefia.c:124]   --->   Operation 681 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 682 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_68_out, i8 %xor_ln124_68" [clefia.c:124]   --->   Operation 682 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 683 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 683 'ret' 'ret_ln0' <Predicate = (icmp_ln216)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('idx21_i') [37]  (0 ns)
	'load' operation ('idx21_i_load', clefia.c:215) on local variable 'idx21_i' [43]  (0 ns)
	'getelementptr' operation ('con256_addr', clefia.c:121) [81]  (0 ns)
	'load' operation ('con256_load', clefia.c:124) on array 'con256' [83]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('con256_load', clefia.c:124) on array 'con256' [83]  (3.25 ns)

 <State 3>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_16', clefia.c:124) [84]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr', clefia.c:150->clefia.c:211) [104]  (0 ns)
	'load' operation ('z', clefia.c:150->clefia.c:211) on array 'clefia_s0' [105]  (3.25 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:150->clefia.c:211) on array 'clefia_s0' [105]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [147]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [153]  (1.25 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:151->clefia.c:211) on array 'clefia_s1' [108]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [117]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [159]  (1.25 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:152->clefia.c:211) on array 'clefia_s0' [111]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [123]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [129]  (1.25 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:153->clefia.c:211) on array 'clefia_s1' [114]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [135]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [141]  (1.25 ns)

 <State 8>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:173->clefia.c:212) on array 'clefia_s1' [213]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [267]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [273]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [279]  (1.25 ns)

 <State 9>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:174->clefia.c:212) on array 'clefia_s0' [216]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [225]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [231]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [237]  (1.25 ns)

 <State 10>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:175->clefia.c:212) on array 'clefia_s1' [219]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [243]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [285]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [291]  (1.25 ns)

 <State 11>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:176->clefia.c:212) on array 'clefia_s0' [222]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [249]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [255]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [261]  (1.25 ns)

 <State 12>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:150->clefia.c:213) on array 'clefia_s0' [344]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [386]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [392]  (1.25 ns)

 <State 13>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:151->clefia.c:213) on array 'clefia_s1' [347]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [356]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [398]  (1.25 ns)

 <State 14>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:152->clefia.c:213) on array 'clefia_s0' [350]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [362]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [368]  (1.25 ns)

 <State 15>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:153->clefia.c:213) on array 'clefia_s1' [353]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [374]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [380]  (1.25 ns)
	'xor' operation ('xor_ln124_249', clefia.c:124) [406]  (0 ns)
	'xor' operation ('xor_ln124_57', clefia.c:124) [407]  (0.99 ns)

 <State 16>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:173->clefia.c:214) on array 'clefia_s1' [452]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [506]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [512]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [518]  (1.25 ns)

 <State 17>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:174->clefia.c:214) on array 'clefia_s0' [455]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [464]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [470]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [476]  (1.25 ns)

 <State 18>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:175->clefia.c:214) on array 'clefia_s1' [458]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [482]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [524]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [530]  (1.25 ns)

 <State 19>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:176->clefia.c:214) on array 'clefia_s0' [461]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [488]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [494]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [500]  (1.25 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 'xor_ln124_49', clefia.c:124 on array 'fin_2' [571]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 'xor_ln124_57', clefia.c:124 on array 'fin_2' [577]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 'xor_ln124_59', clefia.c:124 on array 'fin_2' [579]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 'xor_ln124_65', clefia.c:124 on array 'fin_2' [585]  (2.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'add' operation ('r', clefia.c:210) [595]  (1.74 ns)
	'store' operation ('store_ln210', clefia.c:210) of variable 'r', clefia.c:210 on local variable 'r' [598]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
