<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: SDMMC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SDMMC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Secure digital input/output Interface.  
 <a href="struct_s_d_m_m_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a65bff76f3af24c37708a1006d54720c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a65bff76f3af24c37708a1006d54720c7">POWER</a></td></tr>
<tr class="separator:a65bff76f3af24c37708a1006d54720c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94197378e20fc739d269be49d9c5d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#aa94197378e20fc739d269be49d9c5d40">CLKCR</a></td></tr>
<tr class="separator:aa94197378e20fc739d269be49d9c5d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d4e63efcbde252c667e64a8d818aa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">ARG</a></td></tr>
<tr class="separator:a07d4e63efcbde252c667e64a8d818aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf812cbe5147d300507d59d4a55935d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#adcf812cbe5147d300507d59d4a55935d">CMD</a></td></tr>
<tr class="separator:adcf812cbe5147d300507d59d4a55935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad371db807e2db4a2edf05b3f2f4b6cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#aad371db807e2db4a2edf05b3f2f4b6cd">RESPCMD</a></td></tr>
<tr class="separator:aad371db807e2db4a2edf05b3f2f4b6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0ee0dc541683266dfab6335abca891"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a7b0ee0dc541683266dfab6335abca891">RESP1</a></td></tr>
<tr class="separator:a7b0ee0dc541683266dfab6335abca891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d99c78dffdb6e81e8f6b7abec263419"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a4d99c78dffdb6e81e8f6b7abec263419">RESP2</a></td></tr>
<tr class="separator:a4d99c78dffdb6e81e8f6b7abec263419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da04fbdd44f48a1840e5e0a6295f3cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a3da04fbdd44f48a1840e5e0a6295f3cf">RESP3</a></td></tr>
<tr class="separator:a3da04fbdd44f48a1840e5e0a6295f3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac760383de212de696f504e744c6fca7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#ac760383de212de696f504e744c6fca7e">RESP4</a></td></tr>
<tr class="separator:ac760383de212de696f504e744c6fca7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd219eaeee8d9def822da843028bd02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a1dd219eaeee8d9def822da843028bd02">DTIMER</a></td></tr>
<tr class="separator:a1dd219eaeee8d9def822da843028bd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612edc78d2fa6288392f8ea32c36f7fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">DLEN</a></td></tr>
<tr class="separator:a612edc78d2fa6288392f8ea32c36f7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a3d1a050982fccc23c2e6dbe0de068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">DCTRL</a></td></tr>
<tr class="separator:a96a3d1a050982fccc23c2e6dbe0de068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4273e2b5aeb7bdf1006909b1a2b59bc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a4273e2b5aeb7bdf1006909b1a2b59bc8">DCOUNT</a></td></tr>
<tr class="separator:a4273e2b5aeb7bdf1006909b1a2b59bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7520cdf6f3df68c2f147bdd87fb8a96f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a7520cdf6f3df68c2f147bdd87fb8a96f">STA</a></td></tr>
<tr class="separator:a7520cdf6f3df68c2f147bdd87fb8a96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c955643593b4aedbe9f84f054d26522"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a5c955643593b4aedbe9f84f054d26522">MASK</a></td></tr>
<tr class="separator:a5c955643593b4aedbe9f84f054d26522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26facc661e8f6ee0fc71eb7462f952f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#af26facc661e8f6ee0fc71eb7462f952f">ACKTIME</a></td></tr>
<tr class="separator:af26facc661e8f6ee0fc71eb7462f952f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5872ef46261e096eae509eec8bc5c3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a8d5872ef46261e096eae509eec8bc5c3">RESERVED0</a> [3]</td></tr>
<tr class="separator:a8d5872ef46261e096eae509eec8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4c7e26e3478a203b9927899112f33f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#afd4c7e26e3478a203b9927899112f33f">IDMACTRL</a></td></tr>
<tr class="separator:afd4c7e26e3478a203b9927899112f33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4e45e88cf4a28fc25731ba1a83d70e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a8a4e45e88cf4a28fc25731ba1a83d70e">IDMABSIZE</a></td></tr>
<tr class="separator:a8a4e45e88cf4a28fc25731ba1a83d70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1205a89399789019ff6bbe3804fd2dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#af1205a89399789019ff6bbe3804fd2dc">IDMABASE0</a></td></tr>
<tr class="separator:af1205a89399789019ff6bbe3804fd2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae894826a943cf34b8a97a8d1578f2722"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#ae894826a943cf34b8a97a8d1578f2722">IDMABASE1</a></td></tr>
<tr class="separator:ae894826a943cf34b8a97a8d1578f2722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005fc2236e87de1efbef0fbd506ab5a1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a005fc2236e87de1efbef0fbd506ab5a1">RESERVED1</a> [8]</td></tr>
<tr class="separator:a005fc2236e87de1efbef0fbd506ab5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bef1da5fd164cf0f884b4209670dc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a></td></tr>
<tr class="separator:a68bef1da5fd164cf0f884b4209670dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751d82676e8a7e2a1254e966cdd8869c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a751d82676e8a7e2a1254e966cdd8869c">RESERVED2</a> [222]</td></tr>
<tr class="separator:a751d82676e8a7e2a1254e966cdd8869c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d54bc098255dd921eaa5e16202e747"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_m_m_c___type_def.html#a57d54bc098255dd921eaa5e16202e747">IPVR</a></td></tr>
<tr class="separator:a57d54bc098255dd921eaa5e16202e747"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Secure digital input/output Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01406">1406</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af26facc661e8f6ee0fc71eb7462f952f" name="af26facc661e8f6ee0fc71eb7462f952f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26facc661e8f6ee0fc71eb7462f952f">&#9670;&#160;</a></span>ACKTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACKTIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC Acknowledgement timer register, Address offset: 0x40 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01424">1424</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a07d4e63efcbde252c667e64a8d818aa9" name="a07d4e63efcbde252c667e64a8d818aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d4e63efcbde252c667e64a8d818aa9">&#9670;&#160;</a></span>ARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC argument register, Address offset: 0x08 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01410">1410</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aa94197378e20fc739d269be49d9c5d40" name="aa94197378e20fc739d269be49d9c5d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa94197378e20fc739d269be49d9c5d40">&#9670;&#160;</a></span>CLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC clock control register, Address offset: 0x04 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01409">1409</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adcf812cbe5147d300507d59d4a55935d" name="adcf812cbe5147d300507d59d4a55935d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf812cbe5147d300507d59d4a55935d">&#9670;&#160;</a></span>CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC command register, Address offset: 0x0C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01411">1411</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a4273e2b5aeb7bdf1006909b1a2b59bc8" name="a4273e2b5aeb7bdf1006909b1a2b59bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4273e2b5aeb7bdf1006909b1a2b59bc8">&#9670;&#160;</a></span>DCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data counter register, Address offset: 0x30 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01420">1420</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a96a3d1a050982fccc23c2e6dbe0de068" name="a96a3d1a050982fccc23c2e6dbe0de068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a3d1a050982fccc23c2e6dbe0de068">&#9670;&#160;</a></span>DCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data control register, Address offset: 0x2C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01419">1419</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a612edc78d2fa6288392f8ea32c36f7fb" name="a612edc78d2fa6288392f8ea32c36f7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612edc78d2fa6288392f8ea32c36f7fb">&#9670;&#160;</a></span>DLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data length register, Address offset: 0x28 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01418">1418</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a1dd219eaeee8d9def822da843028bd02" name="a1dd219eaeee8d9def822da843028bd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd219eaeee8d9def822da843028bd02">&#9670;&#160;</a></span>DTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data timer register, Address offset: 0x24 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01417">1417</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a68bef1da5fd164cf0f884b4209670dc8" name="a68bef1da5fd164cf0f884b4209670dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bef1da5fd164cf0f884b4209670dc8">&#9670;&#160;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data FIFO register, Address offset: 0x80 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01431">1431</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399" name="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC interrupt clear register, Address offset: 0x38 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01422">1422</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af1205a89399789019ff6bbe3804fd2dc" name="af1205a89399789019ff6bbe3804fd2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1205a89399789019ff6bbe3804fd2dc">&#9670;&#160;</a></span>IDMABASE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMABASE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA buffer 0 base address register, Address offset: 0x58 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01428">1428</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ae894826a943cf34b8a97a8d1578f2722" name="ae894826a943cf34b8a97a8d1578f2722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae894826a943cf34b8a97a8d1578f2722">&#9670;&#160;</a></span>IDMABASE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMABASE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA buffer 1 base address register, Address offset: 0x5C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01429">1429</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a8a4e45e88cf4a28fc25731ba1a83d70e" name="a8a4e45e88cf4a28fc25731ba1a83d70e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4e45e88cf4a28fc25731ba1a83d70e">&#9670;&#160;</a></span>IDMABSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMABSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA buffer size register, Address offset: 0x54 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01427">1427</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afd4c7e26e3478a203b9927899112f33f" name="afd4c7e26e3478a203b9927899112f33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4c7e26e3478a203b9927899112f33f">&#9670;&#160;</a></span>IDMACTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDMACTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC DMA control register, Address offset: 0x50 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01426">1426</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a57d54bc098255dd921eaa5e16202e747" name="a57d54bc098255dd921eaa5e16202e747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d54bc098255dd921eaa5e16202e747">&#9670;&#160;</a></span>IPVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC data FIFO register, Address offset: 0x3FC </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01433">1433</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5c955643593b4aedbe9f84f054d26522" name="a5c955643593b4aedbe9f84f054d26522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c955643593b4aedbe9f84f054d26522">&#9670;&#160;</a></span>MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC mask register, Address offset: 0x3C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01423">1423</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a65bff76f3af24c37708a1006d54720c7" name="a65bff76f3af24c37708a1006d54720c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65bff76f3af24c37708a1006d54720c7">&#9670;&#160;</a></span>POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC power control register, Address offset: 0x00 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01408">1408</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a8d5872ef46261e096eae509eec8bc5c3" name="a8d5872ef46261e096eae509eec8bc5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5872ef46261e096eae509eec8bc5c3">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x44 - 0x4C - 0x4C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01425">1425</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a005fc2236e87de1efbef0fbd506ab5a1" name="a005fc2236e87de1efbef0fbd506ab5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005fc2236e87de1efbef0fbd506ab5a1">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x60-0x7C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01430">1430</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a751d82676e8a7e2a1254e966cdd8869c" name="a751d82676e8a7e2a1254e966cdd8869c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a751d82676e8a7e2a1254e966cdd8869c">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[222]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x84-0x3F8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01432">1432</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7b0ee0dc541683266dfab6335abca891" name="a7b0ee0dc541683266dfab6335abca891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0ee0dc541683266dfab6335abca891">&#9670;&#160;</a></span>RESP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC response 1 register, Address offset: 0x14 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01413">1413</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a4d99c78dffdb6e81e8f6b7abec263419" name="a4d99c78dffdb6e81e8f6b7abec263419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d99c78dffdb6e81e8f6b7abec263419">&#9670;&#160;</a></span>RESP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC response 2 register, Address offset: 0x18 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01414">1414</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3da04fbdd44f48a1840e5e0a6295f3cf" name="a3da04fbdd44f48a1840e5e0a6295f3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da04fbdd44f48a1840e5e0a6295f3cf">&#9670;&#160;</a></span>RESP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC response 3 register, Address offset: 0x1C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01415">1415</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac760383de212de696f504e744c6fca7e" name="ac760383de212de696f504e744c6fca7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac760383de212de696f504e744c6fca7e">&#9670;&#160;</a></span>RESP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC response 4 register, Address offset: 0x20 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01416">1416</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aad371db807e2db4a2edf05b3f2f4b6cd" name="aad371db807e2db4a2edf05b3f2f4b6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad371db807e2db4a2edf05b3f2f4b6cd">&#9670;&#160;</a></span>RESPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC command response register, Address offset: 0x10 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01412">1412</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7520cdf6f3df68c2f147bdd87fb8a96f" name="a7520cdf6f3df68c2f147bdd87fb8a96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7520cdf6f3df68c2f147bdd87fb8a96f">&#9670;&#160;</a></span>STA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDMMC status register, Address offset: 0x34 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01421">1421</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
