;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP <-120, 100
	MOV 0, @402
	DJN <68, #-1
	SUB 210, 32
	SUB 210, 32
	DJN 118, @23
	SLT 10, 20
	JMN -200, @-125
	CMP 810, 32
	MOV 130, 9
	JMP 3, #31
	MOV 11, <-20
	SUB @121, @406
	SUB <13, 0
	SUB <13, 0
	ADD -1, <-20
	ADD <400, @5
	CMP 3, @31
	ADD <0, @712
	ADD <0, @712
	CMP <100, -320
	DAT #10, #32
	CMP 810, 32
	CMP 810, 32
	SUB @124, 106
	ADD 3, @31
	ADD <0, @712
	ADD 210, 32
	CMP 810, 32
	CMP 810, 32
	ADD 210, 32
	SUB <13, 0
	JMN -4, @-20
	MOV -1, <-20
	SUB <13, 0
	SUB -207, <-120
	DAT <400, <5
	ADD 210, 32
	JMP <-212, #200
	SUB 31, 311
	CMP -207, <-120
	SPL 0, <-7
	CMP -207, <-120
	SPL 0, <-7
	MOV -4, <-20
	MOV -1, <-20
