// Seed: 2924202629
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wire id_4,
    output tri id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    input wand id_9,
    input wand id_10,
    output uwire id_11
    , id_25,
    input wire id_12,
    input supply0 id_13,
    input wire id_14,
    input uwire id_15,
    output supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input tri0 id_19,
    output tri1 id_20,
    output tri1 id_21,
    input uwire id_22
    , id_26,
    output wand id_23
);
  assign id_5 = 1;
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    output tri0 id_0,
    inout  wand id_1,
    output tri1 id_2
);
  assign id_2 = id_1;
  module_0(
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
