# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sobel_new.srcs/sources_1/ip/dsp48_macro_multiplier/sim/dsp48_macro_multiplier.vhd" \

# Do not sort compile order
nosort
