<stg><name>wr_r_Pipeline_wr</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_resp = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_resp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %addr_req = alloca i32 1

]]></Node>
<StgValue><ssdm name="addr_req"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %wr_count_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wr_count_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %q_din_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %vec_r_write_resp_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %vec_r_write_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %vec_r_write_addr, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %wr_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wr_count

]]></Node>
<StgValue><ssdm name="wr_count_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %wr_count_read, i32 %wr_count_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 0, i32 %addr_req

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 0, i32 %i_resp

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:0 %i_resp_3 = load i32 %i_resp

]]></Node>
<StgValue><ssdm name="i_resp_3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:1 %addr_req_1 = load i32 %addr_req

]]></Node>
<StgValue><ssdm name="addr_req_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:2 %wr_count_2 = load i32 %wr_count_1

]]></Node>
<StgValue><ssdm name="wr_count_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:3 %icmp_ln445 = icmp_slt  i32 %i_resp_3, i32 %wr_count_2

]]></Node>
<StgValue><ssdm name="icmp_ln445"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:4 %br_ln445 = br i1 %icmp_ln445, void %for.end.exitStub, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:0 %specpipeline_ln447 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln447"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:1 %speclooptripcount_ln446 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 500000, i64 250000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln446"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body:2 %specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln448"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:3 %icmp_ln448 = icmp_slt  i32 %addr_req_1, i32 %wr_count_2

]]></Node>
<StgValue><ssdm name="icmp_ln448"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
for.body:4 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i66P0A, i66 %q_din_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body:5 %tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %vec_r_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body:6 %tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %vec_r_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body:7 %and_ln450_2 = and i1 %tmp_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln450_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body:8 %and_ln450_1 = and i1 %and_ln450_2, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln450_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body:9 %and_ln450 = and i1 %and_ln450_1, i1 %icmp_ln448

]]></Node>
<StgValue><ssdm name="and_ln450"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:10 %br_ln448 = br i1 %and_ln450, void %if.end38_ifconv, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln448"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
if.then:0 %sext_ln452 = sext i32 %addr_req_1

]]></Node>
<StgValue><ssdm name="sext_ln452"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then:1 %p_s = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %sext_ln452

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then:2 %empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %vec_r_write_addr, i65 %p_s

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="67" op_0_bw="67" op_1_bw="66" op_2_bw="0">
<![CDATA[
if.then:3 %q_din_s_read = nbread i67 @_ssdm_op_NbRead.ap_fifo.volatile.i66P0A, i66 %q_din_s

]]></Node>
<StgValue><ssdm name="q_din_s_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="66" op_0_bw="67">
<![CDATA[
if.then:4 %p_1 = extractvalue i67 %q_din_s_read

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="66">
<![CDATA[
if.then:5 %trunc_ln78 = trunc i66 %p_1

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
if.then:6 %elem_val_term = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %p_1, i32 64

]]></Node>
<StgValue><ssdm name="elem_val_term"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then:7 %p_0 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %trunc_ln78

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then:8 %empty_10 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %vec_r_write_data, i65 %p_0

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:9 %addr_req_2 = add i32 %addr_req_1, i32 1

]]></Node>
<StgValue><ssdm name="addr_req_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then:10 %wr_count_3 = select i1 %elem_val_term, i32 %addr_req_2, i32 %wr_count_2

]]></Node>
<StgValue><ssdm name="wr_count_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:11 %store_ln458 = store i32 %wr_count_3, i32 %wr_count_1

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:12 %store_ln458 = store i32 %addr_req_2, i32 %addr_req

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
<literal name="and_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
if.then:13 %br_ln458 = br void %if.end38_ifconv

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
if.end38_ifconv:0 %vec_r_write_resp_s_read = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %vec_r_write_resp_s

]]></Node>
<StgValue><ssdm name="vec_r_write_resp_s_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="10">
<![CDATA[
if.end38_ifconv:1 %is_success = extractvalue i10 %vec_r_write_resp_s_read

]]></Node>
<StgValue><ssdm name="is_success"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="10">
<![CDATA[
if.end38_ifconv:2 %p_2 = extractvalue i10 %vec_r_write_resp_s_read

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="9">
<![CDATA[
if.end38_ifconv:3 %elem_val = trunc i9 %p_2

]]></Node>
<StgValue><ssdm name="elem_val"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="8">
<![CDATA[
if.end38_ifconv:4 %zext_ln461 = zext i8 %elem_val

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end38_ifconv:5 %add_ln461 = add i9 %zext_ln461, i9 1

]]></Node>
<StgValue><ssdm name="add_ln461"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="9">
<![CDATA[
if.end38_ifconv:6 %zext_ln461_1 = zext i9 %add_ln461

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end38_ifconv:7 %i_resp_4 = add i32 %zext_ln461_1, i32 %i_resp_3

]]></Node>
<StgValue><ssdm name="i_resp_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end38_ifconv:8 %i_resp_5 = select i1 %is_success, i32 %i_resp_4, i32 %i_resp_3

]]></Node>
<StgValue><ssdm name="i_resp_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end38_ifconv:9 %store_ln445 = store i32 %i_resp_5, i32 %i_resp

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.end38_ifconv:10 %br_ln445 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
