<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AArch64InstructionSelector.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the InstructionSelector class for AArch64.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterBankInfo_8h_source.html">AArch64RegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Optional_8h_source.html">llvm/ADT/Optional.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelector_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionSelectorImpl_8h_source.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineConstantPool_8h_source.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenGlobalISel.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64InstructionSelector.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64InstructionSelector_8cpp__incl.png" border="0" usemap="#alib_2Target_2AArch64_2GISel_2AArch64InstructionSelector_8cpp" alt=""/></div>
<map name="alib_2Target_2AArch64_2GISel_2AArch64InstructionSelector_8cpp" id="alib_2Target_2AArch64_2GISel_2AArch64InstructionSelector_8cpp">
<area shape="rect" title="This file implements the targeting of the InstructionSelector class for AArch64." alt="" coords="2969,5,3215,46"/>
<area shape="rect" href="AArch64InstrInfo_8h.html" title=" " alt="" coords="451,279,581,305"/>
<area shape="poly" title=" " alt="" coords="2969,29,2407,30,1638,37,1264,46,943,58,710,74,638,85,601,96,582,113,566,132,542,178,528,225,521,264,516,263,523,224,538,176,562,129,578,109,599,92,637,80,710,69,943,52,1264,40,1638,32,2407,25,2969,24"/>
<area shape="rect" href="AArch64RegisterInfo_8h.html" title=" " alt="" coords="77,368,230,393"/>
<area shape="poly" title=" " alt="" coords="2969,31,2401,38,1623,51,915,71,675,83,600,90,559,97,497,121,437,153,380,189,326,227,237,302,177,359,173,355,233,298,323,223,377,184,434,148,495,117,558,91,599,84,675,78,915,66,1623,46,2401,33,2969,26"/>
<area shape="rect" href="Optional_8h.html" title=" " alt="" coords="481,545,620,571"/>
<area shape="poly" title=" " alt="" coords="2969,29,2418,29,1669,36,1305,44,994,56,768,74,698,84,663,96,630,129,612,164,604,200,603,238,602,277,598,318,585,360,559,402,541,418,522,426,506,433,492,450,487,469,492,488,506,513,526,533,522,537,502,516,487,490,481,469,487,447,502,429,520,421,538,413,555,399,580,358,593,317,597,277,597,238,599,199,607,162,626,126,660,92,697,79,767,68,993,51,1305,39,1669,31,2418,24,2969,24"/>
<area shape="rect" href="MachineBasicBlock_8h.html" title=" " alt="" coords="3176,626,3366,667"/>
<area shape="poly" title=" " alt="" coords="3215,29,3346,37,3489,49,3620,67,3673,78,3713,91,3762,110,3803,129,3819,141,3832,156,3840,176,3843,202,3843,470,3844,531,3837,555,3816,580,3762,593,3650,609,3381,637,3381,632,3649,603,3761,588,3813,576,3832,553,3839,530,3837,470,3837,202,3835,178,3827,159,3816,145,3800,133,3760,115,3711,97,3671,84,3619,72,3489,54,3345,42,3215,34"/>
<area shape="rect" href="MachineInstr_8h.html" title=" " alt="" coords="3177,715,3370,740"/>
<area shape="poly" title=" " alt="" coords="3215,27,3362,33,3525,44,3674,63,3734,76,3780,92,3824,111,3860,131,3874,143,3884,159,3891,178,3893,202,3893,470,3892,505,3886,532,3873,557,3848,580,3809,606,3772,620,3736,624,3701,624,3626,618,3584,620,3537,629,3414,669,3314,711,3312,706,3412,664,3535,623,3583,615,3626,613,3701,618,3736,619,3770,614,3806,601,3845,576,3869,553,3881,531,3887,504,3888,470,3888,202,3886,179,3880,161,3870,147,3857,135,3822,116,3778,96,3733,81,3673,68,3524,49,3361,38,3215,32"/>
<area shape="rect" href="MachineOperand_8h.html" title=" " alt="" coords="2979,788,3197,814"/>
<area shape="poly" title=" " alt="" coords="3215,25,3375,29,3556,40,3722,60,3790,74,3840,92,3881,111,3914,132,3927,144,3936,160,3942,179,3944,202,3944,470,3939,521,3924,565,3900,602,3869,633,3833,658,3791,678,3746,694,3699,707,3602,723,3510,731,3434,736,3382,743,3274,768,3174,788,3173,783,3273,763,3381,738,3433,731,3510,725,3601,717,3697,702,3744,689,3789,674,3830,654,3866,629,3896,599,3919,563,3934,520,3939,470,3939,202,3937,180,3931,162,3923,148,3911,136,3879,116,3838,96,3788,79,3722,65,3555,45,3375,35,3215,30"/>
<area shape="rect" href="TargetOpcodes_8h.html" title=" " alt="" coords="3643,788,3850,814"/>
<area shape="poly" title=" " alt="" coords="3215,24,3387,27,3585,36,3680,45,3767,57,3841,72,3896,92,3936,112,3967,132,3979,145,3987,161,3993,179,3995,202,3995,648,3991,676,3979,701,3961,722,3939,741,3886,769,3830,787,3828,782,3884,764,3936,736,3957,719,3974,698,3985,675,3989,647,3989,202,3988,180,3983,163,3974,148,3963,136,3933,116,3894,96,3839,77,3766,62,3680,50,3584,42,3387,32,3215,29"/>
<area shape="rect" href="MachineFunction_8h.html" title=" " alt="" coords="2528,545,2747,571"/>
<area shape="poly" title=" " alt="" coords="2969,43,2832,65,2759,80,2690,98,2629,119,2580,144,2547,171,2539,186,2536,202,2536,293,2546,342,2571,409,2627,530,2622,532,2566,411,2541,344,2531,293,2531,201,2534,184,2543,168,2577,139,2627,114,2689,93,2758,74,2831,59,2968,38"/>
<area shape="rect" href="MachineInstrBuilder_8h.html" title=" " alt="" coords="3275,449,3458,489"/>
<area shape="poly" title=" " alt="" coords="3216,35,3295,53,3334,67,3370,84,3401,106,3426,132,3442,164,3448,201,3448,293,3443,349,3422,402,3398,439,3393,436,3418,399,3438,348,3443,293,3443,202,3437,166,3422,135,3398,110,3367,89,3332,72,3293,58,3215,40"/>
<area shape="rect" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html" title=" " alt="" coords="3635,537,3803,578"/>
<area shape="poly" title=" " alt="" coords="3215,30,3390,45,3485,58,3578,75,3661,98,3729,125,3755,142,3775,160,3788,180,3792,201,3792,382,3787,422,3775,461,3743,526,3738,523,3770,459,3782,421,3787,382,3787,202,3783,182,3771,163,3752,146,3727,130,3660,103,3577,81,3484,64,3389,51,3215,35"/>
<area shape="rect" href="AArch64MachineFunctionInfo_8h.html" title=" " alt="" coords="1385,368,1588,393"/>
<area shape="poly" title=" " alt="" coords="2969,34,2556,56,2346,74,2260,85,2194,97,2092,124,1990,157,1796,233,1633,307,1523,363,1521,358,1631,303,1794,228,1988,152,2091,119,2193,91,2259,79,2345,69,2556,51,2969,29"/>
<area shape="rect" href="raw__ostream_8h.html" title=" " alt="" coords="1164,545,1348,571"/>
<area shape="poly" title=" " alt="" coords="2969,34,2483,56,2229,74,2124,85,2045,97,1936,120,1845,144,1694,196,1544,253,1455,284,1347,315,1285,325,1234,327,1186,335,1160,345,1132,362,1097,390,1072,420,1066,436,1064,452,1067,470,1077,488,1092,505,1109,518,1151,538,1149,543,1107,523,1088,509,1073,491,1062,471,1059,453,1061,435,1068,418,1094,386,1129,358,1158,340,1184,330,1233,322,1284,320,1346,309,1453,278,1542,248,1692,191,1844,139,1935,114,2044,91,2124,80,2228,69,2483,51,2969,29"/>
<area shape="rect" href="AArch64RegisterBankInfo_8h.html" title="This file declares the targeting of the RegisterBankInfo class for AArch64." alt="" coords="2206,102,2389,127"/>
<area shape="poly" title=" " alt="" coords="2969,39,2713,63,2414,97,2381,101,2381,96,2413,91,2713,57,2969,34"/>
<area shape="rect" href="AArch64Subtarget_8h.html" title=" " alt="" coords="1116,190,1255,216"/>
<area shape="poly" title=" " alt="" coords="2969,31,2582,36,2080,47,1618,67,1452,80,1393,88,1354,97,1312,114,1273,136,1211,182,1208,178,1270,132,1310,109,1353,91,1392,83,1451,75,1618,61,2079,42,2582,30,2969,25"/>
<area shape="rect" href="InstructionSelector_8h.html" title=" " alt="" coords="804,360,972,401"/>
<area shape="poly" title=" " alt="" coords="2969,31,2565,38,2038,51,1551,70,1375,82,1271,97,1155,122,1107,133,1063,147,1022,165,984,190,945,225,906,273,897,290,891,308,888,345,883,345,886,307,892,287,902,270,942,222,980,186,1020,160,1061,142,1105,128,1154,117,1270,91,1375,77,1551,65,2038,45,2565,33,2969,26"/>
<area shape="rect" href="AArch64TargetMachine_8h.html" title=" " alt="" coords="674,102,841,127"/>
<area shape="poly" title=" " alt="" coords="2969,31,2527,37,1918,49,1307,68,1053,81,860,97,829,101,828,96,860,91,1053,76,1307,63,1918,43,2526,31,2969,26"/>
<area shape="rect" href="AArch64AddressingModes_8h.html" title=" " alt="" coords="4030,183,4258,223"/>
<area shape="poly" title=" " alt="" coords="3215,24,3411,27,3641,37,3754,46,3858,58,3945,73,4012,92,4053,122,4112,171,4109,175,4050,126,4010,96,3944,78,3857,63,3754,51,3641,43,3411,33,3215,30"/>
<area shape="rect" href="InstructionSelectorImpl_8h.html" title=" " alt="" coords="2770,271,2940,312"/>
<area shape="poly" title=" " alt="" coords="3077,48,2884,262,2880,258,3073,45"/>
<area shape="rect" href="MachineRegisterInfo_8h.html" title=" " alt="" coords="3045,449,3251,489"/>
<area shape="poly" title=" " alt="" coords="3117,45,3144,72,3173,109,3196,153,3203,177,3205,202,3205,293,3202,333,3192,372,3167,436,3162,435,3187,370,3196,332,3200,293,3200,202,3198,178,3191,155,3169,112,3140,76,3113,48"/>
<area shape="rect" href="Constants_8h.html" title="This file contains the declarations for the subclasses of Constant, which represent the different fla..." alt="" coords="2427,456,2565,482"/>
<area shape="poly" title=" " alt="" coords="2969,33,2847,39,2716,51,2597,69,2551,82,2516,96,2481,117,2456,138,2440,164,2435,202,2435,293,2440,335,2452,376,2483,442,2479,444,2447,378,2434,336,2429,293,2429,201,2435,163,2452,135,2478,113,2514,92,2549,77,2596,64,2715,46,2847,34,2969,27"/>
<area shape="rect" href="Debug_8h.html" title=" " alt="" coords="3018,368,3166,393"/>
<area shape="poly" title=" " alt="" coords="3095,46,3095,353,3089,353,3089,46"/>
<area shape="rect" href="MachineIRBuilder_8h.html" title="This file declares the MachineIRBuilder class." alt="" coords="3240,360,3408,401"/>
<area shape="poly" title=" " alt="" coords="3152,44,3190,64,3223,92,3246,122,3266,155,3295,225,3313,292,3323,345,3317,346,3308,293,3289,227,3261,158,3242,125,3220,96,3187,68,3150,49"/>
<area shape="rect" href="MIPatternMatch_8h.html" title=" " alt="" coords="3584,360,3752,401"/>
<area shape="poly" title=" " alt="" coords="3216,36,3359,58,3422,74,3465,92,3501,118,3534,149,3589,219,3630,289,3657,345,3652,347,3625,291,3584,222,3530,153,3498,122,3463,96,3420,79,3358,64,3215,42"/>
<area shape="rect" href="MachineConstantPool_8h.html" title="This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ..." alt="" coords="4080,94,4291,135"/>
<area shape="poly" title=" " alt="" coords="3215,30,3594,51,3827,69,4062,91,4066,92,4065,97,4061,97,3827,74,3594,56,3215,35"/>
<area shape="rect" href="Type_8h.html" title=" " alt="" coords="124,545,231,571"/>
<area shape="poly" title=" " alt="" coords="2969,29,2457,31,1733,39,1356,47,1002,59,696,76,466,97,386,100,306,95,229,87,158,82,98,85,72,92,51,102,33,118,20,139,12,167,9,202,9,382,10,439,17,462,34,488,50,504,69,517,111,537,109,542,67,522,47,508,30,491,13,464,5,440,4,382,4,202,7,166,16,137,29,115,48,98,70,87,97,80,158,77,229,82,306,90,386,95,465,91,696,70,1001,54,1356,42,1733,34,2457,26,2969,24"/>
<area shape="rect" title=" " alt="" coords="4315,102,4496,127"/>
<area shape="poly" title=" " alt="" coords="3216,26,3422,31,3693,42,3997,62,4303,91,4333,96,4332,101,4302,97,3997,67,3693,48,3422,37,3215,31"/>
<area shape="rect" title=" " alt="" coords="4520,102,4696,127"/>
<area shape="poly" title=" " alt="" coords="3215,24,3454,27,3776,37,4140,57,4326,72,4508,91,4538,96,4537,101,4508,97,4326,78,4140,63,3776,43,3454,33,3215,30"/>
<area shape="rect" href="AArch64_8h.html" title=" " alt="" coords="698,368,780,393"/>
<area shape="poly" title=" " alt="" coords="548,303,695,359,693,364,547,308"/>
<area shape="poly" title=" " alt="" coords="466,308,219,366,218,361,464,303"/>
<area shape="rect" href="AArch64StackOffset_8h.html" title=" " alt="" coords="305,545,458,571"/>
<area shape="poly" title=" " alt="" coords="451,303,422,311,393,323,367,339,346,362,336,382,332,404,332,427,336,451,351,495,369,531,364,534,346,497,331,452,327,428,326,404,331,380,342,358,364,335,391,318,420,306,450,298"/>
<area shape="rect" href="TypeSize_8h.html" title=" " alt="" coords="278,634,442,659"/>
<area shape="poly" title=" " alt="" coords="451,302,418,309,385,321,354,338,327,362,291,414,280,439,274,463,273,489,276,516,296,577,312,602,333,622,329,626,308,605,291,579,271,517,268,489,269,463,275,437,286,411,323,358,351,334,383,316,417,304,450,297"/>
<area shape="poly" title=" " alt="" coords="525,304,535,324,543,349,545,377,536,402,520,418,503,425,468,427,433,429,417,436,404,450,397,469,404,488,417,500,441,514,499,537,497,542,438,518,414,505,399,491,391,469,399,447,414,432,432,424,467,422,502,420,517,413,531,399,539,376,538,350,530,326,521,306"/>
<area shape="rect" href="MachineCombinerPattern_8h.html" title=" " alt="" coords="609,449,823,489"/>
<area shape="poly" title=" " alt="" coords="532,303,685,437,682,441,528,307"/>
<area shape="rect" href="TargetInstrInfo_8h.html" title=" " alt="" coords="2622,360,2792,401"/>
<area shape="poly" title=" " alt="" coords="582,294,904,309,1320,324,1644,332,1968,341,2384,357,2607,370,2607,375,2384,363,1968,346,1644,337,1320,329,904,315,582,299"/>
<area shape="rect" title=" " alt="" coords="357,368,521,393"/>
<area shape="poly" title=" " alt="" coords="507,307,461,358,457,354,503,303"/>
<area shape="rect" title=" " alt="" coords="44,456,231,482"/>
<area shape="poly" title=" " alt="" coords="154,394,145,442,140,441,149,393"/>
<area shape="poly" title=" " alt="" coords="381,572,369,620,364,619,376,570"/>
<area shape="rect" title=" " alt="" coords="2195,862,2259,888"/>
<area shape="poly" title=" " alt="" coords="398,569,465,617,571,686,634,722,702,757,773,787,845,811,930,824,1076,835,1476,853,2180,870,2180,875,1476,858,1076,841,929,830,843,817,771,792,700,762,632,727,568,691,462,622,395,573"/>
<area shape="poly" title=" " alt="" coords="371,658,397,691,437,734,488,778,517,797,548,812,588,822,651,832,831,847,1064,858,1325,865,1838,871,2180,871,2180,876,1838,876,1325,870,1064,863,831,852,651,837,587,828,546,816,515,801,485,782,433,738,393,694,366,661"/>
<area shape="poly" title=" " alt="" coords="564,569,613,617,694,686,743,722,796,757,852,787,910,811,990,826,1129,838,1508,856,1906,866,2180,870,2180,876,1905,871,1508,861,1128,843,990,831,909,817,850,792,793,761,739,727,690,690,609,621,560,573"/>
<area shape="poly" title=" " alt="" coords="2698,403,2670,446,2650,470,2627,492,2596,507,2568,513,2543,520,2530,527,2518,539,2501,564,2494,587,2493,645,2493,729,2487,764,2470,792,2444,816,2412,834,2376,849,2340,859,2274,872,2273,866,2339,854,2375,844,2409,829,2440,811,2465,789,2482,762,2488,729,2488,645,2489,586,2496,562,2514,536,2527,523,2541,515,2567,508,2595,502,2624,487,2646,467,2665,443,2694,400"/>
<area shape="poly" title=" " alt="" coords="2621,390,2384,403,2020,419,1736,428,1088,451,838,464,837,458,1088,446,1736,423,2020,414,2384,398,2621,385"/>
<area shape="rect" href="ArrayRef_8h.html" title=" " alt="" coords="2224,634,2368,659"/>
<area shape="poly" title=" " alt="" coords="2690,403,2642,447,2612,471,2579,492,2533,509,2495,515,2457,522,2413,540,2385,559,2359,581,2317,624,2313,620,2355,577,2382,554,2411,535,2456,516,2494,510,2532,504,2576,487,2609,467,2639,443,2687,399"/>
<area shape="poly" title=" " alt="" coords="2760,399,2876,446,3069,538,3223,617,3220,621,3067,543,2874,451,2758,404"/>
<area shape="poly" title=" " alt="" coords="2746,399,2826,446,2876,487,3018,580,3165,664,3239,705,3237,710,3163,669,3015,585,2873,491,2823,451,2743,403"/>
<area shape="poly" title=" " alt="" coords="2724,400,2843,544,2929,642,3021,738,3063,777,3060,780,3017,742,2925,646,2839,548,2720,403"/>
<area shape="poly" title=" " alt="" coords="2719,400,2731,442,2732,467,2725,491,2704,518,2677,539,2674,535,2700,515,2720,488,2726,466,2726,443,2714,402"/>
<area shape="poly" title=" " alt="" coords="2793,388,3001,411,3261,446,3260,451,3001,416,2792,393"/>
<area shape="poly" title=" " alt="" coords="2295,661,2237,849,2232,847,2290,659"/>
<area shape="rect" href="SmallVector_8h.html" title=" " alt="" coords="1825,715,1986,740"/>
<area shape="poly" title=" " alt="" coords="2236,662,1981,714,1980,709,2235,657"/>
<area shape="poly" title=" " alt="" coords="1933,738,2188,853,2186,858,1931,743"/>
<area shape="poly" title=" " alt="" coords="3327,665,3354,679,3376,697,3388,717,3389,729,3384,742,3356,777,3324,795,3287,806,3242,817,3154,834,3037,848,2754,865,2473,874,2274,876,2274,871,2473,868,2753,860,3036,842,3153,829,3241,811,3286,800,3322,790,3352,773,3379,739,3383,728,3383,719,3372,700,3351,683,3325,670"/>
<area shape="poly" title=" " alt="" coords="3274,667,3275,699,3270,700,3269,667"/>
<area shape="poly" title=" " alt="" coords="3271,742,3248,780,3231,800,3209,816,3152,832,3053,844,2779,862,2486,872,2274,876,2274,870,2486,866,2779,856,3053,839,3151,826,3207,812,3227,796,3244,777,3266,739"/>
<area shape="poly" title=" " alt="" coords="3243,743,3134,785,3132,780,3241,738"/>
<area shape="poly" title=" " alt="" coords="3355,738,3652,783,3651,788,3354,744"/>
<area shape="poly" title=" " alt="" coords="2979,814,2274,872,2273,867,2979,809"/>
<area shape="poly" title=" " alt="" coords="2638,572,2627,618,2604,684,2587,720,2566,756,2541,788,2511,816,2468,836,2405,851,2274,871,2273,866,2404,846,2466,831,2508,812,2537,785,2561,753,2582,718,2599,682,2621,616,2633,570"/>
<area shape="poly" title=" " alt="" coords="2590,574,2359,632,2357,627,2589,569"/>
<area shape="poly" title=" " alt="" coords="2616,574,2516,621,2449,647,2381,669,2281,691,2179,707,2001,724,2001,719,2178,702,2280,686,2379,664,2448,642,2513,616,2613,569"/>
<area shape="poly" title=" " alt="" coords="2727,568,3161,627,3160,633,2726,574"/>
<area shape="poly" title=" " alt="" coords="2671,569,2800,614,2969,664,3080,689,3184,709,3183,714,3079,695,2967,669,2799,619,2669,574"/>
<area shape="poly" title=" " alt="" coords="3385,488,3401,510,3413,536,3433,593,3445,639,3446,686,3429,741,3416,768,3402,788,3383,803,3356,816,3329,825,3288,832,3172,845,2853,862,2514,872,2274,876,2274,870,2514,866,2852,857,3172,839,3288,827,3328,819,3354,812,3380,798,3398,784,3412,766,3424,739,3440,685,3440,640,3428,594,3408,538,3396,513,3381,491"/>
<area shape="poly" title=" " alt="" coords="3275,490,3263,492,3012,538,2759,581,2383,636,2382,631,2758,575,3011,533,3262,487,3274,485"/>
<area shape="poly" title=" " alt="" coords="3358,491,3291,614,3286,612,3354,488"/>
<area shape="poly" title=" " alt="" coords="3377,489,3388,525,3396,571,3395,621,3390,645,3380,668,3357,693,3329,711,3326,706,3354,689,3375,665,3385,643,3390,620,3391,571,3383,526,3372,491"/>
<area shape="poly" title=" " alt="" coords="3332,492,3249,547,3205,584,3166,628,3149,656,3141,682,3135,708,3123,741,3105,776,3100,774,3118,739,3129,707,3136,680,3144,654,3162,624,3201,581,3246,543,3329,488"/>
<area shape="poly" title=" " alt="" coords="3275,490,3263,492,3124,509,3014,517,2905,525,2766,540,2729,545,2729,540,2765,535,2905,520,3014,512,3123,503,3262,487,3275,485"/>
<area shape="poly" title=" " alt="" coords="3448,487,3625,531,3624,536,3446,493"/>
<area shape="poly" title=" " alt="" coords="1385,393,1204,415,1122,431,1064,451,1024,472,992,491,980,503,972,517,966,535,964,556,964,729,967,739,974,749,1006,768,1055,786,1120,801,1287,826,1485,844,1694,857,1893,865,2180,870,2180,876,1892,870,1693,862,1484,850,1286,832,1119,806,1053,791,1003,773,971,753,962,741,959,729,959,556,961,534,967,515,976,500,989,487,1021,467,1062,446,1120,426,1204,410,1384,388"/>
<area shape="poly" title=" " alt="" coords="1385,389,918,416,702,434,632,443,599,451,582,467,570,488,557,531,552,529,565,486,578,464,596,446,631,437,702,428,918,411,1385,384"/>
<area shape="poly" title=" " alt="" coords="1512,391,1607,446,1632,467,1658,487,1753,540,1797,557,1855,575,1949,599,2044,616,2210,636,2209,641,2043,621,1948,604,1854,581,1795,562,1750,545,1655,492,1629,472,1604,451,1509,396"/>
<area shape="poly" title=" " alt="" coords="1502,391,1563,447,1627,510,1674,561,1723,610,1792,664,1829,687,1865,706,1862,710,1826,692,1789,669,1719,614,1670,565,1623,513,1560,451,1498,395"/>
<area shape="poly" title=" " alt="" coords="1545,391,1624,413,1708,446,1725,457,1737,468,1748,478,1765,487,1827,503,1909,517,2112,536,2328,547,2513,552,2513,558,2328,553,2111,542,1908,522,1826,509,1763,492,1745,483,1733,472,1722,461,1706,451,1622,418,1544,396"/>
<area shape="rect" href="SmallPtrSet_8h.html" title=" " alt="" coords="762,634,923,659"/>
<area shape="poly" title=" " alt="" coords="1385,386,1268,391,1139,402,1022,421,977,435,944,451,924,468,907,488,879,534,861,581,850,620,845,618,856,579,875,532,902,485,920,464,941,446,975,430,1021,416,1138,396,1267,385,1385,380"/>
<area shape="rect" href="CallingConvLower_8h.html" title=" " alt="" coords="1776,449,1955,489"/>
<area shape="poly" title=" " alt="" coords="1541,391,1766,442,1764,447,1540,396"/>
<area shape="rect" href="MIRYamlMapping_8h.html" title=" " alt="" coords="1100,456,1322,482"/>
<area shape="poly" title=" " alt="" coords="1449,396,1264,454,1262,449,1447,391"/>
<area shape="rect" href="TargetFrameLowering_8h.html" title=" " alt="" coords="1867,537,2048,578"/>
<area shape="poly" title=" " alt="" coords="1524,391,1587,415,1657,446,1689,467,1721,487,1787,512,1853,531,1851,536,1785,517,1719,492,1686,472,1655,451,1585,420,1522,396"/>
<area shape="rect" href="Function_8h.html" title=" " alt="" coords="1084,715,1212,740"/>
<area shape="poly" title=" " alt="" coords="1385,387,1299,393,1211,405,1136,423,1109,436,1090,450,1073,480,1066,513,1067,548,1075,583,1103,650,1134,701,1129,704,1099,653,1070,585,1062,549,1061,512,1068,478,1086,447,1106,431,1134,418,1210,399,1299,388,1384,382"/>
<area shape="rect" href="MCLinkerOptimizationHint_8h.html" title=" " alt="" coords="1346,449,1550,489"/>
<area shape="poly" title=" " alt="" coords="1484,395,1465,436,1460,434,1479,393"/>
<area shape="poly" title=" " alt="" coords="848,659,859,691,877,734,906,778,924,796,944,812,973,823,1018,832,1151,848,1324,859,1520,866,1910,872,2180,871,2180,877,1910,877,1520,871,1324,864,1151,853,1018,838,971,828,941,816,920,800,901,781,873,737,854,693,843,660"/>
<area shape="poly" title=" " alt="" coords="1846,491,1827,513,1813,538,1801,574,1796,604,1799,632,1813,665,1833,689,1859,706,1856,710,1829,693,1809,668,1794,634,1790,603,1796,573,1808,536,1823,510,1841,488"/>
<area shape="poly" title=" " alt="" coords="1956,479,2018,487,2513,541,2513,546,2017,492,1955,484"/>
<area shape="poly" title=" " alt="" coords="1118,485,635,548,635,543,1117,480"/>
<area shape="poly" title=" " alt="" coords="1286,480,1335,487,1615,520,1853,544,1852,549,1615,525,1334,492,1286,485"/>
<area shape="poly" title=" " alt="" coords="1219,481,1245,530,1241,533,1215,484"/>
<area shape="poly" title=" " alt="" coords="2049,562,3161,635,3161,640,2049,568"/>
<area shape="poly" title=" " alt="" coords="1263,570,1283,617,1319,685,1343,721,1372,756,1404,787,1440,812,1483,824,1560,835,1774,852,2006,864,2180,870,2180,875,2006,869,1773,858,1559,840,1482,829,1438,816,1400,791,1368,759,1339,724,1315,688,1278,620,1258,572"/>
<area shape="poly" title=" " alt="" coords="1279,568,1373,615,1435,642,1500,664,1580,684,1662,699,1810,717,1809,722,1662,704,1579,689,1498,669,1433,647,1370,620,1276,573"/>
<area shape="poly" title=" " alt="" coords="1161,739,1204,777,1232,796,1264,811,1345,832,1455,847,1584,858,1722,865,1989,872,2179,871,2179,877,1989,877,1722,871,1583,864,1454,853,1344,837,1262,817,1230,801,1200,781,1158,743"/>
<area shape="poly" title=" " alt="" coords="1452,490,1457,558,1460,645,1460,728,1466,741,1483,753,1548,777,1642,800,1756,819,1997,849,2180,867,2179,872,1996,855,1756,824,1641,805,1546,783,1480,758,1462,744,1455,729,1455,645,1452,558,1447,490"/>
<area shape="poly" title=" " alt="" coords="1460,489,1511,585,1542,634,1570,664,1611,682,1672,696,1810,715,1810,721,1671,702,1609,687,1567,669,1538,637,1506,588,1455,491"/>
<area shape="poly" title=" " alt="" coords="1406,492,1297,541,1295,536,1403,487"/>
<area shape="rect" href="RegisterBankInfo_8h.html" title=" " alt="" coords="2204,360,2372,401"/>
<area shape="poly" title=" " alt="" coords="2261,130,2222,151,2204,166,2190,184,2183,206,2182,228,2187,250,2196,273,2225,314,2257,348,2253,352,2221,318,2192,275,2182,252,2176,228,2177,205,2186,181,2200,162,2219,147,2259,125"/>
<area shape="rect" title=" " alt="" coords="2200,190,2395,216"/>
<area shape="poly" title=" " alt="" coords="2300,128,2300,175,2295,175,2295,128"/>
<area shape="poly" title=" " alt="" coords="2284,402,2252,490,2231,534,2211,567,2195,600,2189,645,2189,729,2192,761,2199,793,2218,847,2213,849,2194,795,2187,762,2184,729,2184,645,2190,598,2206,564,2226,531,2247,488,2279,400"/>
<area shape="poly" title=" " alt="" coords="2281,402,2254,446,2235,470,2214,491,2189,508,2167,517,2145,525,2119,540,2062,582,2009,628,1928,706,1925,702,2005,624,2059,578,2116,535,2143,521,2165,512,2186,504,2210,487,2231,466,2249,443,2276,400"/>
<area shape="poly" title=" " alt="" coords="1116,216,596,283,596,277,1115,211"/>
<area shape="poly" title=" " alt="" coords="1116,207,989,210,819,220,629,240,533,255,439,274,370,293,302,317,193,363,190,358,300,312,368,288,438,269,532,250,629,235,819,215,988,205,1116,202"/>
<area shape="poly" title=" " alt="" coords="1255,201,1395,202,1583,211,1796,231,1905,248,2010,269,2072,286,2133,307,2236,351,2234,356,2131,312,2070,291,2009,274,1904,253,1796,237,1583,216,1394,208,1255,206"/>
<area shape="rect" href="AArch64FrameLowering_8h.html" title=" " alt="" coords="2029,456,2200,482"/>
<area shape="poly" title=" " alt="" coords="1255,206,1390,218,1569,245,1668,265,1769,290,1868,320,1964,358,2001,377,2036,400,2093,444,2089,448,2033,404,1998,381,1962,362,1867,325,1767,295,1667,270,1569,250,1390,224,1255,211"/>
<area shape="rect" href="AArch64ISelLowering_8h.html" title=" " alt="" coords="1177,279,1335,305"/>
<area shape="poly" title=" " alt="" coords="1197,215,1239,266,1235,269,1193,218"/>
<area shape="rect" href="AArch64SelectionDAGInfo_8h.html" title=" " alt="" coords="916,279,1103,305"/>
<area shape="poly" title=" " alt="" coords="1162,219,1048,274,1046,270,1159,214"/>
<area shape="rect" href="CallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="1783,360,1951,401"/>
<area shape="poly" title=" " alt="" coords="1233,214,1777,353,1776,358,1232,219"/>
<area shape="poly" title=" " alt="" coords="1183,218,1160,264,1140,291,1116,314,1094,326,1063,338,987,360,985,355,1061,333,1092,321,1113,310,1136,288,1155,262,1178,215"/>
<area shape="poly" title=" " alt="" coords="2031,485,1967,492,1739,506,1546,510,1217,505,1059,503,889,506,697,517,470,540,445,544,444,539,469,535,696,511,889,500,1059,498,1217,500,1546,505,1739,501,1967,487,2031,480"/>
<area shape="poly" title=" " alt="" coords="2094,485,2007,532,2004,528,2091,480"/>
<area shape="poly" title=" " alt="" coords="1178,307,793,363,784,365,783,360,792,357,1177,301"/>
<area shape="poly" title=" " alt="" coords="1336,301,1461,324,1601,357,1715,398,1812,440,1810,445,1713,403,1599,363,1460,329,1335,307"/>
<area shape="poly" title=" " alt="" coords="1952,386,2025,395,2101,408,2168,425,2194,435,2214,447,2233,465,2249,486,2272,533,2287,580,2295,618,2290,619,2282,581,2268,535,2244,489,2229,468,2210,451,2192,440,2167,430,2100,413,2024,400,1951,392"/>
<area shape="poly" title=" " alt="" coords="1916,399,1946,419,1969,447,1976,469,1969,491,1956,505,1942,512,1911,516,1881,520,1869,526,1857,539,1848,559,1844,580,1846,602,1851,624,1869,667,1890,701,1885,704,1864,669,1846,626,1841,603,1839,580,1843,557,1853,536,1865,522,1880,515,1910,511,1940,507,1953,500,1964,488,1971,469,1964,450,1942,423,1913,403"/>
<area shape="poly" title=" " alt="" coords="1869,401,1869,434,1863,434,1864,401"/>
<area shape="poly" title=" " alt="" coords="804,401,792,403,726,409,639,413,557,424,526,435,505,450,499,460,497,470,502,491,514,513,530,533,526,536,510,516,497,493,492,470,494,458,501,447,523,430,556,419,639,408,726,403,792,398,803,396"/>
<area shape="poly" title=" " alt="" coords="804,401,672,429,621,442,599,451,592,469,600,488,624,512,658,534,698,553,744,569,850,597,967,617,1204,643,1386,664,1614,696,1810,716,1810,721,1614,701,1385,669,1203,649,967,622,849,602,742,575,696,558,655,538,621,516,595,491,586,469,596,447,620,437,671,424,803,396"/>
<area shape="poly" title=" " alt="" coords="742,130,546,272,543,268,739,126"/>
<area shape="poly" title=" " alt="" coords="818,125,1112,184,1111,189,817,130"/>
<area shape="poly" title=" " alt="" coords="4137,225,4111,292,4100,335,4096,379,4096,729,4090,764,4074,787,4050,801,4019,807,3944,810,3904,811,3863,817,3714,837,3514,853,3283,863,3038,870,2576,876,2274,876,2274,871,2576,871,3038,865,3283,858,3514,847,3713,832,3862,811,3903,806,3944,804,4018,802,4048,796,4071,783,4085,762,4091,729,4091,379,4095,334,4106,291,4132,223"/>
<area shape="poly" title=" " alt="" coords="2852,313,2830,391,2797,490,2754,601,2732,646,2707,685,2678,720,2642,752,2597,784,2543,816,2473,846,2400,864,2331,873,2274,876,2274,871,2330,868,2399,858,2472,841,2540,812,2594,779,2638,748,2674,716,2703,681,2728,643,2749,599,2792,488,2824,389,2847,311"/>
<area shape="poly" title=" " alt="" coords="2823,315,2754,355,2751,350,2820,310"/>
<area shape="poly" title=" " alt="" coords="2770,308,2665,329,2609,344,2554,362,2448,417,2268,518,1940,709,1937,705,2266,514,2445,412,2552,358,2607,339,2664,324,2769,303"/>
<area shape="poly" title=" " alt="" coords="2864,311,2882,354,2911,399,2928,413,2945,422,2962,430,2978,447,3005,489,3027,534,3059,626,3078,711,3088,773,3083,774,3073,712,3054,628,3022,536,3000,491,2974,450,2958,435,2942,426,2925,418,2907,402,2878,356,2859,314"/>
<area shape="poly" title=" " alt="" coords="2940,293,3062,299,3202,311,3331,329,3383,342,3421,358,3459,387,3502,432,3548,489,3594,553,3678,680,3735,774,3730,777,3673,683,3589,556,3543,492,3498,436,3456,391,3419,362,3381,347,3330,335,3201,316,3062,304,2940,298"/>
<area shape="poly" title=" " alt="" coords="2888,310,2959,358,2983,380,3008,398,3261,446,3260,451,3006,403,2979,384,2956,362,2885,315"/>
<area shape="poly" title=" " alt="" coords="2940,292,3081,298,3248,309,3405,328,3468,341,3516,358,3556,385,3604,430,3694,525,3690,528,3601,434,3552,389,3514,362,3467,347,3404,334,3248,314,3081,303,2940,297"/>
<area shape="poly" title=" " alt="" coords="2769,297,2474,302,2070,313,1668,333,1500,346,1374,363,1285,371,1212,375,1179,382,1149,395,1119,417,1090,450,1083,465,1084,478,1091,491,1104,502,1143,523,1188,538,1186,543,1141,528,1101,507,1087,494,1079,480,1078,464,1086,447,1116,413,1146,391,1178,377,1211,370,1285,366,1373,357,1500,341,1667,328,2070,308,2474,297,2769,291"/>
<area shape="poly" title=" " alt="" coords="2770,309,2387,367,2387,361,2769,303"/>
<area shape="poly" title=" " alt="" coords="2769,296,2483,300,2058,311,1557,330,1298,345,1044,363,987,368,987,363,1044,357,1298,340,1557,325,2058,305,2483,295,2769,291"/>
<area shape="poly" title=" " alt="" coords="2872,311,2911,354,2936,378,2964,398,3010,423,3058,441,3057,446,3008,428,2961,403,2933,382,2907,358,2868,314"/>
<area shape="poly" title=" " alt="" coords="2770,308,2690,329,2649,344,2611,362,2583,381,2557,403,2516,446,2512,443,2553,399,2579,377,2608,358,2647,339,2689,324,2768,303"/>
<area shape="poly" title=" " alt="" coords="2910,310,3046,359,3044,364,2908,315"/>
<area shape="poly" title=" " alt="" coords="3196,487,3240,510,3289,540,3338,579,3380,624,3400,654,3413,681,3415,709,3405,741,3387,771,3366,790,3341,804,3308,817,3243,829,3132,840,2827,858,2274,875,2274,870,2827,853,3131,835,3242,824,3306,811,3339,799,3363,786,3383,768,3400,739,3410,708,3408,682,3395,656,3375,628,3334,583,3286,545,3237,515,3193,492"/>
<area shape="poly" title=" " alt="" coords="3045,473,2934,477,2801,488,2658,508,2517,540,2463,559,2411,582,2328,628,2325,623,2409,577,2461,554,2515,535,2657,503,2800,483,2934,472,3045,468"/>
<area shape="poly" title=" " alt="" coords="3092,492,2821,578,2642,628,2458,669,2335,690,2212,705,2001,723,2001,718,2211,700,2334,684,2457,664,2641,622,2820,573,3091,487"/>
<area shape="poly" title=" " alt="" coords="3164,488,3251,612,3247,615,3160,491"/>
<area shape="poly" title=" " alt="" coords="3147,490,3096,774,3090,773,3142,489"/>
<area shape="poly" title=" " alt="" coords="3045,490,2724,544,2723,539,3044,485"/>
<area shape="poly" title=" " alt="" coords="2492,483,2448,562,2382,668,2309,772,2247,852,2243,849,2304,769,2378,665,2443,559,2487,481"/>
<area shape="poly" title=" " alt="" coords="2427,478,2212,492,1289,533,635,556,635,551,1289,528,2212,487,2427,473"/>
<area shape="poly" title=" " alt="" coords="2451,485,2375,510,2343,524,2322,539,2311,557,2303,578,2298,619,2293,618,2298,577,2306,555,2318,536,2340,520,2373,505,2449,480"/>
<area shape="poly" title=" " alt="" coords="3409,399,3445,418,3473,447,3480,469,3473,490,3445,533,3408,569,3368,598,3330,621,3327,616,3365,594,3405,565,3441,530,3468,488,3475,469,3468,450,3442,422,3407,404"/>
<area shape="poly" title=" " alt="" coords="3336,400,3353,434,3348,437,3331,402"/>
<area shape="poly" title=" " alt="" coords="3285,404,3202,444,3200,439,3283,399"/>
<area shape="poly" title=" " alt="" coords="3240,396,3178,403,2847,438,2580,463,2580,458,2846,433,3177,398,3239,390"/>
<area shape="poly" title=" " alt="" coords="3676,400,3712,523,3707,524,3671,402"/>
<area shape="poly" title=" " alt="" coords="3584,398,3267,451,3266,445,3583,393"/>
<area shape="poly" title=" " alt="" coords="204,569,322,624,320,629,202,574"/>
<area shape="poly" title=" " alt="" coords="188,569,221,614,269,665,326,716,373,755,424,785,496,811,538,821,604,829,791,842,1031,853,1301,860,1829,868,2180,871,2180,876,1829,874,1301,865,1031,858,791,848,603,834,538,826,494,817,422,789,370,759,323,720,265,669,217,617,183,573"/>
<area shape="poly" title=" " alt="" coords="231,567,294,575,471,589,707,601,1269,620,2210,641,2210,646,1269,625,706,606,471,594,293,581,231,572"/>
<area shape="poly" title=" " alt="" coords="231,566,294,575,539,608,748,632,747,637,538,613,293,581,231,571"/>
</map>
</div>
</div>
<p><a href="AArch64InstructionSelector_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa5a7608a0e489065b260a1ec245b82" id="r_a9aa5a7608a0e489065b260a1ec245b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9aa5a7608a0e489065b260a1ec245b82">GET_GLOBALISEL_PREDICATE_BITSET</a></td></tr>
<tr class="separator:a9aa5a7608a0e489065b260a1ec245b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e198bb37135fbb2ecffb49ce588dfaa" id="r_a2e198bb37135fbb2ecffb49ce588dfaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e198bb37135fbb2ecffb49ce588dfaa">GET_GLOBALISEL_PREDICATES_DECL</a></td></tr>
<tr class="separator:a2e198bb37135fbb2ecffb49ce588dfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae8a4d3c9110554465fec97831b1dfd" id="r_a7ae8a4d3c9110554465fec97831b1dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ae8a4d3c9110554465fec97831b1dfd">GET_GLOBALISEL_TEMPORARIES_DECL</a></td></tr>
<tr class="separator:a7ae8a4d3c9110554465fec97831b1dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706a3af700f8ed432e93918d7601d5a" id="r_ae706a3af700f8ed432e93918d7601d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae706a3af700f8ed432e93918d7601d5a">GET_GLOBALISEL_IMPL</a></td></tr>
<tr class="separator:ae706a3af700f8ed432e93918d7601d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab538c256c3204b950075744d5b2b16" id="r_a1ab538c256c3204b950075744d5b2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></td></tr>
<tr class="separator:a1ab538c256c3204b950075744d5b2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd36a579f079f7f4506d9d097b2f0a8" id="r_a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></td></tr>
<tr class="separator:a1cd36a579f079f7f4506d9d097b2f0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa50c3403efb5a9bf58dee7bc4927f303" id="r_aa50c3403efb5a9bf58dee7bc4927f303"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa50c3403efb5a9bf58dee7bc4927f303">getMinClassForRegBank</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RB</a>, <a class="el" href="classunsigned.html">unsigned</a> SizeInBits, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GetAllRegSet</a>=false)</td></tr>
<tr class="memdesc:aa50c3403efb5a9bf58dee7bc4927f303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a register bank, and size in bits, return the smallest register class that can represent that combination.  <br /></td></tr>
<tr class="separator:aa50c3403efb5a9bf58dee7bc4927f303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902b09cfe1ad72267169b4f08909f680" id="r_a902b09cfe1ad72267169b4f08909f680"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="memdesc:a902b09cfe1ad72267169b4f08909f680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the correct subregister to use for a given register class.  <br /></td></tr>
<tr class="separator:a902b09cfe1ad72267169b4f08909f680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496c2822a80bc1f575e662e247f61d77" id="r_a496c2822a80bc1f575e662e247f61d77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a496c2822a80bc1f575e662e247f61d77">getMinSizeForRegBank</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RB</a>)</td></tr>
<tr class="memdesc:a496c2822a80bc1f575e662e247f61d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the minimum size the given register bank can hold.  <br /></td></tr>
<tr class="separator:a496c2822a80bc1f575e662e247f61d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081262fe8bc7545c46c8bf1d30e51913" id="r_a081262fe8bc7545c46c8bf1d30e51913"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; uint64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a081262fe8bc7545c46c8bf1d30e51913">getImmedFromMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)</td></tr>
<tr class="separator:a081262fe8bc7545c46c8bf1d30e51913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3419b7821dce4fc2e3a6f4a96b7dbaa" id="r_ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether <code>I</code> is a currently unsupported binary operation:  <br /></td></tr>
<tr class="separator:ac3419b7821dce4fc2e3a6f4a96b7dbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3929f9a80e9ff6d48e35bba3e2d600" id="r_a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpSize</a>)</td></tr>
<tr class="memdesc:a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the AArch64 opcode for the basic binary operation <code>GenericOpc</code> (such as G_OR or G_SDIV), appropriate for the register bank <code>RegBankID</code> and of size <code>OpSize</code>.  <br /></td></tr>
<tr class="separator:a8e3929f9a80e9ff6d48e35bba3e2d600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d01252826372b1ec3aefc12e0c23d1" id="r_a61d01252826372b1ec3aefc12e0c23d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegBankID</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpSize</a>)</td></tr>
<tr class="memdesc:a61d01252826372b1ec3aefc12e0c23d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the AArch64 opcode for the G_LOAD or G_STORE operation <code>GenericOpc</code>, appropriate for the (value) register bank <code>RegBankID</code> and of memory access size <code>OpSize</code>.  <br /></td></tr>
<tr class="separator:a61d01252826372b1ec3aefc12e0c23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d58cc5c01d8fb05685b16e9ce519fcc" id="r_a1d58cc5c01d8fb05685b16e9ce519fcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d58cc5c01d8fb05685b16e9ce519fcc">isValidCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DstBank</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="memdesc:a1d58cc5c01d8fb05685b16e9ce519fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that verifies that we have a valid copy at the end of selectCopy.  <br /></td></tr>
<tr class="separator:a1d58cc5c01d8fb05685b16e9ce519fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acef535219004fa4c89f4f996343b6f" id="r_a9acef535219004fa4c89f4f996343b6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9acef535219004fa4c89f4f996343b6f">copySubReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *To, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="memdesc:a9acef535219004fa4c89f4f996343b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for selectCopy.  <br /></td></tr>
<tr class="separator:a9acef535219004fa4c89f4f996343b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb20ca947002d194a0220677583167f" id="r_a1cb20ca947002d194a0220677583167f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cb20ca947002d194a0220677583167f">getRegClassesForCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="memdesc:a1cb20ca947002d194a0220677583167f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to get the source and destination register classes for a copy.  <br /></td></tr>
<tr class="separator:a1cb20ca947002d194a0220677583167f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933b079df28c77f3850ed1edf94c6ed8" id="r_a933b079df28c77f3850ed1edf94c6ed8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="separator:a933b079df28c77f3850ed1edf94c6ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c672925e05a23b72838be961003fc7" id="r_a18c672925e05a23b72838be961003fc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GenericOpc</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> SrcTy)</td></tr>
<tr class="separator:a18c672925e05a23b72838be961003fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316a1e1ca1a7ee6413c57d350a2fe2ca" id="r_a316a1e1ca1a7ee6413c57d350a2fe2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a316a1e1ca1a7ee6413c57d350a2fe2ca">selectSelectOpc</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="separator:a316a1e1ca1a7ee6413c57d350a2fe2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d93582353f652e4c84f5ec14de5882" id="r_ac2d93582353f652e4c84f5ec14de5882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2d93582353f652e4c84f5ec14de5882">selectFCMPOpc</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:ac2d93582353f652e4c84f5ec14de5882"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to select the opcode for a G_FCMP.  <br /></td></tr>
<tr class="separator:ac2d93582353f652e4c84f5ec14de5882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a50380e2baa836e29a4bc25295dab92" id="r_a1a50380e2baa836e29a4bc25295dab92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a50380e2baa836e29a4bc25295dab92">isUnsignedICMPPred</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)</td></tr>
<tr class="memdesc:a1a50380e2baa836e29a4bc25295dab92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>P</code> is an unsigned integer comparison predicate.  <br /></td></tr>
<tr class="separator:a1a50380e2baa836e29a4bc25295dab92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79aef281242f8877523e32b6a669356e" id="r_a79aef281242f8877523e32b6a669356e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)</td></tr>
<tr class="separator:a79aef281242f8877523e32b6a669356e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4186b7a1f5e354c92874d4864fe5bf7" id="r_aa4186b7a1f5e354c92874d4864fe5bf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4186b7a1f5e354c92874d4864fe5bf7">changeFCMPPredToAArch64CC</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>)</td></tr>
<tr class="separator:aa4186b7a1f5e354c92874d4864fe5bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376f5aa1990808e8e65cc77dd462c677" id="r_a376f5aa1990808e8e65cc77dd462c677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a376f5aa1990808e8e65cc77dd462c677">getTestBitReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, uint64_t &amp;Bit, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Invert</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a376f5aa1990808e8e65cc77dd462c677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a register which can be used as a bit to test in a TB(N)Z.  <br /></td></tr>
<tr class="separator:a376f5aa1990808e8e65cc77dd462c677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8256cb15aa9e1de877fac58b903bf784" id="r_a8256cb15aa9e1de877fac58b903bf784"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8256cb15aa9e1de877fac58b903bf784">getVectorShiftImm</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a8256cb15aa9e1de877fac58b903bf784"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the element immediate value of a vector shift operand if found.  <br /></td></tr>
<tr class="separator:a8256cb15aa9e1de877fac58b903bf784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803e70c36f62208309d20f1f46d9833b" id="r_a803e70c36f62208309d20f1f46d9833b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a803e70c36f62208309d20f1f46d9833b">getVectorSHLImm</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> SrcTy, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a803e70c36f62208309d20f1f46d9833b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Matches and returns the shift immediate value for a SHL instruction given a shift operand.  <br /></td></tr>
<tr class="separator:a803e70c36f62208309d20f1f46d9833b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba6b0f5197cda6e31725e3309fb7cb0" id="r_adba6b0f5197cda6e31725e3309fb7cb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CopyOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ExtractSubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr class="separator:adba6b0f5197cda6e31725e3309fb7cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af872da5b171c5a24305ffa536fda2be0" id="r_af872da5b171c5a24305ffa536fda2be0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af872da5b171c5a24305ffa536fda2be0">getInsertVecEltOpInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RB</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr class="memdesc:af872da5b171c5a24305ffa536fda2be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given size and RB.  <br /></td></tr>
<tr class="separator:af872da5b171c5a24305ffa536fda2be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55883fe9044a3cd5195607500db6858" id="r_ab55883fe9044a3cd5195607500db6858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab55883fe9044a3cd5195607500db6858">findIntrinsicID</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</td></tr>
<tr class="memdesc:ab55883fe9044a3cd5195607500db6858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to find an intrinsic ID on an a MachineInstr.  <br /></td></tr>
<tr class="separator:ab55883fe9044a3cd5195607500db6858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe88c5c35b927527bbf2475bbf28416" id="r_abfe88c5c35b927527bbf2475bbf28416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abfe88c5c35b927527bbf2475bbf28416">isSignExtendShiftType</a> (<a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="el" href="classllvm_1_1Type.html">Type</a>)</td></tr>
<tr class="separator:abfe88c5c35b927527bbf2475bbf28416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27317e513ca940053ef5778f920269f" id="r_ac27317e513ca940053ef5778f920269f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ac27317e513ca940053ef5778f920269f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a shift instruction, return the correct shift type for that instruction.  <br /></td></tr>
<tr class="separator:ac27317e513ca940053ef5778f920269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb37937e5f21c12443bd5278264d08b" id="r_aafb37937e5f21c12443bd5278264d08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafb37937e5f21c12443bd5278264d08b">fixupPHIOpBanks</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="separator:aafb37937e5f21c12443bd5278264d08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea263c7a3c058db83a4d5a74562610e" id="r_aaea263c7a3c058db83a4d5a74562610e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e">llvm::createAArch64InstructionSelector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;, <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;, <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;)</td></tr>
<tr class="separator:aaea263c7a3c058db83a4d5a74562610e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the InstructionSelector class for AArch64. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000005">Todo</a></b></dt><dd>This should be generated by TableGen. </dd></dl>

<p class="definition">Definition in file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00041">41</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="ae706a3af700f8ed432e93918d7601d5a" name="ae706a3af700f8ed432e93918d7601d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae706a3af700f8ed432e93918d7601d5a">&#9670;&#160;</a></span>GET_GLOBALISEL_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00360">360</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a9aa5a7608a0e489065b260a1ec245b82" name="a9aa5a7608a0e489065b260a1ec245b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa5a7608a0e489065b260a1ec245b82">&#9670;&#160;</a></span>GET_GLOBALISEL_PREDICATE_BITSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATE_BITSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00047">47</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a2e198bb37135fbb2ecffb49ce588dfaa" name="a2e198bb37135fbb2ecffb49ce588dfaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e198bb37135fbb2ecffb49ce588dfaa">&#9670;&#160;</a></span>GET_GLOBALISEL_PREDICATES_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00347">347</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1ab538c256c3204b950075744d5b2b16" name="a1ab538c256c3204b950075744d5b2b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab538c256c3204b950075744d5b2b16">&#9670;&#160;</a></span>GET_GLOBALISEL_PREDICATES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_PREDICATES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ae8a4d3c9110554465fec97831b1dfd" name="a7ae8a4d3c9110554465fec97831b1dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae8a4d3c9110554465fec97831b1dfd">&#9670;&#160;</a></span>GET_GLOBALISEL_TEMPORARIES_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00353">353</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a1cd36a579f079f7f4506d9d097b2f0a8" name="a1cd36a579f079f7f4506d9d097b2f0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd36a579f079f7f4506d9d097b2f0a8">&#9670;&#160;</a></span>GET_GLOBALISEL_TEMPORARIES_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_GLOBALISEL_TEMPORARIES_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa4186b7a1f5e354c92874d4864fe5bf7" name="aa4186b7a1f5e354c92874d4864fe5bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4186b7a1f5e354c92874d4864fe5bf7">&#9670;&#160;</a></span>changeFCMPPredToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> changeFCMPPredToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01001">1001</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00728">llvm::CmpInst::FCMP_OEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00730">llvm::CmpInst::FCMP_OGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00729">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::FCMP_OLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00731">llvm::CmpInst::FCMP_OLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00733">llvm::CmpInst::FCMP_ONE</a>, <a class="el" href="InstrTypes_8h_source.html#l00734">llvm::CmpInst::FCMP_ORD</a>, <a class="el" href="InstrTypes_8h_source.html#l00736">llvm::CmpInst::FCMP_UEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00738">llvm::CmpInst::FCMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00737">llvm::CmpInst::FCMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::FCMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00739">llvm::CmpInst::FCMP_ULT</a>, <a class="el" href="InstrTypes_8h_source.html#l00741">llvm::CmpInst::FCMP_UNE</a>, <a class="el" href="InstrTypes_8h_source.html#l00735">llvm::CmpInst::FCMP_UNO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00241">llvm::AArch64CC::PL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00243">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00242">llvm::AArch64CC::VS</a>.</p>

</div>
</div>
<a id="a79aef281242f8877523e32b6a669356e" name="a79aef281242f8877523e32b6a669356e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79aef281242f8877523e32b6a669356e">&#9670;&#160;</a></span>changeICMPPredToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> changeICMPPredToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00974">974</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="InstrTypes_8h_source.html#l00753">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00752">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00755">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00754">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00749">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00751">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00750">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, and <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.</p>

</div>
</div>
<a id="a9acef535219004fa4c89f4f996343b6f" name="a9acef535219004fa4c89f4f996343b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9acef535219004fa4c89f4f996343b6f">&#9670;&#160;</a></span>copySubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> copySubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>To</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for selectCopy. </p>
<p>Inserts a subregister copy from <code>SrcReg</code> to <code>*To</code>.</p>
<p>E.g "To = COPY SrcReg:SubReg" </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00698">698</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00368">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="Register_8h_source.html#l00118">llvm::Register::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00749">selectCopy()</a>.</p>

</div>
</div>
<a id="ab55883fe9044a3cd5195607500db6858" name="ab55883fe9044a3cd5195607500db6858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab55883fe9044a3cd5195607500db6858">&#9670;&#160;</a></span>findIntrinsicID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> findIntrinsicID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to find an intrinsic ID on an a MachineInstr. </p>
<p>Returns the ID if it exists, and 0 otherwise. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04611">4611</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01518">llvm::find_if()</a>, and <a class="el" href="MD5_8cpp_source.html#l00059">I</a>.</p>

</div>
</div>
<a id="aafb37937e5f21c12443bd5278264d08b" name="aafb37937e5f21c12443bd5278264d08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb37937e5f21c12443bd5278264d08b">&#9670;&#160;</a></span>fixupPHIOpBanks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> fixupPHIOpBanks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l05611">5611</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00233">llvm::MachineIRBuilder::buildCopy()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00307">llvm::MachineIRBuilder::setInsertPt()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="a081262fe8bc7545c46c8bf1d30e51913" name="a081262fe8bc7545c46c8bf1d30e51913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081262fe8bc7545c46c8bf1d30e51913">&#9670;&#160;</a></span>getImmedFromMO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; uint64_t &gt; getImmedFromMO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00485">485</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00540">llvm::MachineOperand::getCImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00256">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00236">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="Constants_8h_source.html#l00142">llvm::ConstantInt::getZExtValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00323">llvm::MachineOperand::isCImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

</div>
</div>
<a id="af872da5b171c5a24305ffa536fda2be0" name="af872da5b171c5a24305ffa536fda2be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af872da5b171c5a24305ffa536fda2be0">&#9670;&#160;</a></span>getInsertVecEltOpInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; getInsertVecEltOpInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given size and RB. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03679">3679</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="adba6b0f5197cda6e31725e3309fb7cb0" name="adba6b0f5197cda6e31725e3309fb7cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba6b0f5197cda6e31725e3309fb7cb0">&#9670;&#160;</a></span>getLaneCopyOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getLaneCopyOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CopyOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ExtractSubReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03348">3348</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>.</p>

</div>
</div>
<a id="aa50c3403efb5a9bf58dee7bc4927f303" name="aa50c3403efb5a9bf58dee7bc4927f303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50c3403efb5a9bf58dee7bc4927f303">&#9670;&#160;</a></span>getMinClassForRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getMinClassForRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>GetAllRegSet</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a register bank, and size in bits, return the smallest register class that can represent that combination. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00412">412</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00724">getRegClassesForCopy()</a>, and <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00749">selectCopy()</a>.</p>

</div>
</div>
<a id="a496c2822a80bc1f575e662e247f61d77" name="a496c2822a80bc1f575e662e247f61d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496c2822a80bc1f575e662e247f61d77">&#9670;&#160;</a></span>getMinSizeForRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getMinSizeForRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RB</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the minimum size the given register bank can hold. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00474">474</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00749">selectCopy()</a>.</p>

</div>
</div>
<a id="a1cb20ca947002d194a0220677583167f" name="a1cb20ca947002d194a0220677583167f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb20ca947002d194a0220677583167f">&#9670;&#160;</a></span>getRegClassesForCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt; getRegClassesForCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to get the source and destination register classes for a copy. </p>
<p>Returns a std::pair containing the source register class for the copy, and the destination register class for the copy. If a register class cannot be determined, then it will be nullptr. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00724">724</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00412">getMinClassForRegBank()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00749">selectCopy()</a>.</p>

</div>
</div>
<a id="ac27317e513ca940053ef5778f920269f" name="ac27317e513ca940053ef5778f920269f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27317e513ca940053ef5778f920269f">&#9670;&#160;</a></span>getShiftTypeForInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> getShiftTypeForInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a shift instruction, return the correct shift type for that instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l05304">5304</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::ASR</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00033">llvm::AArch64_AM::InvalidShiftExtend</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSR</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="a902b09cfe1ad72267169b4f08909f680" name="a902b09cfe1ad72267169b4f08909f680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902b09cfe1ad72267169b4f08909f680">&#9670;&#160;</a></span>getSubRegForClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getSubRegForClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SubReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the correct subregister to use for a given register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00446">446</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00749">selectCopy()</a>.</p>

</div>
</div>
<a id="a376f5aa1990808e8e65cc77dd462c677" name="a376f5aa1990808e8e65cc77dd462c677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a376f5aa1990808e8e65cc77dd462c677">&#9670;&#160;</a></span>getTestBitReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> getTestBitReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Bit</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Invert</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a register which can be used as a bit to test in a TB(N)Z. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01056">1056</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00256">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00366">llvm::getDefIgnoringCopies()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01147">Reg</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

</div>
</div>
<a id="a8256cb15aa9e1de877fac58b903bf784" name="a8256cb15aa9e1de877fac58b903bf784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8256cb15aa9e1de877fac58b903bf784">&#9670;&#160;</a></span>getVectorShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt; getVectorShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the element immediate value of a vector shift operand if found. </p>
<p>This needs to detect a splat-like operation, e.g. a G_BUILD_VECTOR. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01363">1363</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00256">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01389">getVectorSHLImm()</a>.</p>

</div>
</div>
<a id="a803e70c36f62208309d20f1f46d9833b" name="a803e70c36f62208309d20f1f46d9833b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803e70c36f62208309d20f1f46d9833b">&#9670;&#160;</a></span>getVectorSHLImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt; getVectorSHLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>SrcTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Matches and returns the shift immediate value for a SHL instruction given a shift operand. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01389">1389</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01363">getVectorShiftImm()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

</div>
</div>
<a id="abfe88c5c35b927527bbf2475bbf28416" name="abfe88c5c35b927527bbf2475bbf28416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe88c5c35b927527bbf2475bbf28416">&#9670;&#160;</a></span>isSignExtendShiftType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSignExtendShiftType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a></td>          <td class="paramname"><span class="paramname"><em>Type</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04883">4883</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00045">llvm::AArch64_AM::SXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00046">llvm::AArch64_AM::SXTH</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00047">llvm::AArch64_AM::SXTW</a>.</p>

</div>
</div>
<a id="a1a50380e2baa836e29a4bc25295dab92" name="a1a50380e2baa836e29a4bc25295dab92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a50380e2baa836e29a4bc25295dab92">&#9670;&#160;</a></span>isUnsignedICMPPred()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUnsignedICMPPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if <code>P</code> is an unsigned integer comparison predicate. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00962">962</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrTypes_8h_source.html#l00749">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00751">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00750">llvm::CmpInst::ICMP_ULT</a>, and <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.</p>

</div>
</div>
<a id="a1d58cc5c01d8fb05685b16e9ce519fcc" name="a1d58cc5c01d8fb05685b16e9ce519fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d58cc5c01d8fb05685b16e9ce519fcc">&#9670;&#160;</a></span>isValidCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isValidCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DstBank</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function that verifies that we have a valid copy at the end of selectCopy. </p>
<p>Verifies that the source and dest have the expected sizes and then returns true. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00665">665</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00749">selectCopy()</a>.</p>

</div>
</div>
<a id="a8e3929f9a80e9ff6d48e35bba3e2d600" name="a8e3929f9a80e9ff6d48e35bba3e2d600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e3929f9a80e9ff6d48e35bba3e2d600">&#9670;&#160;</a></span>selectBinaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> selectBinaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>GenericOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegBankID</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Select the AArch64 opcode for the basic binary operation <code>GenericOpc</code> (such as G_OR or G_SDIV), appropriate for the register bank <code>RegBankID</code> and of size <code>OpSize</code>. </p>
<dl class="section return"><dt>Returns</dt><dd><code>GenericOpc</code> if the combination is unsupported. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00558">558</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a933b079df28c77f3850ed1edf94c6ed8" name="a933b079df28c77f3850ed1edf94c6ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933b079df28c77f3850ed1edf94c6ed8">&#9670;&#160;</a></span>selectCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> selectCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00749">749</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00233">llvm::MachineIRBuilder::buildCopy()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00698">copySubReg()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00412">getMinClassForRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00474">getMinSizeForRegBank()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00724">getRegClassesForCopy()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00446">getSubRegForClass()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00665">isValidCopy()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="ac2d93582353f652e4c84f5ec14de5882" name="ac2d93582353f652e4c84f5ec14de5882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d93582353f652e4c84f5ec14de5882">&#9670;&#160;</a></span>selectFCMPOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> selectFCMPOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to select the opcode for a G_FCMP. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00948">948</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00334">llvm::getConstantFPVRegVal()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="Constants_8h_source.html#l00317">llvm::ConstantFP::isNegative()</a>, <a class="el" href="Constants_8h_source.html#l00314">llvm::ConstantFP::isZero()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a18c672925e05a23b72838be961003fc7" name="a18c672925e05a23b72838be961003fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c672925e05a23b72838be961003fc7">&#9670;&#160;</a></span>selectFPConvOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> selectFPConvOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>GenericOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>DstTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>SrcTy</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00858">858</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

</div>
</div>
<a id="a61d01252826372b1ec3aefc12e0c23d1" name="a61d01252826372b1ec3aefc12e0c23d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d01252826372b1ec3aefc12e0c23d1">&#9670;&#160;</a></span>selectLoadStoreUIOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> selectLoadStoreUIOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>GenericOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegBankID</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Select the AArch64 opcode for the G_LOAD or G_STORE operation <code>GenericOpc</code>, appropriate for the (value) register bank <code>RegBankID</code> and of memory access size <code>OpSize</code>. </p>
<p>This returns the variant with the base+unsigned-immediate addressing mode (e.g., LDRXui). </p><dl class="section return"><dt>Returns</dt><dd><code>GenericOpc</code> if the combination is unsupported. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00629">629</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARCInstrInfo_8cpp_source.html#l00058">isStore()</a>.</p>

</div>
</div>
<a id="a316a1e1ca1a7ee6413c57d350a2fe2ca" name="a316a1e1ca1a7ee6413c57d350a2fe2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316a1e1ca1a7ee6413c57d350a2fe2ca">&#9670;&#160;</a></span>selectSelectOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> selectSelectOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00934">934</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00050">llvm::LLT::pointer()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="ac3419b7821dce4fc2e3a6f4a96b7dbaa" name="ac3419b7821dce4fc2e3a6f4a96b7dbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3419b7821dce4fc2e3a6f4a96b7dbaa">&#9670;&#160;</a></span>unsupportedBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> unsupportedBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>I</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether <code>I</code> is a currently unsupported binary operation: </p>
<ul>
<li>it has an unsized type</li>
<li>an operand is not a vreg</li>
<li>all operands are not in the same bank These are checks that should someday live in the verifier, but right now, these are mostly limitations of the aarch64 selector. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00512">512</a> of file <a class="el" href="AArch64InstructionSelector_8cpp_source.html">AArch64InstructionSelector.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:02:21 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
