
\documentclass[tikz,border=10pt]{standalone}
\usepackage{tikz}
\usepackage{amsmath}
\usetikzlibrary{shapes,arrows.meta,positioning}

\begin{document}
\begin{tikzpicture}[scale=1.0]

% FinFET
\node at (0,6.5) {\textbf{FinFET}};
\draw[fill=gray!30] (-0.3,5.5) rectangle (0.3,6.5); % Fin
\draw[fill=blue!30] (-0.5,5.5) rectangle (0.5,6.0); % Gate
\draw[fill=red!30] (-0.5,6.0) rectangle (-0.3,6.5); % Spacer Left
\draw[fill=red!30] (0.3,6.0) rectangle (0.5,6.5); % Spacer Right
\draw[->] (0.6,6.0) -- (1.8,6.0) node[right]{Gate};

% GAA
\node at (4,6.5) {\textbf{GAA (Nanosheet)}};
\draw[fill=gray!30] (3.7,5.5) rectangle (4.3,5.7); % Sheet 1
\draw[fill=gray!30] (3.7,5.9) rectangle (4.3,6.1); % Sheet 2
\draw[fill=gray!30] (3.7,6.3) rectangle (4.3,6.5); % Sheet 3
\draw[fill=blue!30] (3.5,5.4) rectangle (4.5,6.6); % Gate (wraps)
\draw[->] (4.6,6.0) -- (5.8,6.0) node[right]{Gate};

% CFET
\node at (8,6.5) {\textbf{CFET}};
% PMOS (top)
\draw[fill=gray!10] (7.7,6.4) rectangle (8.3,6.6); % PMOS channel
\draw[fill=blue!20] (7.5,6.3) rectangle (8.5,6.7); % PMOS gate
% NMOS (bottom)
\draw[fill=gray!30] (7.7,5.6) rectangle (8.3,5.8); % NMOS channel
\draw[fill=blue!30] (7.5,5.5) rectangle (8.5,5.9); % NMOS gate
% Isolation layer
\draw[fill=black!20] (7.5,5.9) rectangle (8.5,6.3); % Isolation
\draw[->] (8.6,6.6) -- (9.5,6.6) node[right]{PMOS Gate};
\draw[->] (8.6,5.5) -- (9.5,5.5) node[right]{NMOS Gate};

\end{tikzpicture}
\end{document}
