
WUT_FreqAdjust.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca5c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  0800cb70  0800cb70  0001cb70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfe0  0800cfe0  00020238  2**0
                  CONTENTS
  4 .ARM          00000000  0800cfe0  0800cfe0  00020238  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cfe0  0800cfe0  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cfe0  0800cfe0  0001cfe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cfe4  0800cfe4  0001cfe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800cfe8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b04  20000238  0800d220  00020238  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000d3c  0800d220  00020d3c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020261  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012e6a  00000000  00000000  000202a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d23  00000000  00000000  0003310e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011e0  00000000  00000000  00036e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dad  00000000  00000000  00038018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c9dc  00000000  00000000  00038dc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ab72  00000000  00000000  000557a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000940d0  00000000  00000000  00070313  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005bcc  00000000  00000000  001043e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00109fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000238 	.word	0x20000238
 800012c:	00000000 	.word	0x00000000
 8000130:	0800cb54 	.word	0x0800cb54

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000023c 	.word	0x2000023c
 800014c:	0800cb54 	.word	0x0800cb54

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2uiz>:
 8001024:	0042      	lsls	r2, r0, #1
 8001026:	d20e      	bcs.n	8001046 <__aeabi_f2uiz+0x22>
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30b      	bcc.n	8001046 <__aeabi_f2uiz+0x22>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d409      	bmi.n	800104c <__aeabi_f2uiz+0x28>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	fa23 f002 	lsr.w	r0, r3, r2
 8001044:	4770      	bx	lr
 8001046:	f04f 0000 	mov.w	r0, #0
 800104a:	4770      	bx	lr
 800104c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001050:	d101      	bne.n	8001056 <__aeabi_f2uiz+0x32>
 8001052:	0242      	lsls	r2, r0, #9
 8001054:	d102      	bne.n	800105c <__aeabi_f2uiz+0x38>
 8001056:	f04f 30ff 	mov.w	r0, #4294967295
 800105a:	4770      	bx	lr
 800105c:	f04f 0000 	mov.w	r0, #0
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <__aeabi_d2lz>:
 8001064:	b538      	push	{r3, r4, r5, lr}
 8001066:	4605      	mov	r5, r0
 8001068:	460c      	mov	r4, r1
 800106a:	2200      	movs	r2, #0
 800106c:	2300      	movs	r3, #0
 800106e:	4628      	mov	r0, r5
 8001070:	4621      	mov	r1, r4
 8001072:	f7ff fca3 	bl	80009bc <__aeabi_dcmplt>
 8001076:	b928      	cbnz	r0, 8001084 <__aeabi_d2lz+0x20>
 8001078:	4628      	mov	r0, r5
 800107a:	4621      	mov	r1, r4
 800107c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001080:	f000 b80a 	b.w	8001098 <__aeabi_d2ulz>
 8001084:	4628      	mov	r0, r5
 8001086:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800108a:	f000 f805 	bl	8001098 <__aeabi_d2ulz>
 800108e:	4240      	negs	r0, r0
 8001090:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001094:	bd38      	pop	{r3, r4, r5, pc}
 8001096:	bf00      	nop

08001098 <__aeabi_d2ulz>:
 8001098:	b5d0      	push	{r4, r6, r7, lr}
 800109a:	2200      	movs	r2, #0
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <__aeabi_d2ulz+0x34>)
 800109e:	4606      	mov	r6, r0
 80010a0:	460f      	mov	r7, r1
 80010a2:	f7ff fa19 	bl	80004d8 <__aeabi_dmul>
 80010a6:	f7ff fcef 	bl	8000a88 <__aeabi_d2uiz>
 80010aa:	4604      	mov	r4, r0
 80010ac:	f7ff f99a 	bl	80003e4 <__aeabi_ui2d>
 80010b0:	2200      	movs	r2, #0
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <__aeabi_d2ulz+0x38>)
 80010b4:	f7ff fa10 	bl	80004d8 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4630      	mov	r0, r6
 80010be:	4639      	mov	r1, r7
 80010c0:	f7ff f852 	bl	8000168 <__aeabi_dsub>
 80010c4:	f7ff fce0 	bl	8000a88 <__aeabi_d2uiz>
 80010c8:	4621      	mov	r1, r4
 80010ca:	bdd0      	pop	{r4, r6, r7, pc}
 80010cc:	3df00000 	.word	0x3df00000
 80010d0:	41f00000 	.word	0x41f00000

080010d4 <AD9833_Delay>:
 * @param   none
 * @retval  none
 * @func	ad9833,
 */
void AD9833_Delay(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
    uint16_t i;
    for (i = 0; i < 1; i++);
 80010da:	2300      	movs	r3, #0
 80010dc:	80fb      	strh	r3, [r7, #6]
 80010de:	e002      	b.n	80010e6 <AD9833_Delay+0x12>
 80010e0:	88fb      	ldrh	r3, [r7, #6]
 80010e2:	3301      	adds	r3, #1
 80010e4:	80fb      	strh	r3, [r7, #6]
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d0f9      	beq.n	80010e0 <AD9833_Delay+0xc>
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr

080010f8 <AD9833_FSYNCSet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833FSYNC
 */
static void AD9833_FSYNCSet(uint8_t ch,GPIO_PinState PinState)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	460a      	mov	r2, r1
 8001102:	71fb      	strb	r3, [r7, #7]
 8001104:	4613      	mov	r3, r2
 8001106:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_FSYNC_PORT[ch], AD9833_FSYNC_GPIO[ch], PinState);
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	4a07      	ldr	r2, [pc, #28]	; (8001128 <AD9833_FSYNCSet+0x30>)
 800110c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	4a06      	ldr	r2, [pc, #24]	; (800112c <AD9833_FSYNCSet+0x34>)
 8001114:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001118:	79ba      	ldrb	r2, [r7, #6]
 800111a:	4619      	mov	r1, r3
 800111c:	f004 fa87 	bl	800562e <HAL_GPIO_WritePin>
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	2000000c 	.word	0x2000000c
 800112c:	20000000 	.word	0x20000000

08001130 <AD9833_SCLKSet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833SCLK
 */
static void AD9833_SCLKSet(uint8_t ch,GPIO_PinState PinState)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	460a      	mov	r2, r1
 800113a:	71fb      	strb	r3, [r7, #7]
 800113c:	4613      	mov	r3, r2
 800113e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_SCLK_PORT[ch], AD9833_SCLK_GPIO[ch], PinState);
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	4a07      	ldr	r2, [pc, #28]	; (8001160 <AD9833_SCLKSet+0x30>)
 8001144:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	4a06      	ldr	r2, [pc, #24]	; (8001164 <AD9833_SCLKSet+0x34>)
 800114c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001150:	79ba      	ldrb	r2, [r7, #6]
 8001152:	4619      	mov	r1, r3
 8001154:	f004 fa6b 	bl	800562e <HAL_GPIO_WritePin>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	2000001c 	.word	0x2000001c
 8001164:	20000008 	.word	0x20000008

08001168 <AD9833_SDATASet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833SDATA
 */
static void AD9833_SDATASet(uint8_t ch,GPIO_PinState PinState)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_SDATA_PORT[ch], AD9833_SDATA_GPIO[ch], PinState);
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4a07      	ldr	r2, [pc, #28]	; (8001198 <AD9833_SDATASet+0x30>)
 800117c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	4a06      	ldr	r2, [pc, #24]	; (800119c <AD9833_SDATASet+0x34>)
 8001184:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001188:	79ba      	ldrb	r2, [r7, #6]
 800118a:	4619      	mov	r1, r3
 800118c:	f004 fa4f 	bl	800562e <HAL_GPIO_WritePin>
}
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000014 	.word	0x20000014
 800119c:	20000004 	.word	0x20000004

080011a0 <AD9833_SendData>:
 * 			txdata:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendData(uint8_t ch,uint32_t txdata)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	6039      	str	r1, [r7, #0]
 80011aa:	71fb      	strb	r3, [r7, #7]
	uint8_t tag_i = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73fb      	strb	r3, [r7, #15]

	/*AD9833SCLKFSYNC*/
	AD9833_SCLKSet(ch,SET);
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	2101      	movs	r1, #1
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ffbb 	bl	8001130 <AD9833_SCLKSet>
	AD9833_FSYNCSet(ch,SET);
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2101      	movs	r1, #1
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff ff9a 	bl	80010f8 <AD9833_FSYNCSet>
	AD9833_FSYNCSet(ch,RESET);
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	2100      	movs	r1, #0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff95 	bl	80010f8 <AD9833_FSYNCSet>

	for(tag_i=0;tag_i<16;tag_i++){
 80011ce:	2300      	movs	r3, #0
 80011d0:	73fb      	strb	r3, [r7, #15]
 80011d2:	e023      	b.n	800121c <AD9833_SendData+0x7c>
		if (txdata & 0x8000){
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d005      	beq.n	80011ea <AD9833_SendData+0x4a>
			AD9833_SDATASet(ch,SET);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2101      	movs	r1, #1
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ffc0 	bl	8001168 <AD9833_SDATASet>
 80011e8:	e004      	b.n	80011f4 <AD9833_SendData+0x54>
		}
		else{
			AD9833_SDATASet(ch,RESET);
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ffba 	bl	8001168 <AD9833_SDATASet>
		}
		AD9833_Delay();
 80011f4:	f7ff ff6e 	bl	80010d4 <AD9833_Delay>
		AD9833_SCLKSet(ch,RESET);
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2100      	movs	r1, #0
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff97 	bl	8001130 <AD9833_SCLKSet>
		AD9833_Delay();
 8001202:	f7ff ff67 	bl	80010d4 <AD9833_Delay>
		AD9833_SCLKSet(ch,SET);
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	2101      	movs	r1, #1
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff ff90 	bl	8001130 <AD9833_SCLKSet>
		txdata<<=1;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	603b      	str	r3, [r7, #0]
	for(tag_i=0;tag_i<16;tag_i++){
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	3301      	adds	r3, #1
 800121a:	73fb      	strb	r3, [r7, #15]
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	2b0f      	cmp	r3, #15
 8001220:	d9d8      	bls.n	80011d4 <AD9833_SendData+0x34>
	}
	AD9833_FSYNCSet(ch,SET);
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	2101      	movs	r1, #1
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff ff66 	bl	80010f8 <AD9833_FSYNCSet>
}
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <AD9833_SendPhase>:
 * 			txdata:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendPhase(uint8_t ch,uint16_t reg, uint16_t val)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
 800123e:	460b      	mov	r3, r1
 8001240:	80bb      	strh	r3, [r7, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	807b      	strh	r3, [r7, #2]
    uint16_t phase = reg;
 8001246:	88bb      	ldrh	r3, [r7, #4]
 8001248:	81fb      	strh	r3, [r7, #14]
    phase |= val;
 800124a:	89fa      	ldrh	r2, [r7, #14]
 800124c:	887b      	ldrh	r3, [r7, #2]
 800124e:	4313      	orrs	r3, r2
 8001250:	81fb      	strh	r3, [r7, #14]
    AD9833_SendData(ch,phase);
 8001252:	89fa      	ldrh	r2, [r7, #14]
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ffa1 	bl	80011a0 <AD9833_SendData>
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <AD9833_SendWave>:
 * @param	Freq_SFR:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendWave(uint8_t ch,uint32_t WaveMode,uint32_t Freq_SFR,uint32_t Phase_SFR)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b086      	sub	sp, #24
 800126a:	af00      	add	r7, sp, #0
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
 8001270:	603b      	str	r3, [r7, #0]
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]
    uint32_t val = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
    val = (val | WaveMode | Freq_SFR | Phase_SFR);
 800127a:	697a      	ldr	r2, [r7, #20]
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4313      	orrs	r3, r2
 8001284:	683a      	ldr	r2, [r7, #0]
 8001286:	4313      	orrs	r3, r2
 8001288:	617b      	str	r3, [r7, #20]
    AD9833_SendData(ch,val);
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	6979      	ldr	r1, [r7, #20]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff ff86 	bl	80011a0 <AD9833_SendData>
}
 8001294:	bf00      	nop
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0000      	movs	r0, r0
	...

080012a0 <AD9833_SendFrequency>:
 * @param	Freq_SFR:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendFrequency(uint8_t ch,unsigned short reg, double fout)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08c      	sub	sp, #48	; 0x30
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	e9c7 2300 	strd	r2, r3, [r7]
 80012aa:	4603      	mov	r3, r0
 80012ac:	73fb      	strb	r3, [r7, #15]
 80012ae:	460b      	mov	r3, r1
 80012b0:	81bb      	strh	r3, [r7, #12]
	int frequence_LSB,frequence_MSB;
	double   frequence_mid,frequence_DATA;
	long int frequence_hex;
	//Fout = Fmclk / 2^28 * FREQREG
	frequence_mid=268435456/11.059;
 80012b2:	a327      	add	r3, pc, #156	; (adr r3, 8001350 <AD9833_SendFrequency+0xb0>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	frequence_DATA=fout;
 80012bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_DATA=frequence_DATA/1000000;
 80012c4:	a324      	add	r3, pc, #144	; (adr r3, 8001358 <AD9833_SendFrequency+0xb8>)
 80012c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012ce:	f7ff fa2d 	bl	800072c <__aeabi_ddiv>
 80012d2:	4602      	mov	r2, r0
 80012d4:	460b      	mov	r3, r1
 80012d6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_DATA=frequence_DATA*frequence_mid;
 80012da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80012de:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012e2:	f7ff f8f9 	bl	80004d8 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_hex=frequence_DATA;
 80012ee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012f2:	f7ff fba1 	bl	8000a38 <__aeabi_d2iz>
 80012f6:	4603      	mov	r3, r0
 80012f8:	61fb      	str	r3, [r7, #28]
	frequence_LSB=frequence_hex;
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	61bb      	str	r3, [r7, #24]
	frequence_LSB=frequence_LSB&0x3fff;
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001304:	61bb      	str	r3, [r7, #24]
	frequence_MSB=frequence_hex>>14;
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	139b      	asrs	r3, r3, #14
 800130a:	617b      	str	r3, [r7, #20]
	frequence_MSB=frequence_MSB&0x3fff;
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001312:	617b      	str	r3, [r7, #20]
	frequence_LSB=frequence_LSB|reg;
 8001314:	89bb      	ldrh	r3, [r7, #12]
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4313      	orrs	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
	frequence_MSB=frequence_MSB|reg;
 800131c:	89bb      	ldrh	r3, [r7, #12]
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	4313      	orrs	r3, r2
 8001322:	617b      	str	r3, [r7, #20]
	AD9833_SendData(ch,0x2100);
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	f44f 5104 	mov.w	r1, #8448	; 0x2100
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff38 	bl	80011a0 <AD9833_SendData>
	//
    //14LSB
	//14MSB
	AD9833_SendData(ch,frequence_LSB);
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	4611      	mov	r1, r2
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff ff32 	bl	80011a0 <AD9833_SendData>
	AD9833_SendData(ch,frequence_MSB);
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	4611      	mov	r1, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff ff2c 	bl	80011a0 <AD9833_SendData>
}
 8001348:	bf00      	nop
 800134a:	3730      	adds	r7, #48	; 0x30
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	78ed98ce 	.word	0x78ed98ce
 8001354:	41772608 	.word	0x41772608
 8001358:	00000000 	.word	0x00000000
 800135c:	412e8480 	.word	0x412e8480

08001360 <AD9833_InitIo>:
 * @param   ch:
 * @retval  none
 * @func	AD9833
 */
void AD9833_InitIo(uint8_t ch)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
	AD9833_FSYNCSet(ch,GPIO_PIN_SET);
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2101      	movs	r1, #1
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fec2 	bl	80010f8 <AD9833_FSYNCSet>
	AD9833_SCLKSet(ch,GPIO_PIN_SET);
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	2101      	movs	r1, #1
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff fed9 	bl	8001130 <AD9833_SCLKSet>
	AD9833_SDATASet(ch,GPIO_PIN_SET);
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	2101      	movs	r1, #1
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fef0 	bl	8001168 <AD9833_SDATASet>
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <AD9833_SetPara>:
 * @param	WaveMode:
 * @retval  none
 * @func	AD9833
 */
void AD9833_SetPara(uint8_t ch,uint32_t Freq_SFR,double Freq,uint32_t Phase_SFR,uint32_t Phase,uint32_t WaveMode)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	60b9      	str	r1, [r7, #8]
 8001398:	e9c7 2300 	strd	r2, r3, [r7]
 800139c:	4603      	mov	r3, r0
 800139e:	73fb      	strb	r3, [r7, #15]
	unsigned int Fsel,Psel;
	//
	AD9833_SendData(ch,0x0100);
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff fefa 	bl	80011a0 <AD9833_SendData>
	AD9833_SendData(ch,0x2100);
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	f44f 5104 	mov.w	r1, #8448	; 0x2100
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fef4 	bl	80011a0 <AD9833_SendData>
	AD9833_SendFrequency(ch,Freq_SFR,Freq);
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	b299      	uxth	r1, r3
 80013bc:	7bf8      	ldrb	r0, [r7, #15]
 80013be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013c2:	f7ff ff6d 	bl	80012a0 <AD9833_SendFrequency>
	AD9833_SendPhase(ch,Phase_SFR,Phase);
 80013c6:	6a3b      	ldr	r3, [r7, #32]
 80013c8:	b299      	uxth	r1, r3
 80013ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff ff2f 	bl	8001234 <AD9833_SendPhase>
	if(Freq_SFR == AD9833_REG_FREQ0)
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80013dc:	d102      	bne.n	80013e4 <AD9833_SetPara+0x54>
	{
		Fsel = AD9833_FSEL0;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	e002      	b.n	80013ea <AD9833_SetPara+0x5a>
	}
	else
	{
		Fsel = AD9833_FSEL1;
 80013e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013e8:	617b      	str	r3, [r7, #20]
	}
	if(Phase_SFR == AD9833_REG_PHASE0)
 80013ea:	6a3b      	ldr	r3, [r7, #32]
 80013ec:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80013f0:	d102      	bne.n	80013f8 <AD9833_SetPara+0x68>
	{
		Psel = AD9833_PSEL0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	613b      	str	r3, [r7, #16]
 80013f6:	e002      	b.n	80013fe <AD9833_SetPara+0x6e>
	}
	else
	{
		Psel = AD9833_PSEL1;
 80013f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013fc:	613b      	str	r3, [r7, #16]
	}
	AD9833_SendWave(ch,WaveMode,Fsel,Psel);
 80013fe:	7bf8      	ldrb	r0, [r7, #15]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001406:	f7ff ff2e 	bl	8001266 <AD9833_SendWave>
}
 800140a:	bf00      	nop
 800140c:	3718      	adds	r7, #24
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
	...

08001414 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <MX_ADC1_Init+0x74>)
 8001426:	4a19      	ldr	r2, [pc, #100]	; (800148c <MX_ADC1_Init+0x78>)
 8001428:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800142a:	4b17      	ldr	r3, [pc, #92]	; (8001488 <MX_ADC1_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001430:	4b15      	ldr	r3, [pc, #84]	; (8001488 <MX_ADC1_Init+0x74>)
 8001432:	2201      	movs	r2, #1
 8001434:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001436:	4b14      	ldr	r3, [pc, #80]	; (8001488 <MX_ADC1_Init+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <MX_ADC1_Init+0x74>)
 800143e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001442:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001444:	4b10      	ldr	r3, [pc, #64]	; (8001488 <MX_ADC1_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800144a:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <MX_ADC1_Init+0x74>)
 800144c:	2201      	movs	r2, #1
 800144e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001450:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_ADC1_Init+0x74>)
 8001452:	f002 fdcf 	bl	8003ff4 <HAL_ADC_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800145c:	f001 feaa 	bl	80031b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001460:	2309      	movs	r3, #9
 8001462:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001464:	2301      	movs	r3, #1
 8001466:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001468:	2302      	movs	r3, #2
 800146a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	4619      	mov	r1, r3
 8001470:	4805      	ldr	r0, [pc, #20]	; (8001488 <MX_ADC1_Init+0x74>)
 8001472:	f002 ff91 	bl	8004398 <HAL_ADC_ConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800147c:	f001 fe9a 	bl	80031b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001480:	bf00      	nop
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000298 	.word	0x20000298
 800148c:	40012400 	.word	0x40012400

08001490 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b088      	sub	sp, #32
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0310 	add.w	r3, r7, #16
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a29      	ldr	r2, [pc, #164]	; (8001550 <HAL_ADC_MspInit+0xc0>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d14a      	bne.n	8001546 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014b0:	4b28      	ldr	r3, [pc, #160]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a27      	ldr	r2, [pc, #156]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b25      	ldr	r3, [pc, #148]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c8:	4b22      	ldr	r3, [pc, #136]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a21      	ldr	r2, [pc, #132]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014ce:	f043 0308 	orr.w	r3, r3, #8
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b1f      	ldr	r3, [pc, #124]	; (8001554 <HAL_ADC_MspInit+0xc4>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0308 	and.w	r3, r3, #8
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = VBAT_ADC_Pin;
 80014e0:	2302      	movs	r3, #2
 80014e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e4:	2303      	movs	r3, #3
 80014e6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(VBAT_ADC_GPIO_Port, &GPIO_InitStruct);
 80014e8:	f107 0310 	add.w	r3, r7, #16
 80014ec:	4619      	mov	r1, r3
 80014ee:	481a      	ldr	r0, [pc, #104]	; (8001558 <HAL_ADC_MspInit+0xc8>)
 80014f0:	f003 ff02 	bl	80052f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014f4:	4b19      	ldr	r3, [pc, #100]	; (800155c <HAL_ADC_MspInit+0xcc>)
 80014f6:	4a1a      	ldr	r2, [pc, #104]	; (8001560 <HAL_ADC_MspInit+0xd0>)
 80014f8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014fa:	4b18      	ldr	r3, [pc, #96]	; (800155c <HAL_ADC_MspInit+0xcc>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001500:	4b16      	ldr	r3, [pc, #88]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001506:	4b15      	ldr	r3, [pc, #84]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001508:	2280      	movs	r2, #128	; 0x80
 800150a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <HAL_ADC_MspInit+0xcc>)
 800150e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001512:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001516:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800151a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800151c:	4b0f      	ldr	r3, [pc, #60]	; (800155c <HAL_ADC_MspInit+0xcc>)
 800151e:	2220      	movs	r2, #32
 8001520:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001522:	4b0e      	ldr	r3, [pc, #56]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001524:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001528:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800152a:	480c      	ldr	r0, [pc, #48]	; (800155c <HAL_ADC_MspInit+0xcc>)
 800152c:	f003 faea 	bl	8004b04 <HAL_DMA_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8001536:	f001 fe3d 	bl	80031b4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4a07      	ldr	r2, [pc, #28]	; (800155c <HAL_ADC_MspInit+0xcc>)
 800153e:	621a      	str	r2, [r3, #32]
 8001540:	4a06      	ldr	r2, [pc, #24]	; (800155c <HAL_ADC_MspInit+0xcc>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001546:	bf00      	nop
 8001548:	3720      	adds	r7, #32
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40012400 	.word	0x40012400
 8001554:	40021000 	.word	0x40021000
 8001558:	40010c00 	.word	0x40010c00
 800155c:	200002c8 	.word	0x200002c8
 8001560:	40020008 	.word	0x40020008

08001564 <ADC1_Init>:
 * @param	: void
 * @retval  : none
 * @funct   : ADCDMA
 */
void ADC1_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001568:	4804      	ldr	r0, [pc, #16]	; (800157c <ADC1_Init+0x18>)
 800156a:	f003 f90f 	bl	800478c <HAL_ADCEx_Calibration_Start>
	//HAL_ADC_Start(&hadc1);
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&bat_temp_val, 1);
 800156e:	2201      	movs	r2, #1
 8001570:	4903      	ldr	r1, [pc, #12]	; (8001580 <ADC1_Init+0x1c>)
 8001572:	4802      	ldr	r0, [pc, #8]	; (800157c <ADC1_Init+0x18>)
 8001574:	f002 fe16 	bl	80041a4 <HAL_ADC_Start_DMA>
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000298 	.word	0x20000298
 8001580:	20000254 	.word	0x20000254

08001584 <ADC1_GetBatteryVol>:
 * @param  :void
 * @retval :none
 * @func   :??????????
 */
void ADC1_GetBatteryVol(void)
{
 8001584:	b590      	push	{r4, r7, lr}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
	float battery_vol = 0.0f;
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	607b      	str	r3, [r7, #4]
	uint32_t new_tick = 0;
 8001590:	2300      	movs	r3, #0
 8001592:	603b      	str	r3, [r7, #0]
	static uint8_t SampleCount = 0;
	static uint32_t old_tick = 0;

	//DMA?
	if(__HAL_DMA_GET_FLAG(&hadc1,DMA_FLAG_TC1) == SET)
 8001594:	4b3d      	ldr	r3, [pc, #244]	; (800168c <ADC1_GetBatteryVol+0x108>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0302 	and.w	r3, r3, #2
 800159c:	2b01      	cmp	r3, #1
 800159e:	d107      	bne.n	80015b0 <ADC1_GetBatteryVol+0x2c>
	{
	   __HAL_DMA_CLEAR_FLAG(&hadc1,DMA_FLAG_TC1);
 80015a0:	4b3a      	ldr	r3, [pc, #232]	; (800168c <ADC1_GetBatteryVol+0x108>)
 80015a2:	2202      	movs	r2, #2
 80015a4:	605a      	str	r2, [r3, #4]
	   HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&bat_temp_val, 1);
 80015a6:	2201      	movs	r2, #1
 80015a8:	4939      	ldr	r1, [pc, #228]	; (8001690 <ADC1_GetBatteryVol+0x10c>)
 80015aa:	483a      	ldr	r0, [pc, #232]	; (8001694 <ADC1_GetBatteryVol+0x110>)
 80015ac:	f002 fdfa 	bl	80041a4 <HAL_ADC_Start_DMA>
	}
	battery_vol = (float)bat_temp_val * 3300.0f / 4095;
 80015b0:	4b37      	ldr	r3, [pc, #220]	; (8001690 <ADC1_GetBatteryVol+0x10c>)
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff fb8d 	bl	8000cd4 <__aeabi_ui2f>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4936      	ldr	r1, [pc, #216]	; (8001698 <ADC1_GetBatteryVol+0x114>)
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff fbe0 	bl	8000d84 <__aeabi_fmul>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4935      	ldr	r1, [pc, #212]	; (800169c <ADC1_GetBatteryVol+0x118>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fc8f 	bl	8000eec <__aeabi_fdiv>
 80015ce:	4603      	mov	r3, r0
 80015d0:	607b      	str	r3, [r7, #4]
	//?3:2
	battery_vol = battery_vol / 0.6285f;
 80015d2:	4933      	ldr	r1, [pc, #204]	; (80016a0 <ADC1_GetBatteryVol+0x11c>)
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff fc89 	bl	8000eec <__aeabi_fdiv>
 80015da:	4603      	mov	r3, r0
 80015dc:	607b      	str	r3, [r7, #4]

	if(SampleStarFlg == 0)
 80015de:	4b31      	ldr	r3, [pc, #196]	; (80016a4 <ADC1_GetBatteryVol+0x120>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d11b      	bne.n	800161e <ADC1_GetBatteryVol+0x9a>
	{
		//?
		for(SampleCount = 0;SampleCount < 15;SampleCount++)
 80015e6:	4b30      	ldr	r3, [pc, #192]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
 80015ec:	e00f      	b.n	800160e <ADC1_GetBatteryVol+0x8a>
		{
			battery_adc_buff[SampleCount] = (uint32_t)battery_vol;
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	461c      	mov	r4, r3
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff fd15 	bl	8001024 <__aeabi_f2uiz>
 80015fa:	4603      	mov	r3, r0
 80015fc:	4a2b      	ldr	r2, [pc, #172]	; (80016ac <ADC1_GetBatteryVol+0x128>)
 80015fe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		for(SampleCount = 0;SampleCount < 15;SampleCount++)
 8001602:	4b29      	ldr	r3, [pc, #164]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	3301      	adds	r3, #1
 8001608:	b2da      	uxtb	r2, r3
 800160a:	4b27      	ldr	r3, [pc, #156]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 800160c:	701a      	strb	r2, [r3, #0]
 800160e:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b0e      	cmp	r3, #14
 8001614:	d9eb      	bls.n	80015ee <ADC1_GetBatteryVol+0x6a>
		}
		SampleStarFlg = 1;
 8001616:	4b23      	ldr	r3, [pc, #140]	; (80016a4 <ADC1_GetBatteryVol+0x120>)
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
 800161c:	e016      	b.n	800164c <ADC1_GetBatteryVol+0xc8>
	}else
	{
		battery_adc_buff[SampleCount] = (uint32_t)battery_vol;
 800161e:	4b22      	ldr	r3, [pc, #136]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	461c      	mov	r4, r3
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff fcfd 	bl	8001024 <__aeabi_f2uiz>
 800162a:	4603      	mov	r3, r0
 800162c:	4a1f      	ldr	r2, [pc, #124]	; (80016ac <ADC1_GetBatteryVol+0x128>)
 800162e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		SampleCount++;
 8001632:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	3301      	adds	r3, #1
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 800163c:	701a      	strb	r2, [r3, #0]
		if(SampleCount >= 15)
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b0e      	cmp	r3, #14
 8001644:	d902      	bls.n	800164c <ADC1_GetBatteryVol+0xc8>
		{
			SampleCount = 0;
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <ADC1_GetBatteryVol+0x124>)
 8001648:	2200      	movs	r2, #0
 800164a:	701a      	strb	r2, [r3, #0]
		}
	}

	battery_adc_value1  = SampleVolFilter(battery_adc_buff,15);
 800164c:	210f      	movs	r1, #15
 800164e:	4817      	ldr	r0, [pc, #92]	; (80016ac <ADC1_GetBatteryVol+0x128>)
 8001650:	f000 f834 	bl	80016bc <SampleVolFilter>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <ADC1_GetBatteryVol+0x12c>)
 800165a:	801a      	strh	r2, [r3, #0]
	new_tick = HAL_GetTick();
 800165c:	f002 fc7e 	bl	8003f5c <HAL_GetTick>
 8001660:	6038      	str	r0, [r7, #0]
	if((new_tick - old_tick) > 500)
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <ADC1_GetBatteryVol+0x130>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800166e:	d908      	bls.n	8001682 <ADC1_GetBatteryVol+0xfe>
	{
		old_tick = new_tick;
 8001670:	4a10      	ldr	r2, [pc, #64]	; (80016b4 <ADC1_GetBatteryVol+0x130>)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	6013      	str	r3, [r2, #0]
		printf("Vol=%d\n",battery_adc_value1);
 8001676:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <ADC1_GetBatteryVol+0x12c>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	4619      	mov	r1, r3
 800167c:	480e      	ldr	r0, [pc, #56]	; (80016b8 <ADC1_GetBatteryVol+0x134>)
 800167e:	f007 fdcd 	bl	800921c <iprintf>
	}
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	bd90      	pop	{r4, r7, pc}
 800168a:	bf00      	nop
 800168c:	40020000 	.word	0x40020000
 8001690:	20000254 	.word	0x20000254
 8001694:	20000298 	.word	0x20000298
 8001698:	454e4000 	.word	0x454e4000
 800169c:	457ff000 	.word	0x457ff000
 80016a0:	3f20e560 	.word	0x3f20e560
 80016a4:	20000294 	.word	0x20000294
 80016a8:	2000030c 	.word	0x2000030c
 80016ac:	20000258 	.word	0x20000258
 80016b0:	20000024 	.word	0x20000024
 80016b4:	20000310 	.word	0x20000310
 80016b8:	0800cb70 	.word	0x0800cb70

080016bc <SampleVolFilter>:
 * @retval  :vol  
 * @func	:???
 */

static uint16_t SampleVolFilter(uint32_t* buf,uint8_t len)
{
 80016bc:	b480      	push	{r7}
 80016be:	b087      	sub	sp, #28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	70fb      	strb	r3, [r7, #3]
	uint32_t vol = 0,vol_sum = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
	uint32_t vol_temp = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60bb      	str	r3, [r7, #8]
	uint8_t tag_i = 0,tag_j = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	74fb      	strb	r3, [r7, #19]
 80016d8:	2300      	movs	r3, #0
 80016da:	74bb      	strb	r3, [r7, #18]

	for(tag_i = 0;tag_i < (len - 1);tag_i++)
 80016dc:	2300      	movs	r3, #0
 80016de:	74fb      	strb	r3, [r7, #19]
 80016e0:	e034      	b.n	800174c <SampleVolFilter+0x90>
	{
		for(tag_j = 0;tag_j < (len - tag_i - 1);tag_j++)
 80016e2:	2300      	movs	r3, #0
 80016e4:	74bb      	strb	r3, [r7, #18]
 80016e6:	e027      	b.n	8001738 <SampleVolFilter+0x7c>
		{
			if(buf[tag_j] > buf[tag_j+1])
 80016e8:	7cbb      	ldrb	r3, [r7, #18]
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	4413      	add	r3, r2
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	7cbb      	ldrb	r3, [r7, #18]
 80016f4:	3301      	adds	r3, #1
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	6879      	ldr	r1, [r7, #4]
 80016fa:	440b      	add	r3, r1
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d917      	bls.n	8001732 <SampleVolFilter+0x76>
			{
				vol_temp = buf[tag_j];
 8001702:	7cbb      	ldrb	r3, [r7, #18]
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	60bb      	str	r3, [r7, #8]
				buf[tag_j] = buf[tag_j+1];
 800170e:	7cbb      	ldrb	r3, [r7, #18]
 8001710:	3301      	adds	r3, #1
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	441a      	add	r2, r3
 8001718:	7cbb      	ldrb	r3, [r7, #18]
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	6879      	ldr	r1, [r7, #4]
 800171e:	440b      	add	r3, r1
 8001720:	6812      	ldr	r2, [r2, #0]
 8001722:	601a      	str	r2, [r3, #0]
				buf[tag_j+1] = vol_temp;
 8001724:	7cbb      	ldrb	r3, [r7, #18]
 8001726:	3301      	adds	r3, #1
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	601a      	str	r2, [r3, #0]
		for(tag_j = 0;tag_j < (len - tag_i - 1);tag_j++)
 8001732:	7cbb      	ldrb	r3, [r7, #18]
 8001734:	3301      	adds	r3, #1
 8001736:	74bb      	strb	r3, [r7, #18]
 8001738:	7cba      	ldrb	r2, [r7, #18]
 800173a:	78f9      	ldrb	r1, [r7, #3]
 800173c:	7cfb      	ldrb	r3, [r7, #19]
 800173e:	1acb      	subs	r3, r1, r3
 8001740:	3b01      	subs	r3, #1
 8001742:	429a      	cmp	r2, r3
 8001744:	dbd0      	blt.n	80016e8 <SampleVolFilter+0x2c>
	for(tag_i = 0;tag_i < (len - 1);tag_i++)
 8001746:	7cfb      	ldrb	r3, [r7, #19]
 8001748:	3301      	adds	r3, #1
 800174a:	74fb      	strb	r3, [r7, #19]
 800174c:	7cfa      	ldrb	r2, [r7, #19]
 800174e:	78fb      	ldrb	r3, [r7, #3]
 8001750:	3b01      	subs	r3, #1
 8001752:	429a      	cmp	r2, r3
 8001754:	dbc5      	blt.n	80016e2 <SampleVolFilter+0x26>
			}
		}
	}

	for(tag_i = 0;tag_i < len-2;tag_i++)
 8001756:	2300      	movs	r3, #0
 8001758:	74fb      	strb	r3, [r7, #19]
 800175a:	e00b      	b.n	8001774 <SampleVolFilter+0xb8>
	{
		vol_sum += buf[tag_i+1];
 800175c:	7cfb      	ldrb	r3, [r7, #19]
 800175e:	3301      	adds	r3, #1
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	4413      	add	r3, r2
 800176c:	617b      	str	r3, [r7, #20]
	for(tag_i = 0;tag_i < len-2;tag_i++)
 800176e:	7cfb      	ldrb	r3, [r7, #19]
 8001770:	3301      	adds	r3, #1
 8001772:	74fb      	strb	r3, [r7, #19]
 8001774:	7cfa      	ldrb	r2, [r7, #19]
 8001776:	78fb      	ldrb	r3, [r7, #3]
 8001778:	3b02      	subs	r3, #2
 800177a:	429a      	cmp	r2, r3
 800177c:	dbee      	blt.n	800175c <SampleVolFilter+0xa0>
	}
	vol = (uint16_t)(vol_sum/(len-2));
 800177e:	78fb      	ldrb	r3, [r7, #3]
 8001780:	3b02      	subs	r3, #2
 8001782:	461a      	mov	r2, r3
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	fbb3 f3f2 	udiv	r3, r3, r2
 800178a:	b29b      	uxth	r3, r3
 800178c:	60fb      	str	r3, [r7, #12]

	return vol;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	b29b      	uxth	r3, r3
}
 8001792:	4618      	mov	r0, r3
 8001794:	371c      	adds	r7, #28
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr

0800179c <Battery_LevelReceive>:
 * @param   none
 * @retval  none
 * @func	
 */
void Battery_LevelReceive(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
	static uint8_t	battery_voltage_data = 0xff;

	//4
	if((BatteryLevelBuf[0] == BatteryLevelBuf[1]) &&
 80017a0:	4b51      	ldr	r3, [pc, #324]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017a2:	781a      	ldrb	r2, [r3, #0]
 80017a4:	4b50      	ldr	r3, [pc, #320]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017a6:	785b      	ldrb	r3, [r3, #1]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	f040 8099 	bne.w	80018e0 <Battery_LevelReceive+0x144>
	   (BatteryLevelBuf[1] == BatteryLevelBuf[2]) &&
 80017ae:	4b4e      	ldr	r3, [pc, #312]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017b0:	785a      	ldrb	r2, [r3, #1]
 80017b2:	4b4d      	ldr	r3, [pc, #308]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017b4:	789b      	ldrb	r3, [r3, #2]
	if((BatteryLevelBuf[0] == BatteryLevelBuf[1]) &&
 80017b6:	429a      	cmp	r2, r3
 80017b8:	f040 8092 	bne.w	80018e0 <Battery_LevelReceive+0x144>
	   (BatteryLevelBuf[2] == BatteryLevelBuf[3]))
 80017bc:	4b4a      	ldr	r3, [pc, #296]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017be:	789a      	ldrb	r2, [r3, #2]
 80017c0:	4b49      	ldr	r3, [pc, #292]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017c2:	78db      	ldrb	r3, [r3, #3]
	   (BatteryLevelBuf[1] == BatteryLevelBuf[2]) &&
 80017c4:	429a      	cmp	r2, r3
 80017c6:	f040 808b 	bne.w	80018e0 <Battery_LevelReceive+0x144>
	{
		if((BatteryLevelBuf[0] == 0x80) || (BatteryLevelBuf[0] == 0x84))   //
 80017ca:	4b47      	ldr	r3, [pc, #284]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b80      	cmp	r3, #128	; 0x80
 80017d0:	d003      	beq.n	80017da <Battery_LevelReceive+0x3e>
 80017d2:	4b45      	ldr	r3, [pc, #276]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b84      	cmp	r3, #132	; 0x84
 80017d8:	d103      	bne.n	80017e2 <Battery_LevelReceive+0x46>
		{
			battery_voltage_data = 0xAA;
 80017da:	4b44      	ldr	r3, [pc, #272]	; (80018ec <Battery_LevelReceive+0x150>)
 80017dc:	22aa      	movs	r2, #170	; 0xaa
 80017de:	701a      	strb	r2, [r3, #0]
 80017e0:	e02a      	b.n	8001838 <Battery_LevelReceive+0x9c>
		}else
		{
			if(((BatteryLevelBuf[0] & 0x02) == 0) && ((BatteryLevelBuf[0] & 0x80) == 0x80))    //0
 80017e2:	4b41      	ldr	r3, [pc, #260]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d117      	bne.n	800181e <Battery_LevelReceive+0x82>
 80017ee:	4b3e      	ldr	r3, [pc, #248]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	da12      	bge.n	800181e <Battery_LevelReceive+0x82>
			{

				battery_voltage_data = BatteryLevelBuf[0] & 0xf0;							   //
 80017f8:	4b3b      	ldr	r3, [pc, #236]	; (80018e8 <Battery_LevelReceive+0x14c>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	f023 030f 	bic.w	r3, r3, #15
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4b3a      	ldr	r3, [pc, #232]	; (80018ec <Battery_LevelReceive+0x150>)
 8001804:	701a      	strb	r2, [r3, #0]
				if((BatteryLevelBuf[0] < 0x98) && (Ultrasound_state != WORK_STATE))
 8001806:	4b38      	ldr	r3, [pc, #224]	; (80018e8 <Battery_LevelReceive+0x14c>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b97      	cmp	r3, #151	; 0x97
 800180c:	d813      	bhi.n	8001836 <Battery_LevelReceive+0x9a>
 800180e:	4b38      	ldr	r3, [pc, #224]	; (80018f0 <Battery_LevelReceive+0x154>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b04      	cmp	r3, #4
 8001814:	d00f      	beq.n	8001836 <Battery_LevelReceive+0x9a>
				{
					Low_Battery_Flg = 1;
 8001816:	4b37      	ldr	r3, [pc, #220]	; (80018f4 <Battery_LevelReceive+0x158>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
				if((BatteryLevelBuf[0] < 0x98) && (Ultrasound_state != WORK_STATE))
 800181c:	e00b      	b.n	8001836 <Battery_LevelReceive+0x9a>
				}
			}else if(BatteryLevelBuf[0] != 0xFF)
 800181e:	4b32      	ldr	r3, [pc, #200]	; (80018e8 <Battery_LevelReceive+0x14c>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2bff      	cmp	r3, #255	; 0xff
 8001824:	d008      	beq.n	8001838 <Battery_LevelReceive+0x9c>
			{
				battery_voltage_data = BatteryLevelBuf[0] & 0x70;
 8001826:	4b30      	ldr	r3, [pc, #192]	; (80018e8 <Battery_LevelReceive+0x14c>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800182e:	b2da      	uxtb	r2, r3
 8001830:	4b2e      	ldr	r3, [pc, #184]	; (80018ec <Battery_LevelReceive+0x150>)
 8001832:	701a      	strb	r2, [r3, #0]
 8001834:	e000      	b.n	8001838 <Battery_LevelReceive+0x9c>
				if((BatteryLevelBuf[0] < 0x98) && (Ultrasound_state != WORK_STATE))
 8001836:	bf00      	nop

			}
		}


		switch(battery_voltage_data)
 8001838:	4b2c      	ldr	r3, [pc, #176]	; (80018ec <Battery_LevelReceive+0x150>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2bb0      	cmp	r3, #176	; 0xb0
 800183e:	d046      	beq.n	80018ce <Battery_LevelReceive+0x132>
 8001840:	2bb0      	cmp	r3, #176	; 0xb0
 8001842:	dc48      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 8001844:	2baa      	cmp	r3, #170	; 0xaa
 8001846:	d032      	beq.n	80018ae <Battery_LevelReceive+0x112>
 8001848:	2baa      	cmp	r3, #170	; 0xaa
 800184a:	dc44      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 800184c:	2ba0      	cmp	r3, #160	; 0xa0
 800184e:	d03a      	beq.n	80018c6 <Battery_LevelReceive+0x12a>
 8001850:	2ba0      	cmp	r3, #160	; 0xa0
 8001852:	dc40      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 8001854:	2b90      	cmp	r3, #144	; 0x90
 8001856:	d032      	beq.n	80018be <Battery_LevelReceive+0x122>
 8001858:	2b90      	cmp	r3, #144	; 0x90
 800185a:	dc3c      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 800185c:	2b80      	cmp	r3, #128	; 0x80
 800185e:	d02a      	beq.n	80018b6 <Battery_LevelReceive+0x11a>
 8001860:	2b80      	cmp	r3, #128	; 0x80
 8001862:	dc38      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 8001864:	2b70      	cmp	r3, #112	; 0x70
 8001866:	d01e      	beq.n	80018a6 <Battery_LevelReceive+0x10a>
 8001868:	2b70      	cmp	r3, #112	; 0x70
 800186a:	dc34      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 800186c:	2b30      	cmp	r3, #48	; 0x30
 800186e:	d016      	beq.n	800189e <Battery_LevelReceive+0x102>
 8001870:	2b30      	cmp	r3, #48	; 0x30
 8001872:	dc30      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 8001874:	2b20      	cmp	r3, #32
 8001876:	d00e      	beq.n	8001896 <Battery_LevelReceive+0xfa>
 8001878:	2b20      	cmp	r3, #32
 800187a:	dc2c      	bgt.n	80018d6 <Battery_LevelReceive+0x13a>
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <Battery_LevelReceive+0xea>
 8001880:	2b10      	cmp	r3, #16
 8001882:	d004      	beq.n	800188e <Battery_LevelReceive+0xf2>

					battery_level_state =  boost_battery_level5;

						break;
			default :
						break;
 8001884:	e027      	b.n	80018d6 <Battery_LevelReceive+0x13a>
					battery_level_state =  charge_battery_level1;
 8001886:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <Battery_LevelReceive+0x15c>)
 8001888:	2201      	movs	r2, #1
 800188a:	701a      	strb	r2, [r3, #0]
						break;
 800188c:	e024      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  charge_battery_level2;
 800188e:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <Battery_LevelReceive+0x15c>)
 8001890:	2202      	movs	r2, #2
 8001892:	701a      	strb	r2, [r3, #0]
						break;
 8001894:	e020      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  charge_battery_level3;
 8001896:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <Battery_LevelReceive+0x15c>)
 8001898:	2203      	movs	r2, #3
 800189a:	701a      	strb	r2, [r3, #0]
						break;
 800189c:	e01c      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  charge_battery_level4;
 800189e:	4b16      	ldr	r3, [pc, #88]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018a0:	2204      	movs	r2, #4
 80018a2:	701a      	strb	r2, [r3, #0]
						break;
 80018a4:	e018      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  charge_battery_level5;
 80018a6:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018a8:	2205      	movs	r2, #5
 80018aa:	701a      	strb	r2, [r3, #0]
						break;
 80018ac:	e014      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level1;
 80018ae:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018b0:	2206      	movs	r2, #6
 80018b2:	701a      	strb	r2, [r3, #0]
						break;
 80018b4:	e010      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level2;
 80018b6:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	701a      	strb	r2, [r3, #0]
						break;
 80018bc:	e00c      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level3;
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018c0:	2208      	movs	r2, #8
 80018c2:	701a      	strb	r2, [r3, #0]
						break;
 80018c4:	e008      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level4;
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018c8:	2209      	movs	r2, #9
 80018ca:	701a      	strb	r2, [r3, #0]
						break;
 80018cc:	e004      	b.n	80018d8 <Battery_LevelReceive+0x13c>
					battery_level_state =  boost_battery_level5;
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018d0:	220a      	movs	r2, #10
 80018d2:	701a      	strb	r2, [r3, #0]
						break;
 80018d4:	e000      	b.n	80018d8 <Battery_LevelReceive+0x13c>
						break;
 80018d6:	bf00      	nop

		}
		send_battery_state_data = battery_level_state;
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <Battery_LevelReceive+0x15c>)
 80018da:	781a      	ldrb	r2, [r3, #0]
 80018dc:	4b07      	ldr	r3, [pc, #28]	; (80018fc <Battery_LevelReceive+0x160>)
 80018de:	701a      	strb	r2, [r3, #0]
	}
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	200007c0 	.word	0x200007c0
 80018ec:	2000003a 	.word	0x2000003a
 80018f0:	20000316 	.word	0x20000316
 80018f4:	20000355 	.word	0x20000355
 80018f8:	20000026 	.word	0x20000026
 80018fc:	20000027 	.word	0x20000027

08001900 <Battery_LevelSend>:
 * @param   none
 * @retval  none
 * @func	
 */
void Battery_LevelSend(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	static uint8_t ChCount = 0;
	static uint8_t DisChCount = 0;

	//400ms
	//200ms
	if(send_battery_state_data < boost_battery_level1)
 8001904:	4b46      	ldr	r3, [pc, #280]	; (8001a20 <Battery_LevelSend+0x120>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b05      	cmp	r3, #5
 800190a:	d83b      	bhi.n	8001984 <Battery_LevelSend+0x84>
	{
		if(ChCount > 19)
 800190c:	4b45      	ldr	r3, [pc, #276]	; (8001a24 <Battery_LevelSend+0x124>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b13      	cmp	r3, #19
 8001912:	d902      	bls.n	800191a <Battery_LevelSend+0x1a>
		{
			ChCount = 0;
 8001914:	4b43      	ldr	r3, [pc, #268]	; (8001a24 <Battery_LevelSend+0x124>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
		}
		if(ChCount == 0)
 800191a:	4b42      	ldr	r3, [pc, #264]	; (8001a24 <Battery_LevelSend+0x124>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d126      	bne.n	8001970 <Battery_LevelSend+0x70>
		{
			//
			if((chact < boost_battery_level1) && (chact >= send_battery_state_data))
 8001922:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <Battery_LevelSend+0x128>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b05      	cmp	r3, #5
 8001928:	d81a      	bhi.n	8001960 <Battery_LevelSend+0x60>
 800192a:	4b3f      	ldr	r3, [pc, #252]	; (8001a28 <Battery_LevelSend+0x128>)
 800192c:	781a      	ldrb	r2, [r3, #0]
 800192e:	4b3c      	ldr	r3, [pc, #240]	; (8001a20 <Battery_LevelSend+0x120>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	429a      	cmp	r2, r3
 8001934:	d314      	bcc.n	8001960 <Battery_LevelSend+0x60>
			{
#ifdef CHARGE_WORK
				battery_txbuffer[2] = 0X12;
 8001936:	4b3d      	ldr	r3, [pc, #244]	; (8001a2c <Battery_LevelSend+0x12c>)
 8001938:	2212      	movs	r2, #18
 800193a:	709a      	strb	r2, [r3, #2]
#else
				battery_txbuffer[2] = 0X11;
#endif
				battery_txbuffer[6] = chact;
 800193c:	4b3a      	ldr	r3, [pc, #232]	; (8001a28 <Battery_LevelSend+0x128>)
 800193e:	781a      	ldrb	r2, [r3, #0]
 8001940:	4b3a      	ldr	r3, [pc, #232]	; (8001a2c <Battery_LevelSend+0x12c>)
 8001942:	719a      	strb	r2, [r3, #6]
				DMA_USART3_Tx_Data(battery_txbuffer, 14);
 8001944:	210e      	movs	r1, #14
 8001946:	4839      	ldr	r0, [pc, #228]	; (8001a2c <Battery_LevelSend+0x12c>)
 8001948:	f001 fdcc 	bl	80034e4 <DMA_USART3_Tx_Data>
				chact++;
 800194c:	4b36      	ldr	r3, [pc, #216]	; (8001a28 <Battery_LevelSend+0x128>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	3301      	adds	r3, #1
 8001952:	b2da      	uxtb	r2, r3
 8001954:	4b34      	ldr	r3, [pc, #208]	; (8001a28 <Battery_LevelSend+0x128>)
 8001956:	701a      	strb	r2, [r3, #0]
				FinRes = Bat_Charge;
 8001958:	4b35      	ldr	r3, [pc, #212]	; (8001a30 <Battery_LevelSend+0x130>)
 800195a:	2202      	movs	r2, #2
 800195c:	701a      	strb	r2, [r3, #0]
 800195e:	e007      	b.n	8001970 <Battery_LevelSend+0x70>
			}else
			{
				chact = send_battery_state_data;
 8001960:	4b2f      	ldr	r3, [pc, #188]	; (8001a20 <Battery_LevelSend+0x120>)
 8001962:	781a      	ldrb	r2, [r3, #0]
 8001964:	4b30      	ldr	r3, [pc, #192]	; (8001a28 <Battery_LevelSend+0x128>)
 8001966:	701a      	strb	r2, [r3, #0]
				send_battery_state_data_old = send_battery_state_data;
 8001968:	4b2d      	ldr	r3, [pc, #180]	; (8001a20 <Battery_LevelSend+0x120>)
 800196a:	781a      	ldrb	r2, [r3, #0]
 800196c:	4b31      	ldr	r3, [pc, #196]	; (8001a34 <Battery_LevelSend+0x134>)
 800196e:	701a      	strb	r2, [r3, #0]
			}
		}
		DisChCount = 0;
 8001970:	4b31      	ldr	r3, [pc, #196]	; (8001a38 <Battery_LevelSend+0x138>)
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
		ChCount++;
 8001976:	4b2b      	ldr	r3, [pc, #172]	; (8001a24 <Battery_LevelSend+0x124>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	3301      	adds	r3, #1
 800197c:	b2da      	uxtb	r2, r3
 800197e:	4b29      	ldr	r3, [pc, #164]	; (8001a24 <Battery_LevelSend+0x124>)
 8001980:	701a      	strb	r2, [r3, #0]
			DMA_USART3_Tx_Data(battery_txbuffer, 14);
		}
		DisChCount++;
		ChCount = 1;
	}
}
 8001982:	e04b      	b.n	8001a1c <Battery_LevelSend+0x11c>
		if(DisChCount > 9)
 8001984:	4b2c      	ldr	r3, [pc, #176]	; (8001a38 <Battery_LevelSend+0x138>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b09      	cmp	r3, #9
 800198a:	d902      	bls.n	8001992 <Battery_LevelSend+0x92>
			DisChCount = 0;
 800198c:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <Battery_LevelSend+0x138>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
		if(DisChCount == 0)
 8001992:	4b29      	ldr	r3, [pc, #164]	; (8001a38 <Battery_LevelSend+0x138>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d137      	bne.n	8001a0a <Battery_LevelSend+0x10a>
			battery_txbuffer[2] = 0X12;
 800199a:	4b24      	ldr	r3, [pc, #144]	; (8001a2c <Battery_LevelSend+0x12c>)
 800199c:	2212      	movs	r2, #18
 800199e:	709a      	strb	r2, [r3, #2]
			if(CompleteFlg == 1)
 80019a0:	4b26      	ldr	r3, [pc, #152]	; (8001a3c <Battery_LevelSend+0x13c>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d11b      	bne.n	80019e0 <Battery_LevelSend+0xe0>
				if((send_battery_state_data > send_battery_state_data_old) && (send_battery_state_data_old > charge_battery_level5))
 80019a8:	4b1d      	ldr	r3, [pc, #116]	; (8001a20 <Battery_LevelSend+0x120>)
 80019aa:	781a      	ldrb	r2, [r3, #0]
 80019ac:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <Battery_LevelSend+0x134>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d90a      	bls.n	80019ca <Battery_LevelSend+0xca>
 80019b4:	4b1f      	ldr	r3, [pc, #124]	; (8001a34 <Battery_LevelSend+0x134>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b05      	cmp	r3, #5
 80019ba:	d906      	bls.n	80019ca <Battery_LevelSend+0xca>
					battery_txbuffer[6] = send_battery_state_data_old - 5;
 80019bc:	4b1d      	ldr	r3, [pc, #116]	; (8001a34 <Battery_LevelSend+0x134>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	3b05      	subs	r3, #5
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	4b19      	ldr	r3, [pc, #100]	; (8001a2c <Battery_LevelSend+0x12c>)
 80019c6:	719a      	strb	r2, [r3, #6]
 80019c8:	e010      	b.n	80019ec <Battery_LevelSend+0xec>
					send_battery_state_data_old = send_battery_state_data;
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <Battery_LevelSend+0x120>)
 80019cc:	781a      	ldrb	r2, [r3, #0]
 80019ce:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <Battery_LevelSend+0x134>)
 80019d0:	701a      	strb	r2, [r3, #0]
					battery_txbuffer[6] = send_battery_state_data_old - 5;
 80019d2:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <Battery_LevelSend+0x134>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	3b05      	subs	r3, #5
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	4b14      	ldr	r3, [pc, #80]	; (8001a2c <Battery_LevelSend+0x12c>)
 80019dc:	719a      	strb	r2, [r3, #6]
 80019de:	e005      	b.n	80019ec <Battery_LevelSend+0xec>
				battery_txbuffer[6] = send_battery_state_data - 5;
 80019e0:	4b0f      	ldr	r3, [pc, #60]	; (8001a20 <Battery_LevelSend+0x120>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	3b05      	subs	r3, #5
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <Battery_LevelSend+0x12c>)
 80019ea:	719a      	strb	r2, [r3, #6]
			if((Low_Battery_Flg == 1) && (Ultrasound_state != WORK_STATE))
 80019ec:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <Battery_LevelSend+0x140>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d106      	bne.n	8001a02 <Battery_LevelSend+0x102>
 80019f4:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <Battery_LevelSend+0x144>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	d002      	beq.n	8001a02 <Battery_LevelSend+0x102>
				battery_txbuffer[6] = 6;
 80019fc:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <Battery_LevelSend+0x12c>)
 80019fe:	2206      	movs	r2, #6
 8001a00:	719a      	strb	r2, [r3, #6]
			DMA_USART3_Tx_Data(battery_txbuffer, 14);
 8001a02:	210e      	movs	r1, #14
 8001a04:	4809      	ldr	r0, [pc, #36]	; (8001a2c <Battery_LevelSend+0x12c>)
 8001a06:	f001 fd6d 	bl	80034e4 <DMA_USART3_Tx_Data>
		DisChCount++;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <Battery_LevelSend+0x138>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <Battery_LevelSend+0x138>)
 8001a14:	701a      	strb	r2, [r3, #0]
		ChCount = 1;
 8001a16:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <Battery_LevelSend+0x124>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
}
 8001a1c:	bf00      	nop
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000027 	.word	0x20000027
 8001a24:	20000314 	.word	0x20000314
 8001a28:	2000003b 	.word	0x2000003b
 8001a2c:	2000002c 	.word	0x2000002c
 8001a30:	2000033c 	.word	0x2000033c
 8001a34:	20000028 	.word	0x20000028
 8001a38:	20000315 	.word	0x20000315
 8001a3c:	200007e0 	.word	0x200007e0
 8001a40:	20000355 	.word	0x20000355
 8001a44:	20000316 	.word	0x20000316

08001a48 <System_Init>:
 * @param   none
 * @retval  none
 * @func	
 */
void System_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af04      	add	r7, sp, #16
	uint8_t Tx_Frequency_Paramete;
	uint8_t TX_Vibration_Paramete;

	HAL_Delay(200);
 8001a4e:	20c8      	movs	r0, #200	; 0xc8
 8001a50:	f002 fa8e 	bl	8003f70 <HAL_Delay>
	Mcu_GpioInit();
 8001a54:	f001 fbb4 	bl	80031c0 <Mcu_GpioInit>
	AD9833_InitIo(AD9877_Ch_A);
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f7ff fc81 	bl	8001360 <AD9833_InitIo>
	AD9833_InitIo(AD9877_Ch_B);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f7ff fc7e 	bl	8001360 <AD9833_InitIo>

	STMFLASH_Read(FLASH_SLAVE_LOWFLG,(uint16_t*)&Low_Battery_Flg,1);
 8001a64:	2201      	movs	r2, #1
 8001a66:	4990      	ldr	r1, [pc, #576]	; (8001ca8 <System_Init+0x260>)
 8001a68:	4890      	ldr	r0, [pc, #576]	; (8001cac <System_Init+0x264>)
 8001a6a:	f000 ff79 	bl	8002960 <STMFLASH_Read>
	STMFLASH_Read(FLASH_SLAVE_LOCKFLG ,(uint16_t*)&LockOn_ParamFlg,1);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	498f      	ldr	r1, [pc, #572]	; (8001cb0 <System_Init+0x268>)
 8001a72:	4890      	ldr	r0, [pc, #576]	; (8001cb4 <System_Init+0x26c>)
 8001a74:	f000 ff74 	bl	8002960 <STMFLASH_Read>
	STMFLASH_Read(FLASH_SLAVE_WORKCOUNT,(uint16_t*)(&WorkCount),1);
 8001a78:	2201      	movs	r2, #1
 8001a7a:	498f      	ldr	r1, [pc, #572]	; (8001cb8 <System_Init+0x270>)
 8001a7c:	488f      	ldr	r0, [pc, #572]	; (8001cbc <System_Init+0x274>)
 8001a7e:	f000 ff6f 	bl	8002960 <STMFLASH_Read>
	STMFLASH_Read(FLASH_SLAVE_SHUNTDOWM ,(uint16_t*)&PowerFlg,1);
 8001a82:	2201      	movs	r2, #1
 8001a84:	498e      	ldr	r1, [pc, #568]	; (8001cc0 <System_Init+0x278>)
 8001a86:	488f      	ldr	r0, [pc, #572]	; (8001cc4 <System_Init+0x27c>)
 8001a88:	f000 ff6a 	bl	8002960 <STMFLASH_Read>

	if(WorkCount == 0xFFFF)
 8001a8c:	4b8a      	ldr	r3, [pc, #552]	; (8001cb8 <System_Init+0x270>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d102      	bne.n	8001a9e <System_Init+0x56>
	{
		WorkCount = 0;
 8001a98:	4b87      	ldr	r3, [pc, #540]	; (8001cb8 <System_Init+0x270>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	801a      	strh	r2, [r3, #0]
	}else
	{
	}

	if(PowerFlg == 0x01)
 8001a9e:	4b88      	ldr	r3, [pc, #544]	; (8001cc0 <System_Init+0x278>)
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d103      	bne.n	8001aae <System_Init+0x66>
	{
		Ultrasound_state = CLOSE_STATE;
 8001aa6:	4b88      	ldr	r3, [pc, #544]	; (8001cc8 <System_Init+0x280>)
 8001aa8:	2205      	movs	r2, #5
 8001aaa:	701a      	strb	r2, [r3, #0]
 8001aac:	e008      	b.n	8001ac0 <System_Init+0x78>
	}else if(PowerFlg == 0xFFFF)
 8001aae:	4b84      	ldr	r3, [pc, #528]	; (8001cc0 <System_Init+0x278>)
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d102      	bne.n	8001ac0 <System_Init+0x78>
	{
		PowerFlg = 0;
 8001aba:	4b81      	ldr	r3, [pc, #516]	; (8001cc0 <System_Init+0x278>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	801a      	strh	r2, [r3, #0]
	}else
	{
	}

	STMFLASH_Read(FLASH_SLAVE_CHANGEFLG,(uint16_t*)(Change_Paramete_Flg),3);
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	4982      	ldr	r1, [pc, #520]	; (8001ccc <System_Init+0x284>)
 8001ac4:	4882      	ldr	r0, [pc, #520]	; (8001cd0 <System_Init+0x288>)
 8001ac6:	f000 ff4b 	bl	8002960 <STMFLASH_Read>
	if((Change_Paramete_Flg[0] == 0xdddd)&&(Change_Paramete_Flg[1] == 0xeeee)&&(Change_Paramete_Flg[2] == 0xffff))
 8001aca:	4b80      	ldr	r3, [pc, #512]	; (8001ccc <System_Init+0x284>)
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	f64d 52dd 	movw	r2, #56797	; 0xdddd
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d173      	bne.n	8001bbe <System_Init+0x176>
 8001ad6:	4b7d      	ldr	r3, [pc, #500]	; (8001ccc <System_Init+0x284>)
 8001ad8:	885b      	ldrh	r3, [r3, #2]
 8001ada:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d16d      	bne.n	8001bbe <System_Init+0x176>
 8001ae2:	4b7a      	ldr	r3, [pc, #488]	; (8001ccc <System_Init+0x284>)
 8001ae4:	889b      	ldrh	r3, [r3, #4]
 8001ae6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d167      	bne.n	8001bbe <System_Init+0x176>
	{
		STMFLASH_Read(FLASH_SLAVE_ULTRAPARAM,(uint16_t*)(&Ultrasound_Parem_Read_Buff),3);
 8001aee:	2203      	movs	r2, #3
 8001af0:	4978      	ldr	r1, [pc, #480]	; (8001cd4 <System_Init+0x28c>)
 8001af2:	4879      	ldr	r0, [pc, #484]	; (8001cd8 <System_Init+0x290>)
 8001af4:	f000 ff34 	bl	8002960 <STMFLASH_Read>

		Frequency_Parameter_A = (uint8_t)Ultrasound_Parem_Read_Buff[0];
 8001af8:	4b76      	ldr	r3, [pc, #472]	; (8001cd4 <System_Init+0x28c>)
 8001afa:	881b      	ldrh	r3, [r3, #0]
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	4b77      	ldr	r3, [pc, #476]	; (8001cdc <System_Init+0x294>)
 8001b00:	701a      	strb	r2, [r3, #0]
		Frequency_Parameter_B = (uint8_t)Ultrasound_Parem_Read_Buff[1];
 8001b02:	4b74      	ldr	r3, [pc, #464]	; (8001cd4 <System_Init+0x28c>)
 8001b04:	885b      	ldrh	r3, [r3, #2]
 8001b06:	b2da      	uxtb	r2, r3
 8001b08:	4b75      	ldr	r3, [pc, #468]	; (8001ce0 <System_Init+0x298>)
 8001b0a:	701a      	strb	r2, [r3, #0]
		Vibration_Paramete = (uint8_t)Ultrasound_Parem_Read_Buff[2];
 8001b0c:	4b71      	ldr	r3, [pc, #452]	; (8001cd4 <System_Init+0x28c>)
 8001b0e:	889b      	ldrh	r3, [r3, #4]
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	4b74      	ldr	r3, [pc, #464]	; (8001ce4 <System_Init+0x29c>)
 8001b14:	701a      	strb	r2, [r3, #0]
		/**1/2 2**/
		u32_frequency_parameter = 2000*(Frequency_Parameter_A+ULTRA_BASE);
 8001b16:	4b71      	ldr	r3, [pc, #452]	; (8001cdc <System_Init+0x294>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001b1e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001b22:	fb02 f303 	mul.w	r3, r2, r3
 8001b26:	461a      	mov	r2, r3
 8001b28:	4b6f      	ldr	r3, [pc, #444]	; (8001ce8 <System_Init+0x2a0>)
 8001b2a:	601a      	str	r2, [r3, #0]
		AD9833_SetPara(AD9877_Ch_A,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001b2c:	4b6e      	ldr	r3, [pc, #440]	; (8001ce8 <System_Init+0x2a0>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fc57 	bl	80003e4 <__aeabi_ui2d>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	2102      	movs	r1, #2
 8001b3c:	9102      	str	r1, [sp, #8]
 8001b3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b42:	9101      	str	r1, [sp, #4]
 8001b44:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001b48:	9100      	str	r1, [sp, #0]
 8001b4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f7ff fc1e 	bl	8001390 <AD9833_SetPara>

		u32_frequency_parameter = 2000*(Frequency_Parameter_B+ULTRA_BASE);
 8001b54:	4b62      	ldr	r3, [pc, #392]	; (8001ce0 <System_Init+0x298>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001b5c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001b60:	fb02 f303 	mul.w	r3, r2, r3
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b60      	ldr	r3, [pc, #384]	; (8001ce8 <System_Init+0x2a0>)
 8001b68:	601a      	str	r2, [r3, #0]
		AD9833_SetPara(AD9877_Ch_B,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001b6a:	4b5f      	ldr	r3, [pc, #380]	; (8001ce8 <System_Init+0x2a0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7fe fc38 	bl	80003e4 <__aeabi_ui2d>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	2102      	movs	r1, #2
 8001b7a:	9102      	str	r1, [sp, #8]
 8001b7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b80:	9101      	str	r1, [sp, #4]
 8001b82:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001b86:	9100      	str	r1, [sp, #0]
 8001b88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	f7ff fbff 	bl	8001390 <AD9833_SetPara>

		//72000000/(72 * 4167)  240Hz   = 3.3 * 55 / 100
		u32_vibration_parameter = Vibration_Paramete * MOTOR_BASE;
 8001b92:	4b54      	ldr	r3, [pc, #336]	; (8001ce4 <System_Init+0x29c>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	461a      	mov	r2, r3
 8001b98:	23d8      	movs	r3, #216	; 0xd8
 8001b9a:	fb02 f303 	mul.w	r3, r2, r3
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	4b52      	ldr	r3, [pc, #328]	; (8001cec <System_Init+0x2a4>)
 8001ba2:	601a      	str	r2, [r3, #0]

		Comd_funparameter_Frequency_txbuffer_A = Frequency_Parameter_A;
 8001ba4:	4b4d      	ldr	r3, [pc, #308]	; (8001cdc <System_Init+0x294>)
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	4b51      	ldr	r3, [pc, #324]	; (8001cf0 <System_Init+0x2a8>)
 8001baa:	701a      	strb	r2, [r3, #0]
		Comd_funparameter_Frequency_txbuffer_B = Frequency_Parameter_B;
 8001bac:	4b4c      	ldr	r3, [pc, #304]	; (8001ce0 <System_Init+0x298>)
 8001bae:	781a      	ldrb	r2, [r3, #0]
 8001bb0:	4b50      	ldr	r3, [pc, #320]	; (8001cf4 <System_Init+0x2ac>)
 8001bb2:	701a      	strb	r2, [r3, #0]
		Comd_funparameter_Vibration_txbuffer = Vibration_Paramete;
 8001bb4:	4b4b      	ldr	r3, [pc, #300]	; (8001ce4 <System_Init+0x29c>)
 8001bb6:	781a      	ldrb	r2, [r3, #0]
 8001bb8:	4b4f      	ldr	r3, [pc, #316]	; (8001cf8 <System_Init+0x2b0>)
 8001bba:	701a      	strb	r2, [r3, #0]
 8001bbc:	e069      	b.n	8001c92 <System_Init+0x24a>
	}else if((Change_Paramete_Flg[0] == 0xffff)&&(Change_Paramete_Flg[1] == 0xffff)&&(Change_Paramete_Flg[2] == 0xffff))
 8001bbe:	4b43      	ldr	r3, [pc, #268]	; (8001ccc <System_Init+0x284>)
 8001bc0:	881b      	ldrh	r3, [r3, #0]
 8001bc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d163      	bne.n	8001c92 <System_Init+0x24a>
 8001bca:	4b40      	ldr	r3, [pc, #256]	; (8001ccc <System_Init+0x284>)
 8001bcc:	885b      	ldrh	r3, [r3, #2]
 8001bce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d15d      	bne.n	8001c92 <System_Init+0x24a>
 8001bd6:	4b3d      	ldr	r3, [pc, #244]	; (8001ccc <System_Init+0x284>)
 8001bd8:	889b      	ldrh	r3, [r3, #4]
 8001bda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d157      	bne.n	8001c92 <System_Init+0x24a>
	{
		Tx_Frequency_Paramete = 0X64;
 8001be2:	2364      	movs	r3, #100	; 0x64
 8001be4:	71bb      	strb	r3, [r7, #6]
		TX_Vibration_Paramete = 0X0A;
 8001be6:	230a      	movs	r3, #10
 8001be8:	71fb      	strb	r3, [r7, #7]

		//if(Tx_Frequency_Paramete == 84)
		{
			HAL_Delay(100);
 8001bea:	2064      	movs	r0, #100	; 0x64
 8001bec:	f002 f9c0 	bl	8003f70 <HAL_Delay>
			u32_frequency_parameter = 2000*(Tx_Frequency_Paramete+ULTRA_BASE);
 8001bf0:	79bb      	ldrb	r3, [r7, #6]
 8001bf2:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001bf6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001bfa:	fb02 f303 	mul.w	r3, r2, r3
 8001bfe:	461a      	mov	r2, r3
 8001c00:	4b39      	ldr	r3, [pc, #228]	; (8001ce8 <System_Init+0x2a0>)
 8001c02:	601a      	str	r2, [r3, #0]
			if(u32_frequency_parameter == 1270000)
 8001c04:	4b38      	ldr	r3, [pc, #224]	; (8001ce8 <System_Init+0x2a0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a3c      	ldr	r2, [pc, #240]	; (8001cfc <System_Init+0x2b4>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d106      	bne.n	8001c1c <System_Init+0x1d4>
			{
				HAL_UART_Transmit(&huart1,&Tx_Frequency_Paramete, 1, HAL_MAX_DELAY);
 8001c0e:	1db9      	adds	r1, r7, #6
 8001c10:	f04f 33ff 	mov.w	r3, #4294967295
 8001c14:	2201      	movs	r2, #1
 8001c16:	483a      	ldr	r0, [pc, #232]	; (8001d00 <System_Init+0x2b8>)
 8001c18:	f005 fabe 	bl	8007198 <HAL_UART_Transmit>
			}
			AD9833_SetPara(AD9877_Ch_A,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001c1c:	4b32      	ldr	r3, [pc, #200]	; (8001ce8 <System_Init+0x2a0>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fbdf 	bl	80003e4 <__aeabi_ui2d>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	2102      	movs	r1, #2
 8001c2c:	9102      	str	r1, [sp, #8]
 8001c2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c32:	9101      	str	r1, [sp, #4]
 8001c34:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001c38:	9100      	str	r1, [sp, #0]
 8001c3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c3e:	2000      	movs	r0, #0
 8001c40:	f7ff fba6 	bl	8001390 <AD9833_SetPara>
			AD9833_SetPara(AD9877_Ch_B,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001c44:	4b28      	ldr	r3, [pc, #160]	; (8001ce8 <System_Init+0x2a0>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fbcb 	bl	80003e4 <__aeabi_ui2d>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	2102      	movs	r1, #2
 8001c54:	9102      	str	r1, [sp, #8]
 8001c56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c5a:	9101      	str	r1, [sp, #4]
 8001c5c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001c60:	9100      	str	r1, [sp, #0]
 8001c62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c66:	2001      	movs	r0, #1
 8001c68:	f7ff fb92 	bl	8001390 <AD9833_SetPara>
		}


		//if(TX_Vibration_Paramete == 0x0A)
		{
			HAL_Delay(100);
 8001c6c:	2064      	movs	r0, #100	; 0x64
 8001c6e:	f002 f97f 	bl	8003f70 <HAL_Delay>
			u32_vibration_parameter = TX_Vibration_Paramete * MOTOR_BASE;
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	22d8      	movs	r2, #216	; 0xd8
 8001c76:	fb02 f303 	mul.w	r3, r2, r3
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	; (8001cec <System_Init+0x2a4>)
 8001c7e:	601a      	str	r2, [r3, #0]
			{

			}
		}

		Comd_funparameter_Frequency_txbuffer_A = Tx_Frequency_Paramete;
 8001c80:	79ba      	ldrb	r2, [r7, #6]
 8001c82:	4b1b      	ldr	r3, [pc, #108]	; (8001cf0 <System_Init+0x2a8>)
 8001c84:	701a      	strb	r2, [r3, #0]
		Comd_funparameter_Frequency_txbuffer_B = Tx_Frequency_Paramete;
 8001c86:	79ba      	ldrb	r2, [r7, #6]
 8001c88:	4b1a      	ldr	r3, [pc, #104]	; (8001cf4 <System_Init+0x2ac>)
 8001c8a:	701a      	strb	r2, [r3, #0]
		Comd_funparameter_Vibration_txbuffer = TX_Vibration_Paramete;
 8001c8c:	4a1a      	ldr	r2, [pc, #104]	; (8001cf8 <System_Init+0x2b0>)
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	7013      	strb	r3, [r2, #0]
	}
	ultrasound_standby_time = 0;
 8001c92:	4b1c      	ldr	r3, [pc, #112]	; (8001d04 <System_Init+0x2bc>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
	battery_send_intervaltime = 0;
 8001c98:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <System_Init+0x2c0>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000355 	.word	0x20000355
 8001cac:	0800f400 	.word	0x0800f400
 8001cb0:	2000035c 	.word	0x2000035c
 8001cb4:	0800f800 	.word	0x0800f800
 8001cb8:	2000034a 	.word	0x2000034a
 8001cbc:	08010c00 	.word	0x08010c00
 8001cc0:	20000364 	.word	0x20000364
 8001cc4:	08010000 	.word	0x08010000
 8001cc8:	20000316 	.word	0x20000316
 8001ccc:	20000318 	.word	0x20000318
 8001cd0:	0800f000 	.word	0x0800f000
 8001cd4:	20000320 	.word	0x20000320
 8001cd8:	0800fc00 	.word	0x0800fc00
 8001cdc:	2000032e 	.word	0x2000032e
 8001ce0:	2000032f 	.word	0x2000032f
 8001ce4:	20000330 	.word	0x20000330
 8001ce8:	20000334 	.word	0x20000334
 8001cec:	20000338 	.word	0x20000338
 8001cf0:	20000331 	.word	0x20000331
 8001cf4:	20000332 	.word	0x20000332
 8001cf8:	20000333 	.word	0x20000333
 8001cfc:	001360f0 	.word	0x001360f0
 8001d00:	20000ab0 	.word	0x20000ab0
 8001d04:	20000974 	.word	0x20000974
 8001d08:	20000978 	.word	0x20000978

08001d0c <Usart3_ReceiveData>:
 * @param   none
 * @retval  none
 * @func	
 */
void Usart3_ReceiveData(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af04      	add	r7, sp, #16

	if(USART3_RX_FLAG)
 8001d12:	4b9a      	ldr	r3, [pc, #616]	; (8001f7c <Usart3_ReceiveData+0x270>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f000 820a 	beq.w	8002132 <Usart3_ReceiveData+0x426>
	{
		USART3_RX_FLAG = 0;
 8001d1e:	4b97      	ldr	r3, [pc, #604]	; (8001f7c <Usart3_ReceiveData+0x270>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	701a      	strb	r2, [r3, #0]
		/**/**/
		if((USART3_RX_BUF[0] == 0xEE) && (USART3_RX_BUF[1] == 0xB5) && (USART3_RX_BUF[2] == 0x21) && (USART3_RX_BUF[12] == 0xFF) && (USART3_RX_BUF[13] == 0xFC) && (USART3_RX_BUF[14] == 0xFF) && (USART3_RX_BUF[15] == 0xFF))
 8001d24:	4b96      	ldr	r3, [pc, #600]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2bee      	cmp	r3, #238	; 0xee
 8001d2a:	f040 8173 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001d2e:	4b94      	ldr	r3, [pc, #592]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d30:	785b      	ldrb	r3, [r3, #1]
 8001d32:	2bb5      	cmp	r3, #181	; 0xb5
 8001d34:	f040 816e 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001d38:	4b91      	ldr	r3, [pc, #580]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d3a:	789b      	ldrb	r3, [r3, #2]
 8001d3c:	2b21      	cmp	r3, #33	; 0x21
 8001d3e:	f040 8169 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001d42:	4b8f      	ldr	r3, [pc, #572]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d44:	7b1b      	ldrb	r3, [r3, #12]
 8001d46:	2bff      	cmp	r3, #255	; 0xff
 8001d48:	f040 8164 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001d4c:	4b8c      	ldr	r3, [pc, #560]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d4e:	7b5b      	ldrb	r3, [r3, #13]
 8001d50:	2bfc      	cmp	r3, #252	; 0xfc
 8001d52:	f040 815f 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001d56:	4b8a      	ldr	r3, [pc, #552]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d58:	7b9b      	ldrb	r3, [r3, #14]
 8001d5a:	2bff      	cmp	r3, #255	; 0xff
 8001d5c:	f040 815a 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001d60:	4b87      	ldr	r3, [pc, #540]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d62:	7bdb      	ldrb	r3, [r3, #15]
 8001d64:	2bff      	cmp	r3, #255	; 0xff
 8001d66:	f040 8155 	bne.w	8002014 <Usart3_ReceiveData+0x308>
		{
			if((USART3_RX_BUF[3] == 0x0) && (USART3_RX_BUF[4] == 0x0) && (USART3_RX_BUF[5] == 0x02) && (USART3_RX_BUF[6] == 0x01)) //
 8001d6a:	4b85      	ldr	r3, [pc, #532]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d6c:	78db      	ldrb	r3, [r3, #3]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d113      	bne.n	8001d9a <Usart3_ReceiveData+0x8e>
 8001d72:	4b83      	ldr	r3, [pc, #524]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d74:	791b      	ldrb	r3, [r3, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10f      	bne.n	8001d9a <Usart3_ReceiveData+0x8e>
 8001d7a:	4b81      	ldr	r3, [pc, #516]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d7c:	795b      	ldrb	r3, [r3, #5]
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d10b      	bne.n	8001d9a <Usart3_ReceiveData+0x8e>
 8001d82:	4b7f      	ldr	r3, [pc, #508]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d84:	799b      	ldrb	r3, [r3, #6]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d107      	bne.n	8001d9a <Usart3_ReceiveData+0x8e>
			{
				Ultrasound_state = WORK_STATE;
 8001d8a:	4b7e      	ldr	r3, [pc, #504]	; (8001f84 <Usart3_ReceiveData+0x278>)
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	701a      	strb	r2, [r3, #0]
				DMA_USART3_Tx_Data(Cmd_GetTim, 6);
 8001d90:	2106      	movs	r1, #6
 8001d92:	487d      	ldr	r0, [pc, #500]	; (8001f88 <Usart3_ReceiveData+0x27c>)
 8001d94:	f001 fba6 	bl	80034e4 <DMA_USART3_Tx_Data>
 8001d98:	e13c      	b.n	8002014 <Usart3_ReceiveData+0x308>
			}else if((USART3_RX_BUF[3] == 0x0) && (USART3_RX_BUF[4] == 0x0) && (USART3_RX_BUF[5] == 0x04) && (USART3_RX_BUF[6] == 0x00)) //
 8001d9a:	4b79      	ldr	r3, [pc, #484]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001d9c:	78db      	ldrb	r3, [r3, #3]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10f      	bne.n	8001dc2 <Usart3_ReceiveData+0xb6>
 8001da2:	4b77      	ldr	r3, [pc, #476]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001da4:	791b      	ldrb	r3, [r3, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d10b      	bne.n	8001dc2 <Usart3_ReceiveData+0xb6>
 8001daa:	4b75      	ldr	r3, [pc, #468]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001dac:	795b      	ldrb	r3, [r3, #5]
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	d107      	bne.n	8001dc2 <Usart3_ReceiveData+0xb6>
 8001db2:	4b73      	ldr	r3, [pc, #460]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001db4:	799b      	ldrb	r3, [r3, #6]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d103      	bne.n	8001dc2 <Usart3_ReceiveData+0xb6>
			{
				Ultrasound_state = STANDBY_STATE;
 8001dba:	4b72      	ldr	r3, [pc, #456]	; (8001f84 <Usart3_ReceiveData+0x278>)
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	701a      	strb	r2, [r3, #0]
 8001dc0:	e128      	b.n	8002014 <Usart3_ReceiveData+0x308>
			}else if(USART3_RX_BUF[3] == 0xBC) //
 8001dc2:	4b6f      	ldr	r3, [pc, #444]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001dc4:	78db      	ldrb	r3, [r3, #3]
 8001dc6:	2bbc      	cmp	r3, #188	; 0xbc
 8001dc8:	f040 8100 	bne.w	8001fcc <Usart3_ReceiveData+0x2c0>
			{
				if(USART3_RX_BUF[6] == 0x10)
 8001dcc:	4b6c      	ldr	r3, [pc, #432]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001dce:	799b      	ldrb	r3, [r3, #6]
 8001dd0:	2b10      	cmp	r3, #16
 8001dd2:	d108      	bne.n	8001de6 <Usart3_ReceiveData+0xda>
				{
					LockOn_ParamFlg = 0x01;
 8001dd4:	4b6d      	ldr	r3, [pc, #436]	; (8001f8c <Usart3_ReceiveData+0x280>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	701a      	strb	r2, [r3, #0]
					STMFLASH_Write(FLASH_SLAVE_LOCKFLG,(uint16_t*)(&LockOn_ParamFlg),1);
 8001dda:	2201      	movs	r2, #1
 8001ddc:	496b      	ldr	r1, [pc, #428]	; (8001f8c <Usart3_ReceiveData+0x280>)
 8001dde:	486c      	ldr	r0, [pc, #432]	; (8001f90 <Usart3_ReceiveData+0x284>)
 8001de0:	f000 fd04 	bl	80027ec <STMFLASH_Write>
 8001de4:	e116      	b.n	8002014 <Usart3_ReceiveData+0x308>
				}else if((USART3_RX_BUF[6] == 0x01) && (LockOn_ParamFlg != 0x01))
 8001de6:	4b66      	ldr	r3, [pc, #408]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001de8:	799b      	ldrb	r3, [r3, #6]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	f040 8112 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001df0:	4b66      	ldr	r3, [pc, #408]	; (8001f8c <Usart3_ReceiveData+0x280>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	f000 810d 	beq.w	8002014 <Usart3_ReceiveData+0x308>
				{
					Ultrasound_state = PUASE_STATE;
 8001dfa:	4b62      	ldr	r3, [pc, #392]	; (8001f84 <Usart3_ReceiveData+0x278>)
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	701a      	strb	r2, [r3, #0]
					//Flg
					Change_Paramete_Flg[0] = 0xdddd;
 8001e00:	4b64      	ldr	r3, [pc, #400]	; (8001f94 <Usart3_ReceiveData+0x288>)
 8001e02:	f64d 52dd 	movw	r2, #56797	; 0xdddd
 8001e06:	801a      	strh	r2, [r3, #0]
					Change_Paramete_Flg[1] = 0xeeee;
 8001e08:	4b62      	ldr	r3, [pc, #392]	; (8001f94 <Usart3_ReceiveData+0x288>)
 8001e0a:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001e0e:	805a      	strh	r2, [r3, #2]
					Change_Paramete_Flg[2] = 0xffff;
 8001e10:	4b60      	ldr	r3, [pc, #384]	; (8001f94 <Usart3_ReceiveData+0x288>)
 8001e12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e16:	809a      	strh	r2, [r3, #4]
					STMFLASH_Write(FLASH_SLAVE_CHANGEFLG,(uint16_t*)(Change_Paramete_Flg),3);
 8001e18:	2203      	movs	r2, #3
 8001e1a:	495e      	ldr	r1, [pc, #376]	; (8001f94 <Usart3_ReceiveData+0x288>)
 8001e1c:	485e      	ldr	r0, [pc, #376]	; (8001f98 <Usart3_ReceiveData+0x28c>)
 8001e1e:	f000 fce5 	bl	80027ec <STMFLASH_Write>

					Ultrasound_Parem_Write_Buff[0] = (uint16_t)USART3_RX_BUF[4];
 8001e22:	4b57      	ldr	r3, [pc, #348]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001e24:	791b      	ldrb	r3, [r3, #4]
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	4b5c      	ldr	r3, [pc, #368]	; (8001f9c <Usart3_ReceiveData+0x290>)
 8001e2a:	801a      	strh	r2, [r3, #0]
					Ultrasound_Parem_Write_Buff[1] = (uint16_t)USART3_RX_BUF[7];
 8001e2c:	4b54      	ldr	r3, [pc, #336]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001e2e:	79db      	ldrb	r3, [r3, #7]
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	4b5a      	ldr	r3, [pc, #360]	; (8001f9c <Usart3_ReceiveData+0x290>)
 8001e34:	805a      	strh	r2, [r3, #2]
					Ultrasound_Parem_Write_Buff[2] = (uint16_t)USART3_RX_BUF[5];
 8001e36:	4b52      	ldr	r3, [pc, #328]	; (8001f80 <Usart3_ReceiveData+0x274>)
 8001e38:	795b      	ldrb	r3, [r3, #5]
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	4b57      	ldr	r3, [pc, #348]	; (8001f9c <Usart3_ReceiveData+0x290>)
 8001e3e:	809a      	strh	r2, [r3, #4]

					STMFLASH_Write(FLASH_SLAVE_ULTRAPARAM,(uint16_t*)(&Ultrasound_Parem_Write_Buff),3);
 8001e40:	2203      	movs	r2, #3
 8001e42:	4956      	ldr	r1, [pc, #344]	; (8001f9c <Usart3_ReceiveData+0x290>)
 8001e44:	4856      	ldr	r0, [pc, #344]	; (8001fa0 <Usart3_ReceiveData+0x294>)
 8001e46:	f000 fcd1 	bl	80027ec <STMFLASH_Write>
					STMFLASH_Read(FLASH_SLAVE_ULTRAPARAM,(uint16_t*)(&Ultrasound_Parem_Read_Buff),3);
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	4955      	ldr	r1, [pc, #340]	; (8001fa4 <Usart3_ReceiveData+0x298>)
 8001e4e:	4854      	ldr	r0, [pc, #336]	; (8001fa0 <Usart3_ReceiveData+0x294>)
 8001e50:	f000 fd86 	bl	8002960 <STMFLASH_Read>

					if((Ultrasound_Parem_Write_Buff[0] == Ultrasound_Parem_Read_Buff[0]) && (Ultrasound_Parem_Write_Buff[1] == Ultrasound_Parem_Read_Buff[1])&&(Ultrasound_Parem_Write_Buff[2] == Ultrasound_Parem_Read_Buff[2]))
 8001e54:	4b51      	ldr	r3, [pc, #324]	; (8001f9c <Usart3_ReceiveData+0x290>)
 8001e56:	881a      	ldrh	r2, [r3, #0]
 8001e58:	4b52      	ldr	r3, [pc, #328]	; (8001fa4 <Usart3_ReceiveData+0x298>)
 8001e5a:	881b      	ldrh	r3, [r3, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	f040 80d9 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001e62:	4b4e      	ldr	r3, [pc, #312]	; (8001f9c <Usart3_ReceiveData+0x290>)
 8001e64:	885a      	ldrh	r2, [r3, #2]
 8001e66:	4b4f      	ldr	r3, [pc, #316]	; (8001fa4 <Usart3_ReceiveData+0x298>)
 8001e68:	885b      	ldrh	r3, [r3, #2]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	f040 80d2 	bne.w	8002014 <Usart3_ReceiveData+0x308>
 8001e70:	4b4a      	ldr	r3, [pc, #296]	; (8001f9c <Usart3_ReceiveData+0x290>)
 8001e72:	889a      	ldrh	r2, [r3, #4]
 8001e74:	4b4b      	ldr	r3, [pc, #300]	; (8001fa4 <Usart3_ReceiveData+0x298>)
 8001e76:	889b      	ldrh	r3, [r3, #4]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	f040 80cb 	bne.w	8002014 <Usart3_ReceiveData+0x308>
					{
						Mcu_GpioInit();
 8001e7e:	f001 f99f 	bl	80031c0 <Mcu_GpioInit>

						Frequency_Parameter_A = (uint8_t)Ultrasound_Parem_Read_Buff[0];
 8001e82:	4b48      	ldr	r3, [pc, #288]	; (8001fa4 <Usart3_ReceiveData+0x298>)
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	b2da      	uxtb	r2, r3
 8001e88:	4b47      	ldr	r3, [pc, #284]	; (8001fa8 <Usart3_ReceiveData+0x29c>)
 8001e8a:	701a      	strb	r2, [r3, #0]
						Frequency_Parameter_B = (uint8_t)Ultrasound_Parem_Read_Buff[1];
 8001e8c:	4b45      	ldr	r3, [pc, #276]	; (8001fa4 <Usart3_ReceiveData+0x298>)
 8001e8e:	885b      	ldrh	r3, [r3, #2]
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4b46      	ldr	r3, [pc, #280]	; (8001fac <Usart3_ReceiveData+0x2a0>)
 8001e94:	701a      	strb	r2, [r3, #0]
						Vibration_Paramete = (uint8_t)Ultrasound_Parem_Read_Buff[2];
 8001e96:	4b43      	ldr	r3, [pc, #268]	; (8001fa4 <Usart3_ReceiveData+0x298>)
 8001e98:	889b      	ldrh	r3, [r3, #4]
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	4b44      	ldr	r3, [pc, #272]	; (8001fb0 <Usart3_ReceiveData+0x2a4>)
 8001e9e:	701a      	strb	r2, [r3, #0]
						/**1/2 2**/
						u32_frequency_parameter = 2000*(Frequency_Parameter_A+ULTRA_BASE);
 8001ea0:	4b41      	ldr	r3, [pc, #260]	; (8001fa8 <Usart3_ReceiveData+0x29c>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001ea8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001eac:	fb02 f303 	mul.w	r3, r2, r3
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b40      	ldr	r3, [pc, #256]	; (8001fb4 <Usart3_ReceiveData+0x2a8>)
 8001eb4:	601a      	str	r2, [r3, #0]
						AD9833_SetPara(AD9877_Ch_A,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001eb6:	4b3f      	ldr	r3, [pc, #252]	; (8001fb4 <Usart3_ReceiveData+0x2a8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7fe fa92 	bl	80003e4 <__aeabi_ui2d>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	2102      	movs	r1, #2
 8001ec6:	9102      	str	r1, [sp, #8]
 8001ec8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ecc:	9101      	str	r1, [sp, #4]
 8001ece:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001ed2:	9100      	str	r1, [sp, #0]
 8001ed4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f7ff fa59 	bl	8001390 <AD9833_SetPara>

						u32_frequency_parameter = 2000*(Frequency_Parameter_B+ULTRA_BASE);
 8001ede:	4b33      	ldr	r3, [pc, #204]	; (8001fac <Usart3_ReceiveData+0x2a0>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	f203 2327 	addw	r3, r3, #551	; 0x227
 8001ee6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001eea:	fb02 f303 	mul.w	r3, r2, r3
 8001eee:	461a      	mov	r2, r3
 8001ef0:	4b30      	ldr	r3, [pc, #192]	; (8001fb4 <Usart3_ReceiveData+0x2a8>)
 8001ef2:	601a      	str	r2, [r3, #0]
						AD9833_SetPara(AD9877_Ch_B,AD9833_REG_FREQ0,u32_frequency_parameter,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 8001ef4:	4b2f      	ldr	r3, [pc, #188]	; (8001fb4 <Usart3_ReceiveData+0x2a8>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fa73 	bl	80003e4 <__aeabi_ui2d>
 8001efe:	4602      	mov	r2, r0
 8001f00:	460b      	mov	r3, r1
 8001f02:	2102      	movs	r1, #2
 8001f04:	9102      	str	r1, [sp, #8]
 8001f06:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f0a:	9101      	str	r1, [sp, #4]
 8001f0c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001f10:	9100      	str	r1, [sp, #0]
 8001f12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f16:	2001      	movs	r0, #1
 8001f18:	f7ff fa3a 	bl	8001390 <AD9833_SetPara>

						//72000000/(72 * 4167)  240Hz   = 3.3 * 55 / 100
						u32_vibration_parameter = Vibration_Paramete * MOTOR_BASE;
 8001f1c:	4b24      	ldr	r3, [pc, #144]	; (8001fb0 <Usart3_ReceiveData+0x2a4>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	461a      	mov	r2, r3
 8001f22:	23d8      	movs	r3, #216	; 0xd8
 8001f24:	fb02 f303 	mul.w	r3, r2, r3
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b23      	ldr	r3, [pc, #140]	; (8001fb8 <Usart3_ReceiveData+0x2ac>)
 8001f2c:	601a      	str	r2, [r3, #0]

						Comd_funparameter_txbuffer[2] = 0X21;
 8001f2e:	4b23      	ldr	r3, [pc, #140]	; (8001fbc <Usart3_ReceiveData+0x2b0>)
 8001f30:	2221      	movs	r2, #33	; 0x21
 8001f32:	709a      	strb	r2, [r3, #2]
						Comd_funparameter_txbuffer[4] = Frequency_Parameter_A;
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <Usart3_ReceiveData+0x29c>)
 8001f36:	781a      	ldrb	r2, [r3, #0]
 8001f38:	4b20      	ldr	r3, [pc, #128]	; (8001fbc <Usart3_ReceiveData+0x2b0>)
 8001f3a:	711a      	strb	r2, [r3, #4]
						Comd_funparameter_txbuffer[5] = Vibration_Paramete;
 8001f3c:	4b1c      	ldr	r3, [pc, #112]	; (8001fb0 <Usart3_ReceiveData+0x2a4>)
 8001f3e:	781a      	ldrb	r2, [r3, #0]
 8001f40:	4b1e      	ldr	r3, [pc, #120]	; (8001fbc <Usart3_ReceiveData+0x2b0>)
 8001f42:	715a      	strb	r2, [r3, #5]
						Comd_funparameter_txbuffer[6] = Frequency_Parameter_B;
 8001f44:	4b19      	ldr	r3, [pc, #100]	; (8001fac <Usart3_ReceiveData+0x2a0>)
 8001f46:	781a      	ldrb	r2, [r3, #0]
 8001f48:	4b1c      	ldr	r3, [pc, #112]	; (8001fbc <Usart3_ReceiveData+0x2b0>)
 8001f4a:	719a      	strb	r2, [r3, #6]

						Comd_funparameter_Frequency_txbuffer_A = Frequency_Parameter_A;
 8001f4c:	4b16      	ldr	r3, [pc, #88]	; (8001fa8 <Usart3_ReceiveData+0x29c>)
 8001f4e:	781a      	ldrb	r2, [r3, #0]
 8001f50:	4b1b      	ldr	r3, [pc, #108]	; (8001fc0 <Usart3_ReceiveData+0x2b4>)
 8001f52:	701a      	strb	r2, [r3, #0]
						Comd_funparameter_Frequency_txbuffer_B = Frequency_Parameter_B;
 8001f54:	4b15      	ldr	r3, [pc, #84]	; (8001fac <Usart3_ReceiveData+0x2a0>)
 8001f56:	781a      	ldrb	r2, [r3, #0]
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <Usart3_ReceiveData+0x2b8>)
 8001f5a:	701a      	strb	r2, [r3, #0]
						Comd_funparameter_Vibration_txbuffer = Vibration_Paramete;
 8001f5c:	4b14      	ldr	r3, [pc, #80]	; (8001fb0 <Usart3_ReceiveData+0x2a4>)
 8001f5e:	781a      	ldrb	r2, [r3, #0]
 8001f60:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <Usart3_ReceiveData+0x2bc>)
 8001f62:	701a      	strb	r2, [r3, #0]

						DMA_USART3_Tx_Data(Comd_funparameter_txbuffer, 14);
 8001f64:	210e      	movs	r1, #14
 8001f66:	4815      	ldr	r0, [pc, #84]	; (8001fbc <Usart3_ReceiveData+0x2b0>)
 8001f68:	f001 fabc 	bl	80034e4 <DMA_USART3_Tx_Data>
						HAL_Delay(2);
 8001f6c:	2002      	movs	r0, #2
 8001f6e:	f001 ffff 	bl	8003f70 <HAL_Delay>
						DMA_USART3_Tx_Data(Comd_funparameter_txbuffer, 14);
 8001f72:	210e      	movs	r1, #14
 8001f74:	4811      	ldr	r0, [pc, #68]	; (8001fbc <Usart3_ReceiveData+0x2b0>)
 8001f76:	f001 fab5 	bl	80034e4 <DMA_USART3_Tx_Data>
 8001f7a:	e04b      	b.n	8002014 <Usart3_ReceiveData+0x308>
 8001f7c:	20000865 	.word	0x20000865
 8001f80:	200007e4 	.word	0x200007e4
 8001f84:	20000316 	.word	0x20000316
 8001f88:	20000054 	.word	0x20000054
 8001f8c:	2000035c 	.word	0x2000035c
 8001f90:	0800f800 	.word	0x0800f800
 8001f94:	20000318 	.word	0x20000318
 8001f98:	0800f000 	.word	0x0800f000
 8001f9c:	20000328 	.word	0x20000328
 8001fa0:	0800fc00 	.word	0x0800fc00
 8001fa4:	20000320 	.word	0x20000320
 8001fa8:	2000032e 	.word	0x2000032e
 8001fac:	2000032f 	.word	0x2000032f
 8001fb0:	20000330 	.word	0x20000330
 8001fb4:	20000334 	.word	0x20000334
 8001fb8:	20000338 	.word	0x20000338
 8001fbc:	2000003c 	.word	0x2000003c
 8001fc0:	20000331 	.word	0x20000331
 8001fc4:	20000332 	.word	0x20000332
 8001fc8:	20000333 	.word	0x20000333
					}
				}else
				{}

			}else if((USART3_RX_BUF[3] == 0xBD) && (USART3_RX_BUF[4] == 0xF9)) //
 8001fcc:	4b5a      	ldr	r3, [pc, #360]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8001fce:	78db      	ldrb	r3, [r3, #3]
 8001fd0:	2bbd      	cmp	r3, #189	; 0xbd
 8001fd2:	d11f      	bne.n	8002014 <Usart3_ReceiveData+0x308>
 8001fd4:	4b58      	ldr	r3, [pc, #352]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8001fd6:	791b      	ldrb	r3, [r3, #4]
 8001fd8:	2bf9      	cmp	r3, #249	; 0xf9
 8001fda:	d11b      	bne.n	8002014 <Usart3_ReceiveData+0x308>
			{
				duty_cycle_count = USART3_RX_BUF[5];
 8001fdc:	4b56      	ldr	r3, [pc, #344]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8001fde:	795a      	ldrb	r2, [r3, #5]
 8001fe0:	4b56      	ldr	r3, [pc, #344]	; (800213c <Usart3_ReceiveData+0x430>)
 8001fe2:	701a      	strb	r2, [r3, #0]
				duty_tim = (((uint16_t)USART3_RX_BUF[6] << 8) | (uint16_t)USART3_RX_BUF[7]);
 8001fe4:	4b54      	ldr	r3, [pc, #336]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8001fe6:	799b      	ldrb	r3, [r3, #6]
 8001fe8:	021b      	lsls	r3, r3, #8
 8001fea:	b21a      	sxth	r2, r3
 8001fec:	4b52      	ldr	r3, [pc, #328]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8001fee:	79db      	ldrb	r3, [r3, #7]
 8001ff0:	b21b      	sxth	r3, r3
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	b21b      	sxth	r3, r3
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	4b51      	ldr	r3, [pc, #324]	; (8002140 <Usart3_ReceiveData+0x434>)
 8001ffa:	801a      	strh	r2, [r3, #0]

				if(duty_cycle_count == 0x64)
 8001ffc:	4b4f      	ldr	r3, [pc, #316]	; (800213c <Usart3_ReceiveData+0x430>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	2b64      	cmp	r3, #100	; 0x64
 8002002:	d102      	bne.n	800200a <Usart3_ReceiveData+0x2fe>
				{
					duty_cycle_count = 0x65;
 8002004:	4b4d      	ldr	r3, [pc, #308]	; (800213c <Usart3_ReceiveData+0x430>)
 8002006:	2265      	movs	r2, #101	; 0x65
 8002008:	701a      	strb	r2, [r3, #0]
				}

				SetPWMDutyCycleAndFrequency(duty_tim);
 800200a:	4b4d      	ldr	r3, [pc, #308]	; (8002140 <Usart3_ReceiveData+0x434>)
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	4618      	mov	r0, r3
 8002010:	f000 fb3a 	bl	8002688 <SetPWMDutyCycleAndFrequency>
			{
			}
		}

		/** **/
		if((USART3_RX_BUF[0] == 0xEE) && (USART3_RX_BUF[1] == 0xB5) && (USART3_RX_BUF[2] == 0x11) && (USART3_RX_BUF[12] == 0xFF) && (USART3_RX_BUF[13] == 0xFC) && (USART3_RX_BUF[14] == 0xFF) && (USART3_RX_BUF[15] == 0xFF))
 8002014:	4b48      	ldr	r3, [pc, #288]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2bee      	cmp	r3, #238	; 0xee
 800201a:	d15e      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 800201c:	4b46      	ldr	r3, [pc, #280]	; (8002138 <Usart3_ReceiveData+0x42c>)
 800201e:	785b      	ldrb	r3, [r3, #1]
 8002020:	2bb5      	cmp	r3, #181	; 0xb5
 8002022:	d15a      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 8002024:	4b44      	ldr	r3, [pc, #272]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002026:	789b      	ldrb	r3, [r3, #2]
 8002028:	2b11      	cmp	r3, #17
 800202a:	d156      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 800202c:	4b42      	ldr	r3, [pc, #264]	; (8002138 <Usart3_ReceiveData+0x42c>)
 800202e:	7b1b      	ldrb	r3, [r3, #12]
 8002030:	2bff      	cmp	r3, #255	; 0xff
 8002032:	d152      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 8002034:	4b40      	ldr	r3, [pc, #256]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002036:	7b5b      	ldrb	r3, [r3, #13]
 8002038:	2bfc      	cmp	r3, #252	; 0xfc
 800203a:	d14e      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 800203c:	4b3e      	ldr	r3, [pc, #248]	; (8002138 <Usart3_ReceiveData+0x42c>)
 800203e:	7b9b      	ldrb	r3, [r3, #14]
 8002040:	2bff      	cmp	r3, #255	; 0xff
 8002042:	d14a      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 8002044:	4b3c      	ldr	r3, [pc, #240]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002046:	7bdb      	ldrb	r3, [r3, #15]
 8002048:	2bff      	cmp	r3, #255	; 0xff
 800204a:	d146      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
		{
			if((USART3_RX_BUF[3] == 0x0) && (USART3_RX_BUF[4] == 0x0) && (USART3_RX_BUF[5] == 0x00) && (USART3_RX_BUF[6] == 0x0B))   //
 800204c:	4b3a      	ldr	r3, [pc, #232]	; (8002138 <Usart3_ReceiveData+0x42c>)
 800204e:	78db      	ldrb	r3, [r3, #3]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d12c      	bne.n	80020ae <Usart3_ReceiveData+0x3a2>
 8002054:	4b38      	ldr	r3, [pc, #224]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002056:	791b      	ldrb	r3, [r3, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d128      	bne.n	80020ae <Usart3_ReceiveData+0x3a2>
 800205c:	4b36      	ldr	r3, [pc, #216]	; (8002138 <Usart3_ReceiveData+0x42c>)
 800205e:	795b      	ldrb	r3, [r3, #5]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d124      	bne.n	80020ae <Usart3_ReceiveData+0x3a2>
 8002064:	4b34      	ldr	r3, [pc, #208]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002066:	799b      	ldrb	r3, [r3, #6]
 8002068:	2b0b      	cmp	r3, #11
 800206a:	d120      	bne.n	80020ae <Usart3_ReceiveData+0x3a2>
			{
				ultrasound_standby_time = 0;
 800206c:	4b35      	ldr	r3, [pc, #212]	; (8002144 <Usart3_ReceiveData+0x438>)
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
				Ultrasound_state = PUASE_STATE;
 8002072:	4b35      	ldr	r3, [pc, #212]	; (8002148 <Usart3_ReceiveData+0x43c>)
 8002074:	2203      	movs	r2, #3
 8002076:	701a      	strb	r2, [r3, #0]

				Comd_funparameter_txbuffer[2] = 0x13;
 8002078:	4b34      	ldr	r3, [pc, #208]	; (800214c <Usart3_ReceiveData+0x440>)
 800207a:	2213      	movs	r2, #19
 800207c:	709a      	strb	r2, [r3, #2]
				Comd_funparameter_txbuffer[4] = Comd_funparameter_Frequency_txbuffer_A;
 800207e:	4b34      	ldr	r3, [pc, #208]	; (8002150 <Usart3_ReceiveData+0x444>)
 8002080:	781a      	ldrb	r2, [r3, #0]
 8002082:	4b32      	ldr	r3, [pc, #200]	; (800214c <Usart3_ReceiveData+0x440>)
 8002084:	711a      	strb	r2, [r3, #4]
				Comd_funparameter_txbuffer[5] = Comd_funparameter_Vibration_txbuffer;
 8002086:	4b33      	ldr	r3, [pc, #204]	; (8002154 <Usart3_ReceiveData+0x448>)
 8002088:	781a      	ldrb	r2, [r3, #0]
 800208a:	4b30      	ldr	r3, [pc, #192]	; (800214c <Usart3_ReceiveData+0x440>)
 800208c:	715a      	strb	r2, [r3, #5]
				Comd_funparameter_txbuffer[6] = Comd_funparameter_Frequency_txbuffer_B;
 800208e:	4b32      	ldr	r3, [pc, #200]	; (8002158 <Usart3_ReceiveData+0x44c>)
 8002090:	781a      	ldrb	r2, [r3, #0]
 8002092:	4b2e      	ldr	r3, [pc, #184]	; (800214c <Usart3_ReceiveData+0x440>)
 8002094:	719a      	strb	r2, [r3, #6]
				DMA_USART3_Tx_Data(Comd_funparameter_txbuffer, 14);
 8002096:	210e      	movs	r1, #14
 8002098:	482c      	ldr	r0, [pc, #176]	; (800214c <Usart3_ReceiveData+0x440>)
 800209a:	f001 fa23 	bl	80034e4 <DMA_USART3_Tx_Data>
				HAL_Delay(2);
 800209e:	2002      	movs	r0, #2
 80020a0:	f001 ff66 	bl	8003f70 <HAL_Delay>
				DMA_USART3_Tx_Data(Comd_funparameter_txbuffer, 14);
 80020a4:	210e      	movs	r1, #14
 80020a6:	4829      	ldr	r0, [pc, #164]	; (800214c <Usart3_ReceiveData+0x440>)
 80020a8:	f001 fa1c 	bl	80034e4 <DMA_USART3_Tx_Data>
 80020ac:	e015      	b.n	80020da <Usart3_ReceiveData+0x3ce>
			}else if((USART3_RX_BUF[3] == 0x0) && (USART3_RX_BUF[4] == 0x0A) && (USART3_RX_BUF[5] == 0x00) && (USART3_RX_BUF[6] == 0x06)) //
 80020ae:	4b22      	ldr	r3, [pc, #136]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020b0:	78db      	ldrb	r3, [r3, #3]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d111      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 80020b6:	4b20      	ldr	r3, [pc, #128]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020b8:	791b      	ldrb	r3, [r3, #4]
 80020ba:	2b0a      	cmp	r3, #10
 80020bc:	d10d      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 80020be:	4b1e      	ldr	r3, [pc, #120]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020c0:	795b      	ldrb	r3, [r3, #5]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d109      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
 80020c6:	4b1c      	ldr	r3, [pc, #112]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020c8:	799b      	ldrb	r3, [r3, #6]
 80020ca:	2b06      	cmp	r3, #6
 80020cc:	d105      	bne.n	80020da <Usart3_ReceiveData+0x3ce>
			{
				ultrasound_standby_time = 0;
 80020ce:	4b1d      	ldr	r3, [pc, #116]	; (8002144 <Usart3_ReceiveData+0x438>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
				Ultrasound_state = STANDBY_STATE;
 80020d4:	4b1c      	ldr	r3, [pc, #112]	; (8002148 <Usart3_ReceiveData+0x43c>)
 80020d6:	2202      	movs	r2, #2
 80020d8:	701a      	strb	r2, [r3, #0]

			}
		}

		if((USART3_RX_BUF[0] == 0xEE) && (USART3_RX_BUF[1] == 0xF7) && (USART3_RX_BUF[9] == 0xFF) && (USART3_RX_BUF[10] == 0xFC) && (USART3_RX_BUF[11] == 0xFF) && (USART3_RX_BUF[12] == 0xFF))
 80020da:	4b17      	ldr	r3, [pc, #92]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2bee      	cmp	r3, #238	; 0xee
 80020e0:	d127      	bne.n	8002132 <Usart3_ReceiveData+0x426>
 80020e2:	4b15      	ldr	r3, [pc, #84]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020e4:	785b      	ldrb	r3, [r3, #1]
 80020e6:	2bf7      	cmp	r3, #247	; 0xf7
 80020e8:	d123      	bne.n	8002132 <Usart3_ReceiveData+0x426>
 80020ea:	4b13      	ldr	r3, [pc, #76]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020ec:	7a5b      	ldrb	r3, [r3, #9]
 80020ee:	2bff      	cmp	r3, #255	; 0xff
 80020f0:	d11f      	bne.n	8002132 <Usart3_ReceiveData+0x426>
 80020f2:	4b11      	ldr	r3, [pc, #68]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020f4:	7a9b      	ldrb	r3, [r3, #10]
 80020f6:	2bfc      	cmp	r3, #252	; 0xfc
 80020f8:	d11b      	bne.n	8002132 <Usart3_ReceiveData+0x426>
 80020fa:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <Usart3_ReceiveData+0x42c>)
 80020fc:	7adb      	ldrb	r3, [r3, #11]
 80020fe:	2bff      	cmp	r3, #255	; 0xff
 8002100:	d117      	bne.n	8002132 <Usart3_ReceiveData+0x426>
 8002102:	4b0d      	ldr	r3, [pc, #52]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002104:	7b1b      	ldrb	r3, [r3, #12]
 8002106:	2bff      	cmp	r3, #255	; 0xff
 8002108:	d113      	bne.n	8002132 <Usart3_ReceiveData+0x426>
		{
			Start_Time.Year = USART3_RX_BUF[2];
 800210a:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <Usart3_ReceiveData+0x42c>)
 800210c:	789a      	ldrb	r2, [r3, #2]
 800210e:	4b13      	ldr	r3, [pc, #76]	; (800215c <Usart3_ReceiveData+0x450>)
 8002110:	701a      	strb	r2, [r3, #0]
			Start_Time.Mon = USART3_RX_BUF[3];
 8002112:	4b09      	ldr	r3, [pc, #36]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002114:	78da      	ldrb	r2, [r3, #3]
 8002116:	4b11      	ldr	r3, [pc, #68]	; (800215c <Usart3_ReceiveData+0x450>)
 8002118:	705a      	strb	r2, [r3, #1]
			Start_Time.Day = USART3_RX_BUF[5];
 800211a:	4b07      	ldr	r3, [pc, #28]	; (8002138 <Usart3_ReceiveData+0x42c>)
 800211c:	795a      	ldrb	r2, [r3, #5]
 800211e:	4b0f      	ldr	r3, [pc, #60]	; (800215c <Usart3_ReceiveData+0x450>)
 8002120:	709a      	strb	r2, [r3, #2]
			Start_Time.Hour = USART3_RX_BUF[6];
 8002122:	4b05      	ldr	r3, [pc, #20]	; (8002138 <Usart3_ReceiveData+0x42c>)
 8002124:	799a      	ldrb	r2, [r3, #6]
 8002126:	4b0d      	ldr	r3, [pc, #52]	; (800215c <Usart3_ReceiveData+0x450>)
 8002128:	70da      	strb	r2, [r3, #3]
			Start_Time.Min = USART3_RX_BUF[7];
 800212a:	4b03      	ldr	r3, [pc, #12]	; (8002138 <Usart3_ReceiveData+0x42c>)
 800212c:	79da      	ldrb	r2, [r3, #7]
 800212e:	4b0b      	ldr	r3, [pc, #44]	; (800215c <Usart3_ReceiveData+0x450>)
 8002130:	711a      	strb	r2, [r3, #4]
		}
	}
}
 8002132:	bf00      	nop
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	200007e4 	.word	0x200007e4
 800213c:	2000004a 	.word	0x2000004a
 8002140:	2000004c 	.word	0x2000004c
 8002144:	20000974 	.word	0x20000974
 8002148:	20000316 	.word	0x20000316
 800214c:	2000003c 	.word	0x2000003c
 8002150:	20000331 	.word	0x20000331
 8002154:	20000333 	.word	0x20000333
 8002158:	20000332 	.word	0x20000332
 800215c:	20000350 	.word	0x20000350

08002160 <Ultra_FourStates>:
 * @param   none
 * @retval  none
 * @func	
 */
void Ultra_FourStates(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
	static uint8_t BatteryChFlg = 0;
	static uint32_t old_tick = 0;
	uint32_t new_tick = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	607b      	str	r3, [r7, #4]

	if(process_flag == 1)
 800216a:	4b9f      	ldr	r3, [pc, #636]	; (80023e8 <Ultra_FourStates+0x288>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d154      	bne.n	800221c <Ultra_FourStates+0xbc>
	{
		process_flag = 0;
 8002172:	4b9d      	ldr	r3, [pc, #628]	; (80023e8 <Ultra_FourStates+0x288>)
 8002174:	2200      	movs	r2, #0
 8002176:	701a      	strb	r2, [r3, #0]

		if(battery_level_state < boost_battery_level1)
 8002178:	4b9c      	ldr	r3, [pc, #624]	; (80023ec <Ultra_FourStates+0x28c>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b05      	cmp	r3, #5
 800217e:	d820      	bhi.n	80021c2 <Ultra_FourStates+0x62>

#else
			Ultrasound_state = CHARGE_STATE;
#endif

			new_tick = HAL_GetTick();
 8002180:	f001 feec 	bl	8003f5c <HAL_GetTick>
 8002184:	6078      	str	r0, [r7, #4]
			if((new_tick - old_tick) > 1000)
 8002186:	4b9a      	ldr	r3, [pc, #616]	; (80023f0 <Ultra_FourStates+0x290>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002192:	d905      	bls.n	80021a0 <Ultra_FourStates+0x40>
			{
				old_tick = new_tick;
 8002194:	4a96      	ldr	r2, [pc, #600]	; (80023f0 <Ultra_FourStates+0x290>)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6013      	str	r3, [r2, #0]
				BatteryChFlg = 1;
 800219a:	4b96      	ldr	r3, [pc, #600]	; (80023f4 <Ultra_FourStates+0x294>)
 800219c:	2201      	movs	r2, #1
 800219e:	701a      	strb	r2, [r3, #0]
			}

			if((BatteryChFlg == 1) && (PowerFlg == 0))
 80021a0:	4b94      	ldr	r3, [pc, #592]	; (80023f4 <Ultra_FourStates+0x294>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d119      	bne.n	80021dc <Ultra_FourStates+0x7c>
 80021a8:	4b93      	ldr	r3, [pc, #588]	; (80023f8 <Ultra_FourStates+0x298>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d115      	bne.n	80021dc <Ultra_FourStates+0x7c>
			{
				PowerFlg = 1;
 80021b0:	4b91      	ldr	r3, [pc, #580]	; (80023f8 <Ultra_FourStates+0x298>)
 80021b2:	2201      	movs	r2, #1
 80021b4:	801a      	strh	r2, [r3, #0]
				STMFLASH_Write(FLASH_SLAVE_SHUNTDOWM,&PowerFlg,1);
 80021b6:	2201      	movs	r2, #1
 80021b8:	498f      	ldr	r1, [pc, #572]	; (80023f8 <Ultra_FourStates+0x298>)
 80021ba:	4890      	ldr	r0, [pc, #576]	; (80023fc <Ultra_FourStates+0x29c>)
 80021bc:	f000 fb16 	bl	80027ec <STMFLASH_Write>
 80021c0:	e00c      	b.n	80021dc <Ultra_FourStates+0x7c>
			}
		}else
		{
			if(BatteryChFlg == 0x01)
 80021c2:	4b8c      	ldr	r3, [pc, #560]	; (80023f4 <Ultra_FourStates+0x294>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d102      	bne.n	80021d0 <Ultra_FourStates+0x70>
			{
				Ultrasound_state = CLOSE_STATE;
 80021ca:	4b8d      	ldr	r3, [pc, #564]	; (8002400 <Ultra_FourStates+0x2a0>)
 80021cc:	2205      	movs	r2, #5
 80021ce:	701a      	strb	r2, [r3, #0]
			}
			new_tick = HAL_GetTick();
 80021d0:	f001 fec4 	bl	8003f5c <HAL_GetTick>
 80021d4:	6078      	str	r0, [r7, #4]
			old_tick = new_tick;
 80021d6:	4a86      	ldr	r2, [pc, #536]	; (80023f0 <Ultra_FourStates+0x290>)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6013      	str	r3, [r2, #0]
		}
		if((receive_battery_state_data & 0x80) == 0x80)
 80021dc:	4b89      	ldr	r3, [pc, #548]	; (8002404 <Ultra_FourStates+0x2a4>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	b25b      	sxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	da1a      	bge.n	800221c <Ultra_FourStates+0xbc>
		{
			if(battery_adc_value1 <= 3200)   //3.2V
 80021e6:	4b88      	ldr	r3, [pc, #544]	; (8002408 <Ultra_FourStates+0x2a8>)
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 80021ee:	d806      	bhi.n	80021fe <Ultra_FourStates+0x9e>
			{
				Ultrasound_state = CLOSE_STATE;
 80021f0:	4b83      	ldr	r3, [pc, #524]	; (8002400 <Ultra_FourStates+0x2a0>)
 80021f2:	2205      	movs	r2, #5
 80021f4:	701a      	strb	r2, [r3, #0]
				FinRes = Vol_Low;
 80021f6:	4b85      	ldr	r3, [pc, #532]	; (800240c <Ultra_FourStates+0x2ac>)
 80021f8:	2201      	movs	r2, #1
 80021fa:	701a      	strb	r2, [r3, #0]
 80021fc:	e00e      	b.n	800221c <Ultra_FourStates+0xbc>
			}else
			{
				if((Ultrasound_state == WORK_STATE)||(Ultrasound_state == PUASE_STATE)||(Ultrasound_state == CLOSE_STATE))
 80021fe:	4b80      	ldr	r3, [pc, #512]	; (8002400 <Ultra_FourStates+0x2a0>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	2b04      	cmp	r3, #4
 8002204:	d00a      	beq.n	800221c <Ultra_FourStates+0xbc>
 8002206:	4b7e      	ldr	r3, [pc, #504]	; (8002400 <Ultra_FourStates+0x2a0>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b03      	cmp	r3, #3
 800220c:	d006      	beq.n	800221c <Ultra_FourStates+0xbc>
 800220e:	4b7c      	ldr	r3, [pc, #496]	; (8002400 <Ultra_FourStates+0x2a0>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	2b05      	cmp	r3, #5
 8002214:	d002      	beq.n	800221c <Ultra_FourStates+0xbc>
				{

				}else
				{
					Ultrasound_state = STANDBY_STATE;
 8002216:	4b7a      	ldr	r3, [pc, #488]	; (8002400 <Ultra_FourStates+0x2a0>)
 8002218:	2202      	movs	r2, #2
 800221a:	701a      	strb	r2, [r3, #0]
			}
		}

	}

	switch(Ultrasound_state)
 800221c:	4b78      	ldr	r3, [pc, #480]	; (8002400 <Ultra_FourStates+0x2a0>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	3b01      	subs	r3, #1
 8002222:	2b04      	cmp	r3, #4
 8002224:	f200 8143 	bhi.w	80024ae <Ultra_FourStates+0x34e>
 8002228:	a201      	add	r2, pc, #4	; (adr r2, 8002230 <Ultra_FourStates+0xd0>)
 800222a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800222e:	bf00      	nop
 8002230:	08002245 	.word	0x08002245
 8002234:	0800225f 	.word	0x0800225f
 8002238:	080022d3 	.word	0x080022d3
 800223c:	08002347 	.word	0x08002347
 8002240:	08002469 	.word	0x08002469
	{
		//
		case CHARGE_STATE:
			{
				ultrasound_standby_time = 0;
 8002244:	4b72      	ldr	r3, [pc, #456]	; (8002410 <Ultra_FourStates+0x2b0>)
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
				if(WorkStartFlg == 1)
 800224a:	4b72      	ldr	r3, [pc, #456]	; (8002414 <Ultra_FourStates+0x2b4>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d102      	bne.n	8002258 <Ultra_FourStates+0xf8>
				{
					WorkFinishFlg = 1;
 8002252:	4b71      	ldr	r3, [pc, #452]	; (8002418 <Ultra_FourStates+0x2b8>)
 8002254:	2201      	movs	r2, #1
 8002256:	701a      	strb	r2, [r3, #0]
				}
				Mcu_GpioInit();
 8002258:	f000 ffb2 	bl	80031c0 <Mcu_GpioInit>
			}
				break;
 800225c:	e12c      	b.n	80024b8 <Ultra_FourStates+0x358>
		//
		case STANDBY_STATE:
			{
				if(WorkStartFlg == 1)
 800225e:	4b6d      	ldr	r3, [pc, #436]	; (8002414 <Ultra_FourStates+0x2b4>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d102      	bne.n	800226c <Ultra_FourStates+0x10c>
				{
					WorkFinishFlg = 1;
 8002266:	4b6c      	ldr	r3, [pc, #432]	; (8002418 <Ultra_FourStates+0x2b8>)
 8002268:	2201      	movs	r2, #1
 800226a:	701a      	strb	r2, [r3, #0]
				}

				HAL_GPIO_WritePin(LTDCDC_EN_GPIO_Port, LTDCDC_EN_Pin, GPIO_PIN_RESET);
 800226c:	2200      	movs	r2, #0
 800226e:	2180      	movs	r1, #128	; 0x80
 8002270:	486a      	ldr	r0, [pc, #424]	; (800241c <Ultra_FourStates+0x2bc>)
 8002272:	f003 f9dc 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_GATE_GPIO_Port, MOTOR_GATE_Pin, GPIO_PIN_RESET);
 8002276:	2200      	movs	r2, #0
 8002278:	2108      	movs	r1, #8
 800227a:	4869      	ldr	r0, [pc, #420]	; (8002420 <Ultra_FourStates+0x2c0>)
 800227c:	f003 f9d7 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_A_EN_GPIO_Port, WAVE_A_EN_Pin, GPIO_PIN_RESET);
 8002280:	2200      	movs	r2, #0
 8002282:	2101      	movs	r1, #1
 8002284:	4867      	ldr	r0, [pc, #412]	; (8002424 <Ultra_FourStates+0x2c4>)
 8002286:	f003 f9d2 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_B_EN_GPIO_Port, WAVE_B_EN_Pin, GPIO_PIN_RESET);
 800228a:	2200      	movs	r2, #0
 800228c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002290:	4863      	ldr	r0, [pc, #396]	; (8002420 <Ultra_FourStates+0x2c0>)
 8002292:	f003 f9cc 	bl	800562e <HAL_GPIO_WritePin>

				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);
 8002296:	4b64      	ldr	r3, [pc, #400]	; (8002428 <Ultra_FourStates+0x2c8>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2200      	movs	r2, #0
 800229c:	639a      	str	r2, [r3, #56]	; 0x38
				__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);	//PWM_Ultra_A
 800229e:	4b63      	ldr	r3, [pc, #396]	; (800242c <Ultra_FourStates+0x2cc>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2200      	movs	r2, #0
 80022a4:	641a      	str	r2, [r3, #64]	; 0x40

				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 80022a6:	4b60      	ldr	r3, [pc, #384]	; (8002428 <Ultra_FourStates+0x2c8>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2200      	movs	r2, #0
 80022ac:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);	//PWM_Ultra_B
 80022ae:	4b5f      	ldr	r3, [pc, #380]	; (800242c <Ultra_FourStates+0x2cc>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2200      	movs	r2, #0
 80022b4:	63da      	str	r2, [r3, #60]	; 0x3c


				if(ultrasound_standby_time >= 4500)
 80022b6:	4b56      	ldr	r3, [pc, #344]	; (8002410 <Ultra_FourStates+0x2b0>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f241 1293 	movw	r2, #4499	; 0x1193
 80022be:	4293      	cmp	r3, r2
 80022c0:	f240 80f7 	bls.w	80024b2 <Ultra_FourStates+0x352>
				{
					ultrasound_standby_time = 0;
 80022c4:	4b52      	ldr	r3, [pc, #328]	; (8002410 <Ultra_FourStates+0x2b0>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]
					Ultrasound_state = CLOSE_STATE;
 80022ca:	4b4d      	ldr	r3, [pc, #308]	; (8002400 <Ultra_FourStates+0x2a0>)
 80022cc:	2205      	movs	r2, #5
 80022ce:	701a      	strb	r2, [r3, #0]
				}
			}
				break;
 80022d0:	e0ef      	b.n	80024b2 <Ultra_FourStates+0x352>
		//
		case PUASE_STATE:
			{
				if(WorkStartFlg == 1)
 80022d2:	4b50      	ldr	r3, [pc, #320]	; (8002414 <Ultra_FourStates+0x2b4>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d102      	bne.n	80022e0 <Ultra_FourStates+0x180>
				{
					WorkFinishFlg = 1;
 80022da:	4b4f      	ldr	r3, [pc, #316]	; (8002418 <Ultra_FourStates+0x2b8>)
 80022dc:	2201      	movs	r2, #1
 80022de:	701a      	strb	r2, [r3, #0]
				}

				HAL_GPIO_WritePin(LTDCDC_EN_GPIO_Port, LTDCDC_EN_Pin, GPIO_PIN_RESET);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2180      	movs	r1, #128	; 0x80
 80022e4:	484d      	ldr	r0, [pc, #308]	; (800241c <Ultra_FourStates+0x2bc>)
 80022e6:	f003 f9a2 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_GATE_GPIO_Port, MOTOR_GATE_Pin, GPIO_PIN_RESET);
 80022ea:	2200      	movs	r2, #0
 80022ec:	2108      	movs	r1, #8
 80022ee:	484c      	ldr	r0, [pc, #304]	; (8002420 <Ultra_FourStates+0x2c0>)
 80022f0:	f003 f99d 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_A_EN_GPIO_Port, WAVE_A_EN_Pin, GPIO_PIN_RESET);
 80022f4:	2200      	movs	r2, #0
 80022f6:	2101      	movs	r1, #1
 80022f8:	484a      	ldr	r0, [pc, #296]	; (8002424 <Ultra_FourStates+0x2c4>)
 80022fa:	f003 f998 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_B_EN_GPIO_Port, WAVE_B_EN_Pin, GPIO_PIN_RESET);
 80022fe:	2200      	movs	r2, #0
 8002300:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002304:	4846      	ldr	r0, [pc, #280]	; (8002420 <Ultra_FourStates+0x2c0>)
 8002306:	f003 f992 	bl	800562e <HAL_GPIO_WritePin>

				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);
 800230a:	4b47      	ldr	r3, [pc, #284]	; (8002428 <Ultra_FourStates+0x2c8>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2200      	movs	r2, #0
 8002310:	639a      	str	r2, [r3, #56]	; 0x38
				__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);	//PWM_Ultra_A
 8002312:	4b46      	ldr	r3, [pc, #280]	; (800242c <Ultra_FourStates+0x2cc>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2200      	movs	r2, #0
 8002318:	641a      	str	r2, [r3, #64]	; 0x40

				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 800231a:	4b43      	ldr	r3, [pc, #268]	; (8002428 <Ultra_FourStates+0x2c8>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2200      	movs	r2, #0
 8002320:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);	//PWM_Ultra_B
 8002322:	4b42      	ldr	r3, [pc, #264]	; (800242c <Ultra_FourStates+0x2cc>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2200      	movs	r2, #0
 8002328:	63da      	str	r2, [r3, #60]	; 0x3c

				if(ultrasound_standby_time >= 60000)
 800232a:	4b39      	ldr	r3, [pc, #228]	; (8002410 <Ultra_FourStates+0x2b0>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002332:	4293      	cmp	r3, r2
 8002334:	f240 80bf 	bls.w	80024b6 <Ultra_FourStates+0x356>
				{
					ultrasound_standby_time = 0;
 8002338:	4b35      	ldr	r3, [pc, #212]	; (8002410 <Ultra_FourStates+0x2b0>)
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
					Ultrasound_state = CLOSE_STATE;
 800233e:	4b30      	ldr	r3, [pc, #192]	; (8002400 <Ultra_FourStates+0x2a0>)
 8002340:	2205      	movs	r2, #5
 8002342:	701a      	strb	r2, [r3, #0]
				}
			}
				break;
 8002344:	e0b7      	b.n	80024b6 <Ultra_FourStates+0x356>
		//
		case WORK_STATE:
			{
				WorkStartFlg = 1;
 8002346:	4b33      	ldr	r3, [pc, #204]	; (8002414 <Ultra_FourStates+0x2b4>)
 8002348:	2201      	movs	r2, #1
 800234a:	701a      	strb	r2, [r3, #0]
				ultrasound_standby_time = 0;
 800234c:	4b30      	ldr	r3, [pc, #192]	; (8002410 <Ultra_FourStates+0x2b0>)
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]

				HAL_GPIO_WritePin(LTDCDC_EN_GPIO_Port, LTDCDC_EN_Pin, GPIO_PIN_SET);
 8002352:	2201      	movs	r2, #1
 8002354:	2180      	movs	r1, #128	; 0x80
 8002356:	4831      	ldr	r0, [pc, #196]	; (800241c <Ultra_FourStates+0x2bc>)
 8002358:	f003 f969 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MPDCDC_EN_GPIO_Port, MPDCDC_EN_Pin, GPIO_PIN_SET);
 800235c:	2201      	movs	r2, #1
 800235e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002362:	482f      	ldr	r0, [pc, #188]	; (8002420 <Ultra_FourStates+0x2c0>)
 8002364:	f003 f963 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_GATE_GPIO_Port, MOTOR_GATE_Pin, GPIO_PIN_SET);
 8002368:	2201      	movs	r2, #1
 800236a:	2108      	movs	r1, #8
 800236c:	482c      	ldr	r0, [pc, #176]	; (8002420 <Ultra_FourStates+0x2c0>)
 800236e:	f003 f95e 	bl	800562e <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(WAVE_A_EN_GPIO_Port, WAVE_A_EN_Pin, GPIO_PIN_SET);
 8002372:	2201      	movs	r2, #1
 8002374:	2101      	movs	r1, #1
 8002376:	482b      	ldr	r0, [pc, #172]	; (8002424 <Ultra_FourStates+0x2c4>)
 8002378:	f003 f959 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(WAVE_B_EN_GPIO_Port, WAVE_B_EN_Pin, GPIO_PIN_SET);
 800237c:	2201      	movs	r2, #1
 800237e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002382:	4827      	ldr	r0, [pc, #156]	; (8002420 <Ultra_FourStates+0x2c0>)
 8002384:	f003 f953 	bl	800562e <HAL_GPIO_WritePin>

				if(Motor_Worktime < (duty_cycle_count * 100))
 8002388:	4b29      	ldr	r3, [pc, #164]	; (8002430 <Ultra_FourStates+0x2d0>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	461a      	mov	r2, r3
 800238e:	2364      	movs	r3, #100	; 0x64
 8002390:	fb02 f303 	mul.w	r3, r2, r3
 8002394:	461a      	mov	r2, r3
 8002396:	4b27      	ldr	r3, [pc, #156]	; (8002434 <Ultra_FourStates+0x2d4>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	429a      	cmp	r2, r3
 800239c:	d909      	bls.n	80023b2 <Ultra_FourStates+0x252>
				{
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, u32_vibration_parameter);
 800239e:	4b22      	ldr	r3, [pc, #136]	; (8002428 <Ultra_FourStates+0x2c8>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a25      	ldr	r2, [pc, #148]	; (8002438 <Ultra_FourStates+0x2d8>)
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 80023a8:	4b1f      	ldr	r3, [pc, #124]	; (8002428 <Ultra_FourStates+0x2c8>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2200      	movs	r2, #0
 80023ae:	635a      	str	r2, [r3, #52]	; 0x34
 80023b0:	e047      	b.n	8002442 <Ultra_FourStates+0x2e2>
				}else if((Motor_Worktime >= (duty_cycle_count * 100)) && (Motor_Worktime < (100 * 100)))
 80023b2:	4b1f      	ldr	r3, [pc, #124]	; (8002430 <Ultra_FourStates+0x2d0>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	461a      	mov	r2, r3
 80023b8:	2364      	movs	r3, #100	; 0x64
 80023ba:	fb02 f303 	mul.w	r3, r2, r3
 80023be:	461a      	mov	r2, r3
 80023c0:	4b1c      	ldr	r3, [pc, #112]	; (8002434 <Ultra_FourStates+0x2d4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d839      	bhi.n	800243c <Ultra_FourStates+0x2dc>
 80023c8:	4b1a      	ldr	r3, [pc, #104]	; (8002434 <Ultra_FourStates+0x2d4>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f242 720f 	movw	r2, #9999	; 0x270f
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d833      	bhi.n	800243c <Ultra_FourStates+0x2dc>
				{
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);
 80023d4:	4b14      	ldr	r3, [pc, #80]	; (8002428 <Ultra_FourStates+0x2c8>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2200      	movs	r2, #0
 80023da:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 80023dc:	4b12      	ldr	r3, [pc, #72]	; (8002428 <Ultra_FourStates+0x2c8>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2200      	movs	r2, #0
 80023e2:	635a      	str	r2, [r3, #52]	; 0x34
 80023e4:	e02d      	b.n	8002442 <Ultra_FourStates+0x2e2>
 80023e6:	bf00      	nop
 80023e8:	200007be 	.word	0x200007be
 80023ec:	20000026 	.word	0x20000026
 80023f0:	20000368 	.word	0x20000368
 80023f4:	2000036c 	.word	0x2000036c
 80023f8:	20000364 	.word	0x20000364
 80023fc:	08010000 	.word	0x08010000
 8002400:	20000316 	.word	0x20000316
 8002404:	200007bf 	.word	0x200007bf
 8002408:	20000024 	.word	0x20000024
 800240c:	2000033c 	.word	0x2000033c
 8002410:	20000974 	.word	0x20000974
 8002414:	20000348 	.word	0x20000348
 8002418:	20000349 	.word	0x20000349
 800241c:	40010c00 	.word	0x40010c00
 8002420:	40010800 	.word	0x40010800
 8002424:	40011000 	.word	0x40011000
 8002428:	20000a20 	.word	0x20000a20
 800242c:	20000a68 	.word	0x20000a68
 8002430:	2000004a 	.word	0x2000004a
 8002434:	200007d8 	.word	0x200007d8
 8002438:	20000338 	.word	0x20000338
				}else
				{
					Motor_Worktime = 0;
 800243c:	4b20      	ldr	r3, [pc, #128]	; (80024c0 <Ultra_FourStates+0x360>)
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
				}

				__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);	//PWM_Ultra_A
 8002442:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <Ultra_FourStates+0x364>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2200      	movs	r2, #0
 8002448:	641a      	str	r2, [r3, #64]	; 0x40
				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, (duty_count * duty_cycle_count / 100)); // 1	//PWM_Ultra_B
 800244a:	4b1f      	ldr	r3, [pc, #124]	; (80024c8 <Ultra_FourStates+0x368>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	461a      	mov	r2, r3
 8002450:	4b1e      	ldr	r3, [pc, #120]	; (80024cc <Ultra_FourStates+0x36c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	fb03 f202 	mul.w	r2, r3, r2
 8002458:	4b1a      	ldr	r3, [pc, #104]	; (80024c4 <Ultra_FourStates+0x364>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	491c      	ldr	r1, [pc, #112]	; (80024d0 <Ultra_FourStates+0x370>)
 800245e:	fba1 1202 	umull	r1, r2, r1, r2
 8002462:	0952      	lsrs	r2, r2, #5
 8002464:	63da      	str	r2, [r3, #60]	; 0x3c
				//__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 100);
			}
				break;
 8002466:	e027      	b.n	80024b8 <Ultra_FourStates+0x358>
		//
		case CLOSE_STATE:
			{
				if(WorkStartFlg == 1)
 8002468:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <Ultra_FourStates+0x374>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d102      	bne.n	8002476 <Ultra_FourStates+0x316>
				{
					WorkFinishFlg = 1;
 8002470:	4b19      	ldr	r3, [pc, #100]	; (80024d8 <Ultra_FourStates+0x378>)
 8002472:	2201      	movs	r2, #1
 8002474:	701a      	strb	r2, [r3, #0]
				}

				if((ShuntDowmCount > 130) && (PowerFlg == 1))
 8002476:	4b19      	ldr	r3, [pc, #100]	; (80024dc <Ultra_FourStates+0x37c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b82      	cmp	r3, #130	; 0x82
 800247c:	d90b      	bls.n	8002496 <Ultra_FourStates+0x336>
 800247e:	4b18      	ldr	r3, [pc, #96]	; (80024e0 <Ultra_FourStates+0x380>)
 8002480:	881b      	ldrh	r3, [r3, #0]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d107      	bne.n	8002496 <Ultra_FourStates+0x336>
				{
					PowerFlg = 0;
 8002486:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <Ultra_FourStates+0x380>)
 8002488:	2200      	movs	r2, #0
 800248a:	801a      	strh	r2, [r3, #0]
					STMFLASH_Write(FLASH_SLAVE_SHUNTDOWM,(uint16_t*)&PowerFlg,1);
 800248c:	2201      	movs	r2, #1
 800248e:	4914      	ldr	r1, [pc, #80]	; (80024e0 <Ultra_FourStates+0x380>)
 8002490:	4814      	ldr	r0, [pc, #80]	; (80024e4 <Ultra_FourStates+0x384>)
 8002492:	f000 f9ab 	bl	80027ec <STMFLASH_Write>
				}

				HAL_GPIO_WritePin(KEY_CONTROL_GPIO_Port, KEY_CONTROL_Pin, GPIO_PIN_SET);
 8002496:	2201      	movs	r2, #1
 8002498:	2140      	movs	r1, #64	; 0x40
 800249a:	4813      	ldr	r0, [pc, #76]	; (80024e8 <Ultra_FourStates+0x388>)
 800249c:	f003 f8c7 	bl	800562e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(CONTROL_CLOSE_GPIO_Port, CONTROL_CLOSE_Pin, GPIO_PIN_SET);
 80024a0:	2201      	movs	r2, #1
 80024a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024a6:	4811      	ldr	r0, [pc, #68]	; (80024ec <Ultra_FourStates+0x38c>)
 80024a8:	f003 f8c1 	bl	800562e <HAL_GPIO_WritePin>
			}
				break;
 80024ac:	e004      	b.n	80024b8 <Ultra_FourStates+0x358>
		default :

				break;
 80024ae:	bf00      	nop
 80024b0:	e002      	b.n	80024b8 <Ultra_FourStates+0x358>
				break;
 80024b2:	bf00      	nop
 80024b4:	e000      	b.n	80024b8 <Ultra_FourStates+0x358>
				break;
 80024b6:	bf00      	nop
	}
}
 80024b8:	bf00      	nop
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200007d8 	.word	0x200007d8
 80024c4:	20000a68 	.word	0x20000a68
 80024c8:	2000004a 	.word	0x2000004a
 80024cc:	20000050 	.word	0x20000050
 80024d0:	51eb851f 	.word	0x51eb851f
 80024d4:	20000348 	.word	0x20000348
 80024d8:	20000349 	.word	0x20000349
 80024dc:	20000360 	.word	0x20000360
 80024e0:	20000364 	.word	0x20000364
 80024e4:	08010000 	.word	0x08010000
 80024e8:	40011000 	.word	0x40011000
 80024ec:	40010800 	.word	0x40010800

080024f0 <Log_Writer2Flash>:
 * @param   none
 * @retval  none
 * @func	Flash
 */
void Log_Writer2Flash(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
	uint32_t work_time_temp = 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
	uint32_t addr_offset = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	603b      	str	r3, [r7, #0]
	//
	if((WorkStartFlg == 1) && (WorkFinishFlg == 1))
 80024fe:	4b36      	ldr	r3, [pc, #216]	; (80025d8 <Log_Writer2Flash+0xe8>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d164      	bne.n	80025d0 <Log_Writer2Flash+0xe0>
 8002506:	4b35      	ldr	r3, [pc, #212]	; (80025dc <Log_Writer2Flash+0xec>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d160      	bne.n	80025d0 <Log_Writer2Flash+0xe0>
	{
		WorkCount++;
 800250e:	4b34      	ldr	r3, [pc, #208]	; (80025e0 <Log_Writer2Flash+0xf0>)
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	3301      	adds	r3, #1
 8002514:	b29a      	uxth	r2, r3
 8002516:	4b32      	ldr	r3, [pc, #200]	; (80025e0 <Log_Writer2Flash+0xf0>)
 8002518:	801a      	strh	r2, [r3, #0]
		if(duty_cycle_count == 25)
 800251a:	4b32      	ldr	r3, [pc, #200]	; (80025e4 <Log_Writer2Flash+0xf4>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b19      	cmp	r3, #25
 8002520:	d107      	bne.n	8002532 <Log_Writer2Flash+0x42>
		{
			//
			WorkParm[0] = (0x10 | FinRes);
 8002522:	4b31      	ldr	r3, [pc, #196]	; (80025e8 <Log_Writer2Flash+0xf8>)
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	f043 0310 	orr.w	r3, r3, #16
 800252a:	b2da      	uxtb	r2, r3
 800252c:	4b2f      	ldr	r3, [pc, #188]	; (80025ec <Log_Writer2Flash+0xfc>)
 800252e:	701a      	strb	r2, [r3, #0]
 8002530:	e006      	b.n	8002540 <Log_Writer2Flash+0x50>
		}else
		{
			WorkParm[0] = (0x20 | FinRes);
 8002532:	4b2d      	ldr	r3, [pc, #180]	; (80025e8 <Log_Writer2Flash+0xf8>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	f043 0320 	orr.w	r3, r3, #32
 800253a:	b2da      	uxtb	r2, r3
 800253c:	4b2b      	ldr	r3, [pc, #172]	; (80025ec <Log_Writer2Flash+0xfc>)
 800253e:	701a      	strb	r2, [r3, #0]
		}
		work_time_temp = WorkTime / 100;
 8002540:	4b2b      	ldr	r3, [pc, #172]	; (80025f0 <Log_Writer2Flash+0x100>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a2b      	ldr	r2, [pc, #172]	; (80025f4 <Log_Writer2Flash+0x104>)
 8002546:	fba2 2303 	umull	r2, r3, r2, r3
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	607b      	str	r3, [r7, #4]
		WorkParm[1] = (uint8_t)((work_time_temp & 0xFF00) >> 8);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	0a1b      	lsrs	r3, r3, #8
 8002552:	b2da      	uxtb	r2, r3
 8002554:	4b25      	ldr	r3, [pc, #148]	; (80025ec <Log_Writer2Flash+0xfc>)
 8002556:	705a      	strb	r2, [r3, #1]
		WorkParm[2] = (uint8_t)(work_time_temp & 0x00FF);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	b2da      	uxtb	r2, r3
 800255c:	4b23      	ldr	r3, [pc, #140]	; (80025ec <Log_Writer2Flash+0xfc>)
 800255e:	709a      	strb	r2, [r3, #2]
		WorkParm[3] = Start_Time.Year;
 8002560:	4b25      	ldr	r3, [pc, #148]	; (80025f8 <Log_Writer2Flash+0x108>)
 8002562:	781a      	ldrb	r2, [r3, #0]
 8002564:	4b21      	ldr	r3, [pc, #132]	; (80025ec <Log_Writer2Flash+0xfc>)
 8002566:	70da      	strb	r2, [r3, #3]
		WorkParm[4] = Start_Time.Mon;
 8002568:	4b23      	ldr	r3, [pc, #140]	; (80025f8 <Log_Writer2Flash+0x108>)
 800256a:	785a      	ldrb	r2, [r3, #1]
 800256c:	4b1f      	ldr	r3, [pc, #124]	; (80025ec <Log_Writer2Flash+0xfc>)
 800256e:	711a      	strb	r2, [r3, #4]
		WorkParm[5] = Start_Time.Day;
 8002570:	4b21      	ldr	r3, [pc, #132]	; (80025f8 <Log_Writer2Flash+0x108>)
 8002572:	789a      	ldrb	r2, [r3, #2]
 8002574:	4b1d      	ldr	r3, [pc, #116]	; (80025ec <Log_Writer2Flash+0xfc>)
 8002576:	715a      	strb	r2, [r3, #5]
		WorkParm[6] = Start_Time.Hour;
 8002578:	4b1f      	ldr	r3, [pc, #124]	; (80025f8 <Log_Writer2Flash+0x108>)
 800257a:	78da      	ldrb	r2, [r3, #3]
 800257c:	4b1b      	ldr	r3, [pc, #108]	; (80025ec <Log_Writer2Flash+0xfc>)
 800257e:	719a      	strb	r2, [r3, #6]
		WorkParm[7] = Start_Time.Min;
 8002580:	4b1d      	ldr	r3, [pc, #116]	; (80025f8 <Log_Writer2Flash+0x108>)
 8002582:	791a      	ldrb	r2, [r3, #4]
 8002584:	4b19      	ldr	r3, [pc, #100]	; (80025ec <Log_Writer2Flash+0xfc>)
 8002586:	71da      	strb	r2, [r3, #7]

		//86000,Flash8600
		addr_offset =  FLASH_SLAVE_LOGIN + ((WorkCount % 3800) * 8);
 8002588:	4b15      	ldr	r3, [pc, #84]	; (80025e0 <Log_Writer2Flash+0xf0>)
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	4a1b      	ldr	r2, [pc, #108]	; (80025fc <Log_Writer2Flash+0x10c>)
 800258e:	fba2 1203 	umull	r1, r2, r2, r3
 8002592:	0a92      	lsrs	r2, r2, #10
 8002594:	f640 61d8 	movw	r1, #3800	; 0xed8
 8002598:	fb01 f202 	mul.w	r2, r1, r2
 800259c:	1a9b      	subs	r3, r3, r2
 800259e:	b29b      	uxth	r3, r3
 80025a0:	461a      	mov	r2, r3
 80025a2:	4b17      	ldr	r3, [pc, #92]	; (8002600 <Log_Writer2Flash+0x110>)
 80025a4:	4413      	add	r3, r2
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	603b      	str	r3, [r7, #0]

		STMFLASH_Write(FLASH_SLAVE_WORKCOUNT,(uint16_t*)&WorkCount,1);
 80025aa:	2201      	movs	r2, #1
 80025ac:	490c      	ldr	r1, [pc, #48]	; (80025e0 <Log_Writer2Flash+0xf0>)
 80025ae:	4815      	ldr	r0, [pc, #84]	; (8002604 <Log_Writer2Flash+0x114>)
 80025b0:	f000 f91c 	bl	80027ec <STMFLASH_Write>
		STMFLASH_Write(addr_offset ,(uint16_t*)WorkParm,4);
 80025b4:	2204      	movs	r2, #4
 80025b6:	490d      	ldr	r1, [pc, #52]	; (80025ec <Log_Writer2Flash+0xfc>)
 80025b8:	6838      	ldr	r0, [r7, #0]
 80025ba:	f000 f917 	bl	80027ec <STMFLASH_Write>

		WorkTime = 0;
 80025be:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <Log_Writer2Flash+0x100>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
		WorkStartFlg = 0;
 80025c4:	4b04      	ldr	r3, [pc, #16]	; (80025d8 <Log_Writer2Flash+0xe8>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	701a      	strb	r2, [r3, #0]
		WorkFinishFlg = 0;
 80025ca:	4b04      	ldr	r3, [pc, #16]	; (80025dc <Log_Writer2Flash+0xec>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
	}
}
 80025d0:	bf00      	nop
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000348 	.word	0x20000348
 80025dc:	20000349 	.word	0x20000349
 80025e0:	2000034a 	.word	0x2000034a
 80025e4:	2000004a 	.word	0x2000004a
 80025e8:	2000033c 	.word	0x2000033c
 80025ec:	20000340 	.word	0x20000340
 80025f0:	2000034c 	.word	0x2000034c
 80025f4:	51eb851f 	.word	0x51eb851f
 80025f8:	20000350 	.word	0x20000350
 80025fc:	44fc3a35 	.word	0x44fc3a35
 8002600:	01002181 	.word	0x01002181
 8002604:	08010c00 	.word	0x08010c00

08002608 <Warning_LowBattery>:
 * @param   none
 * @retval  none
 * @func	2320
 */
void Warning_LowBattery(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	//2
	if((CompleteFlg == 1) && ((battery_level_state == boost_battery_level2) || (battery_level_state == boost_battery_level1)))
 800260c:	4b18      	ldr	r3, [pc, #96]	; (8002670 <Warning_LowBattery+0x68>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d113      	bne.n	800263c <Warning_LowBattery+0x34>
 8002614:	4b17      	ldr	r3, [pc, #92]	; (8002674 <Warning_LowBattery+0x6c>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b07      	cmp	r3, #7
 800261a:	d003      	beq.n	8002624 <Warning_LowBattery+0x1c>
 800261c:	4b15      	ldr	r3, [pc, #84]	; (8002674 <Warning_LowBattery+0x6c>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b06      	cmp	r3, #6
 8002622:	d10b      	bne.n	800263c <Warning_LowBattery+0x34>
	{
		if(Low_Battery_Flg == 1)
 8002624:	4b14      	ldr	r3, [pc, #80]	; (8002678 <Warning_LowBattery+0x70>)
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d007      	beq.n	800263c <Warning_LowBattery+0x34>
		{

		}else
		{
			Low_Battery_Flg = 1;
 800262c:	4b12      	ldr	r3, [pc, #72]	; (8002678 <Warning_LowBattery+0x70>)
 800262e:	2201      	movs	r2, #1
 8002630:	701a      	strb	r2, [r3, #0]
			STMFLASH_Write(FLASH_SLAVE_LOWFLG,(uint16_t*)&Low_Battery_Flg,1);
 8002632:	2201      	movs	r2, #1
 8002634:	4910      	ldr	r1, [pc, #64]	; (8002678 <Warning_LowBattery+0x70>)
 8002636:	4811      	ldr	r0, [pc, #68]	; (800267c <Warning_LowBattery+0x74>)
 8002638:	f000 f8d8 	bl	80027ec <STMFLASH_Write>
		}

	}

	if(battery_level_state > boost_battery_level3)
 800263c:	4b0d      	ldr	r3, [pc, #52]	; (8002674 <Warning_LowBattery+0x6c>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b08      	cmp	r3, #8
 8002642:	d902      	bls.n	800264a <Warning_LowBattery+0x42>
	{
		Low_Battery_Flg = 0;
 8002644:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <Warning_LowBattery+0x70>)
 8002646:	2200      	movs	r2, #0
 8002648:	701a      	strb	r2, [r3, #0]
	}

	if(Charge_Time > 120000)
 800264a:	4b0d      	ldr	r3, [pc, #52]	; (8002680 <Warning_LowBattery+0x78>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a0d      	ldr	r2, [pc, #52]	; (8002684 <Warning_LowBattery+0x7c>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d90a      	bls.n	800266a <Warning_LowBattery+0x62>
	{
		Charge_Time = 0;
 8002654:	4b0a      	ldr	r3, [pc, #40]	; (8002680 <Warning_LowBattery+0x78>)
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
		Low_Battery_Flg = 0;
 800265a:	4b07      	ldr	r3, [pc, #28]	; (8002678 <Warning_LowBattery+0x70>)
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]

		STMFLASH_Write(FLASH_SLAVE_LOWFLG,(uint16_t*)&Low_Battery_Flg,1);
 8002660:	2201      	movs	r2, #1
 8002662:	4905      	ldr	r1, [pc, #20]	; (8002678 <Warning_LowBattery+0x70>)
 8002664:	4805      	ldr	r0, [pc, #20]	; (800267c <Warning_LowBattery+0x74>)
 8002666:	f000 f8c1 	bl	80027ec <STMFLASH_Write>
	}
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	200007e0 	.word	0x200007e0
 8002674:	20000026 	.word	0x20000026
 8002678:	20000355 	.word	0x20000355
 800267c:	0800f400 	.word	0x0800f400
 8002680:	20000358 	.word	0x20000358
 8002684:	0001d4c0 	.word	0x0001d4c0

08002688 <SetPWMDutyCycleAndFrequency>:
#define TIM3_CLK 72000000
#define MIN_OUTPUT_FREQ 2
#define MAX_OUTPUT_FREQ 10000

static void SetPWMDutyCycleAndFrequency(uint32_t pulsetime)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	uint32_t input_freq = 0;
 8002690:	2300      	movs	r3, #0
 8002692:	60fb      	str	r3, [r7, #12]
	uint32_t out_prescaler_value = 0;
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]
	uint32_t out_count_value = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]

	input_freq = 10000 / pulsetime;
 800269c:	f242 7210 	movw	r2, #10000	; 0x2710
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a6:	60fb      	str	r3, [r7, #12]

	if((input_freq > MAX_OUTPUT_FREQ) || (input_freq < MIN_OUTPUT_FREQ))
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f242 7210 	movw	r2, #10000	; 0x2710
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d834      	bhi.n	800271c <SetPWMDutyCycleAndFrequency+0x94>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d931      	bls.n	800271c <SetPWMDutyCycleAndFrequency+0x94>
	{
		return ;
	}

	if((input_freq >= 20) && (input_freq <= 10000))
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2b13      	cmp	r3, #19
 80026bc:	d90d      	bls.n	80026da <SetPWMDutyCycleAndFrequency+0x52>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f242 7210 	movw	r2, #10000	; 0x2710
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d808      	bhi.n	80026da <SetPWMDutyCycleAndFrequency+0x52>
	{
		out_prescaler_value = 720-1;
 80026c8:	f240 23cf 	movw	r3, #719	; 0x2cf
 80026cc:	617b      	str	r3, [r7, #20]
		out_count_value = 1000000 / input_freq;
 80026ce:	4a16      	ldr	r2, [pc, #88]	; (8002728 <SetPWMDutyCycleAndFrequency+0xa0>)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d6:	613b      	str	r3, [r7, #16]
 80026d8:	e00d      	b.n	80026f6 <SetPWMDutyCycleAndFrequency+0x6e>
	}else if((input_freq >= 2) && (input_freq < 20))
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d91f      	bls.n	8002720 <SetPWMDutyCycleAndFrequency+0x98>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2b13      	cmp	r3, #19
 80026e4:	d81c      	bhi.n	8002720 <SetPWMDutyCycleAndFrequency+0x98>
	{
		out_prescaler_value = 7200-1;
 80026e6:	f641 431f 	movw	r3, #7199	; 0x1c1f
 80026ea:	617b      	str	r3, [r7, #20]
		out_count_value = 100000 / input_freq;
 80026ec:	4a0f      	ldr	r2, [pc, #60]	; (800272c <SetPWMDutyCycleAndFrequency+0xa4>)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026f4:	613b      	str	r3, [r7, #16]
	}else
	{
		return ;
	}

	__HAL_TIM_SET_PRESCALER(&htim4, out_prescaler_value);
 80026f6:	4b0e      	ldr	r3, [pc, #56]	; (8002730 <SetPWMDutyCycleAndFrequency+0xa8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(&htim4, out_count_value);
 80026fe:	4b0c      	ldr	r3, [pc, #48]	; (8002730 <SetPWMDutyCycleAndFrequency+0xa8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	62da      	str	r2, [r3, #44]	; 0x2c
 8002706:	4a0a      	ldr	r2, [pc, #40]	; (8002730 <SetPWMDutyCycleAndFrequency+0xa8>)
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	60d3      	str	r3, [r2, #12]
	duty_count = out_count_value;
 800270c:	4a09      	ldr	r2, [pc, #36]	; (8002734 <SetPWMDutyCycleAndFrequency+0xac>)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	6013      	str	r3, [r2, #0]
//	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, (out_count_value * dutyCycle / 100)); // 1

    // 
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002712:	2108      	movs	r1, #8
 8002714:	4806      	ldr	r0, [pc, #24]	; (8002730 <SetPWMDutyCycleAndFrequency+0xa8>)
 8002716:	f003 fe83 	bl	8006420 <HAL_TIM_PWM_Start>
 800271a:	e002      	b.n	8002722 <SetPWMDutyCycleAndFrequency+0x9a>
		return ;
 800271c:	bf00      	nop
 800271e:	e000      	b.n	8002722 <SetPWMDutyCycleAndFrequency+0x9a>
		return ;
 8002720:	bf00      	nop

}
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	000f4240 	.word	0x000f4240
 800272c:	000186a0 	.word	0x000186a0
 8002730:	20000a68 	.word	0x20000a68
 8002734:	20000050 	.word	0x20000050

08002738 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800273e:	4b10      	ldr	r3, [pc, #64]	; (8002780 <MX_DMA_Init+0x48>)
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	4a0f      	ldr	r2, [pc, #60]	; (8002780 <MX_DMA_Init+0x48>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6153      	str	r3, [r2, #20]
 800274a:	4b0d      	ldr	r3, [pc, #52]	; (8002780 <MX_DMA_Init+0x48>)
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	607b      	str	r3, [r7, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  //HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
  //HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002756:	2200      	movs	r2, #0
 8002758:	2100      	movs	r1, #0
 800275a:	200c      	movs	r0, #12
 800275c:	f002 f99b 	bl	8004a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002760:	200c      	movs	r0, #12
 8002762:	f002 f9b4 	bl	8004ace <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 1);
 8002766:	2201      	movs	r2, #1
 8002768:	2100      	movs	r1, #0
 800276a:	200d      	movs	r0, #13
 800276c:	f002 f993 	bl	8004a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002770:	200d      	movs	r0, #13
 8002772:	f002 f9ac 	bl	8004ace <HAL_NVIC_EnableIRQ>

}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40021000 	.word	0x40021000

08002784 <STMFLASH_ReadHalfWord>:

FLASH_ProcessTypeDef p_Flash;
u16 STMFLASH_BUF[STM_SECTOR_SIZE/2];

u16 STMFLASH_ReadHalfWord(u32 faddr)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
	return *(vu16*)faddr;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	b29b      	uxth	r3, r3
}
 8002792:	4618      	mov	r0, r3
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr

0800279c <STMFLASH_Write_NoCheck>:

#if STM32_FLASH_WREN
void STMFLASH_Write_NoCheck(u32 WriteAddr,u16 *pBuffer,u16 NumToWrite)
{
 800279c:	b5b0      	push	{r4, r5, r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	4613      	mov	r3, r2
 80027a8:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for(i=0;i<NumToWrite;i++)
 80027aa:	2300      	movs	r3, #0
 80027ac:	82fb      	strh	r3, [r7, #22]
 80027ae:	e014      	b.n	80027da <STMFLASH_Write_NoCheck+0x3e>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,WriteAddr,pBuffer[i]);
 80027b0:	8afb      	ldrh	r3, [r7, #22]
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	68ba      	ldr	r2, [r7, #8]
 80027b6:	4413      	add	r3, r2
 80027b8:	881b      	ldrh	r3, [r3, #0]
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	2200      	movs	r2, #0
 80027be:	461c      	mov	r4, r3
 80027c0:	4615      	mov	r5, r2
 80027c2:	4622      	mov	r2, r4
 80027c4:	462b      	mov	r3, r5
 80027c6:	68f9      	ldr	r1, [r7, #12]
 80027c8:	2001      	movs	r0, #1
 80027ca:	f002 fc3d 	bl	8005048 <HAL_FLASH_Program>
	    WriteAddr+=2;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	3302      	adds	r3, #2
 80027d2:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToWrite;i++)
 80027d4:	8afb      	ldrh	r3, [r7, #22]
 80027d6:	3301      	adds	r3, #1
 80027d8:	82fb      	strh	r3, [r7, #22]
 80027da:	8afa      	ldrh	r2, [r7, #22]
 80027dc:	88fb      	ldrh	r3, [r7, #6]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d3e6      	bcc.n	80027b0 <STMFLASH_Write_NoCheck+0x14>
	}
}
 80027e2:	bf00      	nop
 80027e4:	bf00      	nop
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bdb0      	pop	{r4, r5, r7, pc}

080027ec <STMFLASH_Write>:

void STMFLASH_Write(u32 WriteAddr,u16 *pBuffer,u16 NumToWrite)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	4613      	mov	r3, r2
 80027f8:	80fb      	strh	r3, [r7, #6]
	u16 secoff;
	u16 secremain;
 	u16 i;
	u32 offaddr;

	if(WriteAddr<STM32_FLASH_BASE||(WriteAddr>=(STM32_FLASH_BASE+1024*STM32_FLASH_SIZE)))return;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002800:	f0c0 80a3 	bcc.w	800294a <STMFLASH_Write+0x15e>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4a53      	ldr	r2, [pc, #332]	; (8002954 <STMFLASH_Write+0x168>)
 8002808:	4293      	cmp	r3, r2
 800280a:	f200 809e 	bhi.w	800294a <STMFLASH_Write+0x15e>

	HAL_FLASH_Unlock();
 800280e:	f002 fc8b 	bl	8005128 <HAL_FLASH_Unlock>
	offaddr=WriteAddr-STM32_FLASH_BASE;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8002818:	613b      	str	r3, [r7, #16]
	secpos=offaddr/STM_SECTOR_SIZE;
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	0a9b      	lsrs	r3, r3, #10
 800281e:	61fb      	str	r3, [r7, #28]
	secoff=(offaddr%STM_SECTOR_SIZE)/2;
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002826:	085b      	lsrs	r3, r3, #1
 8002828:	837b      	strh	r3, [r7, #26]
	secremain=STM_SECTOR_SIZE/2-secoff;
 800282a:	8b7b      	ldrh	r3, [r7, #26]
 800282c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002830:	833b      	strh	r3, [r7, #24]
	if(NumToWrite<=secremain)secremain=NumToWrite;
 8002832:	88fa      	ldrh	r2, [r7, #6]
 8002834:	8b3b      	ldrh	r3, [r7, #24]
 8002836:	429a      	cmp	r2, r3
 8002838:	d801      	bhi.n	800283e <STMFLASH_Write+0x52>
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	833b      	strh	r3, [r7, #24]
	while(1)
	{
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8002844:	029b      	lsls	r3, r3, #10
 8002846:	f44f 7200 	mov.w	r2, #512	; 0x200
 800284a:	4943      	ldr	r1, [pc, #268]	; (8002958 <STMFLASH_Write+0x16c>)
 800284c:	4618      	mov	r0, r3
 800284e:	f000 f887 	bl	8002960 <STMFLASH_Read>
		for(i=0;i<secremain;i++)
 8002852:	2300      	movs	r3, #0
 8002854:	82fb      	strh	r3, [r7, #22]
 8002856:	e00c      	b.n	8002872 <STMFLASH_Write+0x86>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;
 8002858:	8b7a      	ldrh	r2, [r7, #26]
 800285a:	8afb      	ldrh	r3, [r7, #22]
 800285c:	4413      	add	r3, r2
 800285e:	4a3e      	ldr	r2, [pc, #248]	; (8002958 <STMFLASH_Write+0x16c>)
 8002860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002864:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002868:	4293      	cmp	r3, r2
 800286a:	d107      	bne.n	800287c <STMFLASH_Write+0x90>
		for(i=0;i<secremain;i++)
 800286c:	8afb      	ldrh	r3, [r7, #22]
 800286e:	3301      	adds	r3, #1
 8002870:	82fb      	strh	r3, [r7, #22]
 8002872:	8afa      	ldrh	r2, [r7, #22]
 8002874:	8b3b      	ldrh	r3, [r7, #24]
 8002876:	429a      	cmp	r2, r3
 8002878:	d3ee      	bcc.n	8002858 <STMFLASH_Write+0x6c>
 800287a:	e000      	b.n	800287e <STMFLASH_Write+0x92>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;
 800287c:	bf00      	nop
		}
		if(i<secremain)
 800287e:	8afa      	ldrh	r2, [r7, #22]
 8002880:	8b3b      	ldrh	r3, [r7, #24]
 8002882:	429a      	cmp	r2, r3
 8002884:	d230      	bcs.n	80028e8 <STMFLASH_Write+0xfc>
		{
			Flash_PageErase(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE);
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800288c:	029b      	lsls	r3, r3, #10
 800288e:	4618      	mov	r0, r3
 8002890:	f000 f888 	bl	80029a4 <Flash_PageErase>
			FLASH_WaitForLastOperation(FLASH_WAITETIME);
 8002894:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002898:	f002 fc98 	bl	80051cc <FLASH_WaitForLastOperation>
			CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800289c:	4b2f      	ldr	r3, [pc, #188]	; (800295c <STMFLASH_Write+0x170>)
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	4a2e      	ldr	r2, [pc, #184]	; (800295c <STMFLASH_Write+0x170>)
 80028a2:	f023 0302 	bic.w	r3, r3, #2
 80028a6:	6113      	str	r3, [r2, #16]

			for(i=0;i<secremain;i++)
 80028a8:	2300      	movs	r3, #0
 80028aa:	82fb      	strh	r3, [r7, #22]
 80028ac:	e00d      	b.n	80028ca <STMFLASH_Write+0xde>
			{
				STMFLASH_BUF[i+secoff]=pBuffer[i];
 80028ae:	8afb      	ldrh	r3, [r7, #22]
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	68ba      	ldr	r2, [r7, #8]
 80028b4:	441a      	add	r2, r3
 80028b6:	8af9      	ldrh	r1, [r7, #22]
 80028b8:	8b7b      	ldrh	r3, [r7, #26]
 80028ba:	440b      	add	r3, r1
 80028bc:	8811      	ldrh	r1, [r2, #0]
 80028be:	4a26      	ldr	r2, [pc, #152]	; (8002958 <STMFLASH_Write+0x16c>)
 80028c0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)
 80028c4:	8afb      	ldrh	r3, [r7, #22]
 80028c6:	3301      	adds	r3, #1
 80028c8:	82fb      	strh	r3, [r7, #22]
 80028ca:	8afa      	ldrh	r2, [r7, #22]
 80028cc:	8b3b      	ldrh	r3, [r7, #24]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d3ed      	bcc.n	80028ae <STMFLASH_Write+0xc2>
			}
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80028d8:	029b      	lsls	r3, r3, #10
 80028da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028de:	491e      	ldr	r1, [pc, #120]	; (8002958 <STMFLASH_Write+0x16c>)
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ff5b 	bl	800279c <STMFLASH_Write_NoCheck>
 80028e6:	e009      	b.n	80028fc <STMFLASH_Write+0x110>
		}else
		{
			FLASH_WaitForLastOperation(FLASH_WAITETIME);
 80028e8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80028ec:	f002 fc6e 	bl	80051cc <FLASH_WaitForLastOperation>
			STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);
 80028f0:	8b3b      	ldrh	r3, [r7, #24]
 80028f2:	461a      	mov	r2, r3
 80028f4:	68b9      	ldr	r1, [r7, #8]
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f7ff ff50 	bl	800279c <STMFLASH_Write_NoCheck>
		}
		if(NumToWrite==secremain)break;
 80028fc:	88fa      	ldrh	r2, [r7, #6]
 80028fe:	8b3b      	ldrh	r3, [r7, #24]
 8002900:	429a      	cmp	r2, r3
 8002902:	d01e      	beq.n	8002942 <STMFLASH_Write+0x156>
		else//
		{
			secpos++;
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	3301      	adds	r3, #1
 8002908:	61fb      	str	r3, [r7, #28]
			secoff=0;
 800290a:	2300      	movs	r3, #0
 800290c:	837b      	strh	r3, [r7, #26]
		   	pBuffer+=secremain;
 800290e:	8b3b      	ldrh	r3, [r7, #24]
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	68ba      	ldr	r2, [r7, #8]
 8002914:	4413      	add	r3, r2
 8002916:	60bb      	str	r3, [r7, #8]
			WriteAddr+=secremain*2;
 8002918:	8b3b      	ldrh	r3, [r7, #24]
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	461a      	mov	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4413      	add	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;
 8002924:	88fa      	ldrh	r2, [r7, #6]
 8002926:	8b3b      	ldrh	r3, [r7, #24]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	80fb      	strh	r3, [r7, #6]
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;
 800292c:	88fb      	ldrh	r3, [r7, #6]
 800292e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002932:	d903      	bls.n	800293c <STMFLASH_Write+0x150>
 8002934:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002938:	833b      	strh	r3, [r7, #24]
 800293a:	e780      	b.n	800283e <STMFLASH_Write+0x52>
			else secremain=NumToWrite;
 800293c:	88fb      	ldrh	r3, [r7, #6]
 800293e:	833b      	strh	r3, [r7, #24]
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 8002940:	e77d      	b.n	800283e <STMFLASH_Write+0x52>
		if(NumToWrite==secremain)break;
 8002942:	bf00      	nop
		}
	};
	HAL_FLASH_Lock();
 8002944:	f002 fc16 	bl	8005174 <HAL_FLASH_Lock>
 8002948:	e000      	b.n	800294c <STMFLASH_Write+0x160>
	if(WriteAddr<STM32_FLASH_BASE||(WriteAddr>=(STM32_FLASH_BASE+1024*STM32_FLASH_SIZE)))return;
 800294a:	bf00      	nop
}
 800294c:	3720      	adds	r7, #32
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	0801ffff 	.word	0x0801ffff
 8002958:	20000390 	.word	0x20000390
 800295c:	40022000 	.word	0x40022000

08002960 <STMFLASH_Read>:
#endif

void STMFLASH_Read(u32 ReadAddr,u16 *pBuffer,u16 NumToRead)
{
 8002960:	b590      	push	{r4, r7, lr}
 8002962:	b087      	sub	sp, #28
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	4613      	mov	r3, r2
 800296c:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for(i=0;i<NumToRead;i++)
 800296e:	2300      	movs	r3, #0
 8002970:	82fb      	strh	r3, [r7, #22]
 8002972:	e00e      	b.n	8002992 <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);
 8002974:	8afb      	ldrh	r3, [r7, #22]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	68ba      	ldr	r2, [r7, #8]
 800297a:	18d4      	adds	r4, r2, r3
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f7ff ff01 	bl	8002784 <STMFLASH_ReadHalfWord>
 8002982:	4603      	mov	r3, r0
 8002984:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	3302      	adds	r3, #2
 800298a:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 800298c:	8afb      	ldrh	r3, [r7, #22]
 800298e:	3301      	adds	r3, #1
 8002990:	82fb      	strh	r3, [r7, #22]
 8002992:	8afa      	ldrh	r2, [r7, #22]
 8002994:	88fb      	ldrh	r3, [r7, #6]
 8002996:	429a      	cmp	r2, r3
 8002998:	d3ec      	bcc.n	8002974 <STMFLASH_Read+0x14>
	}
}
 800299a:	bf00      	nop
 800299c:	bf00      	nop
 800299e:	371c      	adds	r7, #28
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd90      	pop	{r4, r7, pc}

080029a4 <Flash_PageErase>:

void Flash_PageErase(uint32_t PageAddress)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]

  p_Flash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80029ac:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <Flash_PageErase+0x38>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif

    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80029b2:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <Flash_PageErase+0x3c>)
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	4a0a      	ldr	r2, [pc, #40]	; (80029e0 <Flash_PageErase+0x3c>)
 80029b8:	f043 0302 	orr.w	r3, r3, #2
 80029bc:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80029be:	4a08      	ldr	r2, [pc, #32]	; (80029e0 <Flash_PageErase+0x3c>)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80029c4:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <Flash_PageErase+0x3c>)
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	4a05      	ldr	r2, [pc, #20]	; (80029e0 <Flash_PageErase+0x3c>)
 80029ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029ce:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)

  }
#endif
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	20000370 	.word	0x20000370
 80029e0:	40022000 	.word	0x40022000

080029e4 <Encrypt_UidGet>:
 * @param   none
 * @retval  none
 * @func	UID
 */
static void Encrypt_UidGet(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
	UID[0] = HAL_GetUIDw0();
 80029e8:	f001 fae6 	bl	8003fb8 <HAL_GetUIDw0>
 80029ec:	4603      	mov	r3, r0
 80029ee:	4a07      	ldr	r2, [pc, #28]	; (8002a0c <Encrypt_UidGet+0x28>)
 80029f0:	6013      	str	r3, [r2, #0]
	UID[1] = HAL_GetUIDw1();
 80029f2:	f001 faeb 	bl	8003fcc <HAL_GetUIDw1>
 80029f6:	4603      	mov	r3, r0
 80029f8:	4a04      	ldr	r2, [pc, #16]	; (8002a0c <Encrypt_UidGet+0x28>)
 80029fa:	6053      	str	r3, [r2, #4]
	UID[2] = HAL_GetUIDw2();
 80029fc:	f001 faf0 	bl	8003fe0 <HAL_GetUIDw2>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4a02      	ldr	r2, [pc, #8]	; (8002a0c <Encrypt_UidGet+0x28>)
 8002a04:	6093      	str	r3, [r2, #8]
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	200007a0 	.word	0x200007a0

08002a10 <Encrypt_UidSecretKey>:
 * @param   none
 * @retval  none
 * @func	UID
 */
static void Encrypt_UidSecretKey(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
	UID_Key[0] = UID[0] ^ ENCRYPTION_KEY;
 8002a14:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <Encrypt_UidSecretKey+0x30>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002a1c:	4a09      	ldr	r2, [pc, #36]	; (8002a44 <Encrypt_UidSecretKey+0x34>)
 8002a1e:	6013      	str	r3, [r2, #0]
	UID_Key[1] = UID[1] ^ ENCRYPTION_KEY;
 8002a20:	4b07      	ldr	r3, [pc, #28]	; (8002a40 <Encrypt_UidSecretKey+0x30>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002a28:	4a06      	ldr	r2, [pc, #24]	; (8002a44 <Encrypt_UidSecretKey+0x34>)
 8002a2a:	6053      	str	r3, [r2, #4]
	UID_Key[2] = UID[2] ^ ENCRYPTION_KEY;
 8002a2c:	4b04      	ldr	r3, [pc, #16]	; (8002a40 <Encrypt_UidSecretKey+0x30>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002a34:	4a03      	ldr	r2, [pc, #12]	; (8002a44 <Encrypt_UidSecretKey+0x34>)
 8002a36:	6093      	str	r3, [r2, #8]
}
 8002a38:	bf00      	nop
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	200007a0 	.word	0x200007a0
 8002a44:	200007ac 	.word	0x200007ac

08002a48 <Encrypt_ApplicaStar>:
 * @param   none
 * @retval  none
 * @func	Flash
 */
void Encrypt_ApplicaStar(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
	Encrypt_UidGet();
 8002a4c:	f7ff ffca 	bl	80029e4 <Encrypt_UidGet>
	Encrypt_UidSecretKey();
 8002a50:	f7ff ffde 	bl	8002a10 <Encrypt_UidSecretKey>

	STMFLASH_Read(FLASH_SLAVE_ENCRYPT,Uid_Key_Read.uid_key_16u,6);
 8002a54:	2206      	movs	r2, #6
 8002a56:	4921      	ldr	r1, [pc, #132]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002a58:	4821      	ldr	r0, [pc, #132]	; (8002ae0 <Encrypt_ApplicaStar+0x98>)
 8002a5a:	f7ff ff81 	bl	8002960 <STMFLASH_Read>

	if((Uid_Key_Read.uid_key_32u[0] == 0xFFFFFFFF) && \
 8002a5e:	4b1f      	ldr	r3, [pc, #124]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a66:	d124      	bne.n	8002ab2 <Encrypt_ApplicaStar+0x6a>
	   (Uid_Key_Read.uid_key_32u[1] == 0xFFFFFFFF) && \
 8002a68:	4b1c      	ldr	r3, [pc, #112]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
	if((Uid_Key_Read.uid_key_32u[0] == 0xFFFFFFFF) && \
 8002a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a70:	d11f      	bne.n	8002ab2 <Encrypt_ApplicaStar+0x6a>
	   (Uid_Key_Read.uid_key_32u[2] == 0xFFFFFFFF))
 8002a72:	4b1a      	ldr	r3, [pc, #104]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002a74:	689b      	ldr	r3, [r3, #8]
	   (Uid_Key_Read.uid_key_32u[1] == 0xFFFFFFFF) && \
 8002a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7a:	d11a      	bne.n	8002ab2 <Encrypt_ApplicaStar+0x6a>
	{
		//
		write_uid_flg = 1;
 8002a7c:	4b19      	ldr	r3, [pc, #100]	; (8002ae4 <Encrypt_ApplicaStar+0x9c>)
 8002a7e:	2201      	movs	r2, #1
 8002a80:	701a      	strb	r2, [r3, #0]
		Uid_Key_Read.uid_key_32u[0] = UID[0] ^ ENCRYPTION_KEY;
 8002a82:	4b19      	ldr	r3, [pc, #100]	; (8002ae8 <Encrypt_ApplicaStar+0xa0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002a8a:	4a14      	ldr	r2, [pc, #80]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002a8c:	6013      	str	r3, [r2, #0]
		Uid_Key_Read.uid_key_32u[1] = UID[1] ^ ENCRYPTION_KEY;
 8002a8e:	4b16      	ldr	r3, [pc, #88]	; (8002ae8 <Encrypt_ApplicaStar+0xa0>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002a96:	4a11      	ldr	r2, [pc, #68]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002a98:	6053      	str	r3, [r2, #4]
		Uid_Key_Read.uid_key_32u[2] = (UID[2] ^ ENCRYPTION_KEY);
 8002a9a:	4b13      	ldr	r3, [pc, #76]	; (8002ae8 <Encrypt_ApplicaStar+0xa0>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f083 33c3 	eor.w	r3, r3, #3284386755	; 0xc3c3c3c3
 8002aa2:	4a0e      	ldr	r2, [pc, #56]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002aa4:	6093      	str	r3, [r2, #8]
		STMFLASH_Write(FLASH_SLAVE_ENCRYPT,Uid_Key_Read.uid_key_16u,6);
 8002aa6:	2206      	movs	r2, #6
 8002aa8:	490c      	ldr	r1, [pc, #48]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002aaa:	480d      	ldr	r0, [pc, #52]	; (8002ae0 <Encrypt_ApplicaStar+0x98>)
 8002aac:	f7ff fe9e 	bl	80027ec <STMFLASH_Write>
		while(1);
	}else
	{

	}
}
 8002ab0:	e012      	b.n	8002ad8 <Encrypt_ApplicaStar+0x90>
	}else if((UID_Key[0] != Uid_Key_Read.uid_key_32u[0]) || (UID_Key[1] != Uid_Key_Read.uid_key_32u[1]) || (UID_Key[2] != Uid_Key_Read.uid_key_32u[2]))
 8002ab2:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <Encrypt_ApplicaStar+0xa4>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	4b09      	ldr	r3, [pc, #36]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d10b      	bne.n	8002ad6 <Encrypt_ApplicaStar+0x8e>
 8002abe:	4b0b      	ldr	r3, [pc, #44]	; (8002aec <Encrypt_ApplicaStar+0xa4>)
 8002ac0:	685a      	ldr	r2, [r3, #4]
 8002ac2:	4b06      	ldr	r3, [pc, #24]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d105      	bne.n	8002ad6 <Encrypt_ApplicaStar+0x8e>
 8002aca:	4b08      	ldr	r3, [pc, #32]	; (8002aec <Encrypt_ApplicaStar+0xa4>)
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	4b03      	ldr	r3, [pc, #12]	; (8002adc <Encrypt_ApplicaStar+0x94>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d000      	beq.n	8002ad8 <Encrypt_ApplicaStar+0x90>
		while(1);
 8002ad6:	e7fe      	b.n	8002ad6 <Encrypt_ApplicaStar+0x8e>
}
 8002ad8:	bf00      	nop
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	20000790 	.word	0x20000790
 8002ae0:	08010800 	.word	0x08010800
 8002ae4:	2000079c 	.word	0x2000079c
 8002ae8:	200007a0 	.word	0x200007a0
 8002aec:	200007ac 	.word	0x200007ac

08002af0 <HAL_GPIO_EXTI_Callback>:
uint8_t BatteryLevelBuf[RECVCOUNT] = {0};
uint8_t ShuntDownFlg = 2;
extern uint32_t receivetime;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	80fb      	strh	r3, [r7, #6]
	uint32_t new_charge_stick = 0;
 8002afa:	2300      	movs	r3, #0
 8002afc:	60fb      	str	r3, [r7, #12]
	static uint8_t ReceiveCount = 0;
	static uint32_t old_charge_stick = 0;

	if(GPIO_Pin == CHARGE_STATE_Pin){
 8002afe:	88fb      	ldrh	r3, [r7, #6]
 8002b00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b04:	f040 80ca 	bne.w	8002c9c <HAL_GPIO_EXTI_Callback+0x1ac>
		if(startflag == 0){
 8002b08:	4b66      	ldr	r3, [pc, #408]	; (8002ca4 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d129      	bne.n	8002b64 <HAL_GPIO_EXTI_Callback+0x74>
			if(1 == HAL_GPIO_ReadPin(CHARGE_STATE_GPIO_Port, CHARGE_STATE_Pin)){
 8002b10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b14:	4864      	ldr	r0, [pc, #400]	; (8002ca8 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8002b16:	f002 fd73 	bl	8005600 <HAL_GPIO_ReadPin>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d104      	bne.n	8002b2a <HAL_GPIO_EXTI_Callback+0x3a>
				last_time = receivetime;
 8002b20:	4b62      	ldr	r3, [pc, #392]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a62      	ldr	r2, [pc, #392]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002b26:	6013      	str	r3, [r2, #0]
 8002b28:	e04a      	b.n	8002bc0 <HAL_GPIO_EXTI_Callback+0xd0>
			}else{
				if((receivetime - last_time >=38)&&(receivetime - last_time <= 41)){
 8002b2a:	4b60      	ldr	r3, [pc, #384]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	4b60      	ldr	r3, [pc, #384]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b25      	cmp	r3, #37	; 0x25
 8002b36:	d90e      	bls.n	8002b56 <HAL_GPIO_EXTI_Callback+0x66>
 8002b38:	4b5c      	ldr	r3, [pc, #368]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	4b5c      	ldr	r3, [pc, #368]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b29      	cmp	r3, #41	; 0x29
 8002b44:	d807      	bhi.n	8002b56 <HAL_GPIO_EXTI_Callback+0x66>
					startflag = 1;
 8002b46:	4b57      	ldr	r3, [pc, #348]	; (8002ca4 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8002b48:	2201      	movs	r2, #1
 8002b4a:	701a      	strb	r2, [r3, #0]
					last_time = receivetime;
 8002b4c:	4b57      	ldr	r3, [pc, #348]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a57      	ldr	r2, [pc, #348]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002b52:	6013      	str	r3, [r2, #0]
 8002b54:	e034      	b.n	8002bc0 <HAL_GPIO_EXTI_Callback+0xd0>
				}else{
					receivetime = 0;
 8002b56:	4b55      	ldr	r3, [pc, #340]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
					last_time = 0;
 8002b5c:	4b54      	ldr	r3, [pc, #336]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	e02d      	b.n	8002bc0 <HAL_GPIO_EXTI_Callback+0xd0>
				}
			}
		}else{
			if(1 == HAL_GPIO_ReadPin(CHARGE_STATE_GPIO_Port, CHARGE_STATE_Pin)){
 8002b64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b68:	484f      	ldr	r0, [pc, #316]	; (8002ca8 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8002b6a:	f002 fd49 	bl	8005600 <HAL_GPIO_ReadPin>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d121      	bne.n	8002bb8 <HAL_GPIO_EXTI_Callback+0xc8>
				interrupt_num++;
 8002b74:	4b4f      	ldr	r3, [pc, #316]	; (8002cb4 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	b2da      	uxtb	r2, r3
 8002b7c:	4b4d      	ldr	r3, [pc, #308]	; (8002cb4 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002b7e:	701a      	strb	r2, [r3, #0]
				receive_battery_state_data = receive_battery_state_data << 1;
 8002b80:	4b4d      	ldr	r3, [pc, #308]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	b2da      	uxtb	r2, r3
 8002b88:	4b4b      	ldr	r3, [pc, #300]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002b8a:	701a      	strb	r2, [r3, #0]
				if((receivetime - last_time >= 3)&&(receivetime - last_time <= 4)){
 8002b8c:	4b47      	ldr	r3, [pc, #284]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	4b47      	ldr	r3, [pc, #284]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d912      	bls.n	8002bc0 <HAL_GPIO_EXTI_Callback+0xd0>
 8002b9a:	4b44      	ldr	r3, [pc, #272]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4b44      	ldr	r3, [pc, #272]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b04      	cmp	r3, #4
 8002ba6:	d80b      	bhi.n	8002bc0 <HAL_GPIO_EXTI_Callback+0xd0>
					receive_battery_state_data = receive_battery_state_data | 0x01;
 8002ba8:	4b43      	ldr	r3, [pc, #268]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	f043 0301 	orr.w	r3, r3, #1
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	4b41      	ldr	r3, [pc, #260]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	e003      	b.n	8002bc0 <HAL_GPIO_EXTI_Callback+0xd0>
				}
			}else{
				last_time = receivetime;
 8002bb8:	4b3c      	ldr	r3, [pc, #240]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a3c      	ldr	r2, [pc, #240]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002bbe:	6013      	str	r3, [r2, #0]
			}
		}
		if(interrupt_num == 7){
 8002bc0:	4b3c      	ldr	r3, [pc, #240]	; (8002cb4 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b07      	cmp	r3, #7
 8002bc6:	d169      	bne.n	8002c9c <HAL_GPIO_EXTI_Callback+0x1ac>
			receive_battery_state_data = receive_battery_state_data << 1;
 8002bc8:	4b3b      	ldr	r3, [pc, #236]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	b2da      	uxtb	r2, r3
 8002bd0:	4b39      	ldr	r3, [pc, #228]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002bd2:	701a      	strb	r2, [r3, #0]
			BatteryLevelBuf[ReceiveCount] = receive_battery_state_data;
 8002bd4:	4b39      	ldr	r3, [pc, #228]	; (8002cbc <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	4b37      	ldr	r3, [pc, #220]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002bdc:	7819      	ldrb	r1, [r3, #0]
 8002bde:	4b38      	ldr	r3, [pc, #224]	; (8002cc0 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002be0:	5499      	strb	r1, [r3, r2]
			//0
			if(((receive_battery_state_data & 0x02) && ((receive_battery_state_data & 0x80) == 0)) ||
 8002be2:	4b35      	ldr	r3, [pc, #212]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d004      	beq.n	8002bf8 <HAL_GPIO_EXTI_Callback+0x108>
 8002bee:	4b32      	ldr	r3, [pc, #200]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	b25b      	sxtb	r3, r3
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	da0a      	bge.n	8002c0e <HAL_GPIO_EXTI_Callback+0x11e>
				(((receive_battery_state_data & 0x80) == 0) && ((receive_battery_state_data & 0x30) != 0)))
 8002bf8:	4b2f      	ldr	r3, [pc, #188]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	b25b      	sxtb	r3, r3
			if(((receive_battery_state_data & 0x02) && ((receive_battery_state_data & 0x80) == 0)) ||
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	db16      	blt.n	8002c30 <HAL_GPIO_EXTI_Callback+0x140>
				(((receive_battery_state_data & 0x80) == 0) && ((receive_battery_state_data & 0x30) != 0)))
 8002c02:	4b2d      	ldr	r3, [pc, #180]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d010      	beq.n	8002c30 <HAL_GPIO_EXTI_Callback+0x140>
			{
				new_charge_stick = HAL_GetTick();
 8002c0e:	f001 f9a5 	bl	8003f5c <HAL_GetTick>
 8002c12:	60f8      	str	r0, [r7, #12]
				if((new_charge_stick - old_charge_stick) > 500)
 8002c14:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002c20:	d920      	bls.n	8002c64 <HAL_GPIO_EXTI_Callback+0x174>
				{
					ShuntDownFlg = 1;
 8002c22:	4b29      	ldr	r3, [pc, #164]	; (8002cc8 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8002c24:	2201      	movs	r2, #1
 8002c26:	701a      	strb	r2, [r3, #0]
					old_charge_stick = new_charge_stick;
 8002c28:	4a26      	ldr	r2, [pc, #152]	; (8002cc4 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6013      	str	r3, [r2, #0]
				if((new_charge_stick - old_charge_stick) > 500)
 8002c2e:	e019      	b.n	8002c64 <HAL_GPIO_EXTI_Callback+0x174>
				}
			}else
			{
				if(ShuntDownFlg == 1)
 8002c30:	4b25      	ldr	r3, [pc, #148]	; (8002cc8 <HAL_GPIO_EXTI_Callback+0x1d8>)
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d10f      	bne.n	8002c58 <HAL_GPIO_EXTI_Callback+0x168>
				{
					BatteryLevelBuf[0] = receive_battery_state_data;
 8002c38:	4b1f      	ldr	r3, [pc, #124]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c3a:	781a      	ldrb	r2, [r3, #0]
 8002c3c:	4b20      	ldr	r3, [pc, #128]	; (8002cc0 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002c3e:	701a      	strb	r2, [r3, #0]
					BatteryLevelBuf[1] = receive_battery_state_data;
 8002c40:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c42:	781a      	ldrb	r2, [r3, #0]
 8002c44:	4b1e      	ldr	r3, [pc, #120]	; (8002cc0 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002c46:	705a      	strb	r2, [r3, #1]
					BatteryLevelBuf[2] = receive_battery_state_data;
 8002c48:	4b1b      	ldr	r3, [pc, #108]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c4a:	781a      	ldrb	r2, [r3, #0]
 8002c4c:	4b1c      	ldr	r3, [pc, #112]	; (8002cc0 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002c4e:	709a      	strb	r2, [r3, #2]
					BatteryLevelBuf[3] = receive_battery_state_data;
 8002c50:	4b19      	ldr	r3, [pc, #100]	; (8002cb8 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8002c52:	781a      	ldrb	r2, [r3, #0]
 8002c54:	4b1a      	ldr	r3, [pc, #104]	; (8002cc0 <HAL_GPIO_EXTI_Callback+0x1d0>)
 8002c56:	70da      	strb	r2, [r3, #3]
				}
				new_charge_stick = HAL_GetTick();
 8002c58:	f001 f980 	bl	8003f5c <HAL_GetTick>
 8002c5c:	60f8      	str	r0, [r7, #12]
				old_charge_stick = new_charge_stick;
 8002c5e:	4a19      	ldr	r2, [pc, #100]	; (8002cc4 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6013      	str	r3, [r2, #0]
			}
			ReceiveCount++;
 8002c64:	4b15      	ldr	r3, [pc, #84]	; (8002cbc <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	4b13      	ldr	r3, [pc, #76]	; (8002cbc <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002c6e:	701a      	strb	r2, [r3, #0]
			if(ReceiveCount > (RECVCOUNT-1))
 8002c70:	4b12      	ldr	r3, [pc, #72]	; (8002cbc <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	2b03      	cmp	r3, #3
 8002c76:	d902      	bls.n	8002c7e <HAL_GPIO_EXTI_Callback+0x18e>
			{
				ReceiveCount = 0;
 8002c78:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
			}
			interrupt_num = 0;
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	; (8002cb4 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	701a      	strb	r2, [r3, #0]
			last_time = 0;
 8002c84:	4b0a      	ldr	r3, [pc, #40]	; (8002cb0 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]
			receivetime = 0;
 8002c8a:	4b08      	ldr	r3, [pc, #32]	; (8002cac <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
			startflag = 0;
 8002c90:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	701a      	strb	r2, [r3, #0]
			process_flag = 1;
 8002c96:	4b0d      	ldr	r3, [pc, #52]	; (8002ccc <HAL_GPIO_EXTI_Callback+0x1dc>)
 8002c98:	2201      	movs	r2, #1
 8002c9a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002c9c:	bf00      	nop
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	200007bc 	.word	0x200007bc
 8002ca8:	40011000 	.word	0x40011000
 8002cac:	20000970 	.word	0x20000970
 8002cb0:	200007b8 	.word	0x200007b8
 8002cb4:	200007bd 	.word	0x200007bd
 8002cb8:	200007bf 	.word	0x200007bf
 8002cbc:	200007c4 	.word	0x200007c4
 8002cc0:	200007c0 	.word	0x200007c0
 8002cc4:	200007c8 	.word	0x200007c8
 8002cc8:	2000005a 	.word	0x2000005a
 8002ccc:	200007be 	.word	0x200007be

08002cd0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b088      	sub	sp, #32
 8002cd4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd6:	f107 0310 	add.w	r3, r7, #16
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	605a      	str	r2, [r3, #4]
 8002ce0:	609a      	str	r2, [r3, #8]
 8002ce2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ce4:	4b66      	ldr	r3, [pc, #408]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	4a65      	ldr	r2, [pc, #404]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002cea:	f043 0320 	orr.w	r3, r3, #32
 8002cee:	6193      	str	r3, [r2, #24]
 8002cf0:	4b63      	ldr	r3, [pc, #396]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002cf2:	699b      	ldr	r3, [r3, #24]
 8002cf4:	f003 0320 	and.w	r3, r3, #32
 8002cf8:	60fb      	str	r3, [r7, #12]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cfc:	4b60      	ldr	r3, [pc, #384]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	4a5f      	ldr	r2, [pc, #380]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002d02:	f043 0310 	orr.w	r3, r3, #16
 8002d06:	6193      	str	r3, [r2, #24]
 8002d08:	4b5d      	ldr	r3, [pc, #372]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f003 0310 	and.w	r3, r3, #16
 8002d10:	60bb      	str	r3, [r7, #8]
 8002d12:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d14:	4b5a      	ldr	r3, [pc, #360]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	4a59      	ldr	r2, [pc, #356]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002d1a:	f043 0304 	orr.w	r3, r3, #4
 8002d1e:	6193      	str	r3, [r2, #24]
 8002d20:	4b57      	ldr	r3, [pc, #348]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	607b      	str	r3, [r7, #4]
 8002d2a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2c:	4b54      	ldr	r3, [pc, #336]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	4a53      	ldr	r2, [pc, #332]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002d32:	f043 0308 	orr.w	r3, r3, #8
 8002d36:	6193      	str	r3, [r2, #24]
 8002d38:	4b51      	ldr	r3, [pc, #324]	; (8002e80 <MX_GPIO_Init+0x1b0>)
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	f003 0308 	and.w	r3, r3, #8
 8002d40:	603b      	str	r3, [r7, #0]
 8002d42:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WAVE_A_EN_Pin|KEY_CONTROL_Pin, GPIO_PIN_RESET);
 8002d44:	2200      	movs	r2, #0
 8002d46:	2141      	movs	r1, #65	; 0x41
 8002d48:	484e      	ldr	r0, [pc, #312]	; (8002e84 <MX_GPIO_Init+0x1b4>)
 8002d4a:	f002 fc70 	bl	800562e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_GATE_Pin|CONTROL_CLOSE_Pin|MPDCDC_EN_Pin|WAVE_B_EN_Pin, GPIO_PIN_RESET);
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f249 1108 	movw	r1, #37128	; 0x9108
 8002d54:	484c      	ldr	r0, [pc, #304]	; (8002e88 <MX_GPIO_Init+0x1b8>)
 8002d56:	f002 fc6a 	bl	800562e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BOOT1_Pin|LTDCDC_EN_Pin, GPIO_PIN_RESET);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2184      	movs	r1, #132	; 0x84
 8002d5e:	484b      	ldr	r0, [pc, #300]	; (8002e8c <MX_GPIO_Init+0x1bc>)
 8002d60:	f002 fc65 	bl	800562e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_SCLK_Pin|B_SDATA_Pin|B_FSYNC_Pin, GPIO_PIN_SET);
 8002d64:	2201      	movs	r2, #1
 8002d66:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002d6a:	4846      	ldr	r0, [pc, #280]	; (8002e84 <MX_GPIO_Init+0x1b4>)
 8002d6c:	f002 fc5f 	bl	800562e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(A_SCLK_GPIO_Port, A_SCLK_Pin, GPIO_PIN_SET);
 8002d70:	2201      	movs	r2, #1
 8002d72:	2104      	movs	r1, #4
 8002d74:	4846      	ldr	r0, [pc, #280]	; (8002e90 <MX_GPIO_Init+0x1c0>)
 8002d76:	f002 fc5a 	bl	800562e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_SDATA_Pin|A_FSYNC_Pin, GPIO_PIN_SET);
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	2118      	movs	r1, #24
 8002d7e:	4843      	ldr	r0, [pc, #268]	; (8002e8c <MX_GPIO_Init+0x1bc>)
 8002d80:	f002 fc55 	bl	800562e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = WAVE_A_EN_Pin|KEY_CONTROL_Pin;
 8002d84:	2341      	movs	r3, #65	; 0x41
 8002d86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d90:	2303      	movs	r3, #3
 8002d92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d94:	f107 0310 	add.w	r3, r7, #16
 8002d98:	4619      	mov	r1, r3
 8002d9a:	483a      	ldr	r0, [pc, #232]	; (8002e84 <MX_GPIO_Init+0x1b4>)
 8002d9c:	f002 faac 	bl	80052f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MOTOR_GATE_Pin|CONTROL_CLOSE_Pin|MPDCDC_EN_Pin|WAVE_B_EN_Pin;
 8002da0:	f249 1308 	movw	r3, #37128	; 0x9108
 8002da4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da6:	2301      	movs	r3, #1
 8002da8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002daa:	2302      	movs	r3, #2
 8002dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dae:	2303      	movs	r3, #3
 8002db0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db2:	f107 0310 	add.w	r3, r7, #16
 8002db6:	4619      	mov	r1, r3
 8002db8:	4833      	ldr	r0, [pc, #204]	; (8002e88 <MX_GPIO_Init+0x1b8>)
 8002dba:	f002 fa9d 	bl	80052f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002dbe:	2304      	movs	r3, #4
 8002dc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dca:	2302      	movs	r3, #2
 8002dcc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002dce:	f107 0310 	add.w	r3, r7, #16
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	482d      	ldr	r0, [pc, #180]	; (8002e8c <MX_GPIO_Init+0x1bc>)
 8002dd6:	f002 fa8f 	bl	80052f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHARGE_STATE_Pin;
 8002dda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002de0:	4b2c      	ldr	r3, [pc, #176]	; (8002e94 <MX_GPIO_Init+0x1c4>)
 8002de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002de4:	2301      	movs	r3, #1
 8002de6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CHARGE_STATE_GPIO_Port, &GPIO_InitStruct);
 8002de8:	f107 0310 	add.w	r3, r7, #16
 8002dec:	4619      	mov	r1, r3
 8002dee:	4825      	ldr	r0, [pc, #148]	; (8002e84 <MX_GPIO_Init+0x1b4>)
 8002df0:	f002 fa82 	bl	80052f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = B_SCLK_Pin|B_SDATA_Pin|B_FSYNC_Pin;
 8002df4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002df8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e02:	2303      	movs	r3, #3
 8002e04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e06:	f107 0310 	add.w	r3, r7, #16
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	481d      	ldr	r0, [pc, #116]	; (8002e84 <MX_GPIO_Init+0x1b4>)
 8002e0e:	f002 fa73 	bl	80052f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A_SCLK_Pin;
 8002e12:	2304      	movs	r3, #4
 8002e14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e16:	2301      	movs	r3, #1
 8002e18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(A_SCLK_GPIO_Port, &GPIO_InitStruct);
 8002e22:	f107 0310 	add.w	r3, r7, #16
 8002e26:	4619      	mov	r1, r3
 8002e28:	4819      	ldr	r0, [pc, #100]	; (8002e90 <MX_GPIO_Init+0x1c0>)
 8002e2a:	f002 fa65 	bl	80052f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = A_SDATA_Pin|A_FSYNC_Pin;
 8002e2e:	2318      	movs	r3, #24
 8002e30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e32:	2301      	movs	r3, #1
 8002e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e36:	2301      	movs	r3, #1
 8002e38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e3e:	f107 0310 	add.w	r3, r7, #16
 8002e42:	4619      	mov	r1, r3
 8002e44:	4811      	ldr	r0, [pc, #68]	; (8002e8c <MX_GPIO_Init+0x1bc>)
 8002e46:	f002 fa57 	bl	80052f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTDCDC_EN_Pin;
 8002e4a:	2380      	movs	r3, #128	; 0x80
 8002e4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e52:	2302      	movs	r3, #2
 8002e54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e56:	2303      	movs	r3, #3
 8002e58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTDCDC_EN_GPIO_Port, &GPIO_InitStruct);
 8002e5a:	f107 0310 	add.w	r3, r7, #16
 8002e5e:	4619      	mov	r1, r3
 8002e60:	480a      	ldr	r0, [pc, #40]	; (8002e8c <MX_GPIO_Init+0x1bc>)
 8002e62:	f002 fa49 	bl	80052f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8002e66:	2200      	movs	r2, #0
 8002e68:	2103      	movs	r1, #3
 8002e6a:	2017      	movs	r0, #23
 8002e6c:	f001 fe13 	bl	8004a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e70:	2017      	movs	r0, #23
 8002e72:	f001 fe2c 	bl	8004ace <HAL_NVIC_EnableIRQ>

}
 8002e76:	bf00      	nop
 8002e78:	3720      	adds	r7, #32
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40021000 	.word	0x40021000
 8002e84:	40011000 	.word	0x40011000
 8002e88:	40010800 	.word	0x40010800
 8002e8c:	40010c00 	.word	0x40010c00
 8002e90:	40011400 	.word	0x40011400
 8002e94:	10310000 	.word	0x10310000

08002e98 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002e9c:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <MX_IWDG_Init+0x2c>)
 8002e9e:	4a0a      	ldr	r2, [pc, #40]	; (8002ec8 <MX_IWDG_Init+0x30>)
 8002ea0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8002ea2:	4b08      	ldr	r3, [pc, #32]	; (8002ec4 <MX_IWDG_Init+0x2c>)
 8002ea4:	2206      	movs	r2, #6
 8002ea6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 78;
 8002ea8:	4b06      	ldr	r3, [pc, #24]	; (8002ec4 <MX_IWDG_Init+0x2c>)
 8002eaa:	224e      	movs	r2, #78	; 0x4e
 8002eac:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002eae:	4805      	ldr	r0, [pc, #20]	; (8002ec4 <MX_IWDG_Init+0x2c>)
 8002eb0:	f002 fbee 	bl	8005690 <HAL_IWDG_Init>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <MX_IWDG_Init+0x26>
  {
    Error_Handler();
 8002eba:	f000 f97b 	bl	80031b4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	200007cc 	.word	0x200007cc
 8002ec8:	40003000 	.word	0x40003000

08002ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ed2:	f000 ffeb 	bl	8003eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ed6:	f000 f883 	bl	8002fe0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002eda:	f7ff fef9 	bl	8002cd0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002ede:	f7ff fc2b 	bl	8002738 <MX_DMA_Init>
  MX_TIM3_Init();
 8002ee2:	f000 fc95 	bl	8003810 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002ee6:	f000 fe65 	bl	8003bb4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002eea:	f000 fe8d 	bl	8003c08 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002eee:	f000 fc43 	bl	8003778 <MX_TIM2_Init>
  MX_IWDG_Init();
 8002ef2:	f7ff ffd1 	bl	8002e98 <MX_IWDG_Init>
  MX_TIM4_Init();
 8002ef6:	f000 fd0d 	bl	8003914 <MX_TIM4_Init>
  MX_ADC1_Init();
 8002efa:	f7fe fa8b 	bl	8001414 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002efe:	f000 fbeb 	bl	80036d8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8002f02:	4b2e      	ldr	r3, [pc, #184]	; (8002fbc <main+0xf0>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68da      	ldr	r2, [r3, #12]
 8002f08:	4b2c      	ldr	r3, [pc, #176]	; (8002fbc <main+0xf0>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f042 0210 	orr.w	r2, r2, #16
 8002f10:	60da      	str	r2, [r3, #12]
  __HAL_DMA_ENABLE_IT(&hdma_usart3_tx, DMA_IT_TC);
 8002f12:	4b2b      	ldr	r3, [pc, #172]	; (8002fc0 <main+0xf4>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	4b29      	ldr	r3, [pc, #164]	; (8002fc0 <main+0xf4>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f042 0202 	orr.w	r2, r2, #2
 8002f20:	601a      	str	r2, [r3, #0]
  __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8002f22:	2300      	movs	r3, #0
 8002f24:	607b      	str	r3, [r7, #4]
 8002f26:	4b25      	ldr	r3, [pc, #148]	; (8002fbc <main+0xf0>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	607b      	str	r3, [r7, #4]
 8002f2e:	4b23      	ldr	r3, [pc, #140]	; (8002fbc <main+0xf0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	607b      	str	r3, [r7, #4]
 8002f36:	687b      	ldr	r3, [r7, #4]
  HAL_UART_Receive_DMA(&huart3, p_IsToReceive, MAX_RX_LEN);
 8002f38:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <main+0xf8>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2280      	movs	r2, #128	; 0x80
 8002f3e:	4619      	mov	r1, r3
 8002f40:	481e      	ldr	r0, [pc, #120]	; (8002fbc <main+0xf0>)
 8002f42:	f004 fa1d 	bl	8007380 <HAL_UART_Receive_DMA>

  HAL_TIM_Base_Start_IT(&htim1);
 8002f46:	4820      	ldr	r0, [pc, #128]	; (8002fc8 <main+0xfc>)
 8002f48:	f003 f9c0 	bl	80062cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8002f4c:	481f      	ldr	r0, [pc, #124]	; (8002fcc <main+0x100>)
 8002f4e:	f003 f9bd 	bl	80062cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8002f52:	481f      	ldr	r0, [pc, #124]	; (8002fd0 <main+0x104>)
 8002f54:	f003 f9ba 	bl	80062cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8002f58:	481e      	ldr	r0, [pc, #120]	; (8002fd4 <main+0x108>)
 8002f5a:	f003 f9b7 	bl	80062cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002f5e:	2100      	movs	r1, #0
 8002f60:	481b      	ldr	r0, [pc, #108]	; (8002fd0 <main+0x104>)
 8002f62:	f003 fa5d 	bl	8006420 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002f66:	2104      	movs	r1, #4
 8002f68:	4819      	ldr	r0, [pc, #100]	; (8002fd0 <main+0x104>)
 8002f6a:	f003 fa59 	bl	8006420 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002f6e:	2108      	movs	r1, #8
 8002f70:	4818      	ldr	r0, [pc, #96]	; (8002fd4 <main+0x108>)
 8002f72:	f003 fa55 	bl	8006420 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002f76:	210c      	movs	r1, #12
 8002f78:	4816      	ldr	r0, [pc, #88]	; (8002fd4 <main+0x108>)
 8002f7a:	f003 fa51 	bl	8006420 <HAL_TIM_PWM_Start>


  Encrypt_ApplicaStar();
 8002f7e:	f7ff fd63 	bl	8002a48 <Encrypt_ApplicaStar>
  ADC1_Init();
 8002f82:	f7fe faef 	bl	8001564 <ADC1_Init>
  System_Init();
 8002f86:	f7fe fd5f 	bl	8001a48 <System_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ADC1_GetBatteryVol();
 8002f8a:	f7fe fafb 	bl	8001584 <ADC1_GetBatteryVol>
	  Battery_LevelReceive();
 8002f8e:	f7fe fc05 	bl	800179c <Battery_LevelReceive>
	  if(battery_send_intervaltime >= 2)
 8002f92:	4b11      	ldr	r3, [pc, #68]	; (8002fd8 <main+0x10c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d904      	bls.n	8002fa4 <main+0xd8>
	  {
		  battery_send_intervaltime = 0;
 8002f9a:	4b0f      	ldr	r3, [pc, #60]	; (8002fd8 <main+0x10c>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
		  Battery_LevelSend();
 8002fa0:	f7fe fcae 	bl	8001900 <Battery_LevelSend>
	  }
	  Usart3_ReceiveData();
 8002fa4:	f7fe feb2 	bl	8001d0c <Usart3_ReceiveData>
	  Ultra_FourStates();
 8002fa8:	f7ff f8da 	bl	8002160 <Ultra_FourStates>
	  Log_Writer2Flash();
 8002fac:	f7ff faa0 	bl	80024f0 <Log_Writer2Flash>
	  Warning_LowBattery();
 8002fb0:	f7ff fb2a 	bl	8002608 <Warning_LowBattery>
	  HAL_IWDG_Refresh(&hiwdg);
 8002fb4:	4809      	ldr	r0, [pc, #36]	; (8002fdc <main+0x110>)
 8002fb6:	f002 fbad 	bl	8005714 <HAL_IWDG_Refresh>
	  ADC1_GetBatteryVol();
 8002fba:	e7e6      	b.n	8002f8a <main+0xbe>
 8002fbc:	20000af8 	.word	0x20000af8
 8002fc0:	20000b84 	.word	0x20000b84
 8002fc4:	20000060 	.word	0x20000060
 8002fc8:	20000990 	.word	0x20000990
 8002fcc:	200009d8 	.word	0x200009d8
 8002fd0:	20000a20 	.word	0x20000a20
 8002fd4:	20000a68 	.word	0x20000a68
 8002fd8:	20000978 	.word	0x20000978
 8002fdc:	200007cc 	.word	0x200007cc

08002fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b094      	sub	sp, #80	; 0x50
 8002fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fe6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002fea:	2228      	movs	r2, #40	; 0x28
 8002fec:	2100      	movs	r1, #0
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f006 f989 	bl	8009306 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ff4:	f107 0314 	add.w	r3, r7, #20
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	609a      	str	r2, [r3, #8]
 8003000:	60da      	str	r2, [r3, #12]
 8003002:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003004:	1d3b      	adds	r3, r7, #4
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	605a      	str	r2, [r3, #4]
 800300c:	609a      	str	r2, [r3, #8]
 800300e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003010:	2309      	movs	r3, #9
 8003012:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003014:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003018:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800301a:	2300      	movs	r3, #0
 800301c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800301e:	2301      	movs	r3, #1
 8003020:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003022:	2301      	movs	r3, #1
 8003024:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003026:	2302      	movs	r3, #2
 8003028:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800302a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800302e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003030:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003034:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003036:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800303a:	4618      	mov	r0, r3
 800303c:	f002 fb7a 	bl	8005734 <HAL_RCC_OscConfig>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8003046:	f000 f8b5 	bl	80031b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800304a:	230f      	movs	r3, #15
 800304c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800304e:	2302      	movs	r3, #2
 8003050:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800305a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800305c:	2300      	movs	r3, #0
 800305e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003060:	f107 0314 	add.w	r3, r7, #20
 8003064:	2102      	movs	r1, #2
 8003066:	4618      	mov	r0, r3
 8003068:	f002 fde6 	bl	8005c38 <HAL_RCC_ClockConfig>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003072:	f000 f89f 	bl	80031b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003076:	2302      	movs	r3, #2
 8003078:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800307a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800307e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003080:	1d3b      	adds	r3, r7, #4
 8003082:	4618      	mov	r0, r3
 8003084:	f002 ff66 	bl	8005f54 <HAL_RCCEx_PeriphCLKConfig>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800308e:	f000 f891 	bl	80031b4 <Error_Handler>
  }
}
 8003092:	bf00      	nop
 8003094:	3750      	adds	r7, #80	; 0x50
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
	...

0800309c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]

  /* USER CODE END Callback 0 */

  /* USER CODE BEGIN Callback 1 */
	//100us
	if(htim->Instance == TIM2)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ac:	d113      	bne.n	80030d6 <HAL_TIM_PeriodElapsedCallback+0x3a>
	{
		receivetime++;
 80030ae:	4b2f      	ldr	r3, [pc, #188]	; (800316c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	3301      	adds	r3, #1
 80030b4:	4a2d      	ldr	r2, [pc, #180]	; (800316c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80030b6:	6013      	str	r3, [r2, #0]
		tim2_count1++;
 80030b8:	4b2d      	ldr	r3, [pc, #180]	; (8003170 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	3301      	adds	r3, #1
 80030be:	4a2c      	ldr	r2, [pc, #176]	; (8003170 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80030c0:	6013      	str	r3, [r2, #0]
		ultrasound_worktime++;
 80030c2:	4b2c      	ldr	r3, [pc, #176]	; (8003174 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	3301      	adds	r3, #1
 80030c8:	4a2a      	ldr	r2, [pc, #168]	; (8003174 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80030ca:	6013      	str	r3, [r2, #0]
		Motor_Worktime++;
 80030cc:	4b2a      	ldr	r3, [pc, #168]	; (8003178 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	3301      	adds	r3, #1
 80030d2:	4a29      	ldr	r2, [pc, #164]	; (8003178 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80030d4:	6013      	str	r3, [r2, #0]
	}

	//10ms
	if(htim->Instance == TIM1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a28      	ldr	r2, [pc, #160]	; (800317c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d13f      	bne.n	8003160 <HAL_TIM_PeriodElapsedCallback+0xc4>
	{
		tim4_count1++;
 80030e0:	4b27      	ldr	r3, [pc, #156]	; (8003180 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	3301      	adds	r3, #1
 80030e6:	4a26      	ldr	r2, [pc, #152]	; (8003180 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80030e8:	6013      	str	r3, [r2, #0]
		tim4_count2++;
 80030ea:	4b26      	ldr	r3, [pc, #152]	; (8003184 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	3301      	adds	r3, #1
 80030f0:	4a24      	ldr	r2, [pc, #144]	; (8003184 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80030f2:	6013      	str	r3, [r2, #0]
		tim4_count3++;
 80030f4:	4b24      	ldr	r3, [pc, #144]	; (8003188 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	3301      	adds	r3, #1
 80030fa:	4a23      	ldr	r2, [pc, #140]	; (8003188 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80030fc:	6013      	str	r3, [r2, #0]
		PowerOnCount++;
 80030fe:	4b23      	ldr	r3, [pc, #140]	; (800318c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	3301      	adds	r3, #1
 8003104:	4a21      	ldr	r2, [pc, #132]	; (800318c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8003106:	6013      	str	r3, [r2, #0]
		ShuntDowmCount++;
 8003108:	4b21      	ldr	r3, [pc, #132]	; (8003190 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	3301      	adds	r3, #1
 800310e:	4a20      	ldr	r2, [pc, #128]	; (8003190 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003110:	6013      	str	r3, [r2, #0]

		if(PowerOnCount > 150)
 8003112:	4b1e      	ldr	r3, [pc, #120]	; (800318c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2b96      	cmp	r3, #150	; 0x96
 8003118:	d902      	bls.n	8003120 <HAL_TIM_PeriodElapsedCallback+0x84>
		{

			CompleteFlg = 1;
 800311a:	4b1e      	ldr	r3, [pc, #120]	; (8003194 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800311c:	2201      	movs	r2, #1
 800311e:	701a      	strb	r2, [r3, #0]
		}
		if(WorkStartFlg == 1)
 8003120:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d104      	bne.n	8003132 <HAL_TIM_PeriodElapsedCallback+0x96>
		{
			WorkTime++;
 8003128:	4b1c      	ldr	r3, [pc, #112]	; (800319c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	3301      	adds	r3, #1
 800312e:	4a1b      	ldr	r2, [pc, #108]	; (800319c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003130:	6013      	str	r3, [r2, #0]
		}
		if((Low_Battery_Flg == 1) && (battery_level_state < boost_battery_level1))
 8003132:	4b1b      	ldr	r3, [pc, #108]	; (80031a0 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d108      	bne.n	800314c <HAL_TIM_PeriodElapsedCallback+0xb0>
 800313a:	4b1a      	ldr	r3, [pc, #104]	; (80031a4 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	2b05      	cmp	r3, #5
 8003140:	d804      	bhi.n	800314c <HAL_TIM_PeriodElapsedCallback+0xb0>
		{
			Charge_Time++;
 8003142:	4b19      	ldr	r3, [pc, #100]	; (80031a8 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	3301      	adds	r3, #1
 8003148:	4a17      	ldr	r2, [pc, #92]	; (80031a8 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800314a:	6013      	str	r3, [r2, #0]
		}
		ultrasound_standby_time++;
 800314c:	4b17      	ldr	r3, [pc, #92]	; (80031ac <HAL_TIM_PeriodElapsedCallback+0x110>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	3301      	adds	r3, #1
 8003152:	4a16      	ldr	r2, [pc, #88]	; (80031ac <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003154:	6013      	str	r3, [r2, #0]
		battery_send_intervaltime++;
 8003156:	4b16      	ldr	r3, [pc, #88]	; (80031b0 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	3301      	adds	r3, #1
 800315c:	4a14      	ldr	r2, [pc, #80]	; (80031b0 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800315e:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 1 */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	bc80      	pop	{r7}
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	20000970 	.word	0x20000970
 8003170:	20000988 	.word	0x20000988
 8003174:	2000098c 	.word	0x2000098c
 8003178:	200007d8 	.word	0x200007d8
 800317c:	40012c00 	.word	0x40012c00
 8003180:	2000097c 	.word	0x2000097c
 8003184:	20000980 	.word	0x20000980
 8003188:	20000984 	.word	0x20000984
 800318c:	200007dc 	.word	0x200007dc
 8003190:	20000360 	.word	0x20000360
 8003194:	200007e0 	.word	0x200007e0
 8003198:	20000348 	.word	0x20000348
 800319c:	2000034c 	.word	0x2000034c
 80031a0:	20000355 	.word	0x20000355
 80031a4:	20000026 	.word	0x20000026
 80031a8:	20000358 	.word	0x20000358
 80031ac:	20000974 	.word	0x20000974
 80031b0:	20000978 	.word	0x20000978

080031b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031b8:	b672      	cpsid	i
}
 80031ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031bc:	e7fe      	b.n	80031bc <Error_Handler+0x8>
	...

080031c0 <Mcu_GpioInit>:
********************************************************************************
*/
#include "mcu_gpio.h"

void Mcu_GpioInit(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CONTROL_CLOSE_GPIO_Port, CONTROL_CLOSE_Pin, GPIO_PIN_RESET);
 80031c4:	2200      	movs	r2, #0
 80031c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031ca:	481a      	ldr	r0, [pc, #104]	; (8003234 <Mcu_GpioInit+0x74>)
 80031cc:	f002 fa2f 	bl	800562e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MPDCDC_EN_GPIO_Port, MPDCDC_EN_Pin, GPIO_PIN_SET);
 80031d0:	2201      	movs	r2, #1
 80031d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031d6:	4817      	ldr	r0, [pc, #92]	; (8003234 <Mcu_GpioInit+0x74>)
 80031d8:	f002 fa29 	bl	800562e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LTDCDC_EN_GPIO_Port, LTDCDC_EN_Pin, GPIO_PIN_RESET);
 80031dc:	2200      	movs	r2, #0
 80031de:	2180      	movs	r1, #128	; 0x80
 80031e0:	4815      	ldr	r0, [pc, #84]	; (8003238 <Mcu_GpioInit+0x78>)
 80031e2:	f002 fa24 	bl	800562e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_GATE_GPIO_Port, MOTOR_GATE_Pin, GPIO_PIN_RESET);
 80031e6:	2200      	movs	r2, #0
 80031e8:	2108      	movs	r1, #8
 80031ea:	4812      	ldr	r0, [pc, #72]	; (8003234 <Mcu_GpioInit+0x74>)
 80031ec:	f002 fa1f 	bl	800562e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(WAVE_A_EN_GPIO_Port, WAVE_A_EN_Pin, GPIO_PIN_RESET);
 80031f0:	2200      	movs	r2, #0
 80031f2:	2101      	movs	r1, #1
 80031f4:	4811      	ldr	r0, [pc, #68]	; (800323c <Mcu_GpioInit+0x7c>)
 80031f6:	f002 fa1a 	bl	800562e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(WAVE_B_EN_GPIO_Port, WAVE_B_EN_Pin, GPIO_PIN_RESET);
 80031fa:	2200      	movs	r2, #0
 80031fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003200:	480c      	ldr	r0, [pc, #48]	; (8003234 <Mcu_GpioInit+0x74>)
 8003202:	f002 fa14 	bl	800562e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(KEY_CONTROL_GPIO_Port, KEY_CONTROL_Pin, GPIO_PIN_RESET);
 8003206:	2200      	movs	r2, #0
 8003208:	2140      	movs	r1, #64	; 0x40
 800320a:	480c      	ldr	r0, [pc, #48]	; (800323c <Mcu_GpioInit+0x7c>)
 800320c:	f002 fa0f 	bl	800562e <HAL_GPIO_WritePin>

	//HAL_GPIO_WritePin(WAVE_ACH_EN_GPIO_Port, WAVE_ACH_EN_Pin, GPIO_PIN_RESET);
	//HAL_GPIO_WritePin(WAVE_BCH_EN_GPIO_Port, WAVE_BCH_EN_Pin, GPIO_PIN_RESET);
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);	//PWM_Ultra_A
 8003210:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <Mcu_GpioInit+0x80>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2200      	movs	r2, #0
 8003216:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);	//PWM_Ultra_B
 8003218:	4b09      	ldr	r3, [pc, #36]	; (8003240 <Mcu_GpioInit+0x80>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2200      	movs	r2, #0
 800321e:	63da      	str	r2, [r3, #60]	; 0x3c

	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);	//PWM_MOTOR_B
 8003220:	4b08      	ldr	r3, [pc, #32]	; (8003244 <Mcu_GpioInit+0x84>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2200      	movs	r2, #0
 8003226:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 0);	//PWM_MOTOR_A
 8003228:	4b06      	ldr	r3, [pc, #24]	; (8003244 <Mcu_GpioInit+0x84>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2200      	movs	r2, #0
 800322e:	639a      	str	r2, [r3, #56]	; 0x38

}
 8003230:	bf00      	nop
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40010800 	.word	0x40010800
 8003238:	40010c00 	.word	0x40010c00
 800323c:	40011000 	.word	0x40011000
 8003240:	20000a68 	.word	0x20000a68
 8003244:	20000a20 	.word	0x20000a20

08003248 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800324e:	4b16      	ldr	r3, [pc, #88]	; (80032a8 <HAL_MspInit+0x60>)
 8003250:	699b      	ldr	r3, [r3, #24]
 8003252:	4a15      	ldr	r2, [pc, #84]	; (80032a8 <HAL_MspInit+0x60>)
 8003254:	f043 0301 	orr.w	r3, r3, #1
 8003258:	6193      	str	r3, [r2, #24]
 800325a:	4b13      	ldr	r3, [pc, #76]	; (80032a8 <HAL_MspInit+0x60>)
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	60bb      	str	r3, [r7, #8]
 8003264:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003266:	4b10      	ldr	r3, [pc, #64]	; (80032a8 <HAL_MspInit+0x60>)
 8003268:	69db      	ldr	r3, [r3, #28]
 800326a:	4a0f      	ldr	r2, [pc, #60]	; (80032a8 <HAL_MspInit+0x60>)
 800326c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003270:	61d3      	str	r3, [r2, #28]
 8003272:	4b0d      	ldr	r3, [pc, #52]	; (80032a8 <HAL_MspInit+0x60>)
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800327a:	607b      	str	r3, [r7, #4]
 800327c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800327e:	2005      	movs	r0, #5
 8003280:	f001 fbfe 	bl	8004a80 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003284:	4b09      	ldr	r3, [pc, #36]	; (80032ac <HAL_MspInit+0x64>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	4a04      	ldr	r2, [pc, #16]	; (80032ac <HAL_MspInit+0x64>)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032a0:	bf00      	nop
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40010000 	.word	0x40010000

080032b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032b4:	e7fe      	b.n	80032b4 <NMI_Handler+0x4>

080032b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032b6:	b480      	push	{r7}
 80032b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032ba:	e7fe      	b.n	80032ba <HardFault_Handler+0x4>

080032bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032c0:	e7fe      	b.n	80032c0 <MemManage_Handler+0x4>

080032c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032c2:	b480      	push	{r7}
 80032c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032c6:	e7fe      	b.n	80032c6 <BusFault_Handler+0x4>

080032c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032cc:	e7fe      	b.n	80032cc <UsageFault_Handler+0x4>

080032ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032ce:	b480      	push	{r7}
 80032d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032d2:	bf00      	nop
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr

080032da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032da:	b480      	push	{r7}
 80032dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032de:	bf00      	nop
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr

080032e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032e6:	b480      	push	{r7}
 80032e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032ea:	bf00      	nop
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr

080032f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032f6:	f000 fe1f 	bl	8003f38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032fa:	bf00      	nop
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003304:	4802      	ldr	r0, [pc, #8]	; (8003310 <DMA1_Channel1_IRQHandler+0x10>)
 8003306:	f001 fd6b 	bl	8004de0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800330a:	bf00      	nop
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	200002c8 	.word	0x200002c8

08003314 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */


	if (__HAL_DMA_GET_FLAG(&hdma_usart3_tx, DMA_FLAG_TC4) != RESET) // if data in DMA are sent completely.
 800331a:	4b13      	ldr	r3, [pc, #76]	; (8003368 <DMA1_Channel2_IRQHandler+0x54>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d019      	beq.n	800335a <DMA1_Channel2_IRQHandler+0x46>
	  {
	    __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8003326:	2300      	movs	r3, #0
 8003328:	607b      	str	r3, [r7, #4]
 800332a:	4b10      	ldr	r3, [pc, #64]	; (800336c <DMA1_Channel2_IRQHandler+0x58>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	607b      	str	r3, [r7, #4]
 8003332:	4b0e      	ldr	r3, [pc, #56]	; (800336c <DMA1_Channel2_IRQHandler+0x58>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	607b      	str	r3, [r7, #4]
 800333a:	687b      	ldr	r3, [r7, #4]

	    USART3_TX_FLAG = 0;
 800333c:	4b0c      	ldr	r3, [pc, #48]	; (8003370 <DMA1_Channel2_IRQHandler+0x5c>)
 800333e:	2200      	movs	r2, #0
 8003340:	701a      	strb	r2, [r3, #0]

	    huart3.gState = HAL_UART_STATE_READY;
 8003342:	4b0a      	ldr	r3, [pc, #40]	; (800336c <DMA1_Channel2_IRQHandler+0x58>)
 8003344:	2220      	movs	r2, #32
 8003346:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	    hdma_usart3_tx.State = HAL_DMA_STATE_READY;
 800334a:	4b0a      	ldr	r3, [pc, #40]	; (8003374 <DMA1_Channel2_IRQHandler+0x60>)
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    __HAL_UNLOCK(&hdma_usart3_tx);
 8003352:	4b08      	ldr	r3, [pc, #32]	; (8003374 <DMA1_Channel2_IRQHandler+0x60>)
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2020 	strb.w	r2, [r3, #32]

	  }


  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800335a:	4806      	ldr	r0, [pc, #24]	; (8003374 <DMA1_Channel2_IRQHandler+0x60>)
 800335c:	f001 fd40 	bl	8004de0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40020000 	.word	0x40020000
 800336c:	20000af8 	.word	0x20000af8
 8003370:	20000866 	.word	0x20000866
 8003374:	20000b84 	.word	0x20000b84

08003378 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800337c:	4802      	ldr	r0, [pc, #8]	; (8003388 <DMA1_Channel3_IRQHandler+0x10>)
 800337e:	f001 fd2f 	bl	8004de0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003382:	bf00      	nop
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	20000b40 	.word	0x20000b40

0800338c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CHARGE_STATE_Pin);
 8003390:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003394:	f002 f964 	bl	8005660 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003398:	bf00      	nop
 800339a:	bd80      	pop	{r7, pc}

0800339c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033a0:	4802      	ldr	r0, [pc, #8]	; (80033ac <TIM1_UP_IRQHandler+0x10>)
 80033a2:	f003 f8df 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	20000990 	.word	0x20000990

080033b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033b4:	4802      	ldr	r0, [pc, #8]	; (80033c0 <TIM2_IRQHandler+0x10>)
 80033b6:	f003 f8d5 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	200009d8 	.word	0x200009d8

080033c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80033c8:	4802      	ldr	r0, [pc, #8]	; (80033d4 <TIM3_IRQHandler+0x10>)
 80033ca:	f003 f8cb 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20000a20 	.word	0x20000a20

080033d8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80033dc:	4802      	ldr	r0, [pc, #8]	; (80033e8 <TIM4_IRQHandler+0x10>)
 80033de:	f003 f8c1 	bl	8006564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	20000a68 	.word	0x20000a68

080033ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80033f0:	4802      	ldr	r0, [pc, #8]	; (80033fc <USART1_IRQHandler+0x10>)
 80033f2:	f004 f869 	bl	80074c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	20000ab0 	.word	0x20000ab0

08003400 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

	if(RESET != __HAL_UART_GET_FLAG(&huart3, UART_FLAG_IDLE))
 8003404:	4b2d      	ldr	r3, [pc, #180]	; (80034bc <USART3_IRQHandler+0xbc>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0310 	and.w	r3, r3, #16
 800340e:	2b10      	cmp	r3, #16
 8003410:	d147      	bne.n	80034a2 <USART3_IRQHandler+0xa2>
	  {

		HAL_UART_DMAStop(&huart3);
 8003412:	482a      	ldr	r0, [pc, #168]	; (80034bc <USART3_IRQHandler+0xbc>)
 8003414:	f003 ffd9 	bl	80073ca <HAL_UART_DMAStop>
		data_length = MAX_RX_LEN - __HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 8003418:	4b29      	ldr	r3, [pc, #164]	; (80034c0 <USART3_IRQHandler+0xc0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	b2da      	uxtb	r2, r3
 8003420:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	b2da      	uxtb	r2, r3
 8003428:	4b26      	ldr	r3, [pc, #152]	; (80034c4 <USART3_IRQHandler+0xc4>)
 800342a:	701a      	strb	r2, [r3, #0]
		if (WhichBufIsReady)
 800342c:	4b26      	ldr	r3, [pc, #152]	; (80034c8 <USART3_IRQHandler+0xc8>)
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d009      	beq.n	8003448 <USART3_IRQHandler+0x48>
		{
		  p_IsOK = u2rxbuf;
 8003434:	4b25      	ldr	r3, [pc, #148]	; (80034cc <USART3_IRQHandler+0xcc>)
 8003436:	4a26      	ldr	r2, [pc, #152]	; (80034d0 <USART3_IRQHandler+0xd0>)
 8003438:	601a      	str	r2, [r3, #0]
		  p_IsToReceive = u1rxbuf;
 800343a:	4b26      	ldr	r3, [pc, #152]	; (80034d4 <USART3_IRQHandler+0xd4>)
 800343c:	4a26      	ldr	r2, [pc, #152]	; (80034d8 <USART3_IRQHandler+0xd8>)
 800343e:	601a      	str	r2, [r3, #0]
		  WhichBufIsReady = 0;
 8003440:	4b21      	ldr	r3, [pc, #132]	; (80034c8 <USART3_IRQHandler+0xc8>)
 8003442:	2200      	movs	r2, #0
 8003444:	701a      	strb	r2, [r3, #0]
 8003446:	e008      	b.n	800345a <USART3_IRQHandler+0x5a>
		}
		else
		{
		  p_IsOK = u1rxbuf;
 8003448:	4b20      	ldr	r3, [pc, #128]	; (80034cc <USART3_IRQHandler+0xcc>)
 800344a:	4a23      	ldr	r2, [pc, #140]	; (80034d8 <USART3_IRQHandler+0xd8>)
 800344c:	601a      	str	r2, [r3, #0]
		  p_IsToReceive = u2rxbuf;
 800344e:	4b21      	ldr	r3, [pc, #132]	; (80034d4 <USART3_IRQHandler+0xd4>)
 8003450:	4a1f      	ldr	r2, [pc, #124]	; (80034d0 <USART3_IRQHandler+0xd0>)
 8003452:	601a      	str	r2, [r3, #0]
		  WhichBufIsReady = 1;
 8003454:	4b1c      	ldr	r3, [pc, #112]	; (80034c8 <USART3_IRQHandler+0xc8>)
 8003456:	2201      	movs	r2, #1
 8003458:	701a      	strb	r2, [r3, #0]
		}
		if(USART3_RX_FLAG == 0)
 800345a:	4b20      	ldr	r3, [pc, #128]	; (80034dc <USART3_IRQHandler+0xdc>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b00      	cmp	r3, #0
 8003462:	d117      	bne.n	8003494 <USART3_IRQHandler+0x94>
		{
			if(WhichBufIsReady == 0)
 8003464:	4b18      	ldr	r3, [pc, #96]	; (80034c8 <USART3_IRQHandler+0xc8>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d108      	bne.n	800347e <USART3_IRQHandler+0x7e>
			{
				 memcpy(USART3_RX_BUF, u2rxbuf, data_length);
 800346c:	4b15      	ldr	r3, [pc, #84]	; (80034c4 <USART3_IRQHandler+0xc4>)
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	b2db      	uxtb	r3, r3
 8003472:	461a      	mov	r2, r3
 8003474:	4916      	ldr	r1, [pc, #88]	; (80034d0 <USART3_IRQHandler+0xd0>)
 8003476:	481a      	ldr	r0, [pc, #104]	; (80034e0 <USART3_IRQHandler+0xe0>)
 8003478:	f005 ffd3 	bl	8009422 <memcpy>
 800347c:	e007      	b.n	800348e <USART3_IRQHandler+0x8e>
			}

			else
			{
				memcpy(USART3_RX_BUF, u1rxbuf, data_length);
 800347e:	4b11      	ldr	r3, [pc, #68]	; (80034c4 <USART3_IRQHandler+0xc4>)
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	b2db      	uxtb	r3, r3
 8003484:	461a      	mov	r2, r3
 8003486:	4914      	ldr	r1, [pc, #80]	; (80034d8 <USART3_IRQHandler+0xd8>)
 8003488:	4815      	ldr	r0, [pc, #84]	; (80034e0 <USART3_IRQHandler+0xe0>)
 800348a:	f005 ffca 	bl	8009422 <memcpy>
			}
			USART3_RX_FLAG = 1;
 800348e:	4b13      	ldr	r3, [pc, #76]	; (80034dc <USART3_IRQHandler+0xdc>)
 8003490:	2201      	movs	r2, #1
 8003492:	701a      	strb	r2, [r3, #0]
		}
		memset((uint8_t *)p_IsToReceive, 0, MAX_RX_LEN);
 8003494:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <USART3_IRQHandler+0xd4>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2280      	movs	r2, #128	; 0x80
 800349a:	2100      	movs	r1, #0
 800349c:	4618      	mov	r0, r3
 800349e:	f005 ff32 	bl	8009306 <memset>
	  }


  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80034a2:	4806      	ldr	r0, [pc, #24]	; (80034bc <USART3_IRQHandler+0xbc>)
 80034a4:	f004 f810 	bl	80074c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  HAL_UART_Receive_DMA(&huart3, p_IsToReceive, MAX_RX_LEN);
 80034a8:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <USART3_IRQHandler+0xd4>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2280      	movs	r2, #128	; 0x80
 80034ae:	4619      	mov	r1, r3
 80034b0:	4802      	ldr	r0, [pc, #8]	; (80034bc <USART3_IRQHandler+0xbc>)
 80034b2:	f003 ff65 	bl	8007380 <HAL_UART_Receive_DMA>
  /* USER CODE END USART3_IRQn 1 */
}
 80034b6:	bf00      	nop
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20000af8 	.word	0x20000af8
 80034c0:	20000b40 	.word	0x20000b40
 80034c4:	20000864 	.word	0x20000864
 80034c8:	20000968 	.word	0x20000968
 80034cc:	2000005c 	.word	0x2000005c
 80034d0:	200008e8 	.word	0x200008e8
 80034d4:	20000060 	.word	0x20000060
 80034d8:	20000868 	.word	0x20000868
 80034dc:	20000865 	.word	0x20000865
 80034e0:	200007e4 	.word	0x200007e4

080034e4 <DMA_USART3_Tx_Data>:
/* USER CODE BEGIN 1 */



void DMA_USART3_Tx_Data(uint8_t *buffer, uint16_t size)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	807b      	strh	r3, [r7, #2]
  USART3_TX_Wait();
 80034f0:	f000 f812 	bl	8003518 <USART3_TX_Wait>
  USART3_TX_FLAG = 1;
 80034f4:	4b06      	ldr	r3, [pc, #24]	; (8003510 <DMA_USART3_Tx_Data+0x2c>)
 80034f6:	2201      	movs	r2, #1
 80034f8:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit_DMA(&huart3, buffer, size);
 80034fa:	887b      	ldrh	r3, [r7, #2]
 80034fc:	461a      	mov	r2, r3
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	4804      	ldr	r0, [pc, #16]	; (8003514 <DMA_USART3_Tx_Data+0x30>)
 8003502:	f003 fecd 	bl	80072a0 <HAL_UART_Transmit_DMA>
}
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20000866 	.word	0x20000866
 8003514:	20000af8 	.word	0x20000af8

08003518 <USART3_TX_Wait>:

void USART3_TX_Wait(void)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
  uint16_t delay = 2000;
 800351e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003522:	80fb      	strh	r3, [r7, #6]
  while (USART3_TX_FLAG)
 8003524:	e005      	b.n	8003532 <USART3_TX_Wait+0x1a>
  {
    delay--;
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	3b01      	subs	r3, #1
 800352a:	80fb      	strh	r3, [r7, #6]
    if (delay == 0)
 800352c:	88fb      	ldrh	r3, [r7, #6]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d005      	beq.n	800353e <USART3_TX_Wait+0x26>
  while (USART3_TX_FLAG)
 8003532:	4b05      	ldr	r3, [pc, #20]	; (8003548 <USART3_TX_Wait+0x30>)
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	b2db      	uxtb	r3, r3
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1f4      	bne.n	8003526 <USART3_TX_Wait+0xe>
 800353c:	e000      	b.n	8003540 <USART3_TX_Wait+0x28>
      return;
 800353e:	bf00      	nop
  }
}
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	bc80      	pop	{r7}
 8003546:	4770      	bx	lr
 8003548:	20000866 	.word	0x20000866

0800354c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return 1;
 8003550:	2301      	movs	r3, #1
}
 8003552:	4618      	mov	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	bc80      	pop	{r7}
 8003558:	4770      	bx	lr

0800355a <_kill>:

int _kill(int pid, int sig)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b082      	sub	sp, #8
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
 8003562:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003564:	f005 ff22 	bl	80093ac <__errno>
 8003568:	4603      	mov	r3, r0
 800356a:	2216      	movs	r2, #22
 800356c:	601a      	str	r2, [r3, #0]
  return -1;
 800356e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <_exit>:

void _exit (int status)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b082      	sub	sp, #8
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003582:	f04f 31ff 	mov.w	r1, #4294967295
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f7ff ffe7 	bl	800355a <_kill>
  while (1) {}    /* Make sure we hang here */
 800358c:	e7fe      	b.n	800358c <_exit+0x12>

0800358e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	b086      	sub	sp, #24
 8003592:	af00      	add	r7, sp, #0
 8003594:	60f8      	str	r0, [r7, #12]
 8003596:	60b9      	str	r1, [r7, #8]
 8003598:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800359a:	2300      	movs	r3, #0
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	e00a      	b.n	80035b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035a0:	f3af 8000 	nop.w
 80035a4:	4601      	mov	r1, r0
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	1c5a      	adds	r2, r3, #1
 80035aa:	60ba      	str	r2, [r7, #8]
 80035ac:	b2ca      	uxtb	r2, r1
 80035ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	3301      	adds	r3, #1
 80035b4:	617b      	str	r3, [r7, #20]
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	dbf0      	blt.n	80035a0 <_read+0x12>
  }

  return len;
 80035be:	687b      	ldr	r3, [r7, #4]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3718      	adds	r7, #24
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b086      	sub	sp, #24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d4:	2300      	movs	r3, #0
 80035d6:	617b      	str	r3, [r7, #20]
 80035d8:	e009      	b.n	80035ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	60ba      	str	r2, [r7, #8]
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 fc2a 	bl	8003e3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	3301      	adds	r3, #1
 80035ec:	617b      	str	r3, [r7, #20]
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	dbf1      	blt.n	80035da <_write+0x12>
  }
  return len;
 80035f6:	687b      	ldr	r3, [r7, #4]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3718      	adds	r7, #24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <_close>:

int _close(int file)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003608:	f04f 33ff 	mov.w	r3, #4294967295
}
 800360c:	4618      	mov	r0, r3
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr

08003616 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003616:	b480      	push	{r7}
 8003618:	b083      	sub	sp, #12
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
 800361e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003626:	605a      	str	r2, [r3, #4]
  return 0;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	bc80      	pop	{r7}
 8003632:	4770      	bx	lr

08003634 <_isatty>:

int _isatty(int file)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800363c:	2301      	movs	r3, #1
}
 800363e:	4618      	mov	r0, r3
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr

08003648 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003668:	4a14      	ldr	r2, [pc, #80]	; (80036bc <_sbrk+0x5c>)
 800366a:	4b15      	ldr	r3, [pc, #84]	; (80036c0 <_sbrk+0x60>)
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003674:	4b13      	ldr	r3, [pc, #76]	; (80036c4 <_sbrk+0x64>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d102      	bne.n	8003682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800367c:	4b11      	ldr	r3, [pc, #68]	; (80036c4 <_sbrk+0x64>)
 800367e:	4a12      	ldr	r2, [pc, #72]	; (80036c8 <_sbrk+0x68>)
 8003680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003682:	4b10      	ldr	r3, [pc, #64]	; (80036c4 <_sbrk+0x64>)
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4413      	add	r3, r2
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	429a      	cmp	r2, r3
 800368e:	d207      	bcs.n	80036a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003690:	f005 fe8c 	bl	80093ac <__errno>
 8003694:	4603      	mov	r3, r0
 8003696:	220c      	movs	r2, #12
 8003698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800369a:	f04f 33ff 	mov.w	r3, #4294967295
 800369e:	e009      	b.n	80036b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036a0:	4b08      	ldr	r3, [pc, #32]	; (80036c4 <_sbrk+0x64>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036a6:	4b07      	ldr	r3, [pc, #28]	; (80036c4 <_sbrk+0x64>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4413      	add	r3, r2
 80036ae:	4a05      	ldr	r2, [pc, #20]	; (80036c4 <_sbrk+0x64>)
 80036b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036b2:	68fb      	ldr	r3, [r7, #12]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	20005000 	.word	0x20005000
 80036c0:	00000400 	.word	0x00000400
 80036c4:	2000096c 	.word	0x2000096c
 80036c8:	20000d40 	.word	0x20000d40

080036cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036d0:	bf00      	nop
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr

080036d8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036de:	f107 0308 	add.w	r3, r7, #8
 80036e2:	2200      	movs	r2, #0
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	605a      	str	r2, [r3, #4]
 80036e8:	609a      	str	r2, [r3, #8]
 80036ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036ec:	463b      	mov	r3, r7
 80036ee:	2200      	movs	r2, #0
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80036f4:	4b1e      	ldr	r3, [pc, #120]	; (8003770 <MX_TIM1_Init+0x98>)
 80036f6:	4a1f      	ldr	r2, [pc, #124]	; (8003774 <MX_TIM1_Init+0x9c>)
 80036f8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80036fa:	4b1d      	ldr	r3, [pc, #116]	; (8003770 <MX_TIM1_Init+0x98>)
 80036fc:	2247      	movs	r2, #71	; 0x47
 80036fe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003700:	4b1b      	ldr	r3, [pc, #108]	; (8003770 <MX_TIM1_Init+0x98>)
 8003702:	2200      	movs	r2, #0
 8003704:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8003706:	4b1a      	ldr	r3, [pc, #104]	; (8003770 <MX_TIM1_Init+0x98>)
 8003708:	f242 720f 	movw	r2, #9999	; 0x270f
 800370c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800370e:	4b18      	ldr	r3, [pc, #96]	; (8003770 <MX_TIM1_Init+0x98>)
 8003710:	2200      	movs	r2, #0
 8003712:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003714:	4b16      	ldr	r3, [pc, #88]	; (8003770 <MX_TIM1_Init+0x98>)
 8003716:	2200      	movs	r2, #0
 8003718:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800371a:	4b15      	ldr	r3, [pc, #84]	; (8003770 <MX_TIM1_Init+0x98>)
 800371c:	2200      	movs	r2, #0
 800371e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003720:	4813      	ldr	r0, [pc, #76]	; (8003770 <MX_TIM1_Init+0x98>)
 8003722:	f002 fd83 	bl	800622c <HAL_TIM_Base_Init>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800372c:	f7ff fd42 	bl	80031b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003730:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003734:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003736:	f107 0308 	add.w	r3, r7, #8
 800373a:	4619      	mov	r1, r3
 800373c:	480c      	ldr	r0, [pc, #48]	; (8003770 <MX_TIM1_Init+0x98>)
 800373e:	f003 f8db 	bl	80068f8 <HAL_TIM_ConfigClockSource>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003748:	f7ff fd34 	bl	80031b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800374c:	2300      	movs	r3, #0
 800374e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003750:	2300      	movs	r3, #0
 8003752:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003754:	463b      	mov	r3, r7
 8003756:	4619      	mov	r1, r3
 8003758:	4805      	ldr	r0, [pc, #20]	; (8003770 <MX_TIM1_Init+0x98>)
 800375a:	f003 fc5d 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003764:	f7ff fd26 	bl	80031b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003768:	bf00      	nop
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	20000990 	.word	0x20000990
 8003774:	40012c00 	.word	0x40012c00

08003778 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800377e:	f107 0308 	add.w	r3, r7, #8
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	605a      	str	r2, [r3, #4]
 8003788:	609a      	str	r2, [r3, #8]
 800378a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800378c:	463b      	mov	r3, r7
 800378e:	2200      	movs	r2, #0
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003794:	4b1d      	ldr	r3, [pc, #116]	; (800380c <MX_TIM2_Init+0x94>)
 8003796:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800379a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800379c:	4b1b      	ldr	r3, [pc, #108]	; (800380c <MX_TIM2_Init+0x94>)
 800379e:	2247      	movs	r2, #71	; 0x47
 80037a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037a2:	4b1a      	ldr	r3, [pc, #104]	; (800380c <MX_TIM2_Init+0x94>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80037a8:	4b18      	ldr	r3, [pc, #96]	; (800380c <MX_TIM2_Init+0x94>)
 80037aa:	2263      	movs	r2, #99	; 0x63
 80037ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037ae:	4b17      	ldr	r3, [pc, #92]	; (800380c <MX_TIM2_Init+0x94>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037b4:	4b15      	ldr	r3, [pc, #84]	; (800380c <MX_TIM2_Init+0x94>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037ba:	4814      	ldr	r0, [pc, #80]	; (800380c <MX_TIM2_Init+0x94>)
 80037bc:	f002 fd36 	bl	800622c <HAL_TIM_Base_Init>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80037c6:	f7ff fcf5 	bl	80031b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037d0:	f107 0308 	add.w	r3, r7, #8
 80037d4:	4619      	mov	r1, r3
 80037d6:	480d      	ldr	r0, [pc, #52]	; (800380c <MX_TIM2_Init+0x94>)
 80037d8:	f003 f88e 	bl	80068f8 <HAL_TIM_ConfigClockSource>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80037e2:	f7ff fce7 	bl	80031b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037e6:	2300      	movs	r3, #0
 80037e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037ea:	2300      	movs	r3, #0
 80037ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037ee:	463b      	mov	r3, r7
 80037f0:	4619      	mov	r1, r3
 80037f2:	4806      	ldr	r0, [pc, #24]	; (800380c <MX_TIM2_Init+0x94>)
 80037f4:	f003 fc10 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80037fe:	f7ff fcd9 	bl	80031b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003802:	bf00      	nop
 8003804:	3718      	adds	r7, #24
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	200009d8 	.word	0x200009d8

08003810 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b08e      	sub	sp, #56	; 0x38
 8003814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003816:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	605a      	str	r2, [r3, #4]
 8003820:	609a      	str	r2, [r3, #8]
 8003822:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003824:	f107 0320 	add.w	r3, r7, #32
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800382e:	1d3b      	adds	r3, r7, #4
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	605a      	str	r2, [r3, #4]
 8003836:	609a      	str	r2, [r3, #8]
 8003838:	60da      	str	r2, [r3, #12]
 800383a:	611a      	str	r2, [r3, #16]
 800383c:	615a      	str	r2, [r3, #20]
 800383e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003840:	4b32      	ldr	r3, [pc, #200]	; (800390c <MX_TIM3_Init+0xfc>)
 8003842:	4a33      	ldr	r2, [pc, #204]	; (8003910 <MX_TIM3_Init+0x100>)
 8003844:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8003846:	4b31      	ldr	r3, [pc, #196]	; (800390c <MX_TIM3_Init+0xfc>)
 8003848:	2247      	movs	r2, #71	; 0x47
 800384a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800384c:	4b2f      	ldr	r3, [pc, #188]	; (800390c <MX_TIM3_Init+0xfc>)
 800384e:	2200      	movs	r2, #0
 8003850:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3999;
 8003852:	4b2e      	ldr	r3, [pc, #184]	; (800390c <MX_TIM3_Init+0xfc>)
 8003854:	f640 729f 	movw	r2, #3999	; 0xf9f
 8003858:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800385a:	4b2c      	ldr	r3, [pc, #176]	; (800390c <MX_TIM3_Init+0xfc>)
 800385c:	2200      	movs	r2, #0
 800385e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003860:	4b2a      	ldr	r3, [pc, #168]	; (800390c <MX_TIM3_Init+0xfc>)
 8003862:	2200      	movs	r2, #0
 8003864:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003866:	4829      	ldr	r0, [pc, #164]	; (800390c <MX_TIM3_Init+0xfc>)
 8003868:	f002 fce0 	bl	800622c <HAL_TIM_Base_Init>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003872:	f7ff fc9f 	bl	80031b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003876:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800387a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800387c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003880:	4619      	mov	r1, r3
 8003882:	4822      	ldr	r0, [pc, #136]	; (800390c <MX_TIM3_Init+0xfc>)
 8003884:	f003 f838 	bl	80068f8 <HAL_TIM_ConfigClockSource>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800388e:	f7ff fc91 	bl	80031b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003892:	481e      	ldr	r0, [pc, #120]	; (800390c <MX_TIM3_Init+0xfc>)
 8003894:	f002 fd6c 	bl	8006370 <HAL_TIM_PWM_Init>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800389e:	f7ff fc89 	bl	80031b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038a2:	2300      	movs	r3, #0
 80038a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038a6:	2300      	movs	r3, #0
 80038a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80038aa:	f107 0320 	add.w	r3, r7, #32
 80038ae:	4619      	mov	r1, r3
 80038b0:	4816      	ldr	r0, [pc, #88]	; (800390c <MX_TIM3_Init+0xfc>)
 80038b2:	f003 fbb1 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80038bc:	f7ff fc7a 	bl	80031b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038c0:	2360      	movs	r3, #96	; 0x60
 80038c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80038c4:	2300      	movs	r3, #0
 80038c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038c8:	2300      	movs	r3, #0
 80038ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038cc:	2300      	movs	r3, #0
 80038ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038d0:	1d3b      	adds	r3, r7, #4
 80038d2:	2200      	movs	r2, #0
 80038d4:	4619      	mov	r1, r3
 80038d6:	480d      	ldr	r0, [pc, #52]	; (800390c <MX_TIM3_Init+0xfc>)
 80038d8:	f002 ff4c 	bl	8006774 <HAL_TIM_PWM_ConfigChannel>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80038e2:	f7ff fc67 	bl	80031b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80038e6:	1d3b      	adds	r3, r7, #4
 80038e8:	2204      	movs	r2, #4
 80038ea:	4619      	mov	r1, r3
 80038ec:	4807      	ldr	r0, [pc, #28]	; (800390c <MX_TIM3_Init+0xfc>)
 80038ee:	f002 ff41 	bl	8006774 <HAL_TIM_PWM_ConfigChannel>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80038f8:	f7ff fc5c 	bl	80031b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80038fc:	4803      	ldr	r0, [pc, #12]	; (800390c <MX_TIM3_Init+0xfc>)
 80038fe:	f000 f903 	bl	8003b08 <HAL_TIM_MspPostInit>

}
 8003902:	bf00      	nop
 8003904:	3738      	adds	r7, #56	; 0x38
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	20000a20 	.word	0x20000a20
 8003910:	40000400 	.word	0x40000400

08003914 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b08e      	sub	sp, #56	; 0x38
 8003918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800391a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800391e:	2200      	movs	r2, #0
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	605a      	str	r2, [r3, #4]
 8003924:	609a      	str	r2, [r3, #8]
 8003926:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003928:	f107 0320 	add.w	r3, r7, #32
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003932:	1d3b      	adds	r3, r7, #4
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	605a      	str	r2, [r3, #4]
 800393a:	609a      	str	r2, [r3, #8]
 800393c:	60da      	str	r2, [r3, #12]
 800393e:	611a      	str	r2, [r3, #16]
 8003940:	615a      	str	r2, [r3, #20]
 8003942:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003944:	4b32      	ldr	r3, [pc, #200]	; (8003a10 <MX_TIM4_Init+0xfc>)
 8003946:	4a33      	ldr	r2, [pc, #204]	; (8003a14 <MX_TIM4_Init+0x100>)
 8003948:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 800394a:	4b31      	ldr	r3, [pc, #196]	; (8003a10 <MX_TIM4_Init+0xfc>)
 800394c:	2247      	movs	r2, #71	; 0x47
 800394e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003950:	4b2f      	ldr	r3, [pc, #188]	; (8003a10 <MX_TIM4_Init+0xfc>)
 8003952:	2200      	movs	r2, #0
 8003954:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2500;
 8003956:	4b2e      	ldr	r3, [pc, #184]	; (8003a10 <MX_TIM4_Init+0xfc>)
 8003958:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800395c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800395e:	4b2c      	ldr	r3, [pc, #176]	; (8003a10 <MX_TIM4_Init+0xfc>)
 8003960:	2200      	movs	r2, #0
 8003962:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003964:	4b2a      	ldr	r3, [pc, #168]	; (8003a10 <MX_TIM4_Init+0xfc>)
 8003966:	2200      	movs	r2, #0
 8003968:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800396a:	4829      	ldr	r0, [pc, #164]	; (8003a10 <MX_TIM4_Init+0xfc>)
 800396c:	f002 fc5e 	bl	800622c <HAL_TIM_Base_Init>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8003976:	f7ff fc1d 	bl	80031b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800397a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800397e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003980:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003984:	4619      	mov	r1, r3
 8003986:	4822      	ldr	r0, [pc, #136]	; (8003a10 <MX_TIM4_Init+0xfc>)
 8003988:	f002 ffb6 	bl	80068f8 <HAL_TIM_ConfigClockSource>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8003992:	f7ff fc0f 	bl	80031b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003996:	481e      	ldr	r0, [pc, #120]	; (8003a10 <MX_TIM4_Init+0xfc>)
 8003998:	f002 fcea 	bl	8006370 <HAL_TIM_PWM_Init>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80039a2:	f7ff fc07 	bl	80031b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039a6:	2300      	movs	r3, #0
 80039a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039aa:	2300      	movs	r3, #0
 80039ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80039ae:	f107 0320 	add.w	r3, r7, #32
 80039b2:	4619      	mov	r1, r3
 80039b4:	4816      	ldr	r0, [pc, #88]	; (8003a10 <MX_TIM4_Init+0xfc>)
 80039b6:	f003 fb2f 	bl	8007018 <HAL_TIMEx_MasterConfigSynchronization>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80039c0:	f7ff fbf8 	bl	80031b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039c4:	2360      	movs	r3, #96	; 0x60
 80039c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80039d4:	1d3b      	adds	r3, r7, #4
 80039d6:	2208      	movs	r2, #8
 80039d8:	4619      	mov	r1, r3
 80039da:	480d      	ldr	r0, [pc, #52]	; (8003a10 <MX_TIM4_Init+0xfc>)
 80039dc:	f002 feca 	bl	8006774 <HAL_TIM_PWM_ConfigChannel>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80039e6:	f7ff fbe5 	bl	80031b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80039ea:	1d3b      	adds	r3, r7, #4
 80039ec:	220c      	movs	r2, #12
 80039ee:	4619      	mov	r1, r3
 80039f0:	4807      	ldr	r0, [pc, #28]	; (8003a10 <MX_TIM4_Init+0xfc>)
 80039f2:	f002 febf 	bl	8006774 <HAL_TIM_PWM_ConfigChannel>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80039fc:	f7ff fbda 	bl	80031b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003a00:	4803      	ldr	r0, [pc, #12]	; (8003a10 <MX_TIM4_Init+0xfc>)
 8003a02:	f000 f881 	bl	8003b08 <HAL_TIM_MspPostInit>

}
 8003a06:	bf00      	nop
 8003a08:	3738      	adds	r7, #56	; 0x38
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000a68 	.word	0x20000a68
 8003a14:	40000800 	.word	0x40000800

08003a18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a34      	ldr	r2, [pc, #208]	; (8003af8 <HAL_TIM_Base_MspInit+0xe0>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d114      	bne.n	8003a54 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a2a:	4b34      	ldr	r3, [pc, #208]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	4a33      	ldr	r2, [pc, #204]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003a30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a34:	6193      	str	r3, [r2, #24]
 8003a36:	4b31      	ldr	r3, [pc, #196]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a3e:	617b      	str	r3, [r7, #20]
 8003a40:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 3, 0);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2103      	movs	r1, #3
 8003a46:	2019      	movs	r0, #25
 8003a48:	f001 f825 	bl	8004a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003a4c:	2019      	movs	r0, #25
 8003a4e:	f001 f83e 	bl	8004ace <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003a52:	e04c      	b.n	8003aee <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a5c:	d114      	bne.n	8003a88 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a5e:	4b27      	ldr	r3, [pc, #156]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	4a26      	ldr	r2, [pc, #152]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	61d3      	str	r3, [r2, #28]
 8003a6a:	4b24      	ldr	r3, [pc, #144]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	613b      	str	r3, [r7, #16]
 8003a74:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003a76:	2200      	movs	r2, #0
 8003a78:	2100      	movs	r1, #0
 8003a7a:	201c      	movs	r0, #28
 8003a7c:	f001 f80b 	bl	8004a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003a80:	201c      	movs	r0, #28
 8003a82:	f001 f824 	bl	8004ace <HAL_NVIC_EnableIRQ>
}
 8003a86:	e032      	b.n	8003aee <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a1c      	ldr	r2, [pc, #112]	; (8003b00 <HAL_TIM_Base_MspInit+0xe8>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d114      	bne.n	8003abc <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a92:	4b1a      	ldr	r3, [pc, #104]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	4a19      	ldr	r2, [pc, #100]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003a98:	f043 0302 	orr.w	r3, r3, #2
 8003a9c:	61d3      	str	r3, [r2, #28]
 8003a9e:	4b17      	ldr	r3, [pc, #92]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2100      	movs	r1, #0
 8003aae:	201d      	movs	r0, #29
 8003ab0:	f000 fff1 	bl	8004a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ab4:	201d      	movs	r0, #29
 8003ab6:	f001 f80a 	bl	8004ace <HAL_NVIC_EnableIRQ>
}
 8003aba:	e018      	b.n	8003aee <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a10      	ldr	r2, [pc, #64]	; (8003b04 <HAL_TIM_Base_MspInit+0xec>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d113      	bne.n	8003aee <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	4a0c      	ldr	r2, [pc, #48]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003acc:	f043 0304 	orr.w	r3, r3, #4
 8003ad0:	61d3      	str	r3, [r2, #28]
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	; (8003afc <HAL_TIM_Base_MspInit+0xe4>)
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f003 0304 	and.w	r3, r3, #4
 8003ada:	60bb      	str	r3, [r7, #8]
 8003adc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003ade:	2200      	movs	r2, #0
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	201e      	movs	r0, #30
 8003ae4:	f000 ffd7 	bl	8004a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003ae8:	201e      	movs	r0, #30
 8003aea:	f000 fff0 	bl	8004ace <HAL_NVIC_EnableIRQ>
}
 8003aee:	bf00      	nop
 8003af0:	3718      	adds	r7, #24
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	40012c00 	.word	0x40012c00
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40000400 	.word	0x40000400
 8003b04:	40000800 	.word	0x40000800

08003b08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b088      	sub	sp, #32
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b10:	f107 0310 	add.w	r3, r7, #16
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	605a      	str	r2, [r3, #4]
 8003b1a:	609a      	str	r2, [r3, #8]
 8003b1c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a1f      	ldr	r2, [pc, #124]	; (8003ba0 <HAL_TIM_MspPostInit+0x98>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d118      	bne.n	8003b5a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b28:	4b1e      	ldr	r3, [pc, #120]	; (8003ba4 <HAL_TIM_MspPostInit+0x9c>)
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	4a1d      	ldr	r2, [pc, #116]	; (8003ba4 <HAL_TIM_MspPostInit+0x9c>)
 8003b2e:	f043 0304 	orr.w	r3, r3, #4
 8003b32:	6193      	str	r3, [r2, #24]
 8003b34:	4b1b      	ldr	r3, [pc, #108]	; (8003ba4 <HAL_TIM_MspPostInit+0x9c>)
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	f003 0304 	and.w	r3, r3, #4
 8003b3c:	60fb      	str	r3, [r7, #12]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWM_MOTOR_B_Pin|PWM_MOTOR_A_Pin;
 8003b40:	23c0      	movs	r3, #192	; 0xc0
 8003b42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b44:	2302      	movs	r3, #2
 8003b46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b4c:	f107 0310 	add.w	r3, r7, #16
 8003b50:	4619      	mov	r1, r3
 8003b52:	4815      	ldr	r0, [pc, #84]	; (8003ba8 <HAL_TIM_MspPostInit+0xa0>)
 8003b54:	f001 fbd0 	bl	80052f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003b58:	e01d      	b.n	8003b96 <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM4)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a13      	ldr	r2, [pc, #76]	; (8003bac <HAL_TIM_MspPostInit+0xa4>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d118      	bne.n	8003b96 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b64:	4b0f      	ldr	r3, [pc, #60]	; (8003ba4 <HAL_TIM_MspPostInit+0x9c>)
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	4a0e      	ldr	r2, [pc, #56]	; (8003ba4 <HAL_TIM_MspPostInit+0x9c>)
 8003b6a:	f043 0308 	orr.w	r3, r3, #8
 8003b6e:	6193      	str	r3, [r2, #24]
 8003b70:	4b0c      	ldr	r3, [pc, #48]	; (8003ba4 <HAL_TIM_MspPostInit+0x9c>)
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	f003 0308 	and.w	r3, r3, #8
 8003b78:	60bb      	str	r3, [r7, #8]
 8003b7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = WAVE_BCH_EN_Pin|WAVE_ACH_EN_Pin;
 8003b7c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2302      	movs	r3, #2
 8003b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b86:	2302      	movs	r3, #2
 8003b88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b8a:	f107 0310 	add.w	r3, r7, #16
 8003b8e:	4619      	mov	r1, r3
 8003b90:	4807      	ldr	r0, [pc, #28]	; (8003bb0 <HAL_TIM_MspPostInit+0xa8>)
 8003b92:	f001 fbb1 	bl	80052f8 <HAL_GPIO_Init>
}
 8003b96:	bf00      	nop
 8003b98:	3720      	adds	r7, #32
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40000400 	.word	0x40000400
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	40010800 	.word	0x40010800
 8003bac:	40000800 	.word	0x40000800
 8003bb0:	40010c00 	.word	0x40010c00

08003bb4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003bb8:	4b11      	ldr	r3, [pc, #68]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bba:	4a12      	ldr	r2, [pc, #72]	; (8003c04 <MX_USART1_UART_Init+0x50>)
 8003bbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8003bbe:	4b10      	ldr	r3, [pc, #64]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bc0:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8003bc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003bc6:	4b0e      	ldr	r3, [pc, #56]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003bcc:	4b0c      	ldr	r3, [pc, #48]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003bd2:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003bd8:	4b09      	ldr	r3, [pc, #36]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bda:	220c      	movs	r2, #12
 8003bdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bde:	4b08      	ldr	r3, [pc, #32]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003be4:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003bea:	4805      	ldr	r0, [pc, #20]	; (8003c00 <MX_USART1_UART_Init+0x4c>)
 8003bec:	f003 fa84 	bl	80070f8 <HAL_UART_Init>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003bf6:	f7ff fadd 	bl	80031b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003bfa:	bf00      	nop
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	20000ab0 	.word	0x20000ab0
 8003c04:	40013800 	.word	0x40013800

08003c08 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003c0c:	4b11      	ldr	r3, [pc, #68]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c0e:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <MX_USART3_UART_Init+0x50>)
 8003c10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 8003c12:	4b10      	ldr	r3, [pc, #64]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c14:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8003c18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003c1a:	4b0e      	ldr	r3, [pc, #56]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003c20:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003c26:	4b0b      	ldr	r3, [pc, #44]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003c2c:	4b09      	ldr	r3, [pc, #36]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c2e:	220c      	movs	r2, #12
 8003c30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c32:	4b08      	ldr	r3, [pc, #32]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c38:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003c3e:	4805      	ldr	r0, [pc, #20]	; (8003c54 <MX_USART3_UART_Init+0x4c>)
 8003c40:	f003 fa5a 	bl	80070f8 <HAL_UART_Init>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003c4a:	f7ff fab3 	bl	80031b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003c4e:	bf00      	nop
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000af8 	.word	0x20000af8
 8003c58:	40004800 	.word	0x40004800

08003c5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b08a      	sub	sp, #40	; 0x28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c64:	f107 0318 	add.w	r3, r7, #24
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	605a      	str	r2, [r3, #4]
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a68      	ldr	r2, [pc, #416]	; (8003e18 <HAL_UART_MspInit+0x1bc>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d13a      	bne.n	8003cf2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c7c:	4b67      	ldr	r3, [pc, #412]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	4a66      	ldr	r2, [pc, #408]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003c82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c86:	6193      	str	r3, [r2, #24]
 8003c88:	4b64      	ldr	r3, [pc, #400]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c94:	4b61      	ldr	r3, [pc, #388]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	4a60      	ldr	r2, [pc, #384]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003c9a:	f043 0304 	orr.w	r3, r3, #4
 8003c9e:	6193      	str	r3, [r2, #24]
 8003ca0:	4b5e      	ldr	r3, [pc, #376]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	f003 0304 	and.w	r3, r3, #4
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8003cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8003cba:	f107 0318 	add.w	r3, r7, #24
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4857      	ldr	r0, [pc, #348]	; (8003e20 <HAL_UART_MspInit+0x1c4>)
 8003cc2:	f001 fb19 	bl	80052f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART1_RX_Pin;
 8003cc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8003cd4:	f107 0318 	add.w	r3, r7, #24
 8003cd8:	4619      	mov	r1, r3
 8003cda:	4851      	ldr	r0, [pc, #324]	; (8003e20 <HAL_UART_MspInit+0x1c4>)
 8003cdc:	f001 fb0c 	bl	80052f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	2025      	movs	r0, #37	; 0x25
 8003ce6:	f000 fed6 	bl	8004a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003cea:	2025      	movs	r0, #37	; 0x25
 8003cec:	f000 feef 	bl	8004ace <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003cf0:	e08d      	b.n	8003e0e <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART3)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a4b      	ldr	r2, [pc, #300]	; (8003e24 <HAL_UART_MspInit+0x1c8>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	f040 8088 	bne.w	8003e0e <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003cfe:	4b47      	ldr	r3, [pc, #284]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003d00:	69db      	ldr	r3, [r3, #28]
 8003d02:	4a46      	ldr	r2, [pc, #280]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003d04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d08:	61d3      	str	r3, [r2, #28]
 8003d0a:	4b44      	ldr	r3, [pc, #272]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003d0c:	69db      	ldr	r3, [r3, #28]
 8003d0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d16:	4b41      	ldr	r3, [pc, #260]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	4a40      	ldr	r2, [pc, #256]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003d1c:	f043 0308 	orr.w	r3, r3, #8
 8003d20:	6193      	str	r3, [r2, #24]
 8003d22:	4b3e      	ldr	r3, [pc, #248]	; (8003e1c <HAL_UART_MspInit+0x1c0>)
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	60bb      	str	r3, [r7, #8]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART3_TX_Pin;
 8003d2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d34:	2302      	movs	r3, #2
 8003d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(USART3_TX_GPIO_Port, &GPIO_InitStruct);
 8003d3c:	f107 0318 	add.w	r3, r7, #24
 8003d40:	4619      	mov	r1, r3
 8003d42:	4839      	ldr	r0, [pc, #228]	; (8003e28 <HAL_UART_MspInit+0x1cc>)
 8003d44:	f001 fad8 	bl	80052f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin;
 8003d48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d52:	2300      	movs	r3, #0
 8003d54:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(USART3_RX_GPIO_Port, &GPIO_InitStruct);
 8003d56:	f107 0318 	add.w	r3, r7, #24
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	4832      	ldr	r0, [pc, #200]	; (8003e28 <HAL_UART_MspInit+0x1cc>)
 8003d5e:	f001 facb 	bl	80052f8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003d62:	4b32      	ldr	r3, [pc, #200]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d64:	4a32      	ldr	r2, [pc, #200]	; (8003e30 <HAL_UART_MspInit+0x1d4>)
 8003d66:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d68:	4b30      	ldr	r3, [pc, #192]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d6e:	4b2f      	ldr	r3, [pc, #188]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d74:	4b2d      	ldr	r3, [pc, #180]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d76:	2280      	movs	r2, #128	; 0x80
 8003d78:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d7a:	4b2c      	ldr	r3, [pc, #176]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d80:	4b2a      	ldr	r3, [pc, #168]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003d86:	4b29      	ldr	r3, [pc, #164]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003d8c:	4b27      	ldr	r3, [pc, #156]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d92:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003d94:	4825      	ldr	r0, [pc, #148]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003d96:	f000 feb5 	bl	8004b04 <HAL_DMA_Init>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <HAL_UART_MspInit+0x148>
      Error_Handler();
 8003da0:	f7ff fa08 	bl	80031b4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a21      	ldr	r2, [pc, #132]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003da8:	63da      	str	r2, [r3, #60]	; 0x3c
 8003daa:	4a20      	ldr	r2, [pc, #128]	; (8003e2c <HAL_UART_MspInit+0x1d0>)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8003db0:	4b20      	ldr	r3, [pc, #128]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003db2:	4a21      	ldr	r2, [pc, #132]	; (8003e38 <HAL_UART_MspInit+0x1dc>)
 8003db4:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003db6:	4b1f      	ldr	r3, [pc, #124]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003db8:	2210      	movs	r2, #16
 8003dba:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dbc:	4b1d      	ldr	r3, [pc, #116]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003dc2:	4b1c      	ldr	r3, [pc, #112]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003dc4:	2280      	movs	r2, #128	; 0x80
 8003dc6:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003dc8:	4b1a      	ldr	r3, [pc, #104]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003dce:	4b19      	ldr	r3, [pc, #100]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003dd4:	4b17      	ldr	r3, [pc, #92]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003dda:	4b16      	ldr	r3, [pc, #88]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003ddc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003de0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003de2:	4814      	ldr	r0, [pc, #80]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003de4:	f000 fe8e 	bl	8004b04 <HAL_DMA_Init>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <HAL_UART_MspInit+0x196>
      Error_Handler();
 8003dee:	f7ff f9e1 	bl	80031b4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a0f      	ldr	r2, [pc, #60]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003df6:	639a      	str	r2, [r3, #56]	; 0x38
 8003df8:	4a0e      	ldr	r2, [pc, #56]	; (8003e34 <HAL_UART_MspInit+0x1d8>)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 2);
 8003dfe:	2202      	movs	r2, #2
 8003e00:	2100      	movs	r1, #0
 8003e02:	2027      	movs	r0, #39	; 0x27
 8003e04:	f000 fe47 	bl	8004a96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e08:	2027      	movs	r0, #39	; 0x27
 8003e0a:	f000 fe60 	bl	8004ace <HAL_NVIC_EnableIRQ>
}
 8003e0e:	bf00      	nop
 8003e10:	3728      	adds	r7, #40	; 0x28
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	40013800 	.word	0x40013800
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	40010800 	.word	0x40010800
 8003e24:	40004800 	.word	0x40004800
 8003e28:	40010c00 	.word	0x40010c00
 8003e2c:	20000b40 	.word	0x20000b40
 8003e30:	40020030 	.word	0x40020030
 8003e34:	20000b84 	.word	0x20000b84
 8003e38:	4002001c 	.word	0x4002001c

08003e3c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8003e44:	1d39      	adds	r1, r7, #4
 8003e46:	f04f 33ff 	mov.w	r3, #4294967295
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	4803      	ldr	r0, [pc, #12]	; (8003e5c <__io_putchar+0x20>)
 8003e4e:	f003 f9a3 	bl	8007198 <HAL_UART_Transmit>
    return ch;
 8003e52:	687b      	ldr	r3, [r7, #4]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3708      	adds	r7, #8
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	20000ab0 	.word	0x20000ab0

08003e60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003e60:	f7ff fc34 	bl	80036cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e64:	480b      	ldr	r0, [pc, #44]	; (8003e94 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003e66:	490c      	ldr	r1, [pc, #48]	; (8003e98 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003e68:	4a0c      	ldr	r2, [pc, #48]	; (8003e9c <LoopFillZerobss+0x16>)
  movs r3, #0
 8003e6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e6c:	e002      	b.n	8003e74 <LoopCopyDataInit>

08003e6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e72:	3304      	adds	r3, #4

08003e74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e78:	d3f9      	bcc.n	8003e6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e7a:	4a09      	ldr	r2, [pc, #36]	; (8003ea0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003e7c:	4c09      	ldr	r4, [pc, #36]	; (8003ea4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003e7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e80:	e001      	b.n	8003e86 <LoopFillZerobss>

08003e82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e84:	3204      	adds	r2, #4

08003e86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e88:	d3fb      	bcc.n	8003e82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e8a:	f005 fa95 	bl	80093b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003e8e:	f7ff f81d 	bl	8002ecc <main>
  bx lr
 8003e92:	4770      	bx	lr
  ldr r0, =_sdata
 8003e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e98:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8003e9c:	0800cfe8 	.word	0x0800cfe8
  ldr r2, =_sbss
 8003ea0:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8003ea4:	20000d3c 	.word	0x20000d3c

08003ea8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ea8:	e7fe      	b.n	8003ea8 <ADC1_2_IRQHandler>
	...

08003eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003eb0:	4b08      	ldr	r3, [pc, #32]	; (8003ed4 <HAL_Init+0x28>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a07      	ldr	r2, [pc, #28]	; (8003ed4 <HAL_Init+0x28>)
 8003eb6:	f043 0310 	orr.w	r3, r3, #16
 8003eba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ebc:	2003      	movs	r0, #3
 8003ebe:	f000 fddf 	bl	8004a80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ec2:	2000      	movs	r0, #0
 8003ec4:	f000 f808 	bl	8003ed8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ec8:	f7ff f9be 	bl	8003248 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40022000 	.word	0x40022000

08003ed8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ee0:	4b12      	ldr	r3, [pc, #72]	; (8003f2c <HAL_InitTick+0x54>)
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	4b12      	ldr	r3, [pc, #72]	; (8003f30 <HAL_InitTick+0x58>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	4619      	mov	r1, r3
 8003eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003eee:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f000 fdf7 	bl	8004aea <HAL_SYSTICK_Config>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e00e      	b.n	8003f24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b0f      	cmp	r3, #15
 8003f0a:	d80a      	bhi.n	8003f22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	6879      	ldr	r1, [r7, #4]
 8003f10:	f04f 30ff 	mov.w	r0, #4294967295
 8003f14:	f000 fdbf 	bl	8004a96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f18:	4a06      	ldr	r2, [pc, #24]	; (8003f34 <HAL_InitTick+0x5c>)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	e000      	b.n	8003f24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3708      	adds	r7, #8
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	20000064 	.word	0x20000064
 8003f30:	2000006c 	.word	0x2000006c
 8003f34:	20000068 	.word	0x20000068

08003f38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f3c:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <HAL_IncTick+0x1c>)
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	461a      	mov	r2, r3
 8003f42:	4b05      	ldr	r3, [pc, #20]	; (8003f58 <HAL_IncTick+0x20>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4413      	add	r3, r2
 8003f48:	4a03      	ldr	r2, [pc, #12]	; (8003f58 <HAL_IncTick+0x20>)
 8003f4a:	6013      	str	r3, [r2, #0]
}
 8003f4c:	bf00      	nop
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bc80      	pop	{r7}
 8003f52:	4770      	bx	lr
 8003f54:	2000006c 	.word	0x2000006c
 8003f58:	20000bc8 	.word	0x20000bc8

08003f5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f60:	4b02      	ldr	r3, [pc, #8]	; (8003f6c <HAL_GetTick+0x10>)
 8003f62:	681b      	ldr	r3, [r3, #0]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bc80      	pop	{r7}
 8003f6a:	4770      	bx	lr
 8003f6c:	20000bc8 	.word	0x20000bc8

08003f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f78:	f7ff fff0 	bl	8003f5c <HAL_GetTick>
 8003f7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f88:	d005      	beq.n	8003f96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f8a:	4b0a      	ldr	r3, [pc, #40]	; (8003fb4 <HAL_Delay+0x44>)
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	4413      	add	r3, r2
 8003f94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f96:	bf00      	nop
 8003f98:	f7ff ffe0 	bl	8003f5c <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d8f7      	bhi.n	8003f98 <HAL_Delay+0x28>
  {
  }
}
 8003fa8:	bf00      	nop
 8003faa:	bf00      	nop
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	2000006c 	.word	0x2000006c

08003fb8 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)UID_BASE)));
 8003fbc:	4b02      	ldr	r3, [pc, #8]	; (8003fc8 <HAL_GetUIDw0+0x10>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bc80      	pop	{r7}
 8003fc6:	4770      	bx	lr
 8003fc8:	1ffff7e8 	.word	0x1ffff7e8

08003fcc <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003fd0:	4b02      	ldr	r3, [pc, #8]	; (8003fdc <HAL_GetUIDw1+0x10>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bc80      	pop	{r7}
 8003fda:	4770      	bx	lr
 8003fdc:	1ffff7ec 	.word	0x1ffff7ec

08003fe0 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003fe4:	4b02      	ldr	r3, [pc, #8]	; (8003ff0 <HAL_GetUIDw2+0x10>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bc80      	pop	{r7}
 8003fee:	4770      	bx	lr
 8003ff0:	1ffff7f0 	.word	0x1ffff7f0

08003ff4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e0be      	b.n	8004194 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004020:	2b00      	cmp	r3, #0
 8004022:	d109      	bne.n	8004038 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7fd fa2c 	bl	8001490 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 faff 	bl	800463c <ADC_ConversionStop_Disable>
 800403e:	4603      	mov	r3, r0
 8004040:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004046:	f003 0310 	and.w	r3, r3, #16
 800404a:	2b00      	cmp	r3, #0
 800404c:	f040 8099 	bne.w	8004182 <HAL_ADC_Init+0x18e>
 8004050:	7dfb      	ldrb	r3, [r7, #23]
 8004052:	2b00      	cmp	r3, #0
 8004054:	f040 8095 	bne.w	8004182 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004060:	f023 0302 	bic.w	r3, r3, #2
 8004064:	f043 0202 	orr.w	r2, r3, #2
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004074:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	7b1b      	ldrb	r3, [r3, #12]
 800407a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800407c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	4313      	orrs	r3, r2
 8004082:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800408c:	d003      	beq.n	8004096 <HAL_ADC_Init+0xa2>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d102      	bne.n	800409c <HAL_ADC_Init+0xa8>
 8004096:	f44f 7380 	mov.w	r3, #256	; 0x100
 800409a:	e000      	b.n	800409e <HAL_ADC_Init+0xaa>
 800409c:	2300      	movs	r3, #0
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	7d1b      	ldrb	r3, [r3, #20]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d119      	bne.n	80040e0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	7b1b      	ldrb	r3, [r3, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d109      	bne.n	80040c8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	3b01      	subs	r3, #1
 80040ba:	035a      	lsls	r2, r3, #13
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	4313      	orrs	r3, r2
 80040c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80040c4:	613b      	str	r3, [r7, #16]
 80040c6:	e00b      	b.n	80040e0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040cc:	f043 0220 	orr.w	r2, r3, #32
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d8:	f043 0201 	orr.w	r2, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	4b28      	ldr	r3, [pc, #160]	; (800419c <HAL_ADC_Init+0x1a8>)
 80040fc:	4013      	ands	r3, r2
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6812      	ldr	r2, [r2, #0]
 8004102:	68b9      	ldr	r1, [r7, #8]
 8004104:	430b      	orrs	r3, r1
 8004106:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004110:	d003      	beq.n	800411a <HAL_ADC_Init+0x126>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d104      	bne.n	8004124 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	3b01      	subs	r3, #1
 8004120:	051b      	lsls	r3, r3, #20
 8004122:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	430a      	orrs	r2, r1
 8004136:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689a      	ldr	r2, [r3, #8]
 800413e:	4b18      	ldr	r3, [pc, #96]	; (80041a0 <HAL_ADC_Init+0x1ac>)
 8004140:	4013      	ands	r3, r2
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	429a      	cmp	r2, r3
 8004146:	d10b      	bne.n	8004160 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004152:	f023 0303 	bic.w	r3, r3, #3
 8004156:	f043 0201 	orr.w	r2, r3, #1
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800415e:	e018      	b.n	8004192 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004164:	f023 0312 	bic.w	r3, r3, #18
 8004168:	f043 0210 	orr.w	r2, r3, #16
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004174:	f043 0201 	orr.w	r2, r3, #1
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004180:	e007      	b.n	8004192 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004186:	f043 0210 	orr.w	r2, r3, #16
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004192:	7dfb      	ldrb	r3, [r7, #23]
}
 8004194:	4618      	mov	r0, r3
 8004196:	3718      	adds	r7, #24
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	ffe1f7fd 	.word	0xffe1f7fd
 80041a0:	ff1f0efe 	.word	0xff1f0efe

080041a4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041b0:	2300      	movs	r3, #0
 80041b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a64      	ldr	r2, [pc, #400]	; (800434c <HAL_ADC_Start_DMA+0x1a8>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d004      	beq.n	80041c8 <HAL_ADC_Start_DMA+0x24>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a63      	ldr	r2, [pc, #396]	; (8004350 <HAL_ADC_Start_DMA+0x1ac>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d106      	bne.n	80041d6 <HAL_ADC_Start_DMA+0x32>
 80041c8:	4b60      	ldr	r3, [pc, #384]	; (800434c <HAL_ADC_Start_DMA+0x1a8>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f040 80b3 	bne.w	800433c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d101      	bne.n	80041e4 <HAL_ADC_Start_DMA+0x40>
 80041e0:	2302      	movs	r3, #2
 80041e2:	e0ae      	b.n	8004342 <HAL_ADC_Start_DMA+0x19e>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f000 f9cb 	bl	8004588 <ADC_Enable>
 80041f2:	4603      	mov	r3, r0
 80041f4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80041f6:	7dfb      	ldrb	r3, [r7, #23]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f040 809a 	bne.w	8004332 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004206:	f023 0301 	bic.w	r3, r3, #1
 800420a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a4e      	ldr	r2, [pc, #312]	; (8004350 <HAL_ADC_Start_DMA+0x1ac>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d105      	bne.n	8004228 <HAL_ADC_Start_DMA+0x84>
 800421c:	4b4b      	ldr	r3, [pc, #300]	; (800434c <HAL_ADC_Start_DMA+0x1a8>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d115      	bne.n	8004254 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800423e:	2b00      	cmp	r3, #0
 8004240:	d026      	beq.n	8004290 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004246:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800424a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004252:	e01d      	b.n	8004290 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004258:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a39      	ldr	r2, [pc, #228]	; (800434c <HAL_ADC_Start_DMA+0x1a8>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d004      	beq.n	8004274 <HAL_ADC_Start_DMA+0xd0>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a38      	ldr	r2, [pc, #224]	; (8004350 <HAL_ADC_Start_DMA+0x1ac>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d10d      	bne.n	8004290 <HAL_ADC_Start_DMA+0xec>
 8004274:	4b35      	ldr	r3, [pc, #212]	; (800434c <HAL_ADC_Start_DMA+0x1a8>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800427c:	2b00      	cmp	r3, #0
 800427e:	d007      	beq.n	8004290 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004284:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004288:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004294:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d006      	beq.n	80042aa <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a0:	f023 0206 	bic.w	r2, r3, #6
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80042a8:	e002      	b.n	80042b0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	4a25      	ldr	r2, [pc, #148]	; (8004354 <HAL_ADC_Start_DMA+0x1b0>)
 80042be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	4a24      	ldr	r2, [pc, #144]	; (8004358 <HAL_ADC_Start_DMA+0x1b4>)
 80042c6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	4a23      	ldr	r2, [pc, #140]	; (800435c <HAL_ADC_Start_DMA+0x1b8>)
 80042ce:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f06f 0202 	mvn.w	r2, #2
 80042d8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689a      	ldr	r2, [r3, #8]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042e8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6a18      	ldr	r0, [r3, #32]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	334c      	adds	r3, #76	; 0x4c
 80042f4:	4619      	mov	r1, r3
 80042f6:	68ba      	ldr	r2, [r7, #8]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f000 fc5d 	bl	8004bb8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004308:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800430c:	d108      	bne.n	8004320 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	689a      	ldr	r2, [r3, #8]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800431c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800431e:	e00f      	b.n	8004340 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689a      	ldr	r2, [r3, #8]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800432e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004330:	e006      	b.n	8004340 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800433a:	e001      	b.n	8004340 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004340:	7dfb      	ldrb	r3, [r7, #23]
}
 8004342:	4618      	mov	r0, r3
 8004344:	3718      	adds	r7, #24
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	40012400 	.word	0x40012400
 8004350:	40012800 	.word	0x40012800
 8004354:	080046bf 	.word	0x080046bf
 8004358:	0800473b 	.word	0x0800473b
 800435c:	08004757 	.word	0x08004757

08004360 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	bc80      	pop	{r7}
 8004370:	4770      	bx	lr

08004372 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004372:	b480      	push	{r7}
 8004374:	b083      	sub	sp, #12
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	bc80      	pop	{r7}
 8004382:	4770      	bx	lr

08004384 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	bc80      	pop	{r7}
 8004394:	4770      	bx	lr
	...

08004398 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004398:	b480      	push	{r7}
 800439a:	b085      	sub	sp, #20
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043a2:	2300      	movs	r3, #0
 80043a4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d101      	bne.n	80043b8 <HAL_ADC_ConfigChannel+0x20>
 80043b4:	2302      	movs	r3, #2
 80043b6:	e0dc      	b.n	8004572 <HAL_ADC_ConfigChannel+0x1da>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	2b06      	cmp	r3, #6
 80043c6:	d81c      	bhi.n	8004402 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	3b05      	subs	r3, #5
 80043da:	221f      	movs	r2, #31
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	43db      	mvns	r3, r3
 80043e2:	4019      	ands	r1, r3
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685a      	ldr	r2, [r3, #4]
 80043ec:	4613      	mov	r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4413      	add	r3, r2
 80043f2:	3b05      	subs	r3, #5
 80043f4:	fa00 f203 	lsl.w	r2, r0, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	635a      	str	r2, [r3, #52]	; 0x34
 8004400:	e03c      	b.n	800447c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2b0c      	cmp	r3, #12
 8004408:	d81c      	bhi.n	8004444 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	4613      	mov	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	3b23      	subs	r3, #35	; 0x23
 800441c:	221f      	movs	r2, #31
 800441e:	fa02 f303 	lsl.w	r3, r2, r3
 8004422:	43db      	mvns	r3, r3
 8004424:	4019      	ands	r1, r3
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	6818      	ldr	r0, [r3, #0]
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	4613      	mov	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	4413      	add	r3, r2
 8004434:	3b23      	subs	r3, #35	; 0x23
 8004436:	fa00 f203 	lsl.w	r2, r0, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	631a      	str	r2, [r3, #48]	; 0x30
 8004442:	e01b      	b.n	800447c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	4613      	mov	r3, r2
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	4413      	add	r3, r2
 8004454:	3b41      	subs	r3, #65	; 0x41
 8004456:	221f      	movs	r2, #31
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	43db      	mvns	r3, r3
 800445e:	4019      	ands	r1, r3
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	6818      	ldr	r0, [r3, #0]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	4613      	mov	r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	4413      	add	r3, r2
 800446e:	3b41      	subs	r3, #65	; 0x41
 8004470:	fa00 f203 	lsl.w	r2, r0, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2b09      	cmp	r3, #9
 8004482:	d91c      	bls.n	80044be <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68d9      	ldr	r1, [r3, #12]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4613      	mov	r3, r2
 8004490:	005b      	lsls	r3, r3, #1
 8004492:	4413      	add	r3, r2
 8004494:	3b1e      	subs	r3, #30
 8004496:	2207      	movs	r2, #7
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	43db      	mvns	r3, r3
 800449e:	4019      	ands	r1, r3
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	6898      	ldr	r0, [r3, #8]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	4613      	mov	r3, r2
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	4413      	add	r3, r2
 80044ae:	3b1e      	subs	r3, #30
 80044b0:	fa00 f203 	lsl.w	r2, r0, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	430a      	orrs	r2, r1
 80044ba:	60da      	str	r2, [r3, #12]
 80044bc:	e019      	b.n	80044f2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6919      	ldr	r1, [r3, #16]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	4613      	mov	r3, r2
 80044ca:	005b      	lsls	r3, r3, #1
 80044cc:	4413      	add	r3, r2
 80044ce:	2207      	movs	r2, #7
 80044d0:	fa02 f303 	lsl.w	r3, r2, r3
 80044d4:	43db      	mvns	r3, r3
 80044d6:	4019      	ands	r1, r3
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	6898      	ldr	r0, [r3, #8]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	4613      	mov	r3, r2
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	4413      	add	r3, r2
 80044e6:	fa00 f203 	lsl.w	r2, r0, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b10      	cmp	r3, #16
 80044f8:	d003      	beq.n	8004502 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80044fe:	2b11      	cmp	r3, #17
 8004500:	d132      	bne.n	8004568 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a1d      	ldr	r2, [pc, #116]	; (800457c <HAL_ADC_ConfigChannel+0x1e4>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d125      	bne.n	8004558 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d126      	bne.n	8004568 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689a      	ldr	r2, [r3, #8]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004528:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2b10      	cmp	r3, #16
 8004530:	d11a      	bne.n	8004568 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004532:	4b13      	ldr	r3, [pc, #76]	; (8004580 <HAL_ADC_ConfigChannel+0x1e8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a13      	ldr	r2, [pc, #76]	; (8004584 <HAL_ADC_ConfigChannel+0x1ec>)
 8004538:	fba2 2303 	umull	r2, r3, r2, r3
 800453c:	0c9a      	lsrs	r2, r3, #18
 800453e:	4613      	mov	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004548:	e002      	b.n	8004550 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	3b01      	subs	r3, #1
 800454e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f9      	bne.n	800454a <HAL_ADC_ConfigChannel+0x1b2>
 8004556:	e007      	b.n	8004568 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800455c:	f043 0220 	orr.w	r2, r3, #32
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004570:	7bfb      	ldrb	r3, [r7, #15]
}
 8004572:	4618      	mov	r0, r3
 8004574:	3714      	adds	r7, #20
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr
 800457c:	40012400 	.word	0x40012400
 8004580:	20000064 	.word	0x20000064
 8004584:	431bde83 	.word	0x431bde83

08004588 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d040      	beq.n	8004628 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	689a      	ldr	r2, [r3, #8]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f042 0201 	orr.w	r2, r2, #1
 80045b4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80045b6:	4b1f      	ldr	r3, [pc, #124]	; (8004634 <ADC_Enable+0xac>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a1f      	ldr	r2, [pc, #124]	; (8004638 <ADC_Enable+0xb0>)
 80045bc:	fba2 2303 	umull	r2, r3, r2, r3
 80045c0:	0c9b      	lsrs	r3, r3, #18
 80045c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80045c4:	e002      	b.n	80045cc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	3b01      	subs	r3, #1
 80045ca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f9      	bne.n	80045c6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80045d2:	f7ff fcc3 	bl	8003f5c <HAL_GetTick>
 80045d6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80045d8:	e01f      	b.n	800461a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045da:	f7ff fcbf 	bl	8003f5c <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d918      	bls.n	800461a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d011      	beq.n	800461a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045fa:	f043 0210 	orr.w	r2, r3, #16
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004606:	f043 0201 	orr.w	r2, r3, #1
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e007      	b.n	800462a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b01      	cmp	r3, #1
 8004626:	d1d8      	bne.n	80045da <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	20000064 	.word	0x20000064
 8004638:	431bde83 	.word	0x431bde83

0800463c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004644:	2300      	movs	r3, #0
 8004646:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b01      	cmp	r3, #1
 8004654:	d12e      	bne.n	80046b4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0201 	bic.w	r2, r2, #1
 8004664:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004666:	f7ff fc79 	bl	8003f5c <HAL_GetTick>
 800466a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800466c:	e01b      	b.n	80046a6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800466e:	f7ff fc75 	bl	8003f5c <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	2b02      	cmp	r3, #2
 800467a:	d914      	bls.n	80046a6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b01      	cmp	r3, #1
 8004688:	d10d      	bne.n	80046a6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468e:	f043 0210 	orr.w	r2, r3, #16
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469a:	f043 0201 	orr.w	r2, r3, #1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e007      	b.n	80046b6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f003 0301 	and.w	r3, r3, #1
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d0dc      	beq.n	800466e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ca:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d127      	bne.n	8004728 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80046ee:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80046f2:	d115      	bne.n	8004720 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d111      	bne.n	8004720 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004700:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d105      	bne.n	8004720 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004718:	f043 0201 	orr.w	r2, r3, #1
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004720:	68f8      	ldr	r0, [r7, #12]
 8004722:	f7ff fe1d 	bl	8004360 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004726:	e004      	b.n	8004732 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	4798      	blx	r3
}
 8004732:	bf00      	nop
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b084      	sub	sp, #16
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	f7ff fe12 	bl	8004372 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800474e:	bf00      	nop
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b084      	sub	sp, #16
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004762:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004768:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004774:	f043 0204 	orr.w	r2, r3, #4
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f7ff fe01 	bl	8004384 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004782:	bf00      	nop
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
	...

0800478c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800478c:	b590      	push	{r4, r7, lr}
 800478e:	b087      	sub	sp, #28
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004794:	2300      	movs	r3, #0
 8004796:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d101      	bne.n	80047aa <HAL_ADCEx_Calibration_Start+0x1e>
 80047a6:	2302      	movs	r3, #2
 80047a8:	e097      	b.n	80048da <HAL_ADCEx_Calibration_Start+0x14e>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f7ff ff42 	bl	800463c <ADC_ConversionStop_Disable>
 80047b8:	4603      	mov	r3, r0
 80047ba:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f7ff fee3 	bl	8004588 <ADC_Enable>
 80047c2:	4603      	mov	r3, r0
 80047c4:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80047c6:	7dfb      	ldrb	r3, [r7, #23]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f040 8081 	bne.w	80048d0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80047d6:	f023 0302 	bic.w	r3, r3, #2
 80047da:	f043 0202 	orr.w	r2, r3, #2
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80047e2:	4b40      	ldr	r3, [pc, #256]	; (80048e4 <HAL_ADCEx_Calibration_Start+0x158>)
 80047e4:	681c      	ldr	r4, [r3, #0]
 80047e6:	2002      	movs	r0, #2
 80047e8:	f001 fc6a 	bl	80060c0 <HAL_RCCEx_GetPeriphCLKFreq>
 80047ec:	4603      	mov	r3, r0
 80047ee:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80047f2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80047f4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80047f6:	e002      	b.n	80047fe <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	3b01      	subs	r3, #1
 80047fc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1f9      	bne.n	80047f8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689a      	ldr	r2, [r3, #8]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0208 	orr.w	r2, r2, #8
 8004812:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004814:	f7ff fba2 	bl	8003f5c <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800481a:	e01b      	b.n	8004854 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800481c:	f7ff fb9e 	bl	8003f5c <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b0a      	cmp	r3, #10
 8004828:	d914      	bls.n	8004854 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f003 0308 	and.w	r3, r3, #8
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00d      	beq.n	8004854 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483c:	f023 0312 	bic.w	r3, r3, #18
 8004840:	f043 0210 	orr.w	r2, r3, #16
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e042      	b.n	80048da <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f003 0308 	and.w	r3, r3, #8
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1dc      	bne.n	800481c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f042 0204 	orr.w	r2, r2, #4
 8004870:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004872:	f7ff fb73 	bl	8003f5c <HAL_GetTick>
 8004876:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004878:	e01b      	b.n	80048b2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800487a:	f7ff fb6f 	bl	8003f5c <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b0a      	cmp	r3, #10
 8004886:	d914      	bls.n	80048b2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f003 0304 	and.w	r3, r3, #4
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00d      	beq.n	80048b2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489a:	f023 0312 	bic.w	r3, r3, #18
 800489e:	f043 0210 	orr.w	r2, r3, #16
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e013      	b.n	80048da <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1dc      	bne.n	800487a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c4:	f023 0303 	bic.w	r3, r3, #3
 80048c8:	f043 0201 	orr.w	r2, r3, #1
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80048d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80048da:	4618      	mov	r0, r3
 80048dc:	371c      	adds	r7, #28
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd90      	pop	{r4, r7, pc}
 80048e2:	bf00      	nop
 80048e4:	20000064 	.word	0x20000064

080048e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048f8:	4b0c      	ldr	r3, [pc, #48]	; (800492c <__NVIC_SetPriorityGrouping+0x44>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004904:	4013      	ands	r3, r2
 8004906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004910:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800491a:	4a04      	ldr	r2, [pc, #16]	; (800492c <__NVIC_SetPriorityGrouping+0x44>)
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	60d3      	str	r3, [r2, #12]
}
 8004920:	bf00      	nop
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	bc80      	pop	{r7}
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	e000ed00 	.word	0xe000ed00

08004930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004930:	b480      	push	{r7}
 8004932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004934:	4b04      	ldr	r3, [pc, #16]	; (8004948 <__NVIC_GetPriorityGrouping+0x18>)
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	0a1b      	lsrs	r3, r3, #8
 800493a:	f003 0307 	and.w	r3, r3, #7
}
 800493e:	4618      	mov	r0, r3
 8004940:	46bd      	mov	sp, r7
 8004942:	bc80      	pop	{r7}
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	e000ed00 	.word	0xe000ed00

0800494c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	4603      	mov	r3, r0
 8004954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495a:	2b00      	cmp	r3, #0
 800495c:	db0b      	blt.n	8004976 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800495e:	79fb      	ldrb	r3, [r7, #7]
 8004960:	f003 021f 	and.w	r2, r3, #31
 8004964:	4906      	ldr	r1, [pc, #24]	; (8004980 <__NVIC_EnableIRQ+0x34>)
 8004966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800496a:	095b      	lsrs	r3, r3, #5
 800496c:	2001      	movs	r0, #1
 800496e:	fa00 f202 	lsl.w	r2, r0, r2
 8004972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004976:	bf00      	nop
 8004978:	370c      	adds	r7, #12
 800497a:	46bd      	mov	sp, r7
 800497c:	bc80      	pop	{r7}
 800497e:	4770      	bx	lr
 8004980:	e000e100 	.word	0xe000e100

08004984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	6039      	str	r1, [r7, #0]
 800498e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004994:	2b00      	cmp	r3, #0
 8004996:	db0a      	blt.n	80049ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	b2da      	uxtb	r2, r3
 800499c:	490c      	ldr	r1, [pc, #48]	; (80049d0 <__NVIC_SetPriority+0x4c>)
 800499e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049a2:	0112      	lsls	r2, r2, #4
 80049a4:	b2d2      	uxtb	r2, r2
 80049a6:	440b      	add	r3, r1
 80049a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049ac:	e00a      	b.n	80049c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	4908      	ldr	r1, [pc, #32]	; (80049d4 <__NVIC_SetPriority+0x50>)
 80049b4:	79fb      	ldrb	r3, [r7, #7]
 80049b6:	f003 030f 	and.w	r3, r3, #15
 80049ba:	3b04      	subs	r3, #4
 80049bc:	0112      	lsls	r2, r2, #4
 80049be:	b2d2      	uxtb	r2, r2
 80049c0:	440b      	add	r3, r1
 80049c2:	761a      	strb	r2, [r3, #24]
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	e000e100 	.word	0xe000e100
 80049d4:	e000ed00 	.word	0xe000ed00

080049d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049d8:	b480      	push	{r7}
 80049da:	b089      	sub	sp, #36	; 0x24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f003 0307 	and.w	r3, r3, #7
 80049ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	f1c3 0307 	rsb	r3, r3, #7
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	bf28      	it	cs
 80049f6:	2304      	movcs	r3, #4
 80049f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	3304      	adds	r3, #4
 80049fe:	2b06      	cmp	r3, #6
 8004a00:	d902      	bls.n	8004a08 <NVIC_EncodePriority+0x30>
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	3b03      	subs	r3, #3
 8004a06:	e000      	b.n	8004a0a <NVIC_EncodePriority+0x32>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	fa02 f303 	lsl.w	r3, r2, r3
 8004a16:	43da      	mvns	r2, r3
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	401a      	ands	r2, r3
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a20:	f04f 31ff 	mov.w	r1, #4294967295
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	fa01 f303 	lsl.w	r3, r1, r3
 8004a2a:	43d9      	mvns	r1, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a30:	4313      	orrs	r3, r2
         );
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3724      	adds	r7, #36	; 0x24
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr

08004a3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a4c:	d301      	bcc.n	8004a52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e00f      	b.n	8004a72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a52:	4a0a      	ldr	r2, [pc, #40]	; (8004a7c <SysTick_Config+0x40>)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a5a:	210f      	movs	r1, #15
 8004a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a60:	f7ff ff90 	bl	8004984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a64:	4b05      	ldr	r3, [pc, #20]	; (8004a7c <SysTick_Config+0x40>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a6a:	4b04      	ldr	r3, [pc, #16]	; (8004a7c <SysTick_Config+0x40>)
 8004a6c:	2207      	movs	r2, #7
 8004a6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3708      	adds	r7, #8
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	e000e010 	.word	0xe000e010

08004a80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f7ff ff2d 	bl	80048e8 <__NVIC_SetPriorityGrouping>
}
 8004a8e:	bf00      	nop
 8004a90:	3708      	adds	r7, #8
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b086      	sub	sp, #24
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	60b9      	str	r1, [r7, #8]
 8004aa0:	607a      	str	r2, [r7, #4]
 8004aa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004aa8:	f7ff ff42 	bl	8004930 <__NVIC_GetPriorityGrouping>
 8004aac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	68b9      	ldr	r1, [r7, #8]
 8004ab2:	6978      	ldr	r0, [r7, #20]
 8004ab4:	f7ff ff90 	bl	80049d8 <NVIC_EncodePriority>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004abe:	4611      	mov	r1, r2
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f7ff ff5f 	bl	8004984 <__NVIC_SetPriority>
}
 8004ac6:	bf00      	nop
 8004ac8:	3718      	adds	r7, #24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b082      	sub	sp, #8
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004adc:	4618      	mov	r0, r3
 8004ade:	f7ff ff35 	bl	800494c <__NVIC_EnableIRQ>
}
 8004ae2:	bf00      	nop
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b082      	sub	sp, #8
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f7ff ffa2 	bl	8004a3c <SysTick_Config>
 8004af8:	4603      	mov	r3, r0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3708      	adds	r7, #8
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
	...

08004b04 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e043      	b.n	8004ba2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	461a      	mov	r2, r3
 8004b20:	4b22      	ldr	r3, [pc, #136]	; (8004bac <HAL_DMA_Init+0xa8>)
 8004b22:	4413      	add	r3, r2
 8004b24:	4a22      	ldr	r2, [pc, #136]	; (8004bb0 <HAL_DMA_Init+0xac>)
 8004b26:	fba2 2303 	umull	r2, r3, r2, r3
 8004b2a:	091b      	lsrs	r3, r3, #4
 8004b2c:	009a      	lsls	r2, r3, #2
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a1f      	ldr	r2, [pc, #124]	; (8004bb4 <HAL_DMA_Init+0xb0>)
 8004b36:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004b4e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004b52:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004b5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bc80      	pop	{r7}
 8004baa:	4770      	bx	lr
 8004bac:	bffdfff8 	.word	0xbffdfff8
 8004bb0:	cccccccd 	.word	0xcccccccd
 8004bb4:	40020000 	.word	0x40020000

08004bb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b086      	sub	sp, #24
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 8004bc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_DMA_Start_IT+0x20>
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	e04b      	b.n	8004c70 <HAL_DMA_Start_IT+0xb8>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d13a      	bne.n	8004c62 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f022 0201 	bic.w	r2, r2, #1
 8004c08:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	68b9      	ldr	r1, [r7, #8]
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f000 f9eb 	bl	8004fec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d008      	beq.n	8004c30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f042 020e 	orr.w	r2, r2, #14
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	e00f      	b.n	8004c50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0204 	bic.w	r2, r2, #4
 8004c3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f042 020a 	orr.w	r2, r2, #10
 8004c4e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0201 	orr.w	r2, r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]
 8004c60:	e005      	b.n	8004c6e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3718      	adds	r7, #24
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c80:	2300      	movs	r3, #0
 8004c82:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d008      	beq.n	8004ca2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2204      	movs	r2, #4
 8004c94:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e020      	b.n	8004ce4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 020e 	bic.w	r2, r2, #14
 8004cb0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f022 0201 	bic.w	r2, r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cca:	2101      	movs	r1, #1
 8004ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8004cd0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3714      	adds	r7, #20
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bc80      	pop	{r7}
 8004cec:	4770      	bx	lr
	...

08004cf0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d005      	beq.n	8004d14 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2204      	movs	r2, #4
 8004d0c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	73fb      	strb	r3, [r7, #15]
 8004d12:	e051      	b.n	8004db8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 020e 	bic.w	r2, r2, #14
 8004d22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f022 0201 	bic.w	r2, r2, #1
 8004d32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a22      	ldr	r2, [pc, #136]	; (8004dc4 <HAL_DMA_Abort_IT+0xd4>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d029      	beq.n	8004d92 <HAL_DMA_Abort_IT+0xa2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a21      	ldr	r2, [pc, #132]	; (8004dc8 <HAL_DMA_Abort_IT+0xd8>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d022      	beq.n	8004d8e <HAL_DMA_Abort_IT+0x9e>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a1f      	ldr	r2, [pc, #124]	; (8004dcc <HAL_DMA_Abort_IT+0xdc>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d01a      	beq.n	8004d88 <HAL_DMA_Abort_IT+0x98>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a1e      	ldr	r2, [pc, #120]	; (8004dd0 <HAL_DMA_Abort_IT+0xe0>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d012      	beq.n	8004d82 <HAL_DMA_Abort_IT+0x92>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a1c      	ldr	r2, [pc, #112]	; (8004dd4 <HAL_DMA_Abort_IT+0xe4>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d00a      	beq.n	8004d7c <HAL_DMA_Abort_IT+0x8c>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a1b      	ldr	r2, [pc, #108]	; (8004dd8 <HAL_DMA_Abort_IT+0xe8>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d102      	bne.n	8004d76 <HAL_DMA_Abort_IT+0x86>
 8004d70:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004d74:	e00e      	b.n	8004d94 <HAL_DMA_Abort_IT+0xa4>
 8004d76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d7a:	e00b      	b.n	8004d94 <HAL_DMA_Abort_IT+0xa4>
 8004d7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d80:	e008      	b.n	8004d94 <HAL_DMA_Abort_IT+0xa4>
 8004d82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d86:	e005      	b.n	8004d94 <HAL_DMA_Abort_IT+0xa4>
 8004d88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d8c:	e002      	b.n	8004d94 <HAL_DMA_Abort_IT+0xa4>
 8004d8e:	2310      	movs	r3, #16
 8004d90:	e000      	b.n	8004d94 <HAL_DMA_Abort_IT+0xa4>
 8004d92:	2301      	movs	r3, #1
 8004d94:	4a11      	ldr	r2, [pc, #68]	; (8004ddc <HAL_DMA_Abort_IT+0xec>)
 8004d96:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d003      	beq.n	8004db8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	4798      	blx	r3
    } 
  }
  return status;
 8004db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	40020008 	.word	0x40020008
 8004dc8:	4002001c 	.word	0x4002001c
 8004dcc:	40020030 	.word	0x40020030
 8004dd0:	40020044 	.word	0x40020044
 8004dd4:	40020058 	.word	0x40020058
 8004dd8:	4002006c 	.word	0x4002006c
 8004ddc:	40020000 	.word	0x40020000

08004de0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	2204      	movs	r2, #4
 8004dfe:	409a      	lsls	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	4013      	ands	r3, r2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d04f      	beq.n	8004ea8 <HAL_DMA_IRQHandler+0xc8>
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f003 0304 	and.w	r3, r3, #4
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d04a      	beq.n	8004ea8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0320 	and.w	r3, r3, #32
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d107      	bne.n	8004e30 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0204 	bic.w	r2, r2, #4
 8004e2e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a66      	ldr	r2, [pc, #408]	; (8004fd0 <HAL_DMA_IRQHandler+0x1f0>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d029      	beq.n	8004e8e <HAL_DMA_IRQHandler+0xae>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a65      	ldr	r2, [pc, #404]	; (8004fd4 <HAL_DMA_IRQHandler+0x1f4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d022      	beq.n	8004e8a <HAL_DMA_IRQHandler+0xaa>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a63      	ldr	r2, [pc, #396]	; (8004fd8 <HAL_DMA_IRQHandler+0x1f8>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d01a      	beq.n	8004e84 <HAL_DMA_IRQHandler+0xa4>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a62      	ldr	r2, [pc, #392]	; (8004fdc <HAL_DMA_IRQHandler+0x1fc>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d012      	beq.n	8004e7e <HAL_DMA_IRQHandler+0x9e>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a60      	ldr	r2, [pc, #384]	; (8004fe0 <HAL_DMA_IRQHandler+0x200>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d00a      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x98>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a5f      	ldr	r2, [pc, #380]	; (8004fe4 <HAL_DMA_IRQHandler+0x204>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d102      	bne.n	8004e72 <HAL_DMA_IRQHandler+0x92>
 8004e6c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004e70:	e00e      	b.n	8004e90 <HAL_DMA_IRQHandler+0xb0>
 8004e72:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004e76:	e00b      	b.n	8004e90 <HAL_DMA_IRQHandler+0xb0>
 8004e78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e7c:	e008      	b.n	8004e90 <HAL_DMA_IRQHandler+0xb0>
 8004e7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e82:	e005      	b.n	8004e90 <HAL_DMA_IRQHandler+0xb0>
 8004e84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e88:	e002      	b.n	8004e90 <HAL_DMA_IRQHandler+0xb0>
 8004e8a:	2340      	movs	r3, #64	; 0x40
 8004e8c:	e000      	b.n	8004e90 <HAL_DMA_IRQHandler+0xb0>
 8004e8e:	2304      	movs	r3, #4
 8004e90:	4a55      	ldr	r2, [pc, #340]	; (8004fe8 <HAL_DMA_IRQHandler+0x208>)
 8004e92:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 8094 	beq.w	8004fc6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004ea6:	e08e      	b.n	8004fc6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eac:	2202      	movs	r2, #2
 8004eae:	409a      	lsls	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d056      	beq.n	8004f66 <HAL_DMA_IRQHandler+0x186>
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d051      	beq.n	8004f66 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0320 	and.w	r3, r3, #32
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d10b      	bne.n	8004ee8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f022 020a 	bic.w	r2, r2, #10
 8004ede:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a38      	ldr	r2, [pc, #224]	; (8004fd0 <HAL_DMA_IRQHandler+0x1f0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d029      	beq.n	8004f46 <HAL_DMA_IRQHandler+0x166>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a37      	ldr	r2, [pc, #220]	; (8004fd4 <HAL_DMA_IRQHandler+0x1f4>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d022      	beq.n	8004f42 <HAL_DMA_IRQHandler+0x162>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a35      	ldr	r2, [pc, #212]	; (8004fd8 <HAL_DMA_IRQHandler+0x1f8>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d01a      	beq.n	8004f3c <HAL_DMA_IRQHandler+0x15c>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a34      	ldr	r2, [pc, #208]	; (8004fdc <HAL_DMA_IRQHandler+0x1fc>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d012      	beq.n	8004f36 <HAL_DMA_IRQHandler+0x156>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a32      	ldr	r2, [pc, #200]	; (8004fe0 <HAL_DMA_IRQHandler+0x200>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d00a      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x150>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a31      	ldr	r2, [pc, #196]	; (8004fe4 <HAL_DMA_IRQHandler+0x204>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d102      	bne.n	8004f2a <HAL_DMA_IRQHandler+0x14a>
 8004f24:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004f28:	e00e      	b.n	8004f48 <HAL_DMA_IRQHandler+0x168>
 8004f2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f2e:	e00b      	b.n	8004f48 <HAL_DMA_IRQHandler+0x168>
 8004f30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f34:	e008      	b.n	8004f48 <HAL_DMA_IRQHandler+0x168>
 8004f36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f3a:	e005      	b.n	8004f48 <HAL_DMA_IRQHandler+0x168>
 8004f3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f40:	e002      	b.n	8004f48 <HAL_DMA_IRQHandler+0x168>
 8004f42:	2320      	movs	r3, #32
 8004f44:	e000      	b.n	8004f48 <HAL_DMA_IRQHandler+0x168>
 8004f46:	2302      	movs	r3, #2
 8004f48:	4a27      	ldr	r2, [pc, #156]	; (8004fe8 <HAL_DMA_IRQHandler+0x208>)
 8004f4a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d034      	beq.n	8004fc6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004f64:	e02f      	b.n	8004fc6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6a:	2208      	movs	r2, #8
 8004f6c:	409a      	lsls	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	4013      	ands	r3, r2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d028      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x1e8>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f003 0308 	and.w	r3, r3, #8
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d023      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f022 020e 	bic.w	r2, r2, #14
 8004f8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f98:	2101      	movs	r1, #1
 8004f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f9e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d004      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	4798      	blx	r3
    }
  }
  return;
 8004fc6:	bf00      	nop
 8004fc8:	bf00      	nop
}
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40020008 	.word	0x40020008
 8004fd4:	4002001c 	.word	0x4002001c
 8004fd8:	40020030 	.word	0x40020030
 8004fdc:	40020044 	.word	0x40020044
 8004fe0:	40020058 	.word	0x40020058
 8004fe4:	4002006c 	.word	0x4002006c
 8004fe8:	40020000 	.word	0x40020000

08004fec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
 8004ff8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005002:	2101      	movs	r1, #1
 8005004:	fa01 f202 	lsl.w	r2, r1, r2
 8005008:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	2b10      	cmp	r3, #16
 8005018:	d108      	bne.n	800502c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800502a:	e007      	b.n	800503c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68ba      	ldr	r2, [r7, #8]
 8005032:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	60da      	str	r2, [r3, #12]
}
 800503c:	bf00      	nop
 800503e:	3714      	adds	r7, #20
 8005040:	46bd      	mov	sp, r7
 8005042:	bc80      	pop	{r7}
 8005044:	4770      	bx	lr
	...

08005048 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800504a:	b087      	sub	sp, #28
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800505a:	2300      	movs	r3, #0
 800505c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800505e:	2300      	movs	r3, #0
 8005060:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005062:	4b2f      	ldr	r3, [pc, #188]	; (8005120 <HAL_FLASH_Program+0xd8>)
 8005064:	7e1b      	ldrb	r3, [r3, #24]
 8005066:	2b01      	cmp	r3, #1
 8005068:	d101      	bne.n	800506e <HAL_FLASH_Program+0x26>
 800506a:	2302      	movs	r3, #2
 800506c:	e054      	b.n	8005118 <HAL_FLASH_Program+0xd0>
 800506e:	4b2c      	ldr	r3, [pc, #176]	; (8005120 <HAL_FLASH_Program+0xd8>)
 8005070:	2201      	movs	r2, #1
 8005072:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005074:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005078:	f000 f8a8 	bl	80051cc <FLASH_WaitForLastOperation>
 800507c:	4603      	mov	r3, r0
 800507e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8005080:	7dfb      	ldrb	r3, [r7, #23]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d144      	bne.n	8005110 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d102      	bne.n	8005092 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800508c:	2301      	movs	r3, #1
 800508e:	757b      	strb	r3, [r7, #21]
 8005090:	e007      	b.n	80050a2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2b02      	cmp	r3, #2
 8005096:	d102      	bne.n	800509e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8005098:	2302      	movs	r3, #2
 800509a:	757b      	strb	r3, [r7, #21]
 800509c:	e001      	b.n	80050a2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800509e:	2304      	movs	r3, #4
 80050a0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80050a2:	2300      	movs	r3, #0
 80050a4:	75bb      	strb	r3, [r7, #22]
 80050a6:	e02d      	b.n	8005104 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80050a8:	7dbb      	ldrb	r3, [r7, #22]
 80050aa:	005a      	lsls	r2, r3, #1
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	eb02 0c03 	add.w	ip, r2, r3
 80050b2:	7dbb      	ldrb	r3, [r7, #22]
 80050b4:	0119      	lsls	r1, r3, #4
 80050b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050ba:	f1c1 0620 	rsb	r6, r1, #32
 80050be:	f1a1 0020 	sub.w	r0, r1, #32
 80050c2:	fa22 f401 	lsr.w	r4, r2, r1
 80050c6:	fa03 f606 	lsl.w	r6, r3, r6
 80050ca:	4334      	orrs	r4, r6
 80050cc:	fa23 f000 	lsr.w	r0, r3, r0
 80050d0:	4304      	orrs	r4, r0
 80050d2:	fa23 f501 	lsr.w	r5, r3, r1
 80050d6:	b2a3      	uxth	r3, r4
 80050d8:	4619      	mov	r1, r3
 80050da:	4660      	mov	r0, ip
 80050dc:	f000 f85a 	bl	8005194 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80050e0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80050e4:	f000 f872 	bl	80051cc <FLASH_WaitForLastOperation>
 80050e8:	4603      	mov	r3, r0
 80050ea:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80050ec:	4b0d      	ldr	r3, [pc, #52]	; (8005124 <HAL_FLASH_Program+0xdc>)
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	4a0c      	ldr	r2, [pc, #48]	; (8005124 <HAL_FLASH_Program+0xdc>)
 80050f2:	f023 0301 	bic.w	r3, r3, #1
 80050f6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80050f8:	7dfb      	ldrb	r3, [r7, #23]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d107      	bne.n	800510e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80050fe:	7dbb      	ldrb	r3, [r7, #22]
 8005100:	3301      	adds	r3, #1
 8005102:	75bb      	strb	r3, [r7, #22]
 8005104:	7dba      	ldrb	r2, [r7, #22]
 8005106:	7d7b      	ldrb	r3, [r7, #21]
 8005108:	429a      	cmp	r2, r3
 800510a:	d3cd      	bcc.n	80050a8 <HAL_FLASH_Program+0x60>
 800510c:	e000      	b.n	8005110 <HAL_FLASH_Program+0xc8>
      {
        break;
 800510e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005110:	4b03      	ldr	r3, [pc, #12]	; (8005120 <HAL_FLASH_Program+0xd8>)
 8005112:	2200      	movs	r2, #0
 8005114:	761a      	strb	r2, [r3, #24]

  return status;
 8005116:	7dfb      	ldrb	r3, [r7, #23]
}
 8005118:	4618      	mov	r0, r3
 800511a:	371c      	adds	r7, #28
 800511c:	46bd      	mov	sp, r7
 800511e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005120:	20000bd0 	.word	0x20000bd0
 8005124:	40022000 	.word	0x40022000

08005128 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005132:	4b0d      	ldr	r3, [pc, #52]	; (8005168 <HAL_FLASH_Unlock+0x40>)
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00d      	beq.n	800515a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800513e:	4b0a      	ldr	r3, [pc, #40]	; (8005168 <HAL_FLASH_Unlock+0x40>)
 8005140:	4a0a      	ldr	r2, [pc, #40]	; (800516c <HAL_FLASH_Unlock+0x44>)
 8005142:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005144:	4b08      	ldr	r3, [pc, #32]	; (8005168 <HAL_FLASH_Unlock+0x40>)
 8005146:	4a0a      	ldr	r2, [pc, #40]	; (8005170 <HAL_FLASH_Unlock+0x48>)
 8005148:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800514a:	4b07      	ldr	r3, [pc, #28]	; (8005168 <HAL_FLASH_Unlock+0x40>)
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800515a:	79fb      	ldrb	r3, [r7, #7]
}
 800515c:	4618      	mov	r0, r3
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	40022000 	.word	0x40022000
 800516c:	45670123 	.word	0x45670123
 8005170:	cdef89ab 	.word	0xcdef89ab

08005174 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005174:	b480      	push	{r7}
 8005176:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005178:	4b05      	ldr	r3, [pc, #20]	; (8005190 <HAL_FLASH_Lock+0x1c>)
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	4a04      	ldr	r2, [pc, #16]	; (8005190 <HAL_FLASH_Lock+0x1c>)
 800517e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005182:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	46bd      	mov	sp, r7
 800518a:	bc80      	pop	{r7}
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40022000 	.word	0x40022000

08005194 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	460b      	mov	r3, r1
 800519e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80051a0:	4b08      	ldr	r3, [pc, #32]	; (80051c4 <FLASH_Program_HalfWord+0x30>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80051a6:	4b08      	ldr	r3, [pc, #32]	; (80051c8 <FLASH_Program_HalfWord+0x34>)
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	4a07      	ldr	r2, [pc, #28]	; (80051c8 <FLASH_Program_HalfWord+0x34>)
 80051ac:	f043 0301 	orr.w	r3, r3, #1
 80051b0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	887a      	ldrh	r2, [r7, #2]
 80051b6:	801a      	strh	r2, [r3, #0]
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	bc80      	pop	{r7}
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	20000bd0 	.word	0x20000bd0
 80051c8:	40022000 	.word	0x40022000

080051cc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80051d4:	f7fe fec2 	bl	8003f5c <HAL_GetTick>
 80051d8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80051da:	e010      	b.n	80051fe <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e2:	d00c      	beq.n	80051fe <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d007      	beq.n	80051fa <FLASH_WaitForLastOperation+0x2e>
 80051ea:	f7fe feb7 	bl	8003f5c <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d201      	bcs.n	80051fe <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e025      	b.n	800524a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80051fe:	4b15      	ldr	r3, [pc, #84]	; (8005254 <FLASH_WaitForLastOperation+0x88>)
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1e8      	bne.n	80051dc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800520a:	4b12      	ldr	r3, [pc, #72]	; (8005254 <FLASH_WaitForLastOperation+0x88>)
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f003 0320 	and.w	r3, r3, #32
 8005212:	2b00      	cmp	r3, #0
 8005214:	d002      	beq.n	800521c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005216:	4b0f      	ldr	r3, [pc, #60]	; (8005254 <FLASH_WaitForLastOperation+0x88>)
 8005218:	2220      	movs	r2, #32
 800521a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800521c:	4b0d      	ldr	r3, [pc, #52]	; (8005254 <FLASH_WaitForLastOperation+0x88>)
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	f003 0310 	and.w	r3, r3, #16
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10b      	bne.n	8005240 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8005228:	4b0a      	ldr	r3, [pc, #40]	; (8005254 <FLASH_WaitForLastOperation+0x88>)
 800522a:	69db      	ldr	r3, [r3, #28]
 800522c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005230:	2b00      	cmp	r3, #0
 8005232:	d105      	bne.n	8005240 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005234:	4b07      	ldr	r3, [pc, #28]	; (8005254 <FLASH_WaitForLastOperation+0x88>)
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800523c:	2b00      	cmp	r3, #0
 800523e:	d003      	beq.n	8005248 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005240:	f000 f80a 	bl	8005258 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e000      	b.n	800524a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	40022000 	.word	0x40022000

08005258 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800525e:	2300      	movs	r3, #0
 8005260:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005262:	4b23      	ldr	r3, [pc, #140]	; (80052f0 <FLASH_SetErrorCode+0x98>)
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	f003 0310 	and.w	r3, r3, #16
 800526a:	2b00      	cmp	r3, #0
 800526c:	d009      	beq.n	8005282 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800526e:	4b21      	ldr	r3, [pc, #132]	; (80052f4 <FLASH_SetErrorCode+0x9c>)
 8005270:	69db      	ldr	r3, [r3, #28]
 8005272:	f043 0302 	orr.w	r3, r3, #2
 8005276:	4a1f      	ldr	r2, [pc, #124]	; (80052f4 <FLASH_SetErrorCode+0x9c>)
 8005278:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f043 0310 	orr.w	r3, r3, #16
 8005280:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005282:	4b1b      	ldr	r3, [pc, #108]	; (80052f0 <FLASH_SetErrorCode+0x98>)
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b00      	cmp	r3, #0
 800528c:	d009      	beq.n	80052a2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800528e:	4b19      	ldr	r3, [pc, #100]	; (80052f4 <FLASH_SetErrorCode+0x9c>)
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	f043 0301 	orr.w	r3, r3, #1
 8005296:	4a17      	ldr	r2, [pc, #92]	; (80052f4 <FLASH_SetErrorCode+0x9c>)
 8005298:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f043 0304 	orr.w	r3, r3, #4
 80052a0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80052a2:	4b13      	ldr	r3, [pc, #76]	; (80052f0 <FLASH_SetErrorCode+0x98>)
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00b      	beq.n	80052c6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80052ae:	4b11      	ldr	r3, [pc, #68]	; (80052f4 <FLASH_SetErrorCode+0x9c>)
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	f043 0304 	orr.w	r3, r3, #4
 80052b6:	4a0f      	ldr	r2, [pc, #60]	; (80052f4 <FLASH_SetErrorCode+0x9c>)
 80052b8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80052ba:	4b0d      	ldr	r3, [pc, #52]	; (80052f0 <FLASH_SetErrorCode+0x98>)
 80052bc:	69db      	ldr	r3, [r3, #28]
 80052be:	4a0c      	ldr	r2, [pc, #48]	; (80052f0 <FLASH_SetErrorCode+0x98>)
 80052c0:	f023 0301 	bic.w	r3, r3, #1
 80052c4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f240 1201 	movw	r2, #257	; 0x101
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d106      	bne.n	80052de <FLASH_SetErrorCode+0x86>
 80052d0:	4b07      	ldr	r3, [pc, #28]	; (80052f0 <FLASH_SetErrorCode+0x98>)
 80052d2:	69db      	ldr	r3, [r3, #28]
 80052d4:	4a06      	ldr	r2, [pc, #24]	; (80052f0 <FLASH_SetErrorCode+0x98>)
 80052d6:	f023 0301 	bic.w	r3, r3, #1
 80052da:	61d3      	str	r3, [r2, #28]
}  
 80052dc:	e002      	b.n	80052e4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80052de:	4a04      	ldr	r2, [pc, #16]	; (80052f0 <FLASH_SetErrorCode+0x98>)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	60d3      	str	r3, [r2, #12]
}  
 80052e4:	bf00      	nop
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bc80      	pop	{r7}
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	40022000 	.word	0x40022000
 80052f4:	20000bd0 	.word	0x20000bd0

080052f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b08b      	sub	sp, #44	; 0x2c
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005302:	2300      	movs	r3, #0
 8005304:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005306:	2300      	movs	r3, #0
 8005308:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800530a:	e169      	b.n	80055e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800530c:	2201      	movs	r2, #1
 800530e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005310:	fa02 f303 	lsl.w	r3, r2, r3
 8005314:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	69fa      	ldr	r2, [r7, #28]
 800531c:	4013      	ands	r3, r2
 800531e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005320:	69ba      	ldr	r2, [r7, #24]
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	429a      	cmp	r2, r3
 8005326:	f040 8158 	bne.w	80055da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4a9a      	ldr	r2, [pc, #616]	; (8005598 <HAL_GPIO_Init+0x2a0>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d05e      	beq.n	80053f2 <HAL_GPIO_Init+0xfa>
 8005334:	4a98      	ldr	r2, [pc, #608]	; (8005598 <HAL_GPIO_Init+0x2a0>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d875      	bhi.n	8005426 <HAL_GPIO_Init+0x12e>
 800533a:	4a98      	ldr	r2, [pc, #608]	; (800559c <HAL_GPIO_Init+0x2a4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d058      	beq.n	80053f2 <HAL_GPIO_Init+0xfa>
 8005340:	4a96      	ldr	r2, [pc, #600]	; (800559c <HAL_GPIO_Init+0x2a4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d86f      	bhi.n	8005426 <HAL_GPIO_Init+0x12e>
 8005346:	4a96      	ldr	r2, [pc, #600]	; (80055a0 <HAL_GPIO_Init+0x2a8>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d052      	beq.n	80053f2 <HAL_GPIO_Init+0xfa>
 800534c:	4a94      	ldr	r2, [pc, #592]	; (80055a0 <HAL_GPIO_Init+0x2a8>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d869      	bhi.n	8005426 <HAL_GPIO_Init+0x12e>
 8005352:	4a94      	ldr	r2, [pc, #592]	; (80055a4 <HAL_GPIO_Init+0x2ac>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d04c      	beq.n	80053f2 <HAL_GPIO_Init+0xfa>
 8005358:	4a92      	ldr	r2, [pc, #584]	; (80055a4 <HAL_GPIO_Init+0x2ac>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d863      	bhi.n	8005426 <HAL_GPIO_Init+0x12e>
 800535e:	4a92      	ldr	r2, [pc, #584]	; (80055a8 <HAL_GPIO_Init+0x2b0>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d046      	beq.n	80053f2 <HAL_GPIO_Init+0xfa>
 8005364:	4a90      	ldr	r2, [pc, #576]	; (80055a8 <HAL_GPIO_Init+0x2b0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d85d      	bhi.n	8005426 <HAL_GPIO_Init+0x12e>
 800536a:	2b12      	cmp	r3, #18
 800536c:	d82a      	bhi.n	80053c4 <HAL_GPIO_Init+0xcc>
 800536e:	2b12      	cmp	r3, #18
 8005370:	d859      	bhi.n	8005426 <HAL_GPIO_Init+0x12e>
 8005372:	a201      	add	r2, pc, #4	; (adr r2, 8005378 <HAL_GPIO_Init+0x80>)
 8005374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005378:	080053f3 	.word	0x080053f3
 800537c:	080053cd 	.word	0x080053cd
 8005380:	080053df 	.word	0x080053df
 8005384:	08005421 	.word	0x08005421
 8005388:	08005427 	.word	0x08005427
 800538c:	08005427 	.word	0x08005427
 8005390:	08005427 	.word	0x08005427
 8005394:	08005427 	.word	0x08005427
 8005398:	08005427 	.word	0x08005427
 800539c:	08005427 	.word	0x08005427
 80053a0:	08005427 	.word	0x08005427
 80053a4:	08005427 	.word	0x08005427
 80053a8:	08005427 	.word	0x08005427
 80053ac:	08005427 	.word	0x08005427
 80053b0:	08005427 	.word	0x08005427
 80053b4:	08005427 	.word	0x08005427
 80053b8:	08005427 	.word	0x08005427
 80053bc:	080053d5 	.word	0x080053d5
 80053c0:	080053e9 	.word	0x080053e9
 80053c4:	4a79      	ldr	r2, [pc, #484]	; (80055ac <HAL_GPIO_Init+0x2b4>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d013      	beq.n	80053f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80053ca:	e02c      	b.n	8005426 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	623b      	str	r3, [r7, #32]
          break;
 80053d2:	e029      	b.n	8005428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	3304      	adds	r3, #4
 80053da:	623b      	str	r3, [r7, #32]
          break;
 80053dc:	e024      	b.n	8005428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	3308      	adds	r3, #8
 80053e4:	623b      	str	r3, [r7, #32]
          break;
 80053e6:	e01f      	b.n	8005428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	330c      	adds	r3, #12
 80053ee:	623b      	str	r3, [r7, #32]
          break;
 80053f0:	e01a      	b.n	8005428 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d102      	bne.n	8005400 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80053fa:	2304      	movs	r3, #4
 80053fc:	623b      	str	r3, [r7, #32]
          break;
 80053fe:	e013      	b.n	8005428 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d105      	bne.n	8005414 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005408:	2308      	movs	r3, #8
 800540a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	69fa      	ldr	r2, [r7, #28]
 8005410:	611a      	str	r2, [r3, #16]
          break;
 8005412:	e009      	b.n	8005428 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005414:	2308      	movs	r3, #8
 8005416:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	69fa      	ldr	r2, [r7, #28]
 800541c:	615a      	str	r2, [r3, #20]
          break;
 800541e:	e003      	b.n	8005428 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005420:	2300      	movs	r3, #0
 8005422:	623b      	str	r3, [r7, #32]
          break;
 8005424:	e000      	b.n	8005428 <HAL_GPIO_Init+0x130>
          break;
 8005426:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	2bff      	cmp	r3, #255	; 0xff
 800542c:	d801      	bhi.n	8005432 <HAL_GPIO_Init+0x13a>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	e001      	b.n	8005436 <HAL_GPIO_Init+0x13e>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	3304      	adds	r3, #4
 8005436:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	2bff      	cmp	r3, #255	; 0xff
 800543c:	d802      	bhi.n	8005444 <HAL_GPIO_Init+0x14c>
 800543e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	e002      	b.n	800544a <HAL_GPIO_Init+0x152>
 8005444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005446:	3b08      	subs	r3, #8
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	210f      	movs	r1, #15
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	fa01 f303 	lsl.w	r3, r1, r3
 8005458:	43db      	mvns	r3, r3
 800545a:	401a      	ands	r2, r3
 800545c:	6a39      	ldr	r1, [r7, #32]
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	fa01 f303 	lsl.w	r3, r1, r3
 8005464:	431a      	orrs	r2, r3
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 80b1 	beq.w	80055da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005478:	4b4d      	ldr	r3, [pc, #308]	; (80055b0 <HAL_GPIO_Init+0x2b8>)
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	4a4c      	ldr	r2, [pc, #304]	; (80055b0 <HAL_GPIO_Init+0x2b8>)
 800547e:	f043 0301 	orr.w	r3, r3, #1
 8005482:	6193      	str	r3, [r2, #24]
 8005484:	4b4a      	ldr	r3, [pc, #296]	; (80055b0 <HAL_GPIO_Init+0x2b8>)
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	60bb      	str	r3, [r7, #8]
 800548e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005490:	4a48      	ldr	r2, [pc, #288]	; (80055b4 <HAL_GPIO_Init+0x2bc>)
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	089b      	lsrs	r3, r3, #2
 8005496:	3302      	adds	r3, #2
 8005498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800549c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800549e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a0:	f003 0303 	and.w	r3, r3, #3
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	220f      	movs	r2, #15
 80054a8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ac:	43db      	mvns	r3, r3
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	4013      	ands	r3, r2
 80054b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a40      	ldr	r2, [pc, #256]	; (80055b8 <HAL_GPIO_Init+0x2c0>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d013      	beq.n	80054e4 <HAL_GPIO_Init+0x1ec>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a3f      	ldr	r2, [pc, #252]	; (80055bc <HAL_GPIO_Init+0x2c4>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d00d      	beq.n	80054e0 <HAL_GPIO_Init+0x1e8>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a3e      	ldr	r2, [pc, #248]	; (80055c0 <HAL_GPIO_Init+0x2c8>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d007      	beq.n	80054dc <HAL_GPIO_Init+0x1e4>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a3d      	ldr	r2, [pc, #244]	; (80055c4 <HAL_GPIO_Init+0x2cc>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d101      	bne.n	80054d8 <HAL_GPIO_Init+0x1e0>
 80054d4:	2303      	movs	r3, #3
 80054d6:	e006      	b.n	80054e6 <HAL_GPIO_Init+0x1ee>
 80054d8:	2304      	movs	r3, #4
 80054da:	e004      	b.n	80054e6 <HAL_GPIO_Init+0x1ee>
 80054dc:	2302      	movs	r3, #2
 80054de:	e002      	b.n	80054e6 <HAL_GPIO_Init+0x1ee>
 80054e0:	2301      	movs	r3, #1
 80054e2:	e000      	b.n	80054e6 <HAL_GPIO_Init+0x1ee>
 80054e4:	2300      	movs	r3, #0
 80054e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054e8:	f002 0203 	and.w	r2, r2, #3
 80054ec:	0092      	lsls	r2, r2, #2
 80054ee:	4093      	lsls	r3, r2
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80054f6:	492f      	ldr	r1, [pc, #188]	; (80055b4 <HAL_GPIO_Init+0x2bc>)
 80054f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fa:	089b      	lsrs	r3, r3, #2
 80054fc:	3302      	adds	r3, #2
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d006      	beq.n	800551e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005510:	4b2d      	ldr	r3, [pc, #180]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005512:	689a      	ldr	r2, [r3, #8]
 8005514:	492c      	ldr	r1, [pc, #176]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	4313      	orrs	r3, r2
 800551a:	608b      	str	r3, [r1, #8]
 800551c:	e006      	b.n	800552c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800551e:	4b2a      	ldr	r3, [pc, #168]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005520:	689a      	ldr	r2, [r3, #8]
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	43db      	mvns	r3, r3
 8005526:	4928      	ldr	r1, [pc, #160]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005528:	4013      	ands	r3, r2
 800552a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d006      	beq.n	8005546 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005538:	4b23      	ldr	r3, [pc, #140]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 800553a:	68da      	ldr	r2, [r3, #12]
 800553c:	4922      	ldr	r1, [pc, #136]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	4313      	orrs	r3, r2
 8005542:	60cb      	str	r3, [r1, #12]
 8005544:	e006      	b.n	8005554 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005546:	4b20      	ldr	r3, [pc, #128]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005548:	68da      	ldr	r2, [r3, #12]
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	43db      	mvns	r3, r3
 800554e:	491e      	ldr	r1, [pc, #120]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005550:	4013      	ands	r3, r2
 8005552:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d006      	beq.n	800556e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005560:	4b19      	ldr	r3, [pc, #100]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	4918      	ldr	r1, [pc, #96]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	4313      	orrs	r3, r2
 800556a:	604b      	str	r3, [r1, #4]
 800556c:	e006      	b.n	800557c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800556e:	4b16      	ldr	r3, [pc, #88]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005570:	685a      	ldr	r2, [r3, #4]
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	43db      	mvns	r3, r3
 8005576:	4914      	ldr	r1, [pc, #80]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 8005578:	4013      	ands	r3, r2
 800557a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d021      	beq.n	80055cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005588:	4b0f      	ldr	r3, [pc, #60]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	490e      	ldr	r1, [pc, #56]	; (80055c8 <HAL_GPIO_Init+0x2d0>)
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	4313      	orrs	r3, r2
 8005592:	600b      	str	r3, [r1, #0]
 8005594:	e021      	b.n	80055da <HAL_GPIO_Init+0x2e2>
 8005596:	bf00      	nop
 8005598:	10320000 	.word	0x10320000
 800559c:	10310000 	.word	0x10310000
 80055a0:	10220000 	.word	0x10220000
 80055a4:	10210000 	.word	0x10210000
 80055a8:	10120000 	.word	0x10120000
 80055ac:	10110000 	.word	0x10110000
 80055b0:	40021000 	.word	0x40021000
 80055b4:	40010000 	.word	0x40010000
 80055b8:	40010800 	.word	0x40010800
 80055bc:	40010c00 	.word	0x40010c00
 80055c0:	40011000 	.word	0x40011000
 80055c4:	40011400 	.word	0x40011400
 80055c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80055cc:	4b0b      	ldr	r3, [pc, #44]	; (80055fc <HAL_GPIO_Init+0x304>)
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	43db      	mvns	r3, r3
 80055d4:	4909      	ldr	r1, [pc, #36]	; (80055fc <HAL_GPIO_Init+0x304>)
 80055d6:	4013      	ands	r3, r2
 80055d8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80055da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055dc:	3301      	adds	r3, #1
 80055de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e6:	fa22 f303 	lsr.w	r3, r2, r3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f47f ae8e 	bne.w	800530c <HAL_GPIO_Init+0x14>
  }
}
 80055f0:	bf00      	nop
 80055f2:	bf00      	nop
 80055f4:	372c      	adds	r7, #44	; 0x2c
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bc80      	pop	{r7}
 80055fa:	4770      	bx	lr
 80055fc:	40010400 	.word	0x40010400

08005600 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	460b      	mov	r3, r1
 800560a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	887b      	ldrh	r3, [r7, #2]
 8005612:	4013      	ands	r3, r2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005618:	2301      	movs	r3, #1
 800561a:	73fb      	strb	r3, [r7, #15]
 800561c:	e001      	b.n	8005622 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800561e:	2300      	movs	r3, #0
 8005620:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005622:	7bfb      	ldrb	r3, [r7, #15]
}
 8005624:	4618      	mov	r0, r3
 8005626:	3714      	adds	r7, #20
 8005628:	46bd      	mov	sp, r7
 800562a:	bc80      	pop	{r7}
 800562c:	4770      	bx	lr

0800562e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800562e:	b480      	push	{r7}
 8005630:	b083      	sub	sp, #12
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
 8005636:	460b      	mov	r3, r1
 8005638:	807b      	strh	r3, [r7, #2]
 800563a:	4613      	mov	r3, r2
 800563c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800563e:	787b      	ldrb	r3, [r7, #1]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d003      	beq.n	800564c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005644:	887a      	ldrh	r2, [r7, #2]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800564a:	e003      	b.n	8005654 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800564c:	887b      	ldrh	r3, [r7, #2]
 800564e:	041a      	lsls	r2, r3, #16
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	611a      	str	r2, [r3, #16]
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	bc80      	pop	{r7}
 800565c:	4770      	bx	lr
	...

08005660 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
 8005666:	4603      	mov	r3, r0
 8005668:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800566a:	4b08      	ldr	r3, [pc, #32]	; (800568c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800566c:	695a      	ldr	r2, [r3, #20]
 800566e:	88fb      	ldrh	r3, [r7, #6]
 8005670:	4013      	ands	r3, r2
 8005672:	2b00      	cmp	r3, #0
 8005674:	d006      	beq.n	8005684 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005676:	4a05      	ldr	r2, [pc, #20]	; (800568c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005678:	88fb      	ldrh	r3, [r7, #6]
 800567a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800567c:	88fb      	ldrh	r3, [r7, #6]
 800567e:	4618      	mov	r0, r3
 8005680:	f7fd fa36 	bl	8002af0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005684:	bf00      	nop
 8005686:	3708      	adds	r7, #8
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	40010400 	.word	0x40010400

08005690 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e034      	b.n	800570c <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80056aa:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f245 5255 	movw	r2, #21845	; 0x5555
 80056b4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6852      	ldr	r2, [r2, #4]
 80056be:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6892      	ldr	r2, [r2, #8]
 80056c8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80056ca:	f7fe fc47 	bl	8003f5c <HAL_GetTick>
 80056ce:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80056d0:	e00f      	b.n	80056f2 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80056d2:	f7fe fc43 	bl	8003f5c <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b27      	cmp	r3, #39	; 0x27
 80056de:	d908      	bls.n	80056f2 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d001      	beq.n	80056f2 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e00c      	b.n	800570c <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f003 0303 	and.w	r3, r3, #3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1e8      	bne.n	80056d2 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005708:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005724:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	bc80      	pop	{r7}
 8005730:	4770      	bx	lr
	...

08005734 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b086      	sub	sp, #24
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e272      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 8087 	beq.w	8005862 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005754:	4b92      	ldr	r3, [pc, #584]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f003 030c 	and.w	r3, r3, #12
 800575c:	2b04      	cmp	r3, #4
 800575e:	d00c      	beq.n	800577a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005760:	4b8f      	ldr	r3, [pc, #572]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f003 030c 	and.w	r3, r3, #12
 8005768:	2b08      	cmp	r3, #8
 800576a:	d112      	bne.n	8005792 <HAL_RCC_OscConfig+0x5e>
 800576c:	4b8c      	ldr	r3, [pc, #560]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005778:	d10b      	bne.n	8005792 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800577a:	4b89      	ldr	r3, [pc, #548]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d06c      	beq.n	8005860 <HAL_RCC_OscConfig+0x12c>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d168      	bne.n	8005860 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e24c      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800579a:	d106      	bne.n	80057aa <HAL_RCC_OscConfig+0x76>
 800579c:	4b80      	ldr	r3, [pc, #512]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a7f      	ldr	r2, [pc, #508]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057a6:	6013      	str	r3, [r2, #0]
 80057a8:	e02e      	b.n	8005808 <HAL_RCC_OscConfig+0xd4>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10c      	bne.n	80057cc <HAL_RCC_OscConfig+0x98>
 80057b2:	4b7b      	ldr	r3, [pc, #492]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a7a      	ldr	r2, [pc, #488]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057bc:	6013      	str	r3, [r2, #0]
 80057be:	4b78      	ldr	r3, [pc, #480]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a77      	ldr	r2, [pc, #476]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057c8:	6013      	str	r3, [r2, #0]
 80057ca:	e01d      	b.n	8005808 <HAL_RCC_OscConfig+0xd4>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80057d4:	d10c      	bne.n	80057f0 <HAL_RCC_OscConfig+0xbc>
 80057d6:	4b72      	ldr	r3, [pc, #456]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a71      	ldr	r2, [pc, #452]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	4b6f      	ldr	r3, [pc, #444]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a6e      	ldr	r2, [pc, #440]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057ec:	6013      	str	r3, [r2, #0]
 80057ee:	e00b      	b.n	8005808 <HAL_RCC_OscConfig+0xd4>
 80057f0:	4b6b      	ldr	r3, [pc, #428]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a6a      	ldr	r2, [pc, #424]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057fa:	6013      	str	r3, [r2, #0]
 80057fc:	4b68      	ldr	r3, [pc, #416]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a67      	ldr	r2, [pc, #412]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 8005802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005806:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d013      	beq.n	8005838 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005810:	f7fe fba4 	bl	8003f5c <HAL_GetTick>
 8005814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005816:	e008      	b.n	800582a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005818:	f7fe fba0 	bl	8003f5c <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	2b64      	cmp	r3, #100	; 0x64
 8005824:	d901      	bls.n	800582a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e200      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800582a:	4b5d      	ldr	r3, [pc, #372]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d0f0      	beq.n	8005818 <HAL_RCC_OscConfig+0xe4>
 8005836:	e014      	b.n	8005862 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005838:	f7fe fb90 	bl	8003f5c <HAL_GetTick>
 800583c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800583e:	e008      	b.n	8005852 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005840:	f7fe fb8c 	bl	8003f5c <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b64      	cmp	r3, #100	; 0x64
 800584c:	d901      	bls.n	8005852 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e1ec      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005852:	4b53      	ldr	r3, [pc, #332]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1f0      	bne.n	8005840 <HAL_RCC_OscConfig+0x10c>
 800585e:	e000      	b.n	8005862 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005860:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	2b00      	cmp	r3, #0
 800586c:	d063      	beq.n	8005936 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800586e:	4b4c      	ldr	r3, [pc, #304]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f003 030c 	and.w	r3, r3, #12
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00b      	beq.n	8005892 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800587a:	4b49      	ldr	r3, [pc, #292]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f003 030c 	and.w	r3, r3, #12
 8005882:	2b08      	cmp	r3, #8
 8005884:	d11c      	bne.n	80058c0 <HAL_RCC_OscConfig+0x18c>
 8005886:	4b46      	ldr	r3, [pc, #280]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800588e:	2b00      	cmp	r3, #0
 8005890:	d116      	bne.n	80058c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005892:	4b43      	ldr	r3, [pc, #268]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d005      	beq.n	80058aa <HAL_RCC_OscConfig+0x176>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d001      	beq.n	80058aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e1c0      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058aa:	4b3d      	ldr	r3, [pc, #244]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	00db      	lsls	r3, r3, #3
 80058b8:	4939      	ldr	r1, [pc, #228]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058be:	e03a      	b.n	8005936 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d020      	beq.n	800590a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058c8:	4b36      	ldr	r3, [pc, #216]	; (80059a4 <HAL_RCC_OscConfig+0x270>)
 80058ca:	2201      	movs	r2, #1
 80058cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ce:	f7fe fb45 	bl	8003f5c <HAL_GetTick>
 80058d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058d4:	e008      	b.n	80058e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058d6:	f7fe fb41 	bl	8003f5c <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d901      	bls.n	80058e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e1a1      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058e8:	4b2d      	ldr	r3, [pc, #180]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0302 	and.w	r3, r3, #2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d0f0      	beq.n	80058d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f4:	4b2a      	ldr	r3, [pc, #168]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	00db      	lsls	r3, r3, #3
 8005902:	4927      	ldr	r1, [pc, #156]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 8005904:	4313      	orrs	r3, r2
 8005906:	600b      	str	r3, [r1, #0]
 8005908:	e015      	b.n	8005936 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800590a:	4b26      	ldr	r3, [pc, #152]	; (80059a4 <HAL_RCC_OscConfig+0x270>)
 800590c:	2200      	movs	r2, #0
 800590e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005910:	f7fe fb24 	bl	8003f5c <HAL_GetTick>
 8005914:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005916:	e008      	b.n	800592a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005918:	f7fe fb20 	bl	8003f5c <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	2b02      	cmp	r3, #2
 8005924:	d901      	bls.n	800592a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e180      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800592a:	4b1d      	ldr	r3, [pc, #116]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	2b00      	cmp	r3, #0
 8005934:	d1f0      	bne.n	8005918 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0308 	and.w	r3, r3, #8
 800593e:	2b00      	cmp	r3, #0
 8005940:	d03a      	beq.n	80059b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	699b      	ldr	r3, [r3, #24]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d019      	beq.n	800597e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800594a:	4b17      	ldr	r3, [pc, #92]	; (80059a8 <HAL_RCC_OscConfig+0x274>)
 800594c:	2201      	movs	r2, #1
 800594e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005950:	f7fe fb04 	bl	8003f5c <HAL_GetTick>
 8005954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005956:	e008      	b.n	800596a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005958:	f7fe fb00 	bl	8003f5c <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b02      	cmp	r3, #2
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e160      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800596a:	4b0d      	ldr	r3, [pc, #52]	; (80059a0 <HAL_RCC_OscConfig+0x26c>)
 800596c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d0f0      	beq.n	8005958 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005976:	2001      	movs	r0, #1
 8005978:	f000 face 	bl	8005f18 <RCC_Delay>
 800597c:	e01c      	b.n	80059b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800597e:	4b0a      	ldr	r3, [pc, #40]	; (80059a8 <HAL_RCC_OscConfig+0x274>)
 8005980:	2200      	movs	r2, #0
 8005982:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005984:	f7fe faea 	bl	8003f5c <HAL_GetTick>
 8005988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800598a:	e00f      	b.n	80059ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800598c:	f7fe fae6 	bl	8003f5c <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	2b02      	cmp	r3, #2
 8005998:	d908      	bls.n	80059ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e146      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
 800599e:	bf00      	nop
 80059a0:	40021000 	.word	0x40021000
 80059a4:	42420000 	.word	0x42420000
 80059a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ac:	4b92      	ldr	r3, [pc, #584]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 80059ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1e9      	bne.n	800598c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f003 0304 	and.w	r3, r3, #4
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 80a6 	beq.w	8005b12 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059c6:	2300      	movs	r3, #0
 80059c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059ca:	4b8b      	ldr	r3, [pc, #556]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 80059cc:	69db      	ldr	r3, [r3, #28]
 80059ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10d      	bne.n	80059f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059d6:	4b88      	ldr	r3, [pc, #544]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	4a87      	ldr	r2, [pc, #540]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 80059dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059e0:	61d3      	str	r3, [r2, #28]
 80059e2:	4b85      	ldr	r3, [pc, #532]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ea:	60bb      	str	r3, [r7, #8]
 80059ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059ee:	2301      	movs	r3, #1
 80059f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059f2:	4b82      	ldr	r3, [pc, #520]	; (8005bfc <HAL_RCC_OscConfig+0x4c8>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d118      	bne.n	8005a30 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059fe:	4b7f      	ldr	r3, [pc, #508]	; (8005bfc <HAL_RCC_OscConfig+0x4c8>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a7e      	ldr	r2, [pc, #504]	; (8005bfc <HAL_RCC_OscConfig+0x4c8>)
 8005a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a0a:	f7fe faa7 	bl	8003f5c <HAL_GetTick>
 8005a0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a10:	e008      	b.n	8005a24 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a12:	f7fe faa3 	bl	8003f5c <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	2b64      	cmp	r3, #100	; 0x64
 8005a1e:	d901      	bls.n	8005a24 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	e103      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a24:	4b75      	ldr	r3, [pc, #468]	; (8005bfc <HAL_RCC_OscConfig+0x4c8>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d0f0      	beq.n	8005a12 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d106      	bne.n	8005a46 <HAL_RCC_OscConfig+0x312>
 8005a38:	4b6f      	ldr	r3, [pc, #444]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a3a:	6a1b      	ldr	r3, [r3, #32]
 8005a3c:	4a6e      	ldr	r2, [pc, #440]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a3e:	f043 0301 	orr.w	r3, r3, #1
 8005a42:	6213      	str	r3, [r2, #32]
 8005a44:	e02d      	b.n	8005aa2 <HAL_RCC_OscConfig+0x36e>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10c      	bne.n	8005a68 <HAL_RCC_OscConfig+0x334>
 8005a4e:	4b6a      	ldr	r3, [pc, #424]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	4a69      	ldr	r2, [pc, #420]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a54:	f023 0301 	bic.w	r3, r3, #1
 8005a58:	6213      	str	r3, [r2, #32]
 8005a5a:	4b67      	ldr	r3, [pc, #412]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	4a66      	ldr	r2, [pc, #408]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a60:	f023 0304 	bic.w	r3, r3, #4
 8005a64:	6213      	str	r3, [r2, #32]
 8005a66:	e01c      	b.n	8005aa2 <HAL_RCC_OscConfig+0x36e>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	2b05      	cmp	r3, #5
 8005a6e:	d10c      	bne.n	8005a8a <HAL_RCC_OscConfig+0x356>
 8005a70:	4b61      	ldr	r3, [pc, #388]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a72:	6a1b      	ldr	r3, [r3, #32]
 8005a74:	4a60      	ldr	r2, [pc, #384]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a76:	f043 0304 	orr.w	r3, r3, #4
 8005a7a:	6213      	str	r3, [r2, #32]
 8005a7c:	4b5e      	ldr	r3, [pc, #376]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a7e:	6a1b      	ldr	r3, [r3, #32]
 8005a80:	4a5d      	ldr	r2, [pc, #372]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a82:	f043 0301 	orr.w	r3, r3, #1
 8005a86:	6213      	str	r3, [r2, #32]
 8005a88:	e00b      	b.n	8005aa2 <HAL_RCC_OscConfig+0x36e>
 8005a8a:	4b5b      	ldr	r3, [pc, #364]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	4a5a      	ldr	r2, [pc, #360]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a90:	f023 0301 	bic.w	r3, r3, #1
 8005a94:	6213      	str	r3, [r2, #32]
 8005a96:	4b58      	ldr	r3, [pc, #352]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	4a57      	ldr	r2, [pc, #348]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005a9c:	f023 0304 	bic.w	r3, r3, #4
 8005aa0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d015      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aaa:	f7fe fa57 	bl	8003f5c <HAL_GetTick>
 8005aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ab0:	e00a      	b.n	8005ac8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ab2:	f7fe fa53 	bl	8003f5c <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d901      	bls.n	8005ac8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e0b1      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ac8:	4b4b      	ldr	r3, [pc, #300]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d0ee      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x37e>
 8005ad4:	e014      	b.n	8005b00 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ad6:	f7fe fa41 	bl	8003f5c <HAL_GetTick>
 8005ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005adc:	e00a      	b.n	8005af4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ade:	f7fe fa3d 	bl	8003f5c <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d901      	bls.n	8005af4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	e09b      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005af4:	4b40      	ldr	r3, [pc, #256]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005af6:	6a1b      	ldr	r3, [r3, #32]
 8005af8:	f003 0302 	and.w	r3, r3, #2
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1ee      	bne.n	8005ade <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b00:	7dfb      	ldrb	r3, [r7, #23]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d105      	bne.n	8005b12 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b06:	4b3c      	ldr	r3, [pc, #240]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	4a3b      	ldr	r2, [pc, #236]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b10:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 8087 	beq.w	8005c2a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b1c:	4b36      	ldr	r3, [pc, #216]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f003 030c 	and.w	r3, r3, #12
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d061      	beq.n	8005bec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	69db      	ldr	r3, [r3, #28]
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d146      	bne.n	8005bbe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b30:	4b33      	ldr	r3, [pc, #204]	; (8005c00 <HAL_RCC_OscConfig+0x4cc>)
 8005b32:	2200      	movs	r2, #0
 8005b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b36:	f7fe fa11 	bl	8003f5c <HAL_GetTick>
 8005b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b3c:	e008      	b.n	8005b50 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b3e:	f7fe fa0d 	bl	8003f5c <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d901      	bls.n	8005b50 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e06d      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b50:	4b29      	ldr	r3, [pc, #164]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1f0      	bne.n	8005b3e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
 8005b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b64:	d108      	bne.n	8005b78 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005b66:	4b24      	ldr	r3, [pc, #144]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	4921      	ldr	r1, [pc, #132]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b78:	4b1f      	ldr	r3, [pc, #124]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a19      	ldr	r1, [r3, #32]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	491b      	ldr	r1, [pc, #108]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b90:	4b1b      	ldr	r3, [pc, #108]	; (8005c00 <HAL_RCC_OscConfig+0x4cc>)
 8005b92:	2201      	movs	r2, #1
 8005b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b96:	f7fe f9e1 	bl	8003f5c <HAL_GetTick>
 8005b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b9e:	f7fe f9dd 	bl	8003f5c <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d901      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e03d      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bb0:	4b11      	ldr	r3, [pc, #68]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d0f0      	beq.n	8005b9e <HAL_RCC_OscConfig+0x46a>
 8005bbc:	e035      	b.n	8005c2a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bbe:	4b10      	ldr	r3, [pc, #64]	; (8005c00 <HAL_RCC_OscConfig+0x4cc>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bc4:	f7fe f9ca 	bl	8003f5c <HAL_GetTick>
 8005bc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bca:	e008      	b.n	8005bde <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bcc:	f7fe f9c6 	bl	8003f5c <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	2b02      	cmp	r3, #2
 8005bd8:	d901      	bls.n	8005bde <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e026      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bde:	4b06      	ldr	r3, [pc, #24]	; (8005bf8 <HAL_RCC_OscConfig+0x4c4>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1f0      	bne.n	8005bcc <HAL_RCC_OscConfig+0x498>
 8005bea:	e01e      	b.n	8005c2a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d107      	bne.n	8005c04 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e019      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
 8005bf8:	40021000 	.word	0x40021000
 8005bfc:	40007000 	.word	0x40007000
 8005c00:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c04:	4b0b      	ldr	r3, [pc, #44]	; (8005c34 <HAL_RCC_OscConfig+0x500>)
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a1b      	ldr	r3, [r3, #32]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d106      	bne.n	8005c26 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d001      	beq.n	8005c2a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e000      	b.n	8005c2c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3718      	adds	r7, #24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	40021000 	.word	0x40021000

08005c38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d101      	bne.n	8005c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e0d0      	b.n	8005dee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c4c:	4b6a      	ldr	r3, [pc, #424]	; (8005df8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0307 	and.w	r3, r3, #7
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d910      	bls.n	8005c7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c5a:	4b67      	ldr	r3, [pc, #412]	; (8005df8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f023 0207 	bic.w	r2, r3, #7
 8005c62:	4965      	ldr	r1, [pc, #404]	; (8005df8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c6a:	4b63      	ldr	r3, [pc, #396]	; (8005df8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0307 	and.w	r3, r3, #7
 8005c72:	683a      	ldr	r2, [r7, #0]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d001      	beq.n	8005c7c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e0b8      	b.n	8005dee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0302 	and.w	r3, r3, #2
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d020      	beq.n	8005cca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 0304 	and.w	r3, r3, #4
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d005      	beq.n	8005ca0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c94:	4b59      	ldr	r3, [pc, #356]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	4a58      	ldr	r2, [pc, #352]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005c9a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005c9e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d005      	beq.n	8005cb8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005cac:	4b53      	ldr	r3, [pc, #332]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	4a52      	ldr	r2, [pc, #328]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005cb2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005cb6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cb8:	4b50      	ldr	r3, [pc, #320]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	494d      	ldr	r1, [pc, #308]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d040      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d107      	bne.n	8005cee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cde:	4b47      	ldr	r3, [pc, #284]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d115      	bne.n	8005d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e07f      	b.n	8005dee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	d107      	bne.n	8005d06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cf6:	4b41      	ldr	r3, [pc, #260]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d109      	bne.n	8005d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e073      	b.n	8005dee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d06:	4b3d      	ldr	r3, [pc, #244]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0302 	and.w	r3, r3, #2
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e06b      	b.n	8005dee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d16:	4b39      	ldr	r3, [pc, #228]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f023 0203 	bic.w	r2, r3, #3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	4936      	ldr	r1, [pc, #216]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005d24:	4313      	orrs	r3, r2
 8005d26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d28:	f7fe f918 	bl	8003f5c <HAL_GetTick>
 8005d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d2e:	e00a      	b.n	8005d46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d30:	f7fe f914 	bl	8003f5c <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e053      	b.n	8005dee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d46:	4b2d      	ldr	r3, [pc, #180]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f003 020c 	and.w	r2, r3, #12
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d1eb      	bne.n	8005d30 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d58:	4b27      	ldr	r3, [pc, #156]	; (8005df8 <HAL_RCC_ClockConfig+0x1c0>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0307 	and.w	r3, r3, #7
 8005d60:	683a      	ldr	r2, [r7, #0]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d210      	bcs.n	8005d88 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d66:	4b24      	ldr	r3, [pc, #144]	; (8005df8 <HAL_RCC_ClockConfig+0x1c0>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f023 0207 	bic.w	r2, r3, #7
 8005d6e:	4922      	ldr	r1, [pc, #136]	; (8005df8 <HAL_RCC_ClockConfig+0x1c0>)
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d76:	4b20      	ldr	r3, [pc, #128]	; (8005df8 <HAL_RCC_ClockConfig+0x1c0>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d001      	beq.n	8005d88 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e032      	b.n	8005dee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0304 	and.w	r3, r3, #4
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d008      	beq.n	8005da6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d94:	4b19      	ldr	r3, [pc, #100]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	4916      	ldr	r1, [pc, #88]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0308 	and.w	r3, r3, #8
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d009      	beq.n	8005dc6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005db2:	4b12      	ldr	r3, [pc, #72]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	00db      	lsls	r3, r3, #3
 8005dc0:	490e      	ldr	r1, [pc, #56]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005dc6:	f000 f821 	bl	8005e0c <HAL_RCC_GetSysClockFreq>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	4b0b      	ldr	r3, [pc, #44]	; (8005dfc <HAL_RCC_ClockConfig+0x1c4>)
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	091b      	lsrs	r3, r3, #4
 8005dd2:	f003 030f 	and.w	r3, r3, #15
 8005dd6:	490a      	ldr	r1, [pc, #40]	; (8005e00 <HAL_RCC_ClockConfig+0x1c8>)
 8005dd8:	5ccb      	ldrb	r3, [r1, r3]
 8005dda:	fa22 f303 	lsr.w	r3, r2, r3
 8005dde:	4a09      	ldr	r2, [pc, #36]	; (8005e04 <HAL_RCC_ClockConfig+0x1cc>)
 8005de0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005de2:	4b09      	ldr	r3, [pc, #36]	; (8005e08 <HAL_RCC_ClockConfig+0x1d0>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7fe f876 	bl	8003ed8 <HAL_InitTick>

  return HAL_OK;
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	40022000 	.word	0x40022000
 8005dfc:	40021000 	.word	0x40021000
 8005e00:	0800cb78 	.word	0x0800cb78
 8005e04:	20000064 	.word	0x20000064
 8005e08:	20000068 	.word	0x20000068

08005e0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b087      	sub	sp, #28
 8005e10:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e12:	2300      	movs	r3, #0
 8005e14:	60fb      	str	r3, [r7, #12]
 8005e16:	2300      	movs	r3, #0
 8005e18:	60bb      	str	r3, [r7, #8]
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	617b      	str	r3, [r7, #20]
 8005e1e:	2300      	movs	r3, #0
 8005e20:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005e22:	2300      	movs	r3, #0
 8005e24:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005e26:	4b1e      	ldr	r3, [pc, #120]	; (8005ea0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f003 030c 	and.w	r3, r3, #12
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d002      	beq.n	8005e3c <HAL_RCC_GetSysClockFreq+0x30>
 8005e36:	2b08      	cmp	r3, #8
 8005e38:	d003      	beq.n	8005e42 <HAL_RCC_GetSysClockFreq+0x36>
 8005e3a:	e027      	b.n	8005e8c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e3c:	4b19      	ldr	r3, [pc, #100]	; (8005ea4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e3e:	613b      	str	r3, [r7, #16]
      break;
 8005e40:	e027      	b.n	8005e92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	0c9b      	lsrs	r3, r3, #18
 8005e46:	f003 030f 	and.w	r3, r3, #15
 8005e4a:	4a17      	ldr	r2, [pc, #92]	; (8005ea8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005e4c:	5cd3      	ldrb	r3, [r2, r3]
 8005e4e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d010      	beq.n	8005e7c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005e5a:	4b11      	ldr	r3, [pc, #68]	; (8005ea0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	0c5b      	lsrs	r3, r3, #17
 8005e60:	f003 0301 	and.w	r3, r3, #1
 8005e64:	4a11      	ldr	r2, [pc, #68]	; (8005eac <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e66:	5cd3      	ldrb	r3, [r2, r3]
 8005e68:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a0d      	ldr	r2, [pc, #52]	; (8005ea4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e6e:	fb03 f202 	mul.w	r2, r3, r2
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e78:	617b      	str	r3, [r7, #20]
 8005e7a:	e004      	b.n	8005e86 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a0c      	ldr	r2, [pc, #48]	; (8005eb0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005e80:	fb02 f303 	mul.w	r3, r2, r3
 8005e84:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	613b      	str	r3, [r7, #16]
      break;
 8005e8a:	e002      	b.n	8005e92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005e8c:	4b05      	ldr	r3, [pc, #20]	; (8005ea4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e8e:	613b      	str	r3, [r7, #16]
      break;
 8005e90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e92:	693b      	ldr	r3, [r7, #16]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	371c      	adds	r7, #28
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bc80      	pop	{r7}
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	40021000 	.word	0x40021000
 8005ea4:	007a1200 	.word	0x007a1200
 8005ea8:	0800cb90 	.word	0x0800cb90
 8005eac:	0800cba0 	.word	0x0800cba0
 8005eb0:	003d0900 	.word	0x003d0900

08005eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005eb8:	4b02      	ldr	r3, [pc, #8]	; (8005ec4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005eba:	681b      	ldr	r3, [r3, #0]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bc80      	pop	{r7}
 8005ec2:	4770      	bx	lr
 8005ec4:	20000064 	.word	0x20000064

08005ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ecc:	f7ff fff2 	bl	8005eb4 <HAL_RCC_GetHCLKFreq>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	4b05      	ldr	r3, [pc, #20]	; (8005ee8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	0a1b      	lsrs	r3, r3, #8
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	4903      	ldr	r1, [pc, #12]	; (8005eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ede:	5ccb      	ldrb	r3, [r1, r3]
 8005ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	40021000 	.word	0x40021000
 8005eec:	0800cb88 	.word	0x0800cb88

08005ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005ef4:	f7ff ffde 	bl	8005eb4 <HAL_RCC_GetHCLKFreq>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	4b05      	ldr	r3, [pc, #20]	; (8005f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	0adb      	lsrs	r3, r3, #11
 8005f00:	f003 0307 	and.w	r3, r3, #7
 8005f04:	4903      	ldr	r1, [pc, #12]	; (8005f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f06:	5ccb      	ldrb	r3, [r1, r3]
 8005f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	40021000 	.word	0x40021000
 8005f14:	0800cb88 	.word	0x0800cb88

08005f18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005f20:	4b0a      	ldr	r3, [pc, #40]	; (8005f4c <RCC_Delay+0x34>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a0a      	ldr	r2, [pc, #40]	; (8005f50 <RCC_Delay+0x38>)
 8005f26:	fba2 2303 	umull	r2, r3, r2, r3
 8005f2a:	0a5b      	lsrs	r3, r3, #9
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	fb02 f303 	mul.w	r3, r2, r3
 8005f32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005f34:	bf00      	nop
  }
  while (Delay --);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	1e5a      	subs	r2, r3, #1
 8005f3a:	60fa      	str	r2, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1f9      	bne.n	8005f34 <RCC_Delay+0x1c>
}
 8005f40:	bf00      	nop
 8005f42:	bf00      	nop
 8005f44:	3714      	adds	r7, #20
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bc80      	pop	{r7}
 8005f4a:	4770      	bx	lr
 8005f4c:	20000064 	.word	0x20000064
 8005f50:	10624dd3 	.word	0x10624dd3

08005f54 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b086      	sub	sp, #24
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	613b      	str	r3, [r7, #16]
 8005f60:	2300      	movs	r3, #0
 8005f62:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d07d      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005f70:	2300      	movs	r3, #0
 8005f72:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f74:	4b4f      	ldr	r3, [pc, #316]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f76:	69db      	ldr	r3, [r3, #28]
 8005f78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d10d      	bne.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f80:	4b4c      	ldr	r3, [pc, #304]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f82:	69db      	ldr	r3, [r3, #28]
 8005f84:	4a4b      	ldr	r2, [pc, #300]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f8a:	61d3      	str	r3, [r2, #28]
 8005f8c:	4b49      	ldr	r3, [pc, #292]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f8e:	69db      	ldr	r3, [r3, #28]
 8005f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f94:	60bb      	str	r3, [r7, #8]
 8005f96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f9c:	4b46      	ldr	r3, [pc, #280]	; (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d118      	bne.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fa8:	4b43      	ldr	r3, [pc, #268]	; (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a42      	ldr	r2, [pc, #264]	; (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fb4:	f7fd ffd2 	bl	8003f5c <HAL_GetTick>
 8005fb8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fba:	e008      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fbc:	f7fd ffce 	bl	8003f5c <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	2b64      	cmp	r3, #100	; 0x64
 8005fc8:	d901      	bls.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e06d      	b.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fce:	4b3a      	ldr	r3, [pc, #232]	; (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d0f0      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005fda:	4b36      	ldr	r3, [pc, #216]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fe2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d02e      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d027      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ff8:	4b2e      	ldr	r3, [pc, #184]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006000:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006002:	4b2e      	ldr	r3, [pc, #184]	; (80060bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006004:	2201      	movs	r2, #1
 8006006:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006008:	4b2c      	ldr	r3, [pc, #176]	; (80060bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800600a:	2200      	movs	r2, #0
 800600c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800600e:	4a29      	ldr	r2, [pc, #164]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b00      	cmp	r3, #0
 800601c:	d014      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800601e:	f7fd ff9d 	bl	8003f5c <HAL_GetTick>
 8006022:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006024:	e00a      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006026:	f7fd ff99 	bl	8003f5c <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	f241 3288 	movw	r2, #5000	; 0x1388
 8006034:	4293      	cmp	r3, r2
 8006036:	d901      	bls.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e036      	b.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800603c:	4b1d      	ldr	r3, [pc, #116]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800603e:	6a1b      	ldr	r3, [r3, #32]
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	2b00      	cmp	r3, #0
 8006046:	d0ee      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006048:	4b1a      	ldr	r3, [pc, #104]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800604a:	6a1b      	ldr	r3, [r3, #32]
 800604c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	4917      	ldr	r1, [pc, #92]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006056:	4313      	orrs	r3, r2
 8006058:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800605a:	7dfb      	ldrb	r3, [r7, #23]
 800605c:	2b01      	cmp	r3, #1
 800605e:	d105      	bne.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006060:	4b14      	ldr	r3, [pc, #80]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006062:	69db      	ldr	r3, [r3, #28]
 8006064:	4a13      	ldr	r2, [pc, #76]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006066:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800606a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b00      	cmp	r3, #0
 8006076:	d008      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006078:	4b0e      	ldr	r3, [pc, #56]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	490b      	ldr	r1, [pc, #44]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006086:	4313      	orrs	r3, r2
 8006088:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0310 	and.w	r3, r3, #16
 8006092:	2b00      	cmp	r3, #0
 8006094:	d008      	beq.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006096:	4b07      	ldr	r3, [pc, #28]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	4904      	ldr	r1, [pc, #16]	; (80060b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060a4:	4313      	orrs	r3, r2
 80060a6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	40021000 	.word	0x40021000
 80060b8:	40007000 	.word	0x40007000
 80060bc:	42420440 	.word	0x42420440

080060c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b088      	sub	sp, #32
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	617b      	str	r3, [r7, #20]
 80060cc:	2300      	movs	r3, #0
 80060ce:	61fb      	str	r3, [r7, #28]
 80060d0:	2300      	movs	r3, #0
 80060d2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80060d4:	2300      	movs	r3, #0
 80060d6:	60fb      	str	r3, [r7, #12]
 80060d8:	2300      	movs	r3, #0
 80060da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2b10      	cmp	r3, #16
 80060e0:	d00a      	beq.n	80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2b10      	cmp	r3, #16
 80060e6:	f200 808a 	bhi.w	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d045      	beq.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d075      	beq.n	80061e2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80060f6:	e082      	b.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80060f8:	4b46      	ldr	r3, [pc, #280]	; (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80060fe:	4b45      	ldr	r3, [pc, #276]	; (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d07b      	beq.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	0c9b      	lsrs	r3, r3, #18
 800610e:	f003 030f 	and.w	r3, r3, #15
 8006112:	4a41      	ldr	r2, [pc, #260]	; (8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8006114:	5cd3      	ldrb	r3, [r2, r3]
 8006116:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d015      	beq.n	800614e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006122:	4b3c      	ldr	r3, [pc, #240]	; (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	0c5b      	lsrs	r3, r3, #17
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	4a3b      	ldr	r2, [pc, #236]	; (800621c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800612e:	5cd3      	ldrb	r3, [r2, r3]
 8006130:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00d      	beq.n	8006158 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800613c:	4a38      	ldr	r2, [pc, #224]	; (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	fbb2 f2f3 	udiv	r2, r2, r3
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	fb02 f303 	mul.w	r3, r2, r3
 800614a:	61fb      	str	r3, [r7, #28]
 800614c:	e004      	b.n	8006158 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	4a34      	ldr	r2, [pc, #208]	; (8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8006152:	fb02 f303 	mul.w	r3, r2, r3
 8006156:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006158:	4b2e      	ldr	r3, [pc, #184]	; (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006160:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006164:	d102      	bne.n	800616c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	61bb      	str	r3, [r7, #24]
      break;
 800616a:	e04a      	b.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	005b      	lsls	r3, r3, #1
 8006170:	4a2d      	ldr	r2, [pc, #180]	; (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006172:	fba2 2303 	umull	r2, r3, r2, r3
 8006176:	085b      	lsrs	r3, r3, #1
 8006178:	61bb      	str	r3, [r7, #24]
      break;
 800617a:	e042      	b.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800617c:	4b25      	ldr	r3, [pc, #148]	; (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800617e:	6a1b      	ldr	r3, [r3, #32]
 8006180:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006188:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800618c:	d108      	bne.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b00      	cmp	r3, #0
 8006196:	d003      	beq.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8006198:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800619c:	61bb      	str	r3, [r7, #24]
 800619e:	e01f      	b.n	80061e0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061aa:	d109      	bne.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80061ac:	4b19      	ldr	r3, [pc, #100]	; (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80061ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d003      	beq.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80061b8:	f649 4340 	movw	r3, #40000	; 0x9c40
 80061bc:	61bb      	str	r3, [r7, #24]
 80061be:	e00f      	b.n	80061e0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061ca:	d11c      	bne.n	8006206 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80061cc:	4b11      	ldr	r3, [pc, #68]	; (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d016      	beq.n	8006206 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80061d8:	f24f 4324 	movw	r3, #62500	; 0xf424
 80061dc:	61bb      	str	r3, [r7, #24]
      break;
 80061de:	e012      	b.n	8006206 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80061e0:	e011      	b.n	8006206 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80061e2:	f7ff fe85 	bl	8005ef0 <HAL_RCC_GetPCLK2Freq>
 80061e6:	4602      	mov	r2, r0
 80061e8:	4b0a      	ldr	r3, [pc, #40]	; (8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	0b9b      	lsrs	r3, r3, #14
 80061ee:	f003 0303 	and.w	r3, r3, #3
 80061f2:	3301      	adds	r3, #1
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061fa:	61bb      	str	r3, [r7, #24]
      break;
 80061fc:	e004      	b.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80061fe:	bf00      	nop
 8006200:	e002      	b.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006202:	bf00      	nop
 8006204:	e000      	b.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006206:	bf00      	nop
    }
  }
  return (frequency);
 8006208:	69bb      	ldr	r3, [r7, #24]
}
 800620a:	4618      	mov	r0, r3
 800620c:	3720      	adds	r7, #32
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	40021000 	.word	0x40021000
 8006218:	0800cba4 	.word	0x0800cba4
 800621c:	0800cbb4 	.word	0x0800cbb4
 8006220:	007a1200 	.word	0x007a1200
 8006224:	003d0900 	.word	0x003d0900
 8006228:	aaaaaaab 	.word	0xaaaaaaab

0800622c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e041      	b.n	80062c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d106      	bne.n	8006258 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f7fd fbe0 	bl	8003a18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	3304      	adds	r3, #4
 8006268:	4619      	mov	r1, r3
 800626a:	4610      	mov	r0, r2
 800626c:	f000 fc30 	bl	8006ad0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3708      	adds	r7, #8
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
	...

080062cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d001      	beq.n	80062e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e03a      	b.n	800635a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68da      	ldr	r2, [r3, #12]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f042 0201 	orr.w	r2, r2, #1
 80062fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a18      	ldr	r2, [pc, #96]	; (8006364 <HAL_TIM_Base_Start_IT+0x98>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d00e      	beq.n	8006324 <HAL_TIM_Base_Start_IT+0x58>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800630e:	d009      	beq.n	8006324 <HAL_TIM_Base_Start_IT+0x58>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a14      	ldr	r2, [pc, #80]	; (8006368 <HAL_TIM_Base_Start_IT+0x9c>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d004      	beq.n	8006324 <HAL_TIM_Base_Start_IT+0x58>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a13      	ldr	r2, [pc, #76]	; (800636c <HAL_TIM_Base_Start_IT+0xa0>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d111      	bne.n	8006348 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f003 0307 	and.w	r3, r3, #7
 800632e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2b06      	cmp	r3, #6
 8006334:	d010      	beq.n	8006358 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f042 0201 	orr.w	r2, r2, #1
 8006344:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006346:	e007      	b.n	8006358 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f042 0201 	orr.w	r2, r2, #1
 8006356:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006358:	2300      	movs	r3, #0
}
 800635a:	4618      	mov	r0, r3
 800635c:	3714      	adds	r7, #20
 800635e:	46bd      	mov	sp, r7
 8006360:	bc80      	pop	{r7}
 8006362:	4770      	bx	lr
 8006364:	40012c00 	.word	0x40012c00
 8006368:	40000400 	.word	0x40000400
 800636c:	40000800 	.word	0x40000800

08006370 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d101      	bne.n	8006382 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e041      	b.n	8006406 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d106      	bne.n	800639c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f839 	bl	800640e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2202      	movs	r2, #2
 80063a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	3304      	adds	r3, #4
 80063ac:	4619      	mov	r1, r3
 80063ae:	4610      	mov	r0, r2
 80063b0:	f000 fb8e 	bl	8006ad0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3708      	adds	r7, #8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800640e:	b480      	push	{r7}
 8006410:	b083      	sub	sp, #12
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	bc80      	pop	{r7}
 800641e:	4770      	bx	lr

08006420 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d109      	bne.n	8006444 <HAL_TIM_PWM_Start+0x24>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b01      	cmp	r3, #1
 800643a:	bf14      	ite	ne
 800643c:	2301      	movne	r3, #1
 800643e:	2300      	moveq	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	e022      	b.n	800648a <HAL_TIM_PWM_Start+0x6a>
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	2b04      	cmp	r3, #4
 8006448:	d109      	bne.n	800645e <HAL_TIM_PWM_Start+0x3e>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006450:	b2db      	uxtb	r3, r3
 8006452:	2b01      	cmp	r3, #1
 8006454:	bf14      	ite	ne
 8006456:	2301      	movne	r3, #1
 8006458:	2300      	moveq	r3, #0
 800645a:	b2db      	uxtb	r3, r3
 800645c:	e015      	b.n	800648a <HAL_TIM_PWM_Start+0x6a>
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	2b08      	cmp	r3, #8
 8006462:	d109      	bne.n	8006478 <HAL_TIM_PWM_Start+0x58>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800646a:	b2db      	uxtb	r3, r3
 800646c:	2b01      	cmp	r3, #1
 800646e:	bf14      	ite	ne
 8006470:	2301      	movne	r3, #1
 8006472:	2300      	moveq	r3, #0
 8006474:	b2db      	uxtb	r3, r3
 8006476:	e008      	b.n	800648a <HAL_TIM_PWM_Start+0x6a>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800647e:	b2db      	uxtb	r3, r3
 8006480:	2b01      	cmp	r3, #1
 8006482:	bf14      	ite	ne
 8006484:	2301      	movne	r3, #1
 8006486:	2300      	moveq	r3, #0
 8006488:	b2db      	uxtb	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	d001      	beq.n	8006492 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e05e      	b.n	8006550 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d104      	bne.n	80064a2 <HAL_TIM_PWM_Start+0x82>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064a0:	e013      	b.n	80064ca <HAL_TIM_PWM_Start+0xaa>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b04      	cmp	r3, #4
 80064a6:	d104      	bne.n	80064b2 <HAL_TIM_PWM_Start+0x92>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2202      	movs	r2, #2
 80064ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064b0:	e00b      	b.n	80064ca <HAL_TIM_PWM_Start+0xaa>
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2b08      	cmp	r3, #8
 80064b6:	d104      	bne.n	80064c2 <HAL_TIM_PWM_Start+0xa2>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064c0:	e003      	b.n	80064ca <HAL_TIM_PWM_Start+0xaa>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2202      	movs	r2, #2
 80064c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2201      	movs	r2, #1
 80064d0:	6839      	ldr	r1, [r7, #0]
 80064d2:	4618      	mov	r0, r3
 80064d4:	f000 fd7c 	bl	8006fd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a1e      	ldr	r2, [pc, #120]	; (8006558 <HAL_TIM_PWM_Start+0x138>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d107      	bne.n	80064f2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a18      	ldr	r2, [pc, #96]	; (8006558 <HAL_TIM_PWM_Start+0x138>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00e      	beq.n	800651a <HAL_TIM_PWM_Start+0xfa>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006504:	d009      	beq.n	800651a <HAL_TIM_PWM_Start+0xfa>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a14      	ldr	r2, [pc, #80]	; (800655c <HAL_TIM_PWM_Start+0x13c>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d004      	beq.n	800651a <HAL_TIM_PWM_Start+0xfa>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a12      	ldr	r2, [pc, #72]	; (8006560 <HAL_TIM_PWM_Start+0x140>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d111      	bne.n	800653e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f003 0307 	and.w	r3, r3, #7
 8006524:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2b06      	cmp	r3, #6
 800652a:	d010      	beq.n	800654e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f042 0201 	orr.w	r2, r2, #1
 800653a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800653c:	e007      	b.n	800654e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f042 0201 	orr.w	r2, r2, #1
 800654c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3710      	adds	r7, #16
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	40012c00 	.word	0x40012c00
 800655c:	40000400 	.word	0x40000400
 8006560:	40000800 	.word	0x40000800

08006564 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b082      	sub	sp, #8
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b02      	cmp	r3, #2
 8006578:	d122      	bne.n	80065c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f003 0302 	and.w	r3, r3, #2
 8006584:	2b02      	cmp	r3, #2
 8006586:	d11b      	bne.n	80065c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f06f 0202 	mvn.w	r2, #2
 8006590:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	f003 0303 	and.w	r3, r3, #3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d003      	beq.n	80065ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 fa76 	bl	8006a98 <HAL_TIM_IC_CaptureCallback>
 80065ac:	e005      	b.n	80065ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 fa69 	bl	8006a86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 fa78 	bl	8006aaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	f003 0304 	and.w	r3, r3, #4
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	d122      	bne.n	8006614 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d11b      	bne.n	8006614 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f06f 0204 	mvn.w	r2, #4
 80065e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2202      	movs	r2, #2
 80065ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d003      	beq.n	8006602 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 fa4c 	bl	8006a98 <HAL_TIM_IC_CaptureCallback>
 8006600:	e005      	b.n	800660e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 fa3f 	bl	8006a86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 fa4e 	bl	8006aaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	f003 0308 	and.w	r3, r3, #8
 800661e:	2b08      	cmp	r3, #8
 8006620:	d122      	bne.n	8006668 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f003 0308 	and.w	r3, r3, #8
 800662c:	2b08      	cmp	r3, #8
 800662e:	d11b      	bne.n	8006668 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f06f 0208 	mvn.w	r2, #8
 8006638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2204      	movs	r2, #4
 800663e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	f003 0303 	and.w	r3, r3, #3
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 fa22 	bl	8006a98 <HAL_TIM_IC_CaptureCallback>
 8006654:	e005      	b.n	8006662 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 fa15 	bl	8006a86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f000 fa24 	bl	8006aaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f003 0310 	and.w	r3, r3, #16
 8006672:	2b10      	cmp	r3, #16
 8006674:	d122      	bne.n	80066bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b10      	cmp	r3, #16
 8006682:	d11b      	bne.n	80066bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f06f 0210 	mvn.w	r2, #16
 800668c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2208      	movs	r2, #8
 8006692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	69db      	ldr	r3, [r3, #28]
 800669a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d003      	beq.n	80066aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f9f8 	bl	8006a98 <HAL_TIM_IC_CaptureCallback>
 80066a8:	e005      	b.n	80066b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 f9eb 	bl	8006a86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 f9fa 	bl	8006aaa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	691b      	ldr	r3, [r3, #16]
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d10e      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	f003 0301 	and.w	r3, r3, #1
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d107      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f06f 0201 	mvn.w	r2, #1
 80066e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f7fc fcda 	bl	800309c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f2:	2b80      	cmp	r3, #128	; 0x80
 80066f4:	d10e      	bne.n	8006714 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006700:	2b80      	cmp	r3, #128	; 0x80
 8006702:	d107      	bne.n	8006714 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800670c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 fce9 	bl	80070e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800671e:	2b40      	cmp	r3, #64	; 0x40
 8006720:	d10e      	bne.n	8006740 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800672c:	2b40      	cmp	r3, #64	; 0x40
 800672e:	d107      	bne.n	8006740 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f9be 	bl	8006abc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	f003 0320 	and.w	r3, r3, #32
 800674a:	2b20      	cmp	r3, #32
 800674c:	d10e      	bne.n	800676c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	f003 0320 	and.w	r3, r3, #32
 8006758:	2b20      	cmp	r3, #32
 800675a:	d107      	bne.n	800676c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f06f 0220 	mvn.w	r2, #32
 8006764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 fcb4 	bl	80070d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800676c:	bf00      	nop
 800676e:	3708      	adds	r7, #8
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006780:	2300      	movs	r3, #0
 8006782:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800678a:	2b01      	cmp	r3, #1
 800678c:	d101      	bne.n	8006792 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800678e:	2302      	movs	r3, #2
 8006790:	e0ae      	b.n	80068f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2b0c      	cmp	r3, #12
 800679e:	f200 809f 	bhi.w	80068e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80067a2:	a201      	add	r2, pc, #4	; (adr r2, 80067a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80067a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a8:	080067dd 	.word	0x080067dd
 80067ac:	080068e1 	.word	0x080068e1
 80067b0:	080068e1 	.word	0x080068e1
 80067b4:	080068e1 	.word	0x080068e1
 80067b8:	0800681d 	.word	0x0800681d
 80067bc:	080068e1 	.word	0x080068e1
 80067c0:	080068e1 	.word	0x080068e1
 80067c4:	080068e1 	.word	0x080068e1
 80067c8:	0800685f 	.word	0x0800685f
 80067cc:	080068e1 	.word	0x080068e1
 80067d0:	080068e1 	.word	0x080068e1
 80067d4:	080068e1 	.word	0x080068e1
 80067d8:	0800689f 	.word	0x0800689f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	68b9      	ldr	r1, [r7, #8]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 f9d6 	bl	8006b94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	699a      	ldr	r2, [r3, #24]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f042 0208 	orr.w	r2, r2, #8
 80067f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	699a      	ldr	r2, [r3, #24]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0204 	bic.w	r2, r2, #4
 8006806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6999      	ldr	r1, [r3, #24]
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	691a      	ldr	r2, [r3, #16]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	619a      	str	r2, [r3, #24]
      break;
 800681a:	e064      	b.n	80068e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68b9      	ldr	r1, [r7, #8]
 8006822:	4618      	mov	r0, r3
 8006824:	f000 fa1c 	bl	8006c60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	699a      	ldr	r2, [r3, #24]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	699a      	ldr	r2, [r3, #24]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6999      	ldr	r1, [r3, #24]
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	021a      	lsls	r2, r3, #8
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	430a      	orrs	r2, r1
 800685a:	619a      	str	r2, [r3, #24]
      break;
 800685c:	e043      	b.n	80068e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68b9      	ldr	r1, [r7, #8]
 8006864:	4618      	mov	r0, r3
 8006866:	f000 fa65 	bl	8006d34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	69da      	ldr	r2, [r3, #28]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f042 0208 	orr.w	r2, r2, #8
 8006878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	69da      	ldr	r2, [r3, #28]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 0204 	bic.w	r2, r2, #4
 8006888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	69d9      	ldr	r1, [r3, #28]
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	691a      	ldr	r2, [r3, #16]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	430a      	orrs	r2, r1
 800689a:	61da      	str	r2, [r3, #28]
      break;
 800689c:	e023      	b.n	80068e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68b9      	ldr	r1, [r7, #8]
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 faaf 	bl	8006e08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	69da      	ldr	r2, [r3, #28]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	69da      	ldr	r2, [r3, #28]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	69d9      	ldr	r1, [r3, #28]
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	021a      	lsls	r2, r3, #8
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	430a      	orrs	r2, r1
 80068dc:	61da      	str	r2, [r3, #28]
      break;
 80068de:	e002      	b.n	80068e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	75fb      	strb	r3, [r7, #23]
      break;
 80068e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3718      	adds	r7, #24
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006902:	2300      	movs	r3, #0
 8006904:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800690c:	2b01      	cmp	r3, #1
 800690e:	d101      	bne.n	8006914 <HAL_TIM_ConfigClockSource+0x1c>
 8006910:	2302      	movs	r3, #2
 8006912:	e0b4      	b.n	8006a7e <HAL_TIM_ConfigClockSource+0x186>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006932:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800693a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	68ba      	ldr	r2, [r7, #8]
 8006942:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800694c:	d03e      	beq.n	80069cc <HAL_TIM_ConfigClockSource+0xd4>
 800694e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006952:	f200 8087 	bhi.w	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
 8006956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800695a:	f000 8086 	beq.w	8006a6a <HAL_TIM_ConfigClockSource+0x172>
 800695e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006962:	d87f      	bhi.n	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
 8006964:	2b70      	cmp	r3, #112	; 0x70
 8006966:	d01a      	beq.n	800699e <HAL_TIM_ConfigClockSource+0xa6>
 8006968:	2b70      	cmp	r3, #112	; 0x70
 800696a:	d87b      	bhi.n	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
 800696c:	2b60      	cmp	r3, #96	; 0x60
 800696e:	d050      	beq.n	8006a12 <HAL_TIM_ConfigClockSource+0x11a>
 8006970:	2b60      	cmp	r3, #96	; 0x60
 8006972:	d877      	bhi.n	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
 8006974:	2b50      	cmp	r3, #80	; 0x50
 8006976:	d03c      	beq.n	80069f2 <HAL_TIM_ConfigClockSource+0xfa>
 8006978:	2b50      	cmp	r3, #80	; 0x50
 800697a:	d873      	bhi.n	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
 800697c:	2b40      	cmp	r3, #64	; 0x40
 800697e:	d058      	beq.n	8006a32 <HAL_TIM_ConfigClockSource+0x13a>
 8006980:	2b40      	cmp	r3, #64	; 0x40
 8006982:	d86f      	bhi.n	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
 8006984:	2b30      	cmp	r3, #48	; 0x30
 8006986:	d064      	beq.n	8006a52 <HAL_TIM_ConfigClockSource+0x15a>
 8006988:	2b30      	cmp	r3, #48	; 0x30
 800698a:	d86b      	bhi.n	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
 800698c:	2b20      	cmp	r3, #32
 800698e:	d060      	beq.n	8006a52 <HAL_TIM_ConfigClockSource+0x15a>
 8006990:	2b20      	cmp	r3, #32
 8006992:	d867      	bhi.n	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
 8006994:	2b00      	cmp	r3, #0
 8006996:	d05c      	beq.n	8006a52 <HAL_TIM_ConfigClockSource+0x15a>
 8006998:	2b10      	cmp	r3, #16
 800699a:	d05a      	beq.n	8006a52 <HAL_TIM_ConfigClockSource+0x15a>
 800699c:	e062      	b.n	8006a64 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80069ae:	f000 faf0 	bl	8006f92 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68ba      	ldr	r2, [r7, #8]
 80069c8:	609a      	str	r2, [r3, #8]
      break;
 80069ca:	e04f      	b.n	8006a6c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80069dc:	f000 fad9 	bl	8006f92 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689a      	ldr	r2, [r3, #8]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069ee:	609a      	str	r2, [r3, #8]
      break;
 80069f0:	e03c      	b.n	8006a6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069fe:	461a      	mov	r2, r3
 8006a00:	f000 fa50 	bl	8006ea4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2150      	movs	r1, #80	; 0x50
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f000 faa7 	bl	8006f5e <TIM_ITRx_SetConfig>
      break;
 8006a10:	e02c      	b.n	8006a6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a1e:	461a      	mov	r2, r3
 8006a20:	f000 fa6e 	bl	8006f00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2160      	movs	r1, #96	; 0x60
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f000 fa97 	bl	8006f5e <TIM_ITRx_SetConfig>
      break;
 8006a30:	e01c      	b.n	8006a6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a3e:	461a      	mov	r2, r3
 8006a40:	f000 fa30 	bl	8006ea4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2140      	movs	r1, #64	; 0x40
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f000 fa87 	bl	8006f5e <TIM_ITRx_SetConfig>
      break;
 8006a50:	e00c      	b.n	8006a6c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	4610      	mov	r0, r2
 8006a5e:	f000 fa7e 	bl	8006f5e <TIM_ITRx_SetConfig>
      break;
 8006a62:	e003      	b.n	8006a6c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	73fb      	strb	r3, [r7, #15]
      break;
 8006a68:	e000      	b.n	8006a6c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3710      	adds	r7, #16
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}

08006a86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a86:	b480      	push	{r7}
 8006a88:	b083      	sub	sp, #12
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a8e:	bf00      	nop
 8006a90:	370c      	adds	r7, #12
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bc80      	pop	{r7}
 8006a96:	4770      	bx	lr

08006a98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bc80      	pop	{r7}
 8006aa8:	4770      	bx	lr

08006aaa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b083      	sub	sp, #12
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr

08006abc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ac4:	bf00      	nop
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bc80      	pop	{r7}
 8006acc:	4770      	bx	lr
	...

08006ad0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a29      	ldr	r2, [pc, #164]	; (8006b88 <TIM_Base_SetConfig+0xb8>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00b      	beq.n	8006b00 <TIM_Base_SetConfig+0x30>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aee:	d007      	beq.n	8006b00 <TIM_Base_SetConfig+0x30>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a26      	ldr	r2, [pc, #152]	; (8006b8c <TIM_Base_SetConfig+0xbc>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <TIM_Base_SetConfig+0x30>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a25      	ldr	r2, [pc, #148]	; (8006b90 <TIM_Base_SetConfig+0xc0>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d108      	bne.n	8006b12 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a1c      	ldr	r2, [pc, #112]	; (8006b88 <TIM_Base_SetConfig+0xb8>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d00b      	beq.n	8006b32 <TIM_Base_SetConfig+0x62>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b20:	d007      	beq.n	8006b32 <TIM_Base_SetConfig+0x62>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a19      	ldr	r2, [pc, #100]	; (8006b8c <TIM_Base_SetConfig+0xbc>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d003      	beq.n	8006b32 <TIM_Base_SetConfig+0x62>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a18      	ldr	r2, [pc, #96]	; (8006b90 <TIM_Base_SetConfig+0xc0>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d108      	bne.n	8006b44 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	689a      	ldr	r2, [r3, #8]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a07      	ldr	r2, [pc, #28]	; (8006b88 <TIM_Base_SetConfig+0xb8>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d103      	bne.n	8006b78 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	691a      	ldr	r2, [r3, #16]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	615a      	str	r2, [r3, #20]
}
 8006b7e:	bf00      	nop
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bc80      	pop	{r7}
 8006b86:	4770      	bx	lr
 8006b88:	40012c00 	.word	0x40012c00
 8006b8c:	40000400 	.word	0x40000400
 8006b90:	40000800 	.word	0x40000800

08006b94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b087      	sub	sp, #28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6a1b      	ldr	r3, [r3, #32]
 8006ba8:	f023 0201 	bic.w	r2, r3, #1
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f023 0303 	bic.w	r3, r3, #3
 8006bca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	f023 0302 	bic.w	r3, r3, #2
 8006bdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a1c      	ldr	r2, [pc, #112]	; (8006c5c <TIM_OC1_SetConfig+0xc8>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d10c      	bne.n	8006c0a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	f023 0308 	bic.w	r3, r3, #8
 8006bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	697a      	ldr	r2, [r7, #20]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	f023 0304 	bic.w	r3, r3, #4
 8006c08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a13      	ldr	r2, [pc, #76]	; (8006c5c <TIM_OC1_SetConfig+0xc8>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d111      	bne.n	8006c36 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	693a      	ldr	r2, [r7, #16]
 8006c3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685a      	ldr	r2, [r3, #4]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	621a      	str	r2, [r3, #32]
}
 8006c50:	bf00      	nop
 8006c52:	371c      	adds	r7, #28
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bc80      	pop	{r7}
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	40012c00 	.word	0x40012c00

08006c60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b087      	sub	sp, #28
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6a1b      	ldr	r3, [r3, #32]
 8006c74:	f023 0210 	bic.w	r2, r3, #16
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	699b      	ldr	r3, [r3, #24]
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	021b      	lsls	r3, r3, #8
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	f023 0320 	bic.w	r3, r3, #32
 8006caa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	011b      	lsls	r3, r3, #4
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a1d      	ldr	r2, [pc, #116]	; (8006d30 <TIM_OC2_SetConfig+0xd0>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d10d      	bne.n	8006cdc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	011b      	lsls	r3, r3, #4
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a14      	ldr	r2, [pc, #80]	; (8006d30 <TIM_OC2_SetConfig+0xd0>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d113      	bne.n	8006d0c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	695b      	ldr	r3, [r3, #20]
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	699b      	ldr	r3, [r3, #24]
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	693a      	ldr	r2, [r7, #16]
 8006d10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	68fa      	ldr	r2, [r7, #12]
 8006d16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	621a      	str	r2, [r3, #32]
}
 8006d26:	bf00      	nop
 8006d28:	371c      	adds	r7, #28
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bc80      	pop	{r7}
 8006d2e:	4770      	bx	lr
 8006d30:	40012c00 	.word	0x40012c00

08006d34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6a1b      	ldr	r3, [r3, #32]
 8006d48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	69db      	ldr	r3, [r3, #28]
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f023 0303 	bic.w	r3, r3, #3
 8006d6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68fa      	ldr	r2, [r7, #12]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	021b      	lsls	r3, r3, #8
 8006d84:	697a      	ldr	r2, [r7, #20]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a1d      	ldr	r2, [pc, #116]	; (8006e04 <TIM_OC3_SetConfig+0xd0>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d10d      	bne.n	8006dae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	021b      	lsls	r3, r3, #8
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006dac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a14      	ldr	r2, [pc, #80]	; (8006e04 <TIM_OC3_SetConfig+0xd0>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d113      	bne.n	8006dde <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006dbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	695b      	ldr	r3, [r3, #20]
 8006dca:	011b      	lsls	r3, r3, #4
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	699b      	ldr	r3, [r3, #24]
 8006dd6:	011b      	lsls	r3, r3, #4
 8006dd8:	693a      	ldr	r2, [r7, #16]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	621a      	str	r2, [r3, #32]
}
 8006df8:	bf00      	nop
 8006dfa:	371c      	adds	r7, #28
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bc80      	pop	{r7}
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	40012c00 	.word	0x40012c00

08006e08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b087      	sub	sp, #28
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a1b      	ldr	r3, [r3, #32]
 8006e16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a1b      	ldr	r3, [r3, #32]
 8006e1c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	021b      	lsls	r3, r3, #8
 8006e46:	68fa      	ldr	r2, [r7, #12]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	031b      	lsls	r3, r3, #12
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a0f      	ldr	r2, [pc, #60]	; (8006ea0 <TIM_OC4_SetConfig+0x98>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d109      	bne.n	8006e7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	019b      	lsls	r3, r3, #6
 8006e76:	697a      	ldr	r2, [r7, #20]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	621a      	str	r2, [r3, #32]
}
 8006e96:	bf00      	nop
 8006e98:	371c      	adds	r7, #28
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bc80      	pop	{r7}
 8006e9e:	4770      	bx	lr
 8006ea0:	40012c00 	.word	0x40012c00

08006ea4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b087      	sub	sp, #28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6a1b      	ldr	r3, [r3, #32]
 8006eb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	f023 0201 	bic.w	r2, r3, #1
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ece:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	011b      	lsls	r3, r3, #4
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f023 030a 	bic.w	r3, r3, #10
 8006ee0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ee2:	697a      	ldr	r2, [r7, #20]
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	693a      	ldr	r2, [r7, #16]
 8006eee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	621a      	str	r2, [r3, #32]
}
 8006ef6:	bf00      	nop
 8006ef8:	371c      	adds	r7, #28
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bc80      	pop	{r7}
 8006efe:	4770      	bx	lr

08006f00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b087      	sub	sp, #28
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6a1b      	ldr	r3, [r3, #32]
 8006f16:	f023 0210 	bic.w	r2, r3, #16
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	031b      	lsls	r3, r3, #12
 8006f30:	693a      	ldr	r2, [r7, #16]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	011b      	lsls	r3, r3, #4
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	693a      	ldr	r2, [r7, #16]
 8006f4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	697a      	ldr	r2, [r7, #20]
 8006f52:	621a      	str	r2, [r3, #32]
}
 8006f54:	bf00      	nop
 8006f56:	371c      	adds	r7, #28
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bc80      	pop	{r7}
 8006f5c:	4770      	bx	lr

08006f5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f5e:	b480      	push	{r7}
 8006f60:	b085      	sub	sp, #20
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
 8006f66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f76:	683a      	ldr	r2, [r7, #0]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	f043 0307 	orr.w	r3, r3, #7
 8006f80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	609a      	str	r2, [r3, #8]
}
 8006f88:	bf00      	nop
 8006f8a:	3714      	adds	r7, #20
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bc80      	pop	{r7}
 8006f90:	4770      	bx	lr

08006f92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f92:	b480      	push	{r7}
 8006f94:	b087      	sub	sp, #28
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]
 8006f9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	021a      	lsls	r2, r3, #8
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	431a      	orrs	r2, r3
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	697a      	ldr	r2, [r7, #20]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	609a      	str	r2, [r3, #8]
}
 8006fc6:	bf00      	nop
 8006fc8:	371c      	adds	r7, #28
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bc80      	pop	{r7}
 8006fce:	4770      	bx	lr

08006fd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b087      	sub	sp, #28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	f003 031f 	and.w	r3, r3, #31
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6a1a      	ldr	r2, [r3, #32]
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	43db      	mvns	r3, r3
 8006ff2:	401a      	ands	r2, r3
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6a1a      	ldr	r2, [r3, #32]
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	f003 031f 	and.w	r3, r3, #31
 8007002:	6879      	ldr	r1, [r7, #4]
 8007004:	fa01 f303 	lsl.w	r3, r1, r3
 8007008:	431a      	orrs	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	621a      	str	r2, [r3, #32]
}
 800700e:	bf00      	nop
 8007010:	371c      	adds	r7, #28
 8007012:	46bd      	mov	sp, r7
 8007014:	bc80      	pop	{r7}
 8007016:	4770      	bx	lr

08007018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007028:	2b01      	cmp	r3, #1
 800702a:	d101      	bne.n	8007030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800702c:	2302      	movs	r3, #2
 800702e:	e046      	b.n	80070be <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007056:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	4313      	orrs	r3, r2
 8007060:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68fa      	ldr	r2, [r7, #12]
 8007068:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a16      	ldr	r2, [pc, #88]	; (80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d00e      	beq.n	8007092 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800707c:	d009      	beq.n	8007092 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a12      	ldr	r2, [pc, #72]	; (80070cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d004      	beq.n	8007092 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a10      	ldr	r2, [pc, #64]	; (80070d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d10c      	bne.n	80070ac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007098:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	68ba      	ldr	r2, [r7, #8]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	68ba      	ldr	r2, [r7, #8]
 80070aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3714      	adds	r7, #20
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bc80      	pop	{r7}
 80070c6:	4770      	bx	lr
 80070c8:	40012c00 	.word	0x40012c00
 80070cc:	40000400 	.word	0x40000400
 80070d0:	40000800 	.word	0x40000800

080070d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bc80      	pop	{r7}
 80070e4:	4770      	bx	lr

080070e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b083      	sub	sp, #12
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070ee:	bf00      	nop
 80070f0:	370c      	adds	r7, #12
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bc80      	pop	{r7}
 80070f6:	4770      	bx	lr

080070f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b082      	sub	sp, #8
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e042      	b.n	8007190 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007110:	b2db      	uxtb	r3, r3
 8007112:	2b00      	cmp	r3, #0
 8007114:	d106      	bne.n	8007124 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f7fc fd9c 	bl	8003c5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2224      	movs	r2, #36	; 0x24
 8007128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68da      	ldr	r2, [r3, #12]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800713a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f001 f8b1 	bl	80082a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	691a      	ldr	r2, [r3, #16]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007150:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	695a      	ldr	r2, [r3, #20]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007160:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68da      	ldr	r2, [r3, #12]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007170:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2220      	movs	r2, #32
 800717c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2220      	movs	r2, #32
 8007184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3708      	adds	r7, #8
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b08a      	sub	sp, #40	; 0x28
 800719c:	af02      	add	r7, sp, #8
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	603b      	str	r3, [r7, #0]
 80071a4:	4613      	mov	r3, r2
 80071a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80071a8:	2300      	movs	r3, #0
 80071aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	2b20      	cmp	r3, #32
 80071b6:	d16d      	bne.n	8007294 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d002      	beq.n	80071c4 <HAL_UART_Transmit+0x2c>
 80071be:	88fb      	ldrh	r3, [r7, #6]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d101      	bne.n	80071c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e066      	b.n	8007296 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2200      	movs	r2, #0
 80071cc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2221      	movs	r2, #33	; 0x21
 80071d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071d6:	f7fc fec1 	bl	8003f5c <HAL_GetTick>
 80071da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	88fa      	ldrh	r2, [r7, #6]
 80071e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	88fa      	ldrh	r2, [r7, #6]
 80071e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071f0:	d108      	bne.n	8007204 <HAL_UART_Transmit+0x6c>
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d104      	bne.n	8007204 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80071fa:	2300      	movs	r3, #0
 80071fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	61bb      	str	r3, [r7, #24]
 8007202:	e003      	b.n	800720c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007208:	2300      	movs	r3, #0
 800720a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800720c:	e02a      	b.n	8007264 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	2200      	movs	r2, #0
 8007216:	2180      	movs	r1, #128	; 0x80
 8007218:	68f8      	ldr	r0, [r7, #12]
 800721a:	f000 fd78 	bl	8007d0e <UART_WaitOnFlagUntilTimeout>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d001      	beq.n	8007228 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e036      	b.n	8007296 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d10b      	bne.n	8007246 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	881b      	ldrh	r3, [r3, #0]
 8007232:	461a      	mov	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800723c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	3302      	adds	r3, #2
 8007242:	61bb      	str	r3, [r7, #24]
 8007244:	e007      	b.n	8007256 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	781a      	ldrb	r2, [r3, #0]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	3301      	adds	r3, #1
 8007254:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800725a:	b29b      	uxth	r3, r3
 800725c:	3b01      	subs	r3, #1
 800725e:	b29a      	uxth	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007268:	b29b      	uxth	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1cf      	bne.n	800720e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	9300      	str	r3, [sp, #0]
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2200      	movs	r2, #0
 8007276:	2140      	movs	r1, #64	; 0x40
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f000 fd48 	bl	8007d0e <UART_WaitOnFlagUntilTimeout>
 800727e:	4603      	mov	r3, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d001      	beq.n	8007288 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e006      	b.n	8007296 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2220      	movs	r2, #32
 800728c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8007290:	2300      	movs	r3, #0
 8007292:	e000      	b.n	8007296 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007294:	2302      	movs	r3, #2
  }
}
 8007296:	4618      	mov	r0, r3
 8007298:	3720      	adds	r7, #32
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
	...

080072a0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b08c      	sub	sp, #48	; 0x30
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	4613      	mov	r3, r2
 80072ac:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b20      	cmp	r3, #32
 80072b8:	d156      	bne.n	8007368 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d002      	beq.n	80072c6 <HAL_UART_Transmit_DMA+0x26>
 80072c0:	88fb      	ldrh	r3, [r7, #6]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d101      	bne.n	80072ca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e04f      	b.n	800736a <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80072ca:	68ba      	ldr	r2, [r7, #8]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	88fa      	ldrh	r2, [r7, #6]
 80072d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	88fa      	ldrh	r2, [r7, #6]
 80072da:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2221      	movs	r2, #33	; 0x21
 80072e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ee:	4a21      	ldr	r2, [pc, #132]	; (8007374 <HAL_UART_Transmit_DMA+0xd4>)
 80072f0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f6:	4a20      	ldr	r2, [pc, #128]	; (8007378 <HAL_UART_Transmit_DMA+0xd8>)
 80072f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fe:	4a1f      	ldr	r2, [pc, #124]	; (800737c <HAL_UART_Transmit_DMA+0xdc>)
 8007300:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007306:	2200      	movs	r2, #0
 8007308:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800730a:	f107 0308 	add.w	r3, r7, #8
 800730e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007316:	6819      	ldr	r1, [r3, #0]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	3304      	adds	r3, #4
 800731e:	461a      	mov	r2, r3
 8007320:	88fb      	ldrh	r3, [r7, #6]
 8007322:	f7fd fc49 	bl	8004bb8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800732e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	3314      	adds	r3, #20
 8007336:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	e853 3f00 	ldrex	r3, [r3]
 800733e:	617b      	str	r3, [r7, #20]
   return(result);
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007346:	62bb      	str	r3, [r7, #40]	; 0x28
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3314      	adds	r3, #20
 800734e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007350:	627a      	str	r2, [r7, #36]	; 0x24
 8007352:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007354:	6a39      	ldr	r1, [r7, #32]
 8007356:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007358:	e841 2300 	strex	r3, r2, [r1]
 800735c:	61fb      	str	r3, [r7, #28]
   return(result);
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e5      	bne.n	8007330 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8007364:	2300      	movs	r3, #0
 8007366:	e000      	b.n	800736a <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007368:	2302      	movs	r3, #2
  }
}
 800736a:	4618      	mov	r0, r3
 800736c:	3730      	adds	r7, #48	; 0x30
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	08007a5d 	.word	0x08007a5d
 8007378:	08007af7 	.word	0x08007af7
 800737c:	08007c7b 	.word	0x08007c7b

08007380 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	4613      	mov	r3, r2
 800738c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007394:	b2db      	uxtb	r3, r3
 8007396:	2b20      	cmp	r3, #32
 8007398:	d112      	bne.n	80073c0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d002      	beq.n	80073a6 <HAL_UART_Receive_DMA+0x26>
 80073a0:	88fb      	ldrh	r3, [r7, #6]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d101      	bne.n	80073aa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e00b      	b.n	80073c2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80073b0:	88fb      	ldrh	r3, [r7, #6]
 80073b2:	461a      	mov	r2, r3
 80073b4:	68b9      	ldr	r1, [r7, #8]
 80073b6:	68f8      	ldr	r0, [r7, #12]
 80073b8:	f000 fd18 	bl	8007dec <UART_Start_Receive_DMA>
 80073bc:	4603      	mov	r3, r0
 80073be:	e000      	b.n	80073c2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80073c0:	2302      	movs	r3, #2
  }
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b090      	sub	sp, #64	; 0x40
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80073d2:	2300      	movs	r3, #0
 80073d4:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	bf14      	ite	ne
 80073e4:	2301      	movne	r3, #1
 80073e6:	2300      	moveq	r3, #0
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	2b21      	cmp	r3, #33	; 0x21
 80073f6:	d128      	bne.n	800744a <HAL_UART_DMAStop+0x80>
 80073f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d025      	beq.n	800744a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3314      	adds	r3, #20
 8007404:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007408:	e853 3f00 	ldrex	r3, [r3]
 800740c:	623b      	str	r3, [r7, #32]
   return(result);
 800740e:	6a3b      	ldr	r3, [r7, #32]
 8007410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007414:	63bb      	str	r3, [r7, #56]	; 0x38
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	3314      	adds	r3, #20
 800741c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800741e:	633a      	str	r2, [r7, #48]	; 0x30
 8007420:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007422:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007426:	e841 2300 	strex	r3, r2, [r1]
 800742a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800742c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1e5      	bne.n	80073fe <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007436:	2b00      	cmp	r3, #0
 8007438:	d004      	beq.n	8007444 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800743e:	4618      	mov	r0, r3
 8007440:	f7fd fc1a 	bl	8004c78 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 fd6b 	bl	8007f20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	695b      	ldr	r3, [r3, #20]
 8007450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007454:	2b00      	cmp	r3, #0
 8007456:	bf14      	ite	ne
 8007458:	2301      	movne	r3, #1
 800745a:	2300      	moveq	r3, #0
 800745c:	b2db      	uxtb	r3, r3
 800745e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007466:	b2db      	uxtb	r3, r3
 8007468:	2b22      	cmp	r3, #34	; 0x22
 800746a:	d128      	bne.n	80074be <HAL_UART_DMAStop+0xf4>
 800746c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800746e:	2b00      	cmp	r3, #0
 8007470:	d025      	beq.n	80074be <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	3314      	adds	r3, #20
 8007478:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	e853 3f00 	ldrex	r3, [r3]
 8007480:	60fb      	str	r3, [r7, #12]
   return(result);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007488:	637b      	str	r3, [r7, #52]	; 0x34
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3314      	adds	r3, #20
 8007490:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007492:	61fa      	str	r2, [r7, #28]
 8007494:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007496:	69b9      	ldr	r1, [r7, #24]
 8007498:	69fa      	ldr	r2, [r7, #28]
 800749a:	e841 2300 	strex	r3, r2, [r1]
 800749e:	617b      	str	r3, [r7, #20]
   return(result);
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1e5      	bne.n	8007472 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d004      	beq.n	80074b8 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7fd fbe0 	bl	8004c78 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 fd58 	bl	8007f6e <UART_EndRxTransfer>
  }

  return HAL_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3740      	adds	r7, #64	; 0x40
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b0ba      	sub	sp, #232	; 0xe8
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	68db      	ldr	r3, [r3, #12]
 80074e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	695b      	ldr	r3, [r3, #20]
 80074ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80074ee:	2300      	movs	r3, #0
 80074f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80074fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074fe:	f003 030f 	and.w	r3, r3, #15
 8007502:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007506:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800750a:	2b00      	cmp	r3, #0
 800750c:	d10f      	bne.n	800752e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800750e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007512:	f003 0320 	and.w	r3, r3, #32
 8007516:	2b00      	cmp	r3, #0
 8007518:	d009      	beq.n	800752e <HAL_UART_IRQHandler+0x66>
 800751a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800751e:	f003 0320 	and.w	r3, r3, #32
 8007522:	2b00      	cmp	r3, #0
 8007524:	d003      	beq.n	800752e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 fdfe 	bl	8008128 <UART_Receive_IT>
      return;
 800752c:	e25b      	b.n	80079e6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800752e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007532:	2b00      	cmp	r3, #0
 8007534:	f000 80de 	beq.w	80076f4 <HAL_UART_IRQHandler+0x22c>
 8007538:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800753c:	f003 0301 	and.w	r3, r3, #1
 8007540:	2b00      	cmp	r3, #0
 8007542:	d106      	bne.n	8007552 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007548:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 80d1 	beq.w	80076f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007556:	f003 0301 	and.w	r3, r3, #1
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00b      	beq.n	8007576 <HAL_UART_IRQHandler+0xae>
 800755e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007566:	2b00      	cmp	r3, #0
 8007568:	d005      	beq.n	8007576 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800756e:	f043 0201 	orr.w	r2, r3, #1
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800757a:	f003 0304 	and.w	r3, r3, #4
 800757e:	2b00      	cmp	r3, #0
 8007580:	d00b      	beq.n	800759a <HAL_UART_IRQHandler+0xd2>
 8007582:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007586:	f003 0301 	and.w	r3, r3, #1
 800758a:	2b00      	cmp	r3, #0
 800758c:	d005      	beq.n	800759a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007592:	f043 0202 	orr.w	r2, r3, #2
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800759a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800759e:	f003 0302 	and.w	r3, r3, #2
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00b      	beq.n	80075be <HAL_UART_IRQHandler+0xf6>
 80075a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075aa:	f003 0301 	and.w	r3, r3, #1
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d005      	beq.n	80075be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075b6:	f043 0204 	orr.w	r2, r3, #4
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80075be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075c2:	f003 0308 	and.w	r3, r3, #8
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d011      	beq.n	80075ee <HAL_UART_IRQHandler+0x126>
 80075ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075ce:	f003 0320 	and.w	r3, r3, #32
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d105      	bne.n	80075e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80075d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d005      	beq.n	80075ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075e6:	f043 0208 	orr.w	r2, r3, #8
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f000 81f2 	beq.w	80079dc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80075f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075fc:	f003 0320 	and.w	r3, r3, #32
 8007600:	2b00      	cmp	r3, #0
 8007602:	d008      	beq.n	8007616 <HAL_UART_IRQHandler+0x14e>
 8007604:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007608:	f003 0320 	and.w	r3, r3, #32
 800760c:	2b00      	cmp	r3, #0
 800760e:	d002      	beq.n	8007616 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 fd89 	bl	8008128 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	695b      	ldr	r3, [r3, #20]
 800761c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007620:	2b00      	cmp	r3, #0
 8007622:	bf14      	ite	ne
 8007624:	2301      	movne	r3, #1
 8007626:	2300      	moveq	r3, #0
 8007628:	b2db      	uxtb	r3, r3
 800762a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007632:	f003 0308 	and.w	r3, r3, #8
 8007636:	2b00      	cmp	r3, #0
 8007638:	d103      	bne.n	8007642 <HAL_UART_IRQHandler+0x17a>
 800763a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800763e:	2b00      	cmp	r3, #0
 8007640:	d04f      	beq.n	80076e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fc93 	bl	8007f6e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	695b      	ldr	r3, [r3, #20]
 800764e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007652:	2b00      	cmp	r3, #0
 8007654:	d041      	beq.n	80076da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3314      	adds	r3, #20
 800765c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007660:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007664:	e853 3f00 	ldrex	r3, [r3]
 8007668:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800766c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007670:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007674:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3314      	adds	r3, #20
 800767e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007682:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007686:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800768e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007692:	e841 2300 	strex	r3, r2, [r1]
 8007696:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800769a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1d9      	bne.n	8007656 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d013      	beq.n	80076d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ae:	4a7e      	ldr	r2, [pc, #504]	; (80078a8 <HAL_UART_IRQHandler+0x3e0>)
 80076b0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7fd fb1a 	bl	8004cf0 <HAL_DMA_Abort_IT>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d016      	beq.n	80076f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80076cc:	4610      	mov	r0, r2
 80076ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d0:	e00e      	b.n	80076f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 f9ae 	bl	8007a34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d8:	e00a      	b.n	80076f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f9aa 	bl	8007a34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076e0:	e006      	b.n	80076f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f9a6 	bl	8007a34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80076ee:	e175      	b.n	80079dc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076f0:	bf00      	nop
    return;
 80076f2:	e173      	b.n	80079dc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	f040 814f 	bne.w	800799c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80076fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007702:	f003 0310 	and.w	r3, r3, #16
 8007706:	2b00      	cmp	r3, #0
 8007708:	f000 8148 	beq.w	800799c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800770c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007710:	f003 0310 	and.w	r3, r3, #16
 8007714:	2b00      	cmp	r3, #0
 8007716:	f000 8141 	beq.w	800799c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800771a:	2300      	movs	r3, #0
 800771c:	60bb      	str	r3, [r7, #8]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	60bb      	str	r3, [r7, #8]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	60bb      	str	r3, [r7, #8]
 800772e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800773a:	2b00      	cmp	r3, #0
 800773c:	f000 80b6 	beq.w	80078ac <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800774c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 8145 	beq.w	80079e0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800775a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800775e:	429a      	cmp	r2, r3
 8007760:	f080 813e 	bcs.w	80079e0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800776a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	2b20      	cmp	r3, #32
 8007774:	f000 8088 	beq.w	8007888 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	330c      	adds	r3, #12
 800777e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007782:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007786:	e853 3f00 	ldrex	r3, [r3]
 800778a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800778e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007792:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007796:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	330c      	adds	r3, #12
 80077a0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80077a4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80077a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ac:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80077b0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80077b4:	e841 2300 	strex	r3, r2, [r1]
 80077b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80077bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1d9      	bne.n	8007778 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	3314      	adds	r3, #20
 80077ca:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077ce:	e853 3f00 	ldrex	r3, [r3]
 80077d2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80077d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80077d6:	f023 0301 	bic.w	r3, r3, #1
 80077da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3314      	adds	r3, #20
 80077e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80077e8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80077ec:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ee:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80077f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80077f4:	e841 2300 	strex	r3, r2, [r1]
 80077f8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80077fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1e1      	bne.n	80077c4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	3314      	adds	r3, #20
 8007806:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007808:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800780a:	e853 3f00 	ldrex	r3, [r3]
 800780e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007810:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007816:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	3314      	adds	r3, #20
 8007820:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007824:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007826:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007828:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800782a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800782c:	e841 2300 	strex	r3, r2, [r1]
 8007830:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007832:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1e3      	bne.n	8007800 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2220      	movs	r2, #32
 800783c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	330c      	adds	r3, #12
 800784c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007850:	e853 3f00 	ldrex	r3, [r3]
 8007854:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007856:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007858:	f023 0310 	bic.w	r3, r3, #16
 800785c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	330c      	adds	r3, #12
 8007866:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800786a:	65ba      	str	r2, [r7, #88]	; 0x58
 800786c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007870:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007872:	e841 2300 	strex	r3, r2, [r1]
 8007876:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007878:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800787a:	2b00      	cmp	r3, #0
 800787c:	d1e3      	bne.n	8007846 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007882:	4618      	mov	r0, r3
 8007884:	f7fd f9f8 	bl	8004c78 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2202      	movs	r2, #2
 800788c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007896:	b29b      	uxth	r3, r3
 8007898:	1ad3      	subs	r3, r2, r3
 800789a:	b29b      	uxth	r3, r3
 800789c:	4619      	mov	r1, r3
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 f8d1 	bl	8007a46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80078a4:	e09c      	b.n	80079e0 <HAL_UART_IRQHandler+0x518>
 80078a6:	bf00      	nop
 80078a8:	08008033 	.word	0x08008033
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	1ad3      	subs	r3, r2, r3
 80078b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f000 808e 	beq.w	80079e4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80078c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f000 8089 	beq.w	80079e4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	330c      	adds	r3, #12
 80078d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078dc:	e853 3f00 	ldrex	r3, [r3]
 80078e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80078e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80078e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	330c      	adds	r3, #12
 80078f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80078f6:	647a      	str	r2, [r7, #68]	; 0x44
 80078f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80078fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078fe:	e841 2300 	strex	r3, r2, [r1]
 8007902:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1e3      	bne.n	80078d2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	3314      	adds	r3, #20
 8007910:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007914:	e853 3f00 	ldrex	r3, [r3]
 8007918:	623b      	str	r3, [r7, #32]
   return(result);
 800791a:	6a3b      	ldr	r3, [r7, #32]
 800791c:	f023 0301 	bic.w	r3, r3, #1
 8007920:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	3314      	adds	r3, #20
 800792a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800792e:	633a      	str	r2, [r7, #48]	; 0x30
 8007930:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007932:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007934:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007936:	e841 2300 	strex	r3, r2, [r1]
 800793a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800793c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1e3      	bne.n	800790a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2220      	movs	r2, #32
 8007946:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	330c      	adds	r3, #12
 8007956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	e853 3f00 	ldrex	r3, [r3]
 800795e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f023 0310 	bic.w	r3, r3, #16
 8007966:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	330c      	adds	r3, #12
 8007970:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007974:	61fa      	str	r2, [r7, #28]
 8007976:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007978:	69b9      	ldr	r1, [r7, #24]
 800797a:	69fa      	ldr	r2, [r7, #28]
 800797c:	e841 2300 	strex	r3, r2, [r1]
 8007980:	617b      	str	r3, [r7, #20]
   return(result);
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1e3      	bne.n	8007950 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2202      	movs	r2, #2
 800798c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800798e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007992:	4619      	mov	r1, r3
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f000 f856 	bl	8007a46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800799a:	e023      	b.n	80079e4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800799c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d009      	beq.n	80079bc <HAL_UART_IRQHandler+0x4f4>
 80079a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d003      	beq.n	80079bc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fb50 	bl	800805a <UART_Transmit_IT>
    return;
 80079ba:	e014      	b.n	80079e6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80079bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00e      	beq.n	80079e6 <HAL_UART_IRQHandler+0x51e>
 80079c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d008      	beq.n	80079e6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 fb8f 	bl	80080f8 <UART_EndTransmit_IT>
    return;
 80079da:	e004      	b.n	80079e6 <HAL_UART_IRQHandler+0x51e>
    return;
 80079dc:	bf00      	nop
 80079de:	e002      	b.n	80079e6 <HAL_UART_IRQHandler+0x51e>
      return;
 80079e0:	bf00      	nop
 80079e2:	e000      	b.n	80079e6 <HAL_UART_IRQHandler+0x51e>
      return;
 80079e4:	bf00      	nop
  }
}
 80079e6:	37e8      	adds	r7, #232	; 0xe8
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80079f4:	bf00      	nop
 80079f6:	370c      	adds	r7, #12
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bc80      	pop	{r7}
 80079fc:	4770      	bx	lr

080079fe <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b083      	sub	sp, #12
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007a06:	bf00      	nop
 8007a08:	370c      	adds	r7, #12
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bc80      	pop	{r7}
 8007a0e:	4770      	bx	lr

08007a10 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007a18:	bf00      	nop
 8007a1a:	370c      	adds	r7, #12
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bc80      	pop	{r7}
 8007a20:	4770      	bx	lr

08007a22 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a22:	b480      	push	{r7}
 8007a24:	b083      	sub	sp, #12
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007a2a:	bf00      	nop
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bc80      	pop	{r7}
 8007a32:	4770      	bx	lr

08007a34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bc80      	pop	{r7}
 8007a44:	4770      	bx	lr

08007a46 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a46:	b480      	push	{r7}
 8007a48:	b083      	sub	sp, #12
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
 8007a4e:	460b      	mov	r3, r1
 8007a50:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a52:	bf00      	nop
 8007a54:	370c      	adds	r7, #12
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bc80      	pop	{r7}
 8007a5a:	4770      	bx	lr

08007a5c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b090      	sub	sp, #64	; 0x40
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a68:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0320 	and.w	r3, r3, #32
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d137      	bne.n	8007ae8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007a78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007a7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	3314      	adds	r3, #20
 8007a84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a88:	e853 3f00 	ldrex	r3, [r3]
 8007a8c:	623b      	str	r3, [r7, #32]
   return(result);
 8007a8e:	6a3b      	ldr	r3, [r7, #32]
 8007a90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a94:	63bb      	str	r3, [r7, #56]	; 0x38
 8007a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	3314      	adds	r3, #20
 8007a9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a9e:	633a      	str	r2, [r7, #48]	; 0x30
 8007aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007aa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007aa6:	e841 2300 	strex	r3, r2, [r1]
 8007aaa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1e5      	bne.n	8007a7e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	330c      	adds	r3, #12
 8007ab8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ac8:	637b      	str	r3, [r7, #52]	; 0x34
 8007aca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	330c      	adds	r3, #12
 8007ad0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ad2:	61fa      	str	r2, [r7, #28]
 8007ad4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad6:	69b9      	ldr	r1, [r7, #24]
 8007ad8:	69fa      	ldr	r2, [r7, #28]
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	617b      	str	r3, [r7, #20]
   return(result);
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e5      	bne.n	8007ab2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007ae6:	e002      	b.n	8007aee <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007ae8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007aea:	f7ff ff7f 	bl	80079ec <HAL_UART_TxCpltCallback>
}
 8007aee:	bf00      	nop
 8007af0:	3740      	adds	r7, #64	; 0x40
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}

08007af6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b084      	sub	sp, #16
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b02:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007b04:	68f8      	ldr	r0, [r7, #12]
 8007b06:	f7ff ff7a 	bl	80079fe <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b0a:	bf00      	nop
 8007b0c:	3710      	adds	r7, #16
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}

08007b12 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b09c      	sub	sp, #112	; 0x70
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b1e:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 0320 	and.w	r3, r3, #32
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d172      	bne.n	8007c14 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007b2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b30:	2200      	movs	r2, #0
 8007b32:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	330c      	adds	r3, #12
 8007b3a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b3e:	e853 3f00 	ldrex	r3, [r3]
 8007b42:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007b44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	330c      	adds	r3, #12
 8007b52:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007b54:	65ba      	str	r2, [r7, #88]	; 0x58
 8007b56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007b5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b5c:	e841 2300 	strex	r3, r2, [r1]
 8007b60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007b62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1e5      	bne.n	8007b34 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3314      	adds	r3, #20
 8007b6e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b7a:	f023 0301 	bic.w	r3, r3, #1
 8007b7e:	667b      	str	r3, [r7, #100]	; 0x64
 8007b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3314      	adds	r3, #20
 8007b86:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007b88:	647a      	str	r2, [r7, #68]	; 0x44
 8007b8a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e5      	bne.n	8007b68 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3314      	adds	r3, #20
 8007ba2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba6:	e853 3f00 	ldrex	r3, [r3]
 8007baa:	623b      	str	r3, [r7, #32]
   return(result);
 8007bac:	6a3b      	ldr	r3, [r7, #32]
 8007bae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bb2:	663b      	str	r3, [r7, #96]	; 0x60
 8007bb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3314      	adds	r3, #20
 8007bba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007bbc:	633a      	str	r2, [r7, #48]	; 0x30
 8007bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bc4:	e841 2300 	strex	r3, r2, [r1]
 8007bc8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e5      	bne.n	8007b9c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007bd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bdc:	2b01      	cmp	r3, #1
 8007bde:	d119      	bne.n	8007c14 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007be0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	330c      	adds	r3, #12
 8007be6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	e853 3f00 	ldrex	r3, [r3]
 8007bee:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f023 0310 	bic.w	r3, r3, #16
 8007bf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007bf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	330c      	adds	r3, #12
 8007bfe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c00:	61fa      	str	r2, [r7, #28]
 8007c02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c04:	69b9      	ldr	r1, [r7, #24]
 8007c06:	69fa      	ldr	r2, [r7, #28]
 8007c08:	e841 2300 	strex	r3, r2, [r1]
 8007c0c:	617b      	str	r3, [r7, #20]
   return(result);
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d1e5      	bne.n	8007be0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c16:	2200      	movs	r2, #0
 8007c18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d106      	bne.n	8007c30 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c26:	4619      	mov	r1, r3
 8007c28:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007c2a:	f7ff ff0c 	bl	8007a46 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c2e:	e002      	b.n	8007c36 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007c30:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007c32:	f7ff feed 	bl	8007a10 <HAL_UART_RxCpltCallback>
}
 8007c36:	bf00      	nop
 8007c38:	3770      	adds	r7, #112	; 0x70
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b084      	sub	sp, #16
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d108      	bne.n	8007c6c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c5e:	085b      	lsrs	r3, r3, #1
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	4619      	mov	r1, r3
 8007c64:	68f8      	ldr	r0, [r7, #12]
 8007c66:	f7ff feee 	bl	8007a46 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c6a:	e002      	b.n	8007c72 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007c6c:	68f8      	ldr	r0, [r7, #12]
 8007c6e:	f7ff fed8 	bl	8007a22 <HAL_UART_RxHalfCpltCallback>
}
 8007c72:	bf00      	nop
 8007c74:	3710      	adds	r7, #16
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b084      	sub	sp, #16
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007c82:	2300      	movs	r3, #0
 8007c84:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	bf14      	ite	ne
 8007c9a:	2301      	movne	r3, #1
 8007c9c:	2300      	moveq	r3, #0
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	2b21      	cmp	r3, #33	; 0x21
 8007cac:	d108      	bne.n	8007cc0 <UART_DMAError+0x46>
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d005      	beq.n	8007cc0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007cba:	68b8      	ldr	r0, [r7, #8]
 8007cbc:	f000 f930 	bl	8007f20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	695b      	ldr	r3, [r3, #20]
 8007cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	bf14      	ite	ne
 8007cce:	2301      	movne	r3, #1
 8007cd0:	2300      	moveq	r3, #0
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	2b22      	cmp	r3, #34	; 0x22
 8007ce0:	d108      	bne.n	8007cf4 <UART_DMAError+0x7a>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d005      	beq.n	8007cf4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	2200      	movs	r2, #0
 8007cec:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007cee:	68b8      	ldr	r0, [r7, #8]
 8007cf0:	f000 f93d 	bl	8007f6e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cf8:	f043 0210 	orr.w	r2, r3, #16
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d00:	68b8      	ldr	r0, [r7, #8]
 8007d02:	f7ff fe97 	bl	8007a34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d06:	bf00      	nop
 8007d08:	3710      	adds	r7, #16
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b090      	sub	sp, #64	; 0x40
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	60f8      	str	r0, [r7, #12]
 8007d16:	60b9      	str	r1, [r7, #8]
 8007d18:	603b      	str	r3, [r7, #0]
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d1e:	e050      	b.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d26:	d04c      	beq.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007d28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d007      	beq.n	8007d3e <UART_WaitOnFlagUntilTimeout+0x30>
 8007d2e:	f7fc f915 	bl	8003f5c <HAL_GetTick>
 8007d32:	4602      	mov	r2, r0
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	1ad3      	subs	r3, r2, r3
 8007d38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d241      	bcs.n	8007dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	330c      	adds	r3, #12
 8007d44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d48:	e853 3f00 	ldrex	r3, [r3]
 8007d4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007d54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	330c      	adds	r3, #12
 8007d5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007d5e:	637a      	str	r2, [r7, #52]	; 0x34
 8007d60:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d66:	e841 2300 	strex	r3, r2, [r1]
 8007d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1e5      	bne.n	8007d3e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	3314      	adds	r3, #20
 8007d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	e853 3f00 	ldrex	r3, [r3]
 8007d80:	613b      	str	r3, [r7, #16]
   return(result);
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	f023 0301 	bic.w	r3, r3, #1
 8007d88:	63bb      	str	r3, [r7, #56]	; 0x38
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	3314      	adds	r3, #20
 8007d90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d92:	623a      	str	r2, [r7, #32]
 8007d94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d96:	69f9      	ldr	r1, [r7, #28]
 8007d98:	6a3a      	ldr	r2, [r7, #32]
 8007d9a:	e841 2300 	strex	r3, r2, [r1]
 8007d9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1e5      	bne.n	8007d72 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2220      	movs	r2, #32
 8007daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2220      	movs	r2, #32
 8007db2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	e00f      	b.n	8007de2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	4013      	ands	r3, r2
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	bf0c      	ite	eq
 8007dd2:	2301      	moveq	r3, #1
 8007dd4:	2300      	movne	r3, #0
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	461a      	mov	r2, r3
 8007dda:	79fb      	ldrb	r3, [r7, #7]
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d09f      	beq.n	8007d20 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3740      	adds	r7, #64	; 0x40
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
	...

08007dec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b098      	sub	sp, #96	; 0x60
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	4613      	mov	r3, r2
 8007df8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	88fa      	ldrh	r2, [r7, #6]
 8007e04:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2222      	movs	r2, #34	; 0x22
 8007e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e18:	4a3e      	ldr	r2, [pc, #248]	; (8007f14 <UART_Start_Receive_DMA+0x128>)
 8007e1a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e20:	4a3d      	ldr	r2, [pc, #244]	; (8007f18 <UART_Start_Receive_DMA+0x12c>)
 8007e22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e28:	4a3c      	ldr	r2, [pc, #240]	; (8007f1c <UART_Start_Receive_DMA+0x130>)
 8007e2a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e30:	2200      	movs	r2, #0
 8007e32:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007e34:	f107 0308 	add.w	r3, r7, #8
 8007e38:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	3304      	adds	r3, #4
 8007e44:	4619      	mov	r1, r3
 8007e46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	88fb      	ldrh	r3, [r7, #6]
 8007e4c:	f7fc feb4 	bl	8004bb8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007e50:	2300      	movs	r3, #0
 8007e52:	613b      	str	r3, [r7, #16]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	613b      	str	r3, [r7, #16]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	613b      	str	r3, [r7, #16]
 8007e64:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	691b      	ldr	r3, [r3, #16]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d019      	beq.n	8007ea2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	330c      	adds	r3, #12
 8007e74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e78:	e853 3f00 	ldrex	r3, [r3]
 8007e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e84:	65bb      	str	r3, [r7, #88]	; 0x58
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	330c      	adds	r3, #12
 8007e8c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007e8e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007e90:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e92:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007e94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007e96:	e841 2300 	strex	r3, r2, [r1]
 8007e9a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007e9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d1e5      	bne.n	8007e6e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	3314      	adds	r3, #20
 8007ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eac:	e853 3f00 	ldrex	r3, [r3]
 8007eb0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb4:	f043 0301 	orr.w	r3, r3, #1
 8007eb8:	657b      	str	r3, [r7, #84]	; 0x54
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	3314      	adds	r3, #20
 8007ec0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007ec2:	63ba      	str	r2, [r7, #56]	; 0x38
 8007ec4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007ec8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007eca:	e841 2300 	strex	r3, r2, [r1]
 8007ece:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d1e5      	bne.n	8007ea2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	3314      	adds	r3, #20
 8007edc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	e853 3f00 	ldrex	r3, [r3]
 8007ee4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007eec:	653b      	str	r3, [r7, #80]	; 0x50
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	3314      	adds	r3, #20
 8007ef4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007ef6:	627a      	str	r2, [r7, #36]	; 0x24
 8007ef8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efa:	6a39      	ldr	r1, [r7, #32]
 8007efc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007efe:	e841 2300 	strex	r3, r2, [r1]
 8007f02:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1e5      	bne.n	8007ed6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3760      	adds	r7, #96	; 0x60
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	08007b13 	.word	0x08007b13
 8007f18:	08007c3f 	.word	0x08007c3f
 8007f1c:	08007c7b 	.word	0x08007c7b

08007f20 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b089      	sub	sp, #36	; 0x24
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	330c      	adds	r3, #12
 8007f2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	e853 3f00 	ldrex	r3, [r3]
 8007f36:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007f3e:	61fb      	str	r3, [r7, #28]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	330c      	adds	r3, #12
 8007f46:	69fa      	ldr	r2, [r7, #28]
 8007f48:	61ba      	str	r2, [r7, #24]
 8007f4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f4c:	6979      	ldr	r1, [r7, #20]
 8007f4e:	69ba      	ldr	r2, [r7, #24]
 8007f50:	e841 2300 	strex	r3, r2, [r1]
 8007f54:	613b      	str	r3, [r7, #16]
   return(result);
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d1e5      	bne.n	8007f28 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2220      	movs	r2, #32
 8007f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8007f64:	bf00      	nop
 8007f66:	3724      	adds	r7, #36	; 0x24
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bc80      	pop	{r7}
 8007f6c:	4770      	bx	lr

08007f6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f6e:	b480      	push	{r7}
 8007f70:	b095      	sub	sp, #84	; 0x54
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	330c      	adds	r3, #12
 8007f7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f80:	e853 3f00 	ldrex	r3, [r3]
 8007f84:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	330c      	adds	r3, #12
 8007f94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f96:	643a      	str	r2, [r7, #64]	; 0x40
 8007f98:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1e5      	bne.n	8007f76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	3314      	adds	r3, #20
 8007fb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb2:	6a3b      	ldr	r3, [r7, #32]
 8007fb4:	e853 3f00 	ldrex	r3, [r3]
 8007fb8:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fba:	69fb      	ldr	r3, [r7, #28]
 8007fbc:	f023 0301 	bic.w	r3, r3, #1
 8007fc0:	64bb      	str	r3, [r7, #72]	; 0x48
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	3314      	adds	r3, #20
 8007fc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007fca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007fcc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007fd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fd2:	e841 2300 	strex	r3, r2, [r1]
 8007fd6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1e5      	bne.n	8007faa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d119      	bne.n	800801a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	330c      	adds	r3, #12
 8007fec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	e853 3f00 	ldrex	r3, [r3]
 8007ff4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	f023 0310 	bic.w	r3, r3, #16
 8007ffc:	647b      	str	r3, [r7, #68]	; 0x44
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	330c      	adds	r3, #12
 8008004:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008006:	61ba      	str	r2, [r7, #24]
 8008008:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800800a:	6979      	ldr	r1, [r7, #20]
 800800c:	69ba      	ldr	r2, [r7, #24]
 800800e:	e841 2300 	strex	r3, r2, [r1]
 8008012:	613b      	str	r3, [r7, #16]
   return(result);
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d1e5      	bne.n	8007fe6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2220      	movs	r2, #32
 800801e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2200      	movs	r2, #0
 8008026:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008028:	bf00      	nop
 800802a:	3754      	adds	r7, #84	; 0x54
 800802c:	46bd      	mov	sp, r7
 800802e:	bc80      	pop	{r7}
 8008030:	4770      	bx	lr

08008032 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b084      	sub	sp, #16
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2200      	movs	r2, #0
 8008044:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800804c:	68f8      	ldr	r0, [r7, #12]
 800804e:	f7ff fcf1 	bl	8007a34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008052:	bf00      	nop
 8008054:	3710      	adds	r7, #16
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}

0800805a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800805a:	b480      	push	{r7}
 800805c:	b085      	sub	sp, #20
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b21      	cmp	r3, #33	; 0x21
 800806c:	d13e      	bne.n	80080ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008076:	d114      	bne.n	80080a2 <UART_Transmit_IT+0x48>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d110      	bne.n	80080a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a1b      	ldr	r3, [r3, #32]
 8008084:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	881b      	ldrh	r3, [r3, #0]
 800808a:	461a      	mov	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008094:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	1c9a      	adds	r2, r3, #2
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	621a      	str	r2, [r3, #32]
 80080a0:	e008      	b.n	80080b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	1c59      	adds	r1, r3, #1
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	6211      	str	r1, [r2, #32]
 80080ac:	781a      	ldrb	r2, [r3, #0]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	3b01      	subs	r3, #1
 80080bc:	b29b      	uxth	r3, r3
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	4619      	mov	r1, r3
 80080c2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10f      	bne.n	80080e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68da      	ldr	r2, [r3, #12]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	68da      	ldr	r2, [r3, #12]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80080e8:	2300      	movs	r3, #0
 80080ea:	e000      	b.n	80080ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80080ec:	2302      	movs	r3, #2
  }
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3714      	adds	r7, #20
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bc80      	pop	{r7}
 80080f6:	4770      	bx	lr

080080f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	68da      	ldr	r2, [r3, #12]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800810e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2220      	movs	r2, #32
 8008114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f7ff fc67 	bl	80079ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800811e:	2300      	movs	r3, #0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b08c      	sub	sp, #48	; 0x30
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008136:	b2db      	uxtb	r3, r3
 8008138:	2b22      	cmp	r3, #34	; 0x22
 800813a:	f040 80ae 	bne.w	800829a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008146:	d117      	bne.n	8008178 <UART_Receive_IT+0x50>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d113      	bne.n	8008178 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008150:	2300      	movs	r3, #0
 8008152:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008158:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	b29b      	uxth	r3, r3
 8008162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008166:	b29a      	uxth	r2, r3
 8008168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800816a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008170:	1c9a      	adds	r2, r3, #2
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	629a      	str	r2, [r3, #40]	; 0x28
 8008176:	e026      	b.n	80081c6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800817c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800817e:	2300      	movs	r3, #0
 8008180:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800818a:	d007      	beq.n	800819c <UART_Receive_IT+0x74>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d10a      	bne.n	80081aa <UART_Receive_IT+0x82>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d106      	bne.n	80081aa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	b2da      	uxtb	r2, r3
 80081a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a6:	701a      	strb	r2, [r3, #0]
 80081a8:	e008      	b.n	80081bc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081b6:	b2da      	uxtb	r2, r3
 80081b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081c0:	1c5a      	adds	r2, r3, #1
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	3b01      	subs	r3, #1
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	4619      	mov	r1, r3
 80081d4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d15d      	bne.n	8008296 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68da      	ldr	r2, [r3, #12]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f022 0220 	bic.w	r2, r2, #32
 80081e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	68da      	ldr	r2, [r3, #12]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	695a      	ldr	r2, [r3, #20]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f022 0201 	bic.w	r2, r2, #1
 8008208:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2220      	movs	r2, #32
 800820e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800821c:	2b01      	cmp	r3, #1
 800821e:	d135      	bne.n	800828c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	330c      	adds	r3, #12
 800822c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	e853 3f00 	ldrex	r3, [r3]
 8008234:	613b      	str	r3, [r7, #16]
   return(result);
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	f023 0310 	bic.w	r3, r3, #16
 800823c:	627b      	str	r3, [r7, #36]	; 0x24
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	330c      	adds	r3, #12
 8008244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008246:	623a      	str	r2, [r7, #32]
 8008248:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824a:	69f9      	ldr	r1, [r7, #28]
 800824c:	6a3a      	ldr	r2, [r7, #32]
 800824e:	e841 2300 	strex	r3, r2, [r1]
 8008252:	61bb      	str	r3, [r7, #24]
   return(result);
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d1e5      	bne.n	8008226 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f003 0310 	and.w	r3, r3, #16
 8008264:	2b10      	cmp	r3, #16
 8008266:	d10a      	bne.n	800827e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008268:	2300      	movs	r3, #0
 800826a:	60fb      	str	r3, [r7, #12]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	60fb      	str	r3, [r7, #12]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	60fb      	str	r3, [r7, #12]
 800827c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008282:	4619      	mov	r1, r3
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f7ff fbde 	bl	8007a46 <HAL_UARTEx_RxEventCallback>
 800828a:	e002      	b.n	8008292 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f7ff fbbf 	bl	8007a10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008292:	2300      	movs	r3, #0
 8008294:	e002      	b.n	800829c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008296:	2300      	movs	r3, #0
 8008298:	e000      	b.n	800829c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800829a:	2302      	movs	r3, #2
  }
}
 800829c:	4618      	mov	r0, r3
 800829e:	3730      	adds	r7, #48	; 0x30
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	68da      	ldr	r2, [r3, #12]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	430a      	orrs	r2, r1
 80082c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	689a      	ldr	r2, [r3, #8]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	691b      	ldr	r3, [r3, #16]
 80082ca:	431a      	orrs	r2, r3
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	695b      	ldr	r3, [r3, #20]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80082de:	f023 030c 	bic.w	r3, r3, #12
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	6812      	ldr	r2, [r2, #0]
 80082e6:	68b9      	ldr	r1, [r7, #8]
 80082e8:	430b      	orrs	r3, r1
 80082ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	699a      	ldr	r2, [r3, #24]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	430a      	orrs	r2, r1
 8008300:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a2c      	ldr	r2, [pc, #176]	; (80083b8 <UART_SetConfig+0x114>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d103      	bne.n	8008314 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800830c:	f7fd fdf0 	bl	8005ef0 <HAL_RCC_GetPCLK2Freq>
 8008310:	60f8      	str	r0, [r7, #12]
 8008312:	e002      	b.n	800831a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008314:	f7fd fdd8 	bl	8005ec8 <HAL_RCC_GetPCLK1Freq>
 8008318:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	4613      	mov	r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	009a      	lsls	r2, r3, #2
 8008324:	441a      	add	r2, r3
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008330:	4a22      	ldr	r2, [pc, #136]	; (80083bc <UART_SetConfig+0x118>)
 8008332:	fba2 2303 	umull	r2, r3, r2, r3
 8008336:	095b      	lsrs	r3, r3, #5
 8008338:	0119      	lsls	r1, r3, #4
 800833a:	68fa      	ldr	r2, [r7, #12]
 800833c:	4613      	mov	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	4413      	add	r3, r2
 8008342:	009a      	lsls	r2, r3, #2
 8008344:	441a      	add	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008350:	4b1a      	ldr	r3, [pc, #104]	; (80083bc <UART_SetConfig+0x118>)
 8008352:	fba3 0302 	umull	r0, r3, r3, r2
 8008356:	095b      	lsrs	r3, r3, #5
 8008358:	2064      	movs	r0, #100	; 0x64
 800835a:	fb00 f303 	mul.w	r3, r0, r3
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	011b      	lsls	r3, r3, #4
 8008362:	3332      	adds	r3, #50	; 0x32
 8008364:	4a15      	ldr	r2, [pc, #84]	; (80083bc <UART_SetConfig+0x118>)
 8008366:	fba2 2303 	umull	r2, r3, r2, r3
 800836a:	095b      	lsrs	r3, r3, #5
 800836c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008370:	4419      	add	r1, r3
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	4613      	mov	r3, r2
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	4413      	add	r3, r2
 800837a:	009a      	lsls	r2, r3, #2
 800837c:	441a      	add	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	fbb2 f2f3 	udiv	r2, r2, r3
 8008388:	4b0c      	ldr	r3, [pc, #48]	; (80083bc <UART_SetConfig+0x118>)
 800838a:	fba3 0302 	umull	r0, r3, r3, r2
 800838e:	095b      	lsrs	r3, r3, #5
 8008390:	2064      	movs	r0, #100	; 0x64
 8008392:	fb00 f303 	mul.w	r3, r0, r3
 8008396:	1ad3      	subs	r3, r2, r3
 8008398:	011b      	lsls	r3, r3, #4
 800839a:	3332      	adds	r3, #50	; 0x32
 800839c:	4a07      	ldr	r2, [pc, #28]	; (80083bc <UART_SetConfig+0x118>)
 800839e:	fba2 2303 	umull	r2, r3, r2, r3
 80083a2:	095b      	lsrs	r3, r3, #5
 80083a4:	f003 020f 	and.w	r2, r3, #15
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	440a      	add	r2, r1
 80083ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80083b0:	bf00      	nop
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	40013800 	.word	0x40013800
 80083bc:	51eb851f 	.word	0x51eb851f

080083c0 <__cvt>:
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083c6:	461f      	mov	r7, r3
 80083c8:	bfbb      	ittet	lt
 80083ca:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80083ce:	461f      	movlt	r7, r3
 80083d0:	2300      	movge	r3, #0
 80083d2:	232d      	movlt	r3, #45	; 0x2d
 80083d4:	b088      	sub	sp, #32
 80083d6:	4614      	mov	r4, r2
 80083d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083da:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80083dc:	7013      	strb	r3, [r2, #0]
 80083de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80083e0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80083e4:	f023 0820 	bic.w	r8, r3, #32
 80083e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80083ec:	d005      	beq.n	80083fa <__cvt+0x3a>
 80083ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80083f2:	d100      	bne.n	80083f6 <__cvt+0x36>
 80083f4:	3501      	adds	r5, #1
 80083f6:	2302      	movs	r3, #2
 80083f8:	e000      	b.n	80083fc <__cvt+0x3c>
 80083fa:	2303      	movs	r3, #3
 80083fc:	aa07      	add	r2, sp, #28
 80083fe:	9204      	str	r2, [sp, #16]
 8008400:	aa06      	add	r2, sp, #24
 8008402:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008406:	e9cd 3500 	strd	r3, r5, [sp]
 800840a:	4622      	mov	r2, r4
 800840c:	463b      	mov	r3, r7
 800840e:	f001 f8a7 	bl	8009560 <_dtoa_r>
 8008412:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008416:	4606      	mov	r6, r0
 8008418:	d102      	bne.n	8008420 <__cvt+0x60>
 800841a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800841c:	07db      	lsls	r3, r3, #31
 800841e:	d522      	bpl.n	8008466 <__cvt+0xa6>
 8008420:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008424:	eb06 0905 	add.w	r9, r6, r5
 8008428:	d110      	bne.n	800844c <__cvt+0x8c>
 800842a:	7833      	ldrb	r3, [r6, #0]
 800842c:	2b30      	cmp	r3, #48	; 0x30
 800842e:	d10a      	bne.n	8008446 <__cvt+0x86>
 8008430:	2200      	movs	r2, #0
 8008432:	2300      	movs	r3, #0
 8008434:	4620      	mov	r0, r4
 8008436:	4639      	mov	r1, r7
 8008438:	f7f8 fab6 	bl	80009a8 <__aeabi_dcmpeq>
 800843c:	b918      	cbnz	r0, 8008446 <__cvt+0x86>
 800843e:	f1c5 0501 	rsb	r5, r5, #1
 8008442:	f8ca 5000 	str.w	r5, [sl]
 8008446:	f8da 3000 	ldr.w	r3, [sl]
 800844a:	4499      	add	r9, r3
 800844c:	2200      	movs	r2, #0
 800844e:	2300      	movs	r3, #0
 8008450:	4620      	mov	r0, r4
 8008452:	4639      	mov	r1, r7
 8008454:	f7f8 faa8 	bl	80009a8 <__aeabi_dcmpeq>
 8008458:	b108      	cbz	r0, 800845e <__cvt+0x9e>
 800845a:	f8cd 901c 	str.w	r9, [sp, #28]
 800845e:	2230      	movs	r2, #48	; 0x30
 8008460:	9b07      	ldr	r3, [sp, #28]
 8008462:	454b      	cmp	r3, r9
 8008464:	d307      	bcc.n	8008476 <__cvt+0xb6>
 8008466:	4630      	mov	r0, r6
 8008468:	9b07      	ldr	r3, [sp, #28]
 800846a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800846c:	1b9b      	subs	r3, r3, r6
 800846e:	6013      	str	r3, [r2, #0]
 8008470:	b008      	add	sp, #32
 8008472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008476:	1c59      	adds	r1, r3, #1
 8008478:	9107      	str	r1, [sp, #28]
 800847a:	701a      	strb	r2, [r3, #0]
 800847c:	e7f0      	b.n	8008460 <__cvt+0xa0>

0800847e <__exponent>:
 800847e:	4603      	mov	r3, r0
 8008480:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008482:	2900      	cmp	r1, #0
 8008484:	f803 2b02 	strb.w	r2, [r3], #2
 8008488:	bfb6      	itet	lt
 800848a:	222d      	movlt	r2, #45	; 0x2d
 800848c:	222b      	movge	r2, #43	; 0x2b
 800848e:	4249      	neglt	r1, r1
 8008490:	2909      	cmp	r1, #9
 8008492:	7042      	strb	r2, [r0, #1]
 8008494:	dd2a      	ble.n	80084ec <__exponent+0x6e>
 8008496:	f10d 0207 	add.w	r2, sp, #7
 800849a:	4617      	mov	r7, r2
 800849c:	260a      	movs	r6, #10
 800849e:	fb91 f5f6 	sdiv	r5, r1, r6
 80084a2:	4694      	mov	ip, r2
 80084a4:	fb06 1415 	mls	r4, r6, r5, r1
 80084a8:	3430      	adds	r4, #48	; 0x30
 80084aa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80084ae:	460c      	mov	r4, r1
 80084b0:	2c63      	cmp	r4, #99	; 0x63
 80084b2:	4629      	mov	r1, r5
 80084b4:	f102 32ff 	add.w	r2, r2, #4294967295
 80084b8:	dcf1      	bgt.n	800849e <__exponent+0x20>
 80084ba:	3130      	adds	r1, #48	; 0x30
 80084bc:	f1ac 0402 	sub.w	r4, ip, #2
 80084c0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80084c4:	4622      	mov	r2, r4
 80084c6:	1c41      	adds	r1, r0, #1
 80084c8:	42ba      	cmp	r2, r7
 80084ca:	d30a      	bcc.n	80084e2 <__exponent+0x64>
 80084cc:	f10d 0209 	add.w	r2, sp, #9
 80084d0:	eba2 020c 	sub.w	r2, r2, ip
 80084d4:	42bc      	cmp	r4, r7
 80084d6:	bf88      	it	hi
 80084d8:	2200      	movhi	r2, #0
 80084da:	4413      	add	r3, r2
 80084dc:	1a18      	subs	r0, r3, r0
 80084de:	b003      	add	sp, #12
 80084e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084e2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80084e6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80084ea:	e7ed      	b.n	80084c8 <__exponent+0x4a>
 80084ec:	2330      	movs	r3, #48	; 0x30
 80084ee:	3130      	adds	r1, #48	; 0x30
 80084f0:	7083      	strb	r3, [r0, #2]
 80084f2:	70c1      	strb	r1, [r0, #3]
 80084f4:	1d03      	adds	r3, r0, #4
 80084f6:	e7f1      	b.n	80084dc <__exponent+0x5e>

080084f8 <_printf_float>:
 80084f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084fc:	b091      	sub	sp, #68	; 0x44
 80084fe:	460c      	mov	r4, r1
 8008500:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008504:	4616      	mov	r6, r2
 8008506:	461f      	mov	r7, r3
 8008508:	4605      	mov	r5, r0
 800850a:	f000 ff05 	bl	8009318 <_localeconv_r>
 800850e:	6803      	ldr	r3, [r0, #0]
 8008510:	4618      	mov	r0, r3
 8008512:	9309      	str	r3, [sp, #36]	; 0x24
 8008514:	f7f7 fe1c 	bl	8000150 <strlen>
 8008518:	2300      	movs	r3, #0
 800851a:	930e      	str	r3, [sp, #56]	; 0x38
 800851c:	f8d8 3000 	ldr.w	r3, [r8]
 8008520:	900a      	str	r0, [sp, #40]	; 0x28
 8008522:	3307      	adds	r3, #7
 8008524:	f023 0307 	bic.w	r3, r3, #7
 8008528:	f103 0208 	add.w	r2, r3, #8
 800852c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008530:	f8d4 b000 	ldr.w	fp, [r4]
 8008534:	f8c8 2000 	str.w	r2, [r8]
 8008538:	e9d3 a800 	ldrd	sl, r8, [r3]
 800853c:	4652      	mov	r2, sl
 800853e:	4643      	mov	r3, r8
 8008540:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008544:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8008548:	930b      	str	r3, [sp, #44]	; 0x2c
 800854a:	f04f 32ff 	mov.w	r2, #4294967295
 800854e:	4650      	mov	r0, sl
 8008550:	4b9c      	ldr	r3, [pc, #624]	; (80087c4 <_printf_float+0x2cc>)
 8008552:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008554:	f7f8 fa5a 	bl	8000a0c <__aeabi_dcmpun>
 8008558:	bb70      	cbnz	r0, 80085b8 <_printf_float+0xc0>
 800855a:	f04f 32ff 	mov.w	r2, #4294967295
 800855e:	4650      	mov	r0, sl
 8008560:	4b98      	ldr	r3, [pc, #608]	; (80087c4 <_printf_float+0x2cc>)
 8008562:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008564:	f7f8 fa34 	bl	80009d0 <__aeabi_dcmple>
 8008568:	bb30      	cbnz	r0, 80085b8 <_printf_float+0xc0>
 800856a:	2200      	movs	r2, #0
 800856c:	2300      	movs	r3, #0
 800856e:	4650      	mov	r0, sl
 8008570:	4641      	mov	r1, r8
 8008572:	f7f8 fa23 	bl	80009bc <__aeabi_dcmplt>
 8008576:	b110      	cbz	r0, 800857e <_printf_float+0x86>
 8008578:	232d      	movs	r3, #45	; 0x2d
 800857a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800857e:	4a92      	ldr	r2, [pc, #584]	; (80087c8 <_printf_float+0x2d0>)
 8008580:	4b92      	ldr	r3, [pc, #584]	; (80087cc <_printf_float+0x2d4>)
 8008582:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008586:	bf94      	ite	ls
 8008588:	4690      	movls	r8, r2
 800858a:	4698      	movhi	r8, r3
 800858c:	2303      	movs	r3, #3
 800858e:	f04f 0a00 	mov.w	sl, #0
 8008592:	6123      	str	r3, [r4, #16]
 8008594:	f02b 0304 	bic.w	r3, fp, #4
 8008598:	6023      	str	r3, [r4, #0]
 800859a:	4633      	mov	r3, r6
 800859c:	4621      	mov	r1, r4
 800859e:	4628      	mov	r0, r5
 80085a0:	9700      	str	r7, [sp, #0]
 80085a2:	aa0f      	add	r2, sp, #60	; 0x3c
 80085a4:	f000 f9d6 	bl	8008954 <_printf_common>
 80085a8:	3001      	adds	r0, #1
 80085aa:	f040 8090 	bne.w	80086ce <_printf_float+0x1d6>
 80085ae:	f04f 30ff 	mov.w	r0, #4294967295
 80085b2:	b011      	add	sp, #68	; 0x44
 80085b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085b8:	4652      	mov	r2, sl
 80085ba:	4643      	mov	r3, r8
 80085bc:	4650      	mov	r0, sl
 80085be:	4641      	mov	r1, r8
 80085c0:	f7f8 fa24 	bl	8000a0c <__aeabi_dcmpun>
 80085c4:	b148      	cbz	r0, 80085da <_printf_float+0xe2>
 80085c6:	f1b8 0f00 	cmp.w	r8, #0
 80085ca:	bfb8      	it	lt
 80085cc:	232d      	movlt	r3, #45	; 0x2d
 80085ce:	4a80      	ldr	r2, [pc, #512]	; (80087d0 <_printf_float+0x2d8>)
 80085d0:	bfb8      	it	lt
 80085d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80085d6:	4b7f      	ldr	r3, [pc, #508]	; (80087d4 <_printf_float+0x2dc>)
 80085d8:	e7d3      	b.n	8008582 <_printf_float+0x8a>
 80085da:	6863      	ldr	r3, [r4, #4]
 80085dc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80085e0:	1c5a      	adds	r2, r3, #1
 80085e2:	d142      	bne.n	800866a <_printf_float+0x172>
 80085e4:	2306      	movs	r3, #6
 80085e6:	6063      	str	r3, [r4, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	9206      	str	r2, [sp, #24]
 80085ec:	aa0e      	add	r2, sp, #56	; 0x38
 80085ee:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80085f2:	aa0d      	add	r2, sp, #52	; 0x34
 80085f4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80085f8:	9203      	str	r2, [sp, #12]
 80085fa:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80085fe:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008602:	6023      	str	r3, [r4, #0]
 8008604:	6863      	ldr	r3, [r4, #4]
 8008606:	4652      	mov	r2, sl
 8008608:	9300      	str	r3, [sp, #0]
 800860a:	4628      	mov	r0, r5
 800860c:	4643      	mov	r3, r8
 800860e:	910b      	str	r1, [sp, #44]	; 0x2c
 8008610:	f7ff fed6 	bl	80083c0 <__cvt>
 8008614:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008616:	4680      	mov	r8, r0
 8008618:	2947      	cmp	r1, #71	; 0x47
 800861a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800861c:	d108      	bne.n	8008630 <_printf_float+0x138>
 800861e:	1cc8      	adds	r0, r1, #3
 8008620:	db02      	blt.n	8008628 <_printf_float+0x130>
 8008622:	6863      	ldr	r3, [r4, #4]
 8008624:	4299      	cmp	r1, r3
 8008626:	dd40      	ble.n	80086aa <_printf_float+0x1b2>
 8008628:	f1a9 0902 	sub.w	r9, r9, #2
 800862c:	fa5f f989 	uxtb.w	r9, r9
 8008630:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008634:	d81f      	bhi.n	8008676 <_printf_float+0x17e>
 8008636:	464a      	mov	r2, r9
 8008638:	3901      	subs	r1, #1
 800863a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800863e:	910d      	str	r1, [sp, #52]	; 0x34
 8008640:	f7ff ff1d 	bl	800847e <__exponent>
 8008644:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008646:	4682      	mov	sl, r0
 8008648:	1813      	adds	r3, r2, r0
 800864a:	2a01      	cmp	r2, #1
 800864c:	6123      	str	r3, [r4, #16]
 800864e:	dc02      	bgt.n	8008656 <_printf_float+0x15e>
 8008650:	6822      	ldr	r2, [r4, #0]
 8008652:	07d2      	lsls	r2, r2, #31
 8008654:	d501      	bpl.n	800865a <_printf_float+0x162>
 8008656:	3301      	adds	r3, #1
 8008658:	6123      	str	r3, [r4, #16]
 800865a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800865e:	2b00      	cmp	r3, #0
 8008660:	d09b      	beq.n	800859a <_printf_float+0xa2>
 8008662:	232d      	movs	r3, #45	; 0x2d
 8008664:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008668:	e797      	b.n	800859a <_printf_float+0xa2>
 800866a:	2947      	cmp	r1, #71	; 0x47
 800866c:	d1bc      	bne.n	80085e8 <_printf_float+0xf0>
 800866e:	2b00      	cmp	r3, #0
 8008670:	d1ba      	bne.n	80085e8 <_printf_float+0xf0>
 8008672:	2301      	movs	r3, #1
 8008674:	e7b7      	b.n	80085e6 <_printf_float+0xee>
 8008676:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800867a:	d118      	bne.n	80086ae <_printf_float+0x1b6>
 800867c:	2900      	cmp	r1, #0
 800867e:	6863      	ldr	r3, [r4, #4]
 8008680:	dd0b      	ble.n	800869a <_printf_float+0x1a2>
 8008682:	6121      	str	r1, [r4, #16]
 8008684:	b913      	cbnz	r3, 800868c <_printf_float+0x194>
 8008686:	6822      	ldr	r2, [r4, #0]
 8008688:	07d0      	lsls	r0, r2, #31
 800868a:	d502      	bpl.n	8008692 <_printf_float+0x19a>
 800868c:	3301      	adds	r3, #1
 800868e:	440b      	add	r3, r1
 8008690:	6123      	str	r3, [r4, #16]
 8008692:	f04f 0a00 	mov.w	sl, #0
 8008696:	65a1      	str	r1, [r4, #88]	; 0x58
 8008698:	e7df      	b.n	800865a <_printf_float+0x162>
 800869a:	b913      	cbnz	r3, 80086a2 <_printf_float+0x1aa>
 800869c:	6822      	ldr	r2, [r4, #0]
 800869e:	07d2      	lsls	r2, r2, #31
 80086a0:	d501      	bpl.n	80086a6 <_printf_float+0x1ae>
 80086a2:	3302      	adds	r3, #2
 80086a4:	e7f4      	b.n	8008690 <_printf_float+0x198>
 80086a6:	2301      	movs	r3, #1
 80086a8:	e7f2      	b.n	8008690 <_printf_float+0x198>
 80086aa:	f04f 0967 	mov.w	r9, #103	; 0x67
 80086ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086b0:	4299      	cmp	r1, r3
 80086b2:	db05      	blt.n	80086c0 <_printf_float+0x1c8>
 80086b4:	6823      	ldr	r3, [r4, #0]
 80086b6:	6121      	str	r1, [r4, #16]
 80086b8:	07d8      	lsls	r0, r3, #31
 80086ba:	d5ea      	bpl.n	8008692 <_printf_float+0x19a>
 80086bc:	1c4b      	adds	r3, r1, #1
 80086be:	e7e7      	b.n	8008690 <_printf_float+0x198>
 80086c0:	2900      	cmp	r1, #0
 80086c2:	bfcc      	ite	gt
 80086c4:	2201      	movgt	r2, #1
 80086c6:	f1c1 0202 	rsble	r2, r1, #2
 80086ca:	4413      	add	r3, r2
 80086cc:	e7e0      	b.n	8008690 <_printf_float+0x198>
 80086ce:	6823      	ldr	r3, [r4, #0]
 80086d0:	055a      	lsls	r2, r3, #21
 80086d2:	d407      	bmi.n	80086e4 <_printf_float+0x1ec>
 80086d4:	6923      	ldr	r3, [r4, #16]
 80086d6:	4642      	mov	r2, r8
 80086d8:	4631      	mov	r1, r6
 80086da:	4628      	mov	r0, r5
 80086dc:	47b8      	blx	r7
 80086de:	3001      	adds	r0, #1
 80086e0:	d12b      	bne.n	800873a <_printf_float+0x242>
 80086e2:	e764      	b.n	80085ae <_printf_float+0xb6>
 80086e4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80086e8:	f240 80dd 	bls.w	80088a6 <_printf_float+0x3ae>
 80086ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80086f0:	2200      	movs	r2, #0
 80086f2:	2300      	movs	r3, #0
 80086f4:	f7f8 f958 	bl	80009a8 <__aeabi_dcmpeq>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	d033      	beq.n	8008764 <_printf_float+0x26c>
 80086fc:	2301      	movs	r3, #1
 80086fe:	4631      	mov	r1, r6
 8008700:	4628      	mov	r0, r5
 8008702:	4a35      	ldr	r2, [pc, #212]	; (80087d8 <_printf_float+0x2e0>)
 8008704:	47b8      	blx	r7
 8008706:	3001      	adds	r0, #1
 8008708:	f43f af51 	beq.w	80085ae <_printf_float+0xb6>
 800870c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008710:	429a      	cmp	r2, r3
 8008712:	db02      	blt.n	800871a <_printf_float+0x222>
 8008714:	6823      	ldr	r3, [r4, #0]
 8008716:	07d8      	lsls	r0, r3, #31
 8008718:	d50f      	bpl.n	800873a <_printf_float+0x242>
 800871a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800871e:	4631      	mov	r1, r6
 8008720:	4628      	mov	r0, r5
 8008722:	47b8      	blx	r7
 8008724:	3001      	adds	r0, #1
 8008726:	f43f af42 	beq.w	80085ae <_printf_float+0xb6>
 800872a:	f04f 0800 	mov.w	r8, #0
 800872e:	f104 091a 	add.w	r9, r4, #26
 8008732:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008734:	3b01      	subs	r3, #1
 8008736:	4543      	cmp	r3, r8
 8008738:	dc09      	bgt.n	800874e <_printf_float+0x256>
 800873a:	6823      	ldr	r3, [r4, #0]
 800873c:	079b      	lsls	r3, r3, #30
 800873e:	f100 8104 	bmi.w	800894a <_printf_float+0x452>
 8008742:	68e0      	ldr	r0, [r4, #12]
 8008744:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008746:	4298      	cmp	r0, r3
 8008748:	bfb8      	it	lt
 800874a:	4618      	movlt	r0, r3
 800874c:	e731      	b.n	80085b2 <_printf_float+0xba>
 800874e:	2301      	movs	r3, #1
 8008750:	464a      	mov	r2, r9
 8008752:	4631      	mov	r1, r6
 8008754:	4628      	mov	r0, r5
 8008756:	47b8      	blx	r7
 8008758:	3001      	adds	r0, #1
 800875a:	f43f af28 	beq.w	80085ae <_printf_float+0xb6>
 800875e:	f108 0801 	add.w	r8, r8, #1
 8008762:	e7e6      	b.n	8008732 <_printf_float+0x23a>
 8008764:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008766:	2b00      	cmp	r3, #0
 8008768:	dc38      	bgt.n	80087dc <_printf_float+0x2e4>
 800876a:	2301      	movs	r3, #1
 800876c:	4631      	mov	r1, r6
 800876e:	4628      	mov	r0, r5
 8008770:	4a19      	ldr	r2, [pc, #100]	; (80087d8 <_printf_float+0x2e0>)
 8008772:	47b8      	blx	r7
 8008774:	3001      	adds	r0, #1
 8008776:	f43f af1a 	beq.w	80085ae <_printf_float+0xb6>
 800877a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800877e:	4313      	orrs	r3, r2
 8008780:	d102      	bne.n	8008788 <_printf_float+0x290>
 8008782:	6823      	ldr	r3, [r4, #0]
 8008784:	07d9      	lsls	r1, r3, #31
 8008786:	d5d8      	bpl.n	800873a <_printf_float+0x242>
 8008788:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800878c:	4631      	mov	r1, r6
 800878e:	4628      	mov	r0, r5
 8008790:	47b8      	blx	r7
 8008792:	3001      	adds	r0, #1
 8008794:	f43f af0b 	beq.w	80085ae <_printf_float+0xb6>
 8008798:	f04f 0900 	mov.w	r9, #0
 800879c:	f104 0a1a 	add.w	sl, r4, #26
 80087a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087a2:	425b      	negs	r3, r3
 80087a4:	454b      	cmp	r3, r9
 80087a6:	dc01      	bgt.n	80087ac <_printf_float+0x2b4>
 80087a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80087aa:	e794      	b.n	80086d6 <_printf_float+0x1de>
 80087ac:	2301      	movs	r3, #1
 80087ae:	4652      	mov	r2, sl
 80087b0:	4631      	mov	r1, r6
 80087b2:	4628      	mov	r0, r5
 80087b4:	47b8      	blx	r7
 80087b6:	3001      	adds	r0, #1
 80087b8:	f43f aef9 	beq.w	80085ae <_printf_float+0xb6>
 80087bc:	f109 0901 	add.w	r9, r9, #1
 80087c0:	e7ee      	b.n	80087a0 <_printf_float+0x2a8>
 80087c2:	bf00      	nop
 80087c4:	7fefffff 	.word	0x7fefffff
 80087c8:	0800cbb6 	.word	0x0800cbb6
 80087cc:	0800cbba 	.word	0x0800cbba
 80087d0:	0800cbbe 	.word	0x0800cbbe
 80087d4:	0800cbc2 	.word	0x0800cbc2
 80087d8:	0800cbc6 	.word	0x0800cbc6
 80087dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80087de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087e0:	429a      	cmp	r2, r3
 80087e2:	bfa8      	it	ge
 80087e4:	461a      	movge	r2, r3
 80087e6:	2a00      	cmp	r2, #0
 80087e8:	4691      	mov	r9, r2
 80087ea:	dc37      	bgt.n	800885c <_printf_float+0x364>
 80087ec:	f04f 0b00 	mov.w	fp, #0
 80087f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087f4:	f104 021a 	add.w	r2, r4, #26
 80087f8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80087fc:	ebaa 0309 	sub.w	r3, sl, r9
 8008800:	455b      	cmp	r3, fp
 8008802:	dc33      	bgt.n	800886c <_printf_float+0x374>
 8008804:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008808:	429a      	cmp	r2, r3
 800880a:	db3b      	blt.n	8008884 <_printf_float+0x38c>
 800880c:	6823      	ldr	r3, [r4, #0]
 800880e:	07da      	lsls	r2, r3, #31
 8008810:	d438      	bmi.n	8008884 <_printf_float+0x38c>
 8008812:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8008816:	eba2 0903 	sub.w	r9, r2, r3
 800881a:	eba2 020a 	sub.w	r2, r2, sl
 800881e:	4591      	cmp	r9, r2
 8008820:	bfa8      	it	ge
 8008822:	4691      	movge	r9, r2
 8008824:	f1b9 0f00 	cmp.w	r9, #0
 8008828:	dc34      	bgt.n	8008894 <_printf_float+0x39c>
 800882a:	f04f 0800 	mov.w	r8, #0
 800882e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008832:	f104 0a1a 	add.w	sl, r4, #26
 8008836:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800883a:	1a9b      	subs	r3, r3, r2
 800883c:	eba3 0309 	sub.w	r3, r3, r9
 8008840:	4543      	cmp	r3, r8
 8008842:	f77f af7a 	ble.w	800873a <_printf_float+0x242>
 8008846:	2301      	movs	r3, #1
 8008848:	4652      	mov	r2, sl
 800884a:	4631      	mov	r1, r6
 800884c:	4628      	mov	r0, r5
 800884e:	47b8      	blx	r7
 8008850:	3001      	adds	r0, #1
 8008852:	f43f aeac 	beq.w	80085ae <_printf_float+0xb6>
 8008856:	f108 0801 	add.w	r8, r8, #1
 800885a:	e7ec      	b.n	8008836 <_printf_float+0x33e>
 800885c:	4613      	mov	r3, r2
 800885e:	4631      	mov	r1, r6
 8008860:	4642      	mov	r2, r8
 8008862:	4628      	mov	r0, r5
 8008864:	47b8      	blx	r7
 8008866:	3001      	adds	r0, #1
 8008868:	d1c0      	bne.n	80087ec <_printf_float+0x2f4>
 800886a:	e6a0      	b.n	80085ae <_printf_float+0xb6>
 800886c:	2301      	movs	r3, #1
 800886e:	4631      	mov	r1, r6
 8008870:	4628      	mov	r0, r5
 8008872:	920b      	str	r2, [sp, #44]	; 0x2c
 8008874:	47b8      	blx	r7
 8008876:	3001      	adds	r0, #1
 8008878:	f43f ae99 	beq.w	80085ae <_printf_float+0xb6>
 800887c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800887e:	f10b 0b01 	add.w	fp, fp, #1
 8008882:	e7b9      	b.n	80087f8 <_printf_float+0x300>
 8008884:	4631      	mov	r1, r6
 8008886:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800888a:	4628      	mov	r0, r5
 800888c:	47b8      	blx	r7
 800888e:	3001      	adds	r0, #1
 8008890:	d1bf      	bne.n	8008812 <_printf_float+0x31a>
 8008892:	e68c      	b.n	80085ae <_printf_float+0xb6>
 8008894:	464b      	mov	r3, r9
 8008896:	4631      	mov	r1, r6
 8008898:	4628      	mov	r0, r5
 800889a:	eb08 020a 	add.w	r2, r8, sl
 800889e:	47b8      	blx	r7
 80088a0:	3001      	adds	r0, #1
 80088a2:	d1c2      	bne.n	800882a <_printf_float+0x332>
 80088a4:	e683      	b.n	80085ae <_printf_float+0xb6>
 80088a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80088a8:	2a01      	cmp	r2, #1
 80088aa:	dc01      	bgt.n	80088b0 <_printf_float+0x3b8>
 80088ac:	07db      	lsls	r3, r3, #31
 80088ae:	d539      	bpl.n	8008924 <_printf_float+0x42c>
 80088b0:	2301      	movs	r3, #1
 80088b2:	4642      	mov	r2, r8
 80088b4:	4631      	mov	r1, r6
 80088b6:	4628      	mov	r0, r5
 80088b8:	47b8      	blx	r7
 80088ba:	3001      	adds	r0, #1
 80088bc:	f43f ae77 	beq.w	80085ae <_printf_float+0xb6>
 80088c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088c4:	4631      	mov	r1, r6
 80088c6:	4628      	mov	r0, r5
 80088c8:	47b8      	blx	r7
 80088ca:	3001      	adds	r0, #1
 80088cc:	f43f ae6f 	beq.w	80085ae <_printf_float+0xb6>
 80088d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80088d4:	2200      	movs	r2, #0
 80088d6:	2300      	movs	r3, #0
 80088d8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80088dc:	f7f8 f864 	bl	80009a8 <__aeabi_dcmpeq>
 80088e0:	b9d8      	cbnz	r0, 800891a <_printf_float+0x422>
 80088e2:	f109 33ff 	add.w	r3, r9, #4294967295
 80088e6:	f108 0201 	add.w	r2, r8, #1
 80088ea:	4631      	mov	r1, r6
 80088ec:	4628      	mov	r0, r5
 80088ee:	47b8      	blx	r7
 80088f0:	3001      	adds	r0, #1
 80088f2:	d10e      	bne.n	8008912 <_printf_float+0x41a>
 80088f4:	e65b      	b.n	80085ae <_printf_float+0xb6>
 80088f6:	2301      	movs	r3, #1
 80088f8:	464a      	mov	r2, r9
 80088fa:	4631      	mov	r1, r6
 80088fc:	4628      	mov	r0, r5
 80088fe:	47b8      	blx	r7
 8008900:	3001      	adds	r0, #1
 8008902:	f43f ae54 	beq.w	80085ae <_printf_float+0xb6>
 8008906:	f108 0801 	add.w	r8, r8, #1
 800890a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800890c:	3b01      	subs	r3, #1
 800890e:	4543      	cmp	r3, r8
 8008910:	dcf1      	bgt.n	80088f6 <_printf_float+0x3fe>
 8008912:	4653      	mov	r3, sl
 8008914:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008918:	e6de      	b.n	80086d8 <_printf_float+0x1e0>
 800891a:	f04f 0800 	mov.w	r8, #0
 800891e:	f104 091a 	add.w	r9, r4, #26
 8008922:	e7f2      	b.n	800890a <_printf_float+0x412>
 8008924:	2301      	movs	r3, #1
 8008926:	4642      	mov	r2, r8
 8008928:	e7df      	b.n	80088ea <_printf_float+0x3f2>
 800892a:	2301      	movs	r3, #1
 800892c:	464a      	mov	r2, r9
 800892e:	4631      	mov	r1, r6
 8008930:	4628      	mov	r0, r5
 8008932:	47b8      	blx	r7
 8008934:	3001      	adds	r0, #1
 8008936:	f43f ae3a 	beq.w	80085ae <_printf_float+0xb6>
 800893a:	f108 0801 	add.w	r8, r8, #1
 800893e:	68e3      	ldr	r3, [r4, #12]
 8008940:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008942:	1a5b      	subs	r3, r3, r1
 8008944:	4543      	cmp	r3, r8
 8008946:	dcf0      	bgt.n	800892a <_printf_float+0x432>
 8008948:	e6fb      	b.n	8008742 <_printf_float+0x24a>
 800894a:	f04f 0800 	mov.w	r8, #0
 800894e:	f104 0919 	add.w	r9, r4, #25
 8008952:	e7f4      	b.n	800893e <_printf_float+0x446>

08008954 <_printf_common>:
 8008954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008958:	4616      	mov	r6, r2
 800895a:	4699      	mov	r9, r3
 800895c:	688a      	ldr	r2, [r1, #8]
 800895e:	690b      	ldr	r3, [r1, #16]
 8008960:	4607      	mov	r7, r0
 8008962:	4293      	cmp	r3, r2
 8008964:	bfb8      	it	lt
 8008966:	4613      	movlt	r3, r2
 8008968:	6033      	str	r3, [r6, #0]
 800896a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800896e:	460c      	mov	r4, r1
 8008970:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008974:	b10a      	cbz	r2, 800897a <_printf_common+0x26>
 8008976:	3301      	adds	r3, #1
 8008978:	6033      	str	r3, [r6, #0]
 800897a:	6823      	ldr	r3, [r4, #0]
 800897c:	0699      	lsls	r1, r3, #26
 800897e:	bf42      	ittt	mi
 8008980:	6833      	ldrmi	r3, [r6, #0]
 8008982:	3302      	addmi	r3, #2
 8008984:	6033      	strmi	r3, [r6, #0]
 8008986:	6825      	ldr	r5, [r4, #0]
 8008988:	f015 0506 	ands.w	r5, r5, #6
 800898c:	d106      	bne.n	800899c <_printf_common+0x48>
 800898e:	f104 0a19 	add.w	sl, r4, #25
 8008992:	68e3      	ldr	r3, [r4, #12]
 8008994:	6832      	ldr	r2, [r6, #0]
 8008996:	1a9b      	subs	r3, r3, r2
 8008998:	42ab      	cmp	r3, r5
 800899a:	dc2b      	bgt.n	80089f4 <_printf_common+0xa0>
 800899c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80089a0:	1e13      	subs	r3, r2, #0
 80089a2:	6822      	ldr	r2, [r4, #0]
 80089a4:	bf18      	it	ne
 80089a6:	2301      	movne	r3, #1
 80089a8:	0692      	lsls	r2, r2, #26
 80089aa:	d430      	bmi.n	8008a0e <_printf_common+0xba>
 80089ac:	4649      	mov	r1, r9
 80089ae:	4638      	mov	r0, r7
 80089b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089b4:	47c0      	blx	r8
 80089b6:	3001      	adds	r0, #1
 80089b8:	d023      	beq.n	8008a02 <_printf_common+0xae>
 80089ba:	6823      	ldr	r3, [r4, #0]
 80089bc:	6922      	ldr	r2, [r4, #16]
 80089be:	f003 0306 	and.w	r3, r3, #6
 80089c2:	2b04      	cmp	r3, #4
 80089c4:	bf14      	ite	ne
 80089c6:	2500      	movne	r5, #0
 80089c8:	6833      	ldreq	r3, [r6, #0]
 80089ca:	f04f 0600 	mov.w	r6, #0
 80089ce:	bf08      	it	eq
 80089d0:	68e5      	ldreq	r5, [r4, #12]
 80089d2:	f104 041a 	add.w	r4, r4, #26
 80089d6:	bf08      	it	eq
 80089d8:	1aed      	subeq	r5, r5, r3
 80089da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80089de:	bf08      	it	eq
 80089e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089e4:	4293      	cmp	r3, r2
 80089e6:	bfc4      	itt	gt
 80089e8:	1a9b      	subgt	r3, r3, r2
 80089ea:	18ed      	addgt	r5, r5, r3
 80089ec:	42b5      	cmp	r5, r6
 80089ee:	d11a      	bne.n	8008a26 <_printf_common+0xd2>
 80089f0:	2000      	movs	r0, #0
 80089f2:	e008      	b.n	8008a06 <_printf_common+0xb2>
 80089f4:	2301      	movs	r3, #1
 80089f6:	4652      	mov	r2, sl
 80089f8:	4649      	mov	r1, r9
 80089fa:	4638      	mov	r0, r7
 80089fc:	47c0      	blx	r8
 80089fe:	3001      	adds	r0, #1
 8008a00:	d103      	bne.n	8008a0a <_printf_common+0xb6>
 8008a02:	f04f 30ff 	mov.w	r0, #4294967295
 8008a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a0a:	3501      	adds	r5, #1
 8008a0c:	e7c1      	b.n	8008992 <_printf_common+0x3e>
 8008a0e:	2030      	movs	r0, #48	; 0x30
 8008a10:	18e1      	adds	r1, r4, r3
 8008a12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a16:	1c5a      	adds	r2, r3, #1
 8008a18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a1c:	4422      	add	r2, r4
 8008a1e:	3302      	adds	r3, #2
 8008a20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a24:	e7c2      	b.n	80089ac <_printf_common+0x58>
 8008a26:	2301      	movs	r3, #1
 8008a28:	4622      	mov	r2, r4
 8008a2a:	4649      	mov	r1, r9
 8008a2c:	4638      	mov	r0, r7
 8008a2e:	47c0      	blx	r8
 8008a30:	3001      	adds	r0, #1
 8008a32:	d0e6      	beq.n	8008a02 <_printf_common+0xae>
 8008a34:	3601      	adds	r6, #1
 8008a36:	e7d9      	b.n	80089ec <_printf_common+0x98>

08008a38 <_printf_i>:
 8008a38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a3c:	7e0f      	ldrb	r7, [r1, #24]
 8008a3e:	4691      	mov	r9, r2
 8008a40:	2f78      	cmp	r7, #120	; 0x78
 8008a42:	4680      	mov	r8, r0
 8008a44:	460c      	mov	r4, r1
 8008a46:	469a      	mov	sl, r3
 8008a48:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a4e:	d807      	bhi.n	8008a60 <_printf_i+0x28>
 8008a50:	2f62      	cmp	r7, #98	; 0x62
 8008a52:	d80a      	bhi.n	8008a6a <_printf_i+0x32>
 8008a54:	2f00      	cmp	r7, #0
 8008a56:	f000 80d5 	beq.w	8008c04 <_printf_i+0x1cc>
 8008a5a:	2f58      	cmp	r7, #88	; 0x58
 8008a5c:	f000 80c1 	beq.w	8008be2 <_printf_i+0x1aa>
 8008a60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a68:	e03a      	b.n	8008ae0 <_printf_i+0xa8>
 8008a6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a6e:	2b15      	cmp	r3, #21
 8008a70:	d8f6      	bhi.n	8008a60 <_printf_i+0x28>
 8008a72:	a101      	add	r1, pc, #4	; (adr r1, 8008a78 <_printf_i+0x40>)
 8008a74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a78:	08008ad1 	.word	0x08008ad1
 8008a7c:	08008ae5 	.word	0x08008ae5
 8008a80:	08008a61 	.word	0x08008a61
 8008a84:	08008a61 	.word	0x08008a61
 8008a88:	08008a61 	.word	0x08008a61
 8008a8c:	08008a61 	.word	0x08008a61
 8008a90:	08008ae5 	.word	0x08008ae5
 8008a94:	08008a61 	.word	0x08008a61
 8008a98:	08008a61 	.word	0x08008a61
 8008a9c:	08008a61 	.word	0x08008a61
 8008aa0:	08008a61 	.word	0x08008a61
 8008aa4:	08008beb 	.word	0x08008beb
 8008aa8:	08008b11 	.word	0x08008b11
 8008aac:	08008ba5 	.word	0x08008ba5
 8008ab0:	08008a61 	.word	0x08008a61
 8008ab4:	08008a61 	.word	0x08008a61
 8008ab8:	08008c0d 	.word	0x08008c0d
 8008abc:	08008a61 	.word	0x08008a61
 8008ac0:	08008b11 	.word	0x08008b11
 8008ac4:	08008a61 	.word	0x08008a61
 8008ac8:	08008a61 	.word	0x08008a61
 8008acc:	08008bad 	.word	0x08008bad
 8008ad0:	682b      	ldr	r3, [r5, #0]
 8008ad2:	1d1a      	adds	r2, r3, #4
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	602a      	str	r2, [r5, #0]
 8008ad8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008adc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e0a0      	b.n	8008c26 <_printf_i+0x1ee>
 8008ae4:	6820      	ldr	r0, [r4, #0]
 8008ae6:	682b      	ldr	r3, [r5, #0]
 8008ae8:	0607      	lsls	r7, r0, #24
 8008aea:	f103 0104 	add.w	r1, r3, #4
 8008aee:	6029      	str	r1, [r5, #0]
 8008af0:	d501      	bpl.n	8008af6 <_printf_i+0xbe>
 8008af2:	681e      	ldr	r6, [r3, #0]
 8008af4:	e003      	b.n	8008afe <_printf_i+0xc6>
 8008af6:	0646      	lsls	r6, r0, #25
 8008af8:	d5fb      	bpl.n	8008af2 <_printf_i+0xba>
 8008afa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008afe:	2e00      	cmp	r6, #0
 8008b00:	da03      	bge.n	8008b0a <_printf_i+0xd2>
 8008b02:	232d      	movs	r3, #45	; 0x2d
 8008b04:	4276      	negs	r6, r6
 8008b06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b0a:	230a      	movs	r3, #10
 8008b0c:	4859      	ldr	r0, [pc, #356]	; (8008c74 <_printf_i+0x23c>)
 8008b0e:	e012      	b.n	8008b36 <_printf_i+0xfe>
 8008b10:	682b      	ldr	r3, [r5, #0]
 8008b12:	6820      	ldr	r0, [r4, #0]
 8008b14:	1d19      	adds	r1, r3, #4
 8008b16:	6029      	str	r1, [r5, #0]
 8008b18:	0605      	lsls	r5, r0, #24
 8008b1a:	d501      	bpl.n	8008b20 <_printf_i+0xe8>
 8008b1c:	681e      	ldr	r6, [r3, #0]
 8008b1e:	e002      	b.n	8008b26 <_printf_i+0xee>
 8008b20:	0641      	lsls	r1, r0, #25
 8008b22:	d5fb      	bpl.n	8008b1c <_printf_i+0xe4>
 8008b24:	881e      	ldrh	r6, [r3, #0]
 8008b26:	2f6f      	cmp	r7, #111	; 0x6f
 8008b28:	bf0c      	ite	eq
 8008b2a:	2308      	moveq	r3, #8
 8008b2c:	230a      	movne	r3, #10
 8008b2e:	4851      	ldr	r0, [pc, #324]	; (8008c74 <_printf_i+0x23c>)
 8008b30:	2100      	movs	r1, #0
 8008b32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b36:	6865      	ldr	r5, [r4, #4]
 8008b38:	2d00      	cmp	r5, #0
 8008b3a:	bfa8      	it	ge
 8008b3c:	6821      	ldrge	r1, [r4, #0]
 8008b3e:	60a5      	str	r5, [r4, #8]
 8008b40:	bfa4      	itt	ge
 8008b42:	f021 0104 	bicge.w	r1, r1, #4
 8008b46:	6021      	strge	r1, [r4, #0]
 8008b48:	b90e      	cbnz	r6, 8008b4e <_printf_i+0x116>
 8008b4a:	2d00      	cmp	r5, #0
 8008b4c:	d04b      	beq.n	8008be6 <_printf_i+0x1ae>
 8008b4e:	4615      	mov	r5, r2
 8008b50:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b54:	fb03 6711 	mls	r7, r3, r1, r6
 8008b58:	5dc7      	ldrb	r7, [r0, r7]
 8008b5a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008b5e:	4637      	mov	r7, r6
 8008b60:	42bb      	cmp	r3, r7
 8008b62:	460e      	mov	r6, r1
 8008b64:	d9f4      	bls.n	8008b50 <_printf_i+0x118>
 8008b66:	2b08      	cmp	r3, #8
 8008b68:	d10b      	bne.n	8008b82 <_printf_i+0x14a>
 8008b6a:	6823      	ldr	r3, [r4, #0]
 8008b6c:	07de      	lsls	r6, r3, #31
 8008b6e:	d508      	bpl.n	8008b82 <_printf_i+0x14a>
 8008b70:	6923      	ldr	r3, [r4, #16]
 8008b72:	6861      	ldr	r1, [r4, #4]
 8008b74:	4299      	cmp	r1, r3
 8008b76:	bfde      	ittt	le
 8008b78:	2330      	movle	r3, #48	; 0x30
 8008b7a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008b7e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008b82:	1b52      	subs	r2, r2, r5
 8008b84:	6122      	str	r2, [r4, #16]
 8008b86:	464b      	mov	r3, r9
 8008b88:	4621      	mov	r1, r4
 8008b8a:	4640      	mov	r0, r8
 8008b8c:	f8cd a000 	str.w	sl, [sp]
 8008b90:	aa03      	add	r2, sp, #12
 8008b92:	f7ff fedf 	bl	8008954 <_printf_common>
 8008b96:	3001      	adds	r0, #1
 8008b98:	d14a      	bne.n	8008c30 <_printf_i+0x1f8>
 8008b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b9e:	b004      	add	sp, #16
 8008ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba4:	6823      	ldr	r3, [r4, #0]
 8008ba6:	f043 0320 	orr.w	r3, r3, #32
 8008baa:	6023      	str	r3, [r4, #0]
 8008bac:	2778      	movs	r7, #120	; 0x78
 8008bae:	4832      	ldr	r0, [pc, #200]	; (8008c78 <_printf_i+0x240>)
 8008bb0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	6829      	ldr	r1, [r5, #0]
 8008bb8:	061f      	lsls	r7, r3, #24
 8008bba:	f851 6b04 	ldr.w	r6, [r1], #4
 8008bbe:	d402      	bmi.n	8008bc6 <_printf_i+0x18e>
 8008bc0:	065f      	lsls	r7, r3, #25
 8008bc2:	bf48      	it	mi
 8008bc4:	b2b6      	uxthmi	r6, r6
 8008bc6:	07df      	lsls	r7, r3, #31
 8008bc8:	bf48      	it	mi
 8008bca:	f043 0320 	orrmi.w	r3, r3, #32
 8008bce:	6029      	str	r1, [r5, #0]
 8008bd0:	bf48      	it	mi
 8008bd2:	6023      	strmi	r3, [r4, #0]
 8008bd4:	b91e      	cbnz	r6, 8008bde <_printf_i+0x1a6>
 8008bd6:	6823      	ldr	r3, [r4, #0]
 8008bd8:	f023 0320 	bic.w	r3, r3, #32
 8008bdc:	6023      	str	r3, [r4, #0]
 8008bde:	2310      	movs	r3, #16
 8008be0:	e7a6      	b.n	8008b30 <_printf_i+0xf8>
 8008be2:	4824      	ldr	r0, [pc, #144]	; (8008c74 <_printf_i+0x23c>)
 8008be4:	e7e4      	b.n	8008bb0 <_printf_i+0x178>
 8008be6:	4615      	mov	r5, r2
 8008be8:	e7bd      	b.n	8008b66 <_printf_i+0x12e>
 8008bea:	682b      	ldr	r3, [r5, #0]
 8008bec:	6826      	ldr	r6, [r4, #0]
 8008bee:	1d18      	adds	r0, r3, #4
 8008bf0:	6961      	ldr	r1, [r4, #20]
 8008bf2:	6028      	str	r0, [r5, #0]
 8008bf4:	0635      	lsls	r5, r6, #24
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	d501      	bpl.n	8008bfe <_printf_i+0x1c6>
 8008bfa:	6019      	str	r1, [r3, #0]
 8008bfc:	e002      	b.n	8008c04 <_printf_i+0x1cc>
 8008bfe:	0670      	lsls	r0, r6, #25
 8008c00:	d5fb      	bpl.n	8008bfa <_printf_i+0x1c2>
 8008c02:	8019      	strh	r1, [r3, #0]
 8008c04:	2300      	movs	r3, #0
 8008c06:	4615      	mov	r5, r2
 8008c08:	6123      	str	r3, [r4, #16]
 8008c0a:	e7bc      	b.n	8008b86 <_printf_i+0x14e>
 8008c0c:	682b      	ldr	r3, [r5, #0]
 8008c0e:	2100      	movs	r1, #0
 8008c10:	1d1a      	adds	r2, r3, #4
 8008c12:	602a      	str	r2, [r5, #0]
 8008c14:	681d      	ldr	r5, [r3, #0]
 8008c16:	6862      	ldr	r2, [r4, #4]
 8008c18:	4628      	mov	r0, r5
 8008c1a:	f000 fbf4 	bl	8009406 <memchr>
 8008c1e:	b108      	cbz	r0, 8008c24 <_printf_i+0x1ec>
 8008c20:	1b40      	subs	r0, r0, r5
 8008c22:	6060      	str	r0, [r4, #4]
 8008c24:	6863      	ldr	r3, [r4, #4]
 8008c26:	6123      	str	r3, [r4, #16]
 8008c28:	2300      	movs	r3, #0
 8008c2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c2e:	e7aa      	b.n	8008b86 <_printf_i+0x14e>
 8008c30:	462a      	mov	r2, r5
 8008c32:	4649      	mov	r1, r9
 8008c34:	4640      	mov	r0, r8
 8008c36:	6923      	ldr	r3, [r4, #16]
 8008c38:	47d0      	blx	sl
 8008c3a:	3001      	adds	r0, #1
 8008c3c:	d0ad      	beq.n	8008b9a <_printf_i+0x162>
 8008c3e:	6823      	ldr	r3, [r4, #0]
 8008c40:	079b      	lsls	r3, r3, #30
 8008c42:	d413      	bmi.n	8008c6c <_printf_i+0x234>
 8008c44:	68e0      	ldr	r0, [r4, #12]
 8008c46:	9b03      	ldr	r3, [sp, #12]
 8008c48:	4298      	cmp	r0, r3
 8008c4a:	bfb8      	it	lt
 8008c4c:	4618      	movlt	r0, r3
 8008c4e:	e7a6      	b.n	8008b9e <_printf_i+0x166>
 8008c50:	2301      	movs	r3, #1
 8008c52:	4632      	mov	r2, r6
 8008c54:	4649      	mov	r1, r9
 8008c56:	4640      	mov	r0, r8
 8008c58:	47d0      	blx	sl
 8008c5a:	3001      	adds	r0, #1
 8008c5c:	d09d      	beq.n	8008b9a <_printf_i+0x162>
 8008c5e:	3501      	adds	r5, #1
 8008c60:	68e3      	ldr	r3, [r4, #12]
 8008c62:	9903      	ldr	r1, [sp, #12]
 8008c64:	1a5b      	subs	r3, r3, r1
 8008c66:	42ab      	cmp	r3, r5
 8008c68:	dcf2      	bgt.n	8008c50 <_printf_i+0x218>
 8008c6a:	e7eb      	b.n	8008c44 <_printf_i+0x20c>
 8008c6c:	2500      	movs	r5, #0
 8008c6e:	f104 0619 	add.w	r6, r4, #25
 8008c72:	e7f5      	b.n	8008c60 <_printf_i+0x228>
 8008c74:	0800cbc8 	.word	0x0800cbc8
 8008c78:	0800cbd9 	.word	0x0800cbd9

08008c7c <_scanf_float>:
 8008c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c80:	b087      	sub	sp, #28
 8008c82:	9303      	str	r3, [sp, #12]
 8008c84:	688b      	ldr	r3, [r1, #8]
 8008c86:	4617      	mov	r7, r2
 8008c88:	1e5a      	subs	r2, r3, #1
 8008c8a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008c8e:	bf85      	ittet	hi
 8008c90:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008c94:	195b      	addhi	r3, r3, r5
 8008c96:	2300      	movls	r3, #0
 8008c98:	9302      	strhi	r3, [sp, #8]
 8008c9a:	bf88      	it	hi
 8008c9c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008ca0:	468b      	mov	fp, r1
 8008ca2:	f04f 0500 	mov.w	r5, #0
 8008ca6:	bf8c      	ite	hi
 8008ca8:	608b      	strhi	r3, [r1, #8]
 8008caa:	9302      	strls	r3, [sp, #8]
 8008cac:	680b      	ldr	r3, [r1, #0]
 8008cae:	4680      	mov	r8, r0
 8008cb0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008cb4:	f84b 3b1c 	str.w	r3, [fp], #28
 8008cb8:	460c      	mov	r4, r1
 8008cba:	465e      	mov	r6, fp
 8008cbc:	46aa      	mov	sl, r5
 8008cbe:	46a9      	mov	r9, r5
 8008cc0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008cc4:	9501      	str	r5, [sp, #4]
 8008cc6:	68a2      	ldr	r2, [r4, #8]
 8008cc8:	b152      	cbz	r2, 8008ce0 <_scanf_float+0x64>
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	2b4e      	cmp	r3, #78	; 0x4e
 8008cd0:	d864      	bhi.n	8008d9c <_scanf_float+0x120>
 8008cd2:	2b40      	cmp	r3, #64	; 0x40
 8008cd4:	d83c      	bhi.n	8008d50 <_scanf_float+0xd4>
 8008cd6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008cda:	b2c8      	uxtb	r0, r1
 8008cdc:	280e      	cmp	r0, #14
 8008cde:	d93a      	bls.n	8008d56 <_scanf_float+0xda>
 8008ce0:	f1b9 0f00 	cmp.w	r9, #0
 8008ce4:	d003      	beq.n	8008cee <_scanf_float+0x72>
 8008ce6:	6823      	ldr	r3, [r4, #0]
 8008ce8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cec:	6023      	str	r3, [r4, #0]
 8008cee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008cf2:	f1ba 0f01 	cmp.w	sl, #1
 8008cf6:	f200 8113 	bhi.w	8008f20 <_scanf_float+0x2a4>
 8008cfa:	455e      	cmp	r6, fp
 8008cfc:	f200 8105 	bhi.w	8008f0a <_scanf_float+0x28e>
 8008d00:	2501      	movs	r5, #1
 8008d02:	4628      	mov	r0, r5
 8008d04:	b007      	add	sp, #28
 8008d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d0a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008d0e:	2a0d      	cmp	r2, #13
 8008d10:	d8e6      	bhi.n	8008ce0 <_scanf_float+0x64>
 8008d12:	a101      	add	r1, pc, #4	; (adr r1, 8008d18 <_scanf_float+0x9c>)
 8008d14:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008d18:	08008e57 	.word	0x08008e57
 8008d1c:	08008ce1 	.word	0x08008ce1
 8008d20:	08008ce1 	.word	0x08008ce1
 8008d24:	08008ce1 	.word	0x08008ce1
 8008d28:	08008eb7 	.word	0x08008eb7
 8008d2c:	08008e8f 	.word	0x08008e8f
 8008d30:	08008ce1 	.word	0x08008ce1
 8008d34:	08008ce1 	.word	0x08008ce1
 8008d38:	08008e65 	.word	0x08008e65
 8008d3c:	08008ce1 	.word	0x08008ce1
 8008d40:	08008ce1 	.word	0x08008ce1
 8008d44:	08008ce1 	.word	0x08008ce1
 8008d48:	08008ce1 	.word	0x08008ce1
 8008d4c:	08008e1d 	.word	0x08008e1d
 8008d50:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008d54:	e7db      	b.n	8008d0e <_scanf_float+0x92>
 8008d56:	290e      	cmp	r1, #14
 8008d58:	d8c2      	bhi.n	8008ce0 <_scanf_float+0x64>
 8008d5a:	a001      	add	r0, pc, #4	; (adr r0, 8008d60 <_scanf_float+0xe4>)
 8008d5c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008d60:	08008e0f 	.word	0x08008e0f
 8008d64:	08008ce1 	.word	0x08008ce1
 8008d68:	08008e0f 	.word	0x08008e0f
 8008d6c:	08008ea3 	.word	0x08008ea3
 8008d70:	08008ce1 	.word	0x08008ce1
 8008d74:	08008dbd 	.word	0x08008dbd
 8008d78:	08008df9 	.word	0x08008df9
 8008d7c:	08008df9 	.word	0x08008df9
 8008d80:	08008df9 	.word	0x08008df9
 8008d84:	08008df9 	.word	0x08008df9
 8008d88:	08008df9 	.word	0x08008df9
 8008d8c:	08008df9 	.word	0x08008df9
 8008d90:	08008df9 	.word	0x08008df9
 8008d94:	08008df9 	.word	0x08008df9
 8008d98:	08008df9 	.word	0x08008df9
 8008d9c:	2b6e      	cmp	r3, #110	; 0x6e
 8008d9e:	d809      	bhi.n	8008db4 <_scanf_float+0x138>
 8008da0:	2b60      	cmp	r3, #96	; 0x60
 8008da2:	d8b2      	bhi.n	8008d0a <_scanf_float+0x8e>
 8008da4:	2b54      	cmp	r3, #84	; 0x54
 8008da6:	d077      	beq.n	8008e98 <_scanf_float+0x21c>
 8008da8:	2b59      	cmp	r3, #89	; 0x59
 8008daa:	d199      	bne.n	8008ce0 <_scanf_float+0x64>
 8008dac:	2d07      	cmp	r5, #7
 8008dae:	d197      	bne.n	8008ce0 <_scanf_float+0x64>
 8008db0:	2508      	movs	r5, #8
 8008db2:	e029      	b.n	8008e08 <_scanf_float+0x18c>
 8008db4:	2b74      	cmp	r3, #116	; 0x74
 8008db6:	d06f      	beq.n	8008e98 <_scanf_float+0x21c>
 8008db8:	2b79      	cmp	r3, #121	; 0x79
 8008dba:	e7f6      	b.n	8008daa <_scanf_float+0x12e>
 8008dbc:	6821      	ldr	r1, [r4, #0]
 8008dbe:	05c8      	lsls	r0, r1, #23
 8008dc0:	d51a      	bpl.n	8008df8 <_scanf_float+0x17c>
 8008dc2:	9b02      	ldr	r3, [sp, #8]
 8008dc4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008dc8:	6021      	str	r1, [r4, #0]
 8008dca:	f109 0901 	add.w	r9, r9, #1
 8008dce:	b11b      	cbz	r3, 8008dd8 <_scanf_float+0x15c>
 8008dd0:	3b01      	subs	r3, #1
 8008dd2:	3201      	adds	r2, #1
 8008dd4:	9302      	str	r3, [sp, #8]
 8008dd6:	60a2      	str	r2, [r4, #8]
 8008dd8:	68a3      	ldr	r3, [r4, #8]
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	60a3      	str	r3, [r4, #8]
 8008dde:	6923      	ldr	r3, [r4, #16]
 8008de0:	3301      	adds	r3, #1
 8008de2:	6123      	str	r3, [r4, #16]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	3b01      	subs	r3, #1
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	607b      	str	r3, [r7, #4]
 8008dec:	f340 8084 	ble.w	8008ef8 <_scanf_float+0x27c>
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	3301      	adds	r3, #1
 8008df4:	603b      	str	r3, [r7, #0]
 8008df6:	e766      	b.n	8008cc6 <_scanf_float+0x4a>
 8008df8:	eb1a 0f05 	cmn.w	sl, r5
 8008dfc:	f47f af70 	bne.w	8008ce0 <_scanf_float+0x64>
 8008e00:	6822      	ldr	r2, [r4, #0]
 8008e02:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008e06:	6022      	str	r2, [r4, #0]
 8008e08:	f806 3b01 	strb.w	r3, [r6], #1
 8008e0c:	e7e4      	b.n	8008dd8 <_scanf_float+0x15c>
 8008e0e:	6822      	ldr	r2, [r4, #0]
 8008e10:	0610      	lsls	r0, r2, #24
 8008e12:	f57f af65 	bpl.w	8008ce0 <_scanf_float+0x64>
 8008e16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e1a:	e7f4      	b.n	8008e06 <_scanf_float+0x18a>
 8008e1c:	f1ba 0f00 	cmp.w	sl, #0
 8008e20:	d10e      	bne.n	8008e40 <_scanf_float+0x1c4>
 8008e22:	f1b9 0f00 	cmp.w	r9, #0
 8008e26:	d10e      	bne.n	8008e46 <_scanf_float+0x1ca>
 8008e28:	6822      	ldr	r2, [r4, #0]
 8008e2a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e2e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e32:	d108      	bne.n	8008e46 <_scanf_float+0x1ca>
 8008e34:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e38:	f04f 0a01 	mov.w	sl, #1
 8008e3c:	6022      	str	r2, [r4, #0]
 8008e3e:	e7e3      	b.n	8008e08 <_scanf_float+0x18c>
 8008e40:	f1ba 0f02 	cmp.w	sl, #2
 8008e44:	d055      	beq.n	8008ef2 <_scanf_float+0x276>
 8008e46:	2d01      	cmp	r5, #1
 8008e48:	d002      	beq.n	8008e50 <_scanf_float+0x1d4>
 8008e4a:	2d04      	cmp	r5, #4
 8008e4c:	f47f af48 	bne.w	8008ce0 <_scanf_float+0x64>
 8008e50:	3501      	adds	r5, #1
 8008e52:	b2ed      	uxtb	r5, r5
 8008e54:	e7d8      	b.n	8008e08 <_scanf_float+0x18c>
 8008e56:	f1ba 0f01 	cmp.w	sl, #1
 8008e5a:	f47f af41 	bne.w	8008ce0 <_scanf_float+0x64>
 8008e5e:	f04f 0a02 	mov.w	sl, #2
 8008e62:	e7d1      	b.n	8008e08 <_scanf_float+0x18c>
 8008e64:	b97d      	cbnz	r5, 8008e86 <_scanf_float+0x20a>
 8008e66:	f1b9 0f00 	cmp.w	r9, #0
 8008e6a:	f47f af3c 	bne.w	8008ce6 <_scanf_float+0x6a>
 8008e6e:	6822      	ldr	r2, [r4, #0]
 8008e70:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e74:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e78:	f47f af39 	bne.w	8008cee <_scanf_float+0x72>
 8008e7c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e80:	2501      	movs	r5, #1
 8008e82:	6022      	str	r2, [r4, #0]
 8008e84:	e7c0      	b.n	8008e08 <_scanf_float+0x18c>
 8008e86:	2d03      	cmp	r5, #3
 8008e88:	d0e2      	beq.n	8008e50 <_scanf_float+0x1d4>
 8008e8a:	2d05      	cmp	r5, #5
 8008e8c:	e7de      	b.n	8008e4c <_scanf_float+0x1d0>
 8008e8e:	2d02      	cmp	r5, #2
 8008e90:	f47f af26 	bne.w	8008ce0 <_scanf_float+0x64>
 8008e94:	2503      	movs	r5, #3
 8008e96:	e7b7      	b.n	8008e08 <_scanf_float+0x18c>
 8008e98:	2d06      	cmp	r5, #6
 8008e9a:	f47f af21 	bne.w	8008ce0 <_scanf_float+0x64>
 8008e9e:	2507      	movs	r5, #7
 8008ea0:	e7b2      	b.n	8008e08 <_scanf_float+0x18c>
 8008ea2:	6822      	ldr	r2, [r4, #0]
 8008ea4:	0591      	lsls	r1, r2, #22
 8008ea6:	f57f af1b 	bpl.w	8008ce0 <_scanf_float+0x64>
 8008eaa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008eae:	6022      	str	r2, [r4, #0]
 8008eb0:	f8cd 9004 	str.w	r9, [sp, #4]
 8008eb4:	e7a8      	b.n	8008e08 <_scanf_float+0x18c>
 8008eb6:	6822      	ldr	r2, [r4, #0]
 8008eb8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008ebc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008ec0:	d006      	beq.n	8008ed0 <_scanf_float+0x254>
 8008ec2:	0550      	lsls	r0, r2, #21
 8008ec4:	f57f af0c 	bpl.w	8008ce0 <_scanf_float+0x64>
 8008ec8:	f1b9 0f00 	cmp.w	r9, #0
 8008ecc:	f43f af0f 	beq.w	8008cee <_scanf_float+0x72>
 8008ed0:	0591      	lsls	r1, r2, #22
 8008ed2:	bf58      	it	pl
 8008ed4:	9901      	ldrpl	r1, [sp, #4]
 8008ed6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008eda:	bf58      	it	pl
 8008edc:	eba9 0101 	subpl.w	r1, r9, r1
 8008ee0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008ee4:	f04f 0900 	mov.w	r9, #0
 8008ee8:	bf58      	it	pl
 8008eea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008eee:	6022      	str	r2, [r4, #0]
 8008ef0:	e78a      	b.n	8008e08 <_scanf_float+0x18c>
 8008ef2:	f04f 0a03 	mov.w	sl, #3
 8008ef6:	e787      	b.n	8008e08 <_scanf_float+0x18c>
 8008ef8:	4639      	mov	r1, r7
 8008efa:	4640      	mov	r0, r8
 8008efc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008f00:	4798      	blx	r3
 8008f02:	2800      	cmp	r0, #0
 8008f04:	f43f aedf 	beq.w	8008cc6 <_scanf_float+0x4a>
 8008f08:	e6ea      	b.n	8008ce0 <_scanf_float+0x64>
 8008f0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f0e:	463a      	mov	r2, r7
 8008f10:	4640      	mov	r0, r8
 8008f12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f16:	4798      	blx	r3
 8008f18:	6923      	ldr	r3, [r4, #16]
 8008f1a:	3b01      	subs	r3, #1
 8008f1c:	6123      	str	r3, [r4, #16]
 8008f1e:	e6ec      	b.n	8008cfa <_scanf_float+0x7e>
 8008f20:	1e6b      	subs	r3, r5, #1
 8008f22:	2b06      	cmp	r3, #6
 8008f24:	d825      	bhi.n	8008f72 <_scanf_float+0x2f6>
 8008f26:	2d02      	cmp	r5, #2
 8008f28:	d836      	bhi.n	8008f98 <_scanf_float+0x31c>
 8008f2a:	455e      	cmp	r6, fp
 8008f2c:	f67f aee8 	bls.w	8008d00 <_scanf_float+0x84>
 8008f30:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f34:	463a      	mov	r2, r7
 8008f36:	4640      	mov	r0, r8
 8008f38:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f3c:	4798      	blx	r3
 8008f3e:	6923      	ldr	r3, [r4, #16]
 8008f40:	3b01      	subs	r3, #1
 8008f42:	6123      	str	r3, [r4, #16]
 8008f44:	e7f1      	b.n	8008f2a <_scanf_float+0x2ae>
 8008f46:	9802      	ldr	r0, [sp, #8]
 8008f48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f4c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008f50:	463a      	mov	r2, r7
 8008f52:	9002      	str	r0, [sp, #8]
 8008f54:	4640      	mov	r0, r8
 8008f56:	4798      	blx	r3
 8008f58:	6923      	ldr	r3, [r4, #16]
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	6123      	str	r3, [r4, #16]
 8008f5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f62:	fa5f fa8a 	uxtb.w	sl, sl
 8008f66:	f1ba 0f02 	cmp.w	sl, #2
 8008f6a:	d1ec      	bne.n	8008f46 <_scanf_float+0x2ca>
 8008f6c:	3d03      	subs	r5, #3
 8008f6e:	b2ed      	uxtb	r5, r5
 8008f70:	1b76      	subs	r6, r6, r5
 8008f72:	6823      	ldr	r3, [r4, #0]
 8008f74:	05da      	lsls	r2, r3, #23
 8008f76:	d52f      	bpl.n	8008fd8 <_scanf_float+0x35c>
 8008f78:	055b      	lsls	r3, r3, #21
 8008f7a:	d510      	bpl.n	8008f9e <_scanf_float+0x322>
 8008f7c:	455e      	cmp	r6, fp
 8008f7e:	f67f aebf 	bls.w	8008d00 <_scanf_float+0x84>
 8008f82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f86:	463a      	mov	r2, r7
 8008f88:	4640      	mov	r0, r8
 8008f8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f8e:	4798      	blx	r3
 8008f90:	6923      	ldr	r3, [r4, #16]
 8008f92:	3b01      	subs	r3, #1
 8008f94:	6123      	str	r3, [r4, #16]
 8008f96:	e7f1      	b.n	8008f7c <_scanf_float+0x300>
 8008f98:	46aa      	mov	sl, r5
 8008f9a:	9602      	str	r6, [sp, #8]
 8008f9c:	e7df      	b.n	8008f5e <_scanf_float+0x2e2>
 8008f9e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008fa2:	6923      	ldr	r3, [r4, #16]
 8008fa4:	2965      	cmp	r1, #101	; 0x65
 8008fa6:	f103 33ff 	add.w	r3, r3, #4294967295
 8008faa:	f106 35ff 	add.w	r5, r6, #4294967295
 8008fae:	6123      	str	r3, [r4, #16]
 8008fb0:	d00c      	beq.n	8008fcc <_scanf_float+0x350>
 8008fb2:	2945      	cmp	r1, #69	; 0x45
 8008fb4:	d00a      	beq.n	8008fcc <_scanf_float+0x350>
 8008fb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fba:	463a      	mov	r2, r7
 8008fbc:	4640      	mov	r0, r8
 8008fbe:	4798      	blx	r3
 8008fc0:	6923      	ldr	r3, [r4, #16]
 8008fc2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	1eb5      	subs	r5, r6, #2
 8008fca:	6123      	str	r3, [r4, #16]
 8008fcc:	463a      	mov	r2, r7
 8008fce:	4640      	mov	r0, r8
 8008fd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fd4:	4798      	blx	r3
 8008fd6:	462e      	mov	r6, r5
 8008fd8:	6825      	ldr	r5, [r4, #0]
 8008fda:	f015 0510 	ands.w	r5, r5, #16
 8008fde:	d155      	bne.n	800908c <_scanf_float+0x410>
 8008fe0:	7035      	strb	r5, [r6, #0]
 8008fe2:	6823      	ldr	r3, [r4, #0]
 8008fe4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008fe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fec:	d11d      	bne.n	800902a <_scanf_float+0x3ae>
 8008fee:	9b01      	ldr	r3, [sp, #4]
 8008ff0:	454b      	cmp	r3, r9
 8008ff2:	eba3 0209 	sub.w	r2, r3, r9
 8008ff6:	d125      	bne.n	8009044 <_scanf_float+0x3c8>
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	4659      	mov	r1, fp
 8008ffc:	4640      	mov	r0, r8
 8008ffe:	f002 fc43 	bl	800b888 <_strtod_r>
 8009002:	9b03      	ldr	r3, [sp, #12]
 8009004:	f8d4 c000 	ldr.w	ip, [r4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f01c 0f02 	tst.w	ip, #2
 800900e:	4606      	mov	r6, r0
 8009010:	460f      	mov	r7, r1
 8009012:	f103 0204 	add.w	r2, r3, #4
 8009016:	d020      	beq.n	800905a <_scanf_float+0x3de>
 8009018:	9903      	ldr	r1, [sp, #12]
 800901a:	600a      	str	r2, [r1, #0]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	e9c3 6700 	strd	r6, r7, [r3]
 8009022:	68e3      	ldr	r3, [r4, #12]
 8009024:	3301      	adds	r3, #1
 8009026:	60e3      	str	r3, [r4, #12]
 8009028:	e66b      	b.n	8008d02 <_scanf_float+0x86>
 800902a:	9b04      	ldr	r3, [sp, #16]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d0e3      	beq.n	8008ff8 <_scanf_float+0x37c>
 8009030:	9905      	ldr	r1, [sp, #20]
 8009032:	230a      	movs	r3, #10
 8009034:	462a      	mov	r2, r5
 8009036:	4640      	mov	r0, r8
 8009038:	3101      	adds	r1, #1
 800903a:	f002 fca9 	bl	800b990 <_strtol_r>
 800903e:	9b04      	ldr	r3, [sp, #16]
 8009040:	9e05      	ldr	r6, [sp, #20]
 8009042:	1ac2      	subs	r2, r0, r3
 8009044:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009048:	429e      	cmp	r6, r3
 800904a:	bf28      	it	cs
 800904c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009050:	4630      	mov	r0, r6
 8009052:	490f      	ldr	r1, [pc, #60]	; (8009090 <_scanf_float+0x414>)
 8009054:	f000 f8f4 	bl	8009240 <siprintf>
 8009058:	e7ce      	b.n	8008ff8 <_scanf_float+0x37c>
 800905a:	f01c 0f04 	tst.w	ip, #4
 800905e:	d1db      	bne.n	8009018 <_scanf_float+0x39c>
 8009060:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8009064:	f8cc 2000 	str.w	r2, [ip]
 8009068:	f8d3 8000 	ldr.w	r8, [r3]
 800906c:	4602      	mov	r2, r0
 800906e:	460b      	mov	r3, r1
 8009070:	f7f7 fccc 	bl	8000a0c <__aeabi_dcmpun>
 8009074:	b128      	cbz	r0, 8009082 <_scanf_float+0x406>
 8009076:	4807      	ldr	r0, [pc, #28]	; (8009094 <_scanf_float+0x418>)
 8009078:	f000 f9e2 	bl	8009440 <nanf>
 800907c:	f8c8 0000 	str.w	r0, [r8]
 8009080:	e7cf      	b.n	8009022 <_scanf_float+0x3a6>
 8009082:	4630      	mov	r0, r6
 8009084:	4639      	mov	r1, r7
 8009086:	f7f7 fd1f 	bl	8000ac8 <__aeabi_d2f>
 800908a:	e7f7      	b.n	800907c <_scanf_float+0x400>
 800908c:	2500      	movs	r5, #0
 800908e:	e638      	b.n	8008d02 <_scanf_float+0x86>
 8009090:	0800cbea 	.word	0x0800cbea
 8009094:	0800cf7d 	.word	0x0800cf7d

08009098 <std>:
 8009098:	2300      	movs	r3, #0
 800909a:	b510      	push	{r4, lr}
 800909c:	4604      	mov	r4, r0
 800909e:	e9c0 3300 	strd	r3, r3, [r0]
 80090a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090a6:	6083      	str	r3, [r0, #8]
 80090a8:	8181      	strh	r1, [r0, #12]
 80090aa:	6643      	str	r3, [r0, #100]	; 0x64
 80090ac:	81c2      	strh	r2, [r0, #14]
 80090ae:	6183      	str	r3, [r0, #24]
 80090b0:	4619      	mov	r1, r3
 80090b2:	2208      	movs	r2, #8
 80090b4:	305c      	adds	r0, #92	; 0x5c
 80090b6:	f000 f926 	bl	8009306 <memset>
 80090ba:	4b0d      	ldr	r3, [pc, #52]	; (80090f0 <std+0x58>)
 80090bc:	6224      	str	r4, [r4, #32]
 80090be:	6263      	str	r3, [r4, #36]	; 0x24
 80090c0:	4b0c      	ldr	r3, [pc, #48]	; (80090f4 <std+0x5c>)
 80090c2:	62a3      	str	r3, [r4, #40]	; 0x28
 80090c4:	4b0c      	ldr	r3, [pc, #48]	; (80090f8 <std+0x60>)
 80090c6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090c8:	4b0c      	ldr	r3, [pc, #48]	; (80090fc <std+0x64>)
 80090ca:	6323      	str	r3, [r4, #48]	; 0x30
 80090cc:	4b0c      	ldr	r3, [pc, #48]	; (8009100 <std+0x68>)
 80090ce:	429c      	cmp	r4, r3
 80090d0:	d006      	beq.n	80090e0 <std+0x48>
 80090d2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80090d6:	4294      	cmp	r4, r2
 80090d8:	d002      	beq.n	80090e0 <std+0x48>
 80090da:	33d0      	adds	r3, #208	; 0xd0
 80090dc:	429c      	cmp	r4, r3
 80090de:	d105      	bne.n	80090ec <std+0x54>
 80090e0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80090e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090e8:	f000 b98a 	b.w	8009400 <__retarget_lock_init_recursive>
 80090ec:	bd10      	pop	{r4, pc}
 80090ee:	bf00      	nop
 80090f0:	08009281 	.word	0x08009281
 80090f4:	080092a3 	.word	0x080092a3
 80090f8:	080092db 	.word	0x080092db
 80090fc:	080092ff 	.word	0x080092ff
 8009100:	20000bf0 	.word	0x20000bf0

08009104 <stdio_exit_handler>:
 8009104:	4a02      	ldr	r2, [pc, #8]	; (8009110 <stdio_exit_handler+0xc>)
 8009106:	4903      	ldr	r1, [pc, #12]	; (8009114 <stdio_exit_handler+0x10>)
 8009108:	4803      	ldr	r0, [pc, #12]	; (8009118 <stdio_exit_handler+0x14>)
 800910a:	f000 b869 	b.w	80091e0 <_fwalk_sglue>
 800910e:	bf00      	nop
 8009110:	20000070 	.word	0x20000070
 8009114:	0800bfcd 	.word	0x0800bfcd
 8009118:	2000007c 	.word	0x2000007c

0800911c <cleanup_stdio>:
 800911c:	6841      	ldr	r1, [r0, #4]
 800911e:	4b0c      	ldr	r3, [pc, #48]	; (8009150 <cleanup_stdio+0x34>)
 8009120:	b510      	push	{r4, lr}
 8009122:	4299      	cmp	r1, r3
 8009124:	4604      	mov	r4, r0
 8009126:	d001      	beq.n	800912c <cleanup_stdio+0x10>
 8009128:	f002 ff50 	bl	800bfcc <_fflush_r>
 800912c:	68a1      	ldr	r1, [r4, #8]
 800912e:	4b09      	ldr	r3, [pc, #36]	; (8009154 <cleanup_stdio+0x38>)
 8009130:	4299      	cmp	r1, r3
 8009132:	d002      	beq.n	800913a <cleanup_stdio+0x1e>
 8009134:	4620      	mov	r0, r4
 8009136:	f002 ff49 	bl	800bfcc <_fflush_r>
 800913a:	68e1      	ldr	r1, [r4, #12]
 800913c:	4b06      	ldr	r3, [pc, #24]	; (8009158 <cleanup_stdio+0x3c>)
 800913e:	4299      	cmp	r1, r3
 8009140:	d004      	beq.n	800914c <cleanup_stdio+0x30>
 8009142:	4620      	mov	r0, r4
 8009144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009148:	f002 bf40 	b.w	800bfcc <_fflush_r>
 800914c:	bd10      	pop	{r4, pc}
 800914e:	bf00      	nop
 8009150:	20000bf0 	.word	0x20000bf0
 8009154:	20000c58 	.word	0x20000c58
 8009158:	20000cc0 	.word	0x20000cc0

0800915c <global_stdio_init.part.0>:
 800915c:	b510      	push	{r4, lr}
 800915e:	4b0b      	ldr	r3, [pc, #44]	; (800918c <global_stdio_init.part.0+0x30>)
 8009160:	4c0b      	ldr	r4, [pc, #44]	; (8009190 <global_stdio_init.part.0+0x34>)
 8009162:	4a0c      	ldr	r2, [pc, #48]	; (8009194 <global_stdio_init.part.0+0x38>)
 8009164:	4620      	mov	r0, r4
 8009166:	601a      	str	r2, [r3, #0]
 8009168:	2104      	movs	r1, #4
 800916a:	2200      	movs	r2, #0
 800916c:	f7ff ff94 	bl	8009098 <std>
 8009170:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009174:	2201      	movs	r2, #1
 8009176:	2109      	movs	r1, #9
 8009178:	f7ff ff8e 	bl	8009098 <std>
 800917c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009180:	2202      	movs	r2, #2
 8009182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009186:	2112      	movs	r1, #18
 8009188:	f7ff bf86 	b.w	8009098 <std>
 800918c:	20000d28 	.word	0x20000d28
 8009190:	20000bf0 	.word	0x20000bf0
 8009194:	08009105 	.word	0x08009105

08009198 <__sfp_lock_acquire>:
 8009198:	4801      	ldr	r0, [pc, #4]	; (80091a0 <__sfp_lock_acquire+0x8>)
 800919a:	f000 b932 	b.w	8009402 <__retarget_lock_acquire_recursive>
 800919e:	bf00      	nop
 80091a0:	20000d31 	.word	0x20000d31

080091a4 <__sfp_lock_release>:
 80091a4:	4801      	ldr	r0, [pc, #4]	; (80091ac <__sfp_lock_release+0x8>)
 80091a6:	f000 b92d 	b.w	8009404 <__retarget_lock_release_recursive>
 80091aa:	bf00      	nop
 80091ac:	20000d31 	.word	0x20000d31

080091b0 <__sinit>:
 80091b0:	b510      	push	{r4, lr}
 80091b2:	4604      	mov	r4, r0
 80091b4:	f7ff fff0 	bl	8009198 <__sfp_lock_acquire>
 80091b8:	6a23      	ldr	r3, [r4, #32]
 80091ba:	b11b      	cbz	r3, 80091c4 <__sinit+0x14>
 80091bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091c0:	f7ff bff0 	b.w	80091a4 <__sfp_lock_release>
 80091c4:	4b04      	ldr	r3, [pc, #16]	; (80091d8 <__sinit+0x28>)
 80091c6:	6223      	str	r3, [r4, #32]
 80091c8:	4b04      	ldr	r3, [pc, #16]	; (80091dc <__sinit+0x2c>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1f5      	bne.n	80091bc <__sinit+0xc>
 80091d0:	f7ff ffc4 	bl	800915c <global_stdio_init.part.0>
 80091d4:	e7f2      	b.n	80091bc <__sinit+0xc>
 80091d6:	bf00      	nop
 80091d8:	0800911d 	.word	0x0800911d
 80091dc:	20000d28 	.word	0x20000d28

080091e0 <_fwalk_sglue>:
 80091e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091e4:	4607      	mov	r7, r0
 80091e6:	4688      	mov	r8, r1
 80091e8:	4614      	mov	r4, r2
 80091ea:	2600      	movs	r6, #0
 80091ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091f0:	f1b9 0901 	subs.w	r9, r9, #1
 80091f4:	d505      	bpl.n	8009202 <_fwalk_sglue+0x22>
 80091f6:	6824      	ldr	r4, [r4, #0]
 80091f8:	2c00      	cmp	r4, #0
 80091fa:	d1f7      	bne.n	80091ec <_fwalk_sglue+0xc>
 80091fc:	4630      	mov	r0, r6
 80091fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009202:	89ab      	ldrh	r3, [r5, #12]
 8009204:	2b01      	cmp	r3, #1
 8009206:	d907      	bls.n	8009218 <_fwalk_sglue+0x38>
 8009208:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800920c:	3301      	adds	r3, #1
 800920e:	d003      	beq.n	8009218 <_fwalk_sglue+0x38>
 8009210:	4629      	mov	r1, r5
 8009212:	4638      	mov	r0, r7
 8009214:	47c0      	blx	r8
 8009216:	4306      	orrs	r6, r0
 8009218:	3568      	adds	r5, #104	; 0x68
 800921a:	e7e9      	b.n	80091f0 <_fwalk_sglue+0x10>

0800921c <iprintf>:
 800921c:	b40f      	push	{r0, r1, r2, r3}
 800921e:	b507      	push	{r0, r1, r2, lr}
 8009220:	4906      	ldr	r1, [pc, #24]	; (800923c <iprintf+0x20>)
 8009222:	ab04      	add	r3, sp, #16
 8009224:	6808      	ldr	r0, [r1, #0]
 8009226:	f853 2b04 	ldr.w	r2, [r3], #4
 800922a:	6881      	ldr	r1, [r0, #8]
 800922c:	9301      	str	r3, [sp, #4]
 800922e:	f002 fd31 	bl	800bc94 <_vfiprintf_r>
 8009232:	b003      	add	sp, #12
 8009234:	f85d eb04 	ldr.w	lr, [sp], #4
 8009238:	b004      	add	sp, #16
 800923a:	4770      	bx	lr
 800923c:	200000c8 	.word	0x200000c8

08009240 <siprintf>:
 8009240:	b40e      	push	{r1, r2, r3}
 8009242:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009246:	b500      	push	{lr}
 8009248:	b09c      	sub	sp, #112	; 0x70
 800924a:	ab1d      	add	r3, sp, #116	; 0x74
 800924c:	9002      	str	r0, [sp, #8]
 800924e:	9006      	str	r0, [sp, #24]
 8009250:	9107      	str	r1, [sp, #28]
 8009252:	9104      	str	r1, [sp, #16]
 8009254:	4808      	ldr	r0, [pc, #32]	; (8009278 <siprintf+0x38>)
 8009256:	4909      	ldr	r1, [pc, #36]	; (800927c <siprintf+0x3c>)
 8009258:	f853 2b04 	ldr.w	r2, [r3], #4
 800925c:	9105      	str	r1, [sp, #20]
 800925e:	6800      	ldr	r0, [r0, #0]
 8009260:	a902      	add	r1, sp, #8
 8009262:	9301      	str	r3, [sp, #4]
 8009264:	f002 fbf0 	bl	800ba48 <_svfiprintf_r>
 8009268:	2200      	movs	r2, #0
 800926a:	9b02      	ldr	r3, [sp, #8]
 800926c:	701a      	strb	r2, [r3, #0]
 800926e:	b01c      	add	sp, #112	; 0x70
 8009270:	f85d eb04 	ldr.w	lr, [sp], #4
 8009274:	b003      	add	sp, #12
 8009276:	4770      	bx	lr
 8009278:	200000c8 	.word	0x200000c8
 800927c:	ffff0208 	.word	0xffff0208

08009280 <__sread>:
 8009280:	b510      	push	{r4, lr}
 8009282:	460c      	mov	r4, r1
 8009284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009288:	f000 f86c 	bl	8009364 <_read_r>
 800928c:	2800      	cmp	r0, #0
 800928e:	bfab      	itete	ge
 8009290:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009292:	89a3      	ldrhlt	r3, [r4, #12]
 8009294:	181b      	addge	r3, r3, r0
 8009296:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800929a:	bfac      	ite	ge
 800929c:	6563      	strge	r3, [r4, #84]	; 0x54
 800929e:	81a3      	strhlt	r3, [r4, #12]
 80092a0:	bd10      	pop	{r4, pc}

080092a2 <__swrite>:
 80092a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092a6:	461f      	mov	r7, r3
 80092a8:	898b      	ldrh	r3, [r1, #12]
 80092aa:	4605      	mov	r5, r0
 80092ac:	05db      	lsls	r3, r3, #23
 80092ae:	460c      	mov	r4, r1
 80092b0:	4616      	mov	r6, r2
 80092b2:	d505      	bpl.n	80092c0 <__swrite+0x1e>
 80092b4:	2302      	movs	r3, #2
 80092b6:	2200      	movs	r2, #0
 80092b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092bc:	f000 f840 	bl	8009340 <_lseek_r>
 80092c0:	89a3      	ldrh	r3, [r4, #12]
 80092c2:	4632      	mov	r2, r6
 80092c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80092c8:	81a3      	strh	r3, [r4, #12]
 80092ca:	4628      	mov	r0, r5
 80092cc:	463b      	mov	r3, r7
 80092ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092d6:	f000 b857 	b.w	8009388 <_write_r>

080092da <__sseek>:
 80092da:	b510      	push	{r4, lr}
 80092dc:	460c      	mov	r4, r1
 80092de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092e2:	f000 f82d 	bl	8009340 <_lseek_r>
 80092e6:	1c43      	adds	r3, r0, #1
 80092e8:	89a3      	ldrh	r3, [r4, #12]
 80092ea:	bf15      	itete	ne
 80092ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80092ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80092f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80092f6:	81a3      	strheq	r3, [r4, #12]
 80092f8:	bf18      	it	ne
 80092fa:	81a3      	strhne	r3, [r4, #12]
 80092fc:	bd10      	pop	{r4, pc}

080092fe <__sclose>:
 80092fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009302:	f000 b80d 	b.w	8009320 <_close_r>

08009306 <memset>:
 8009306:	4603      	mov	r3, r0
 8009308:	4402      	add	r2, r0
 800930a:	4293      	cmp	r3, r2
 800930c:	d100      	bne.n	8009310 <memset+0xa>
 800930e:	4770      	bx	lr
 8009310:	f803 1b01 	strb.w	r1, [r3], #1
 8009314:	e7f9      	b.n	800930a <memset+0x4>
	...

08009318 <_localeconv_r>:
 8009318:	4800      	ldr	r0, [pc, #0]	; (800931c <_localeconv_r+0x4>)
 800931a:	4770      	bx	lr
 800931c:	200001bc 	.word	0x200001bc

08009320 <_close_r>:
 8009320:	b538      	push	{r3, r4, r5, lr}
 8009322:	2300      	movs	r3, #0
 8009324:	4d05      	ldr	r5, [pc, #20]	; (800933c <_close_r+0x1c>)
 8009326:	4604      	mov	r4, r0
 8009328:	4608      	mov	r0, r1
 800932a:	602b      	str	r3, [r5, #0]
 800932c:	f7fa f968 	bl	8003600 <_close>
 8009330:	1c43      	adds	r3, r0, #1
 8009332:	d102      	bne.n	800933a <_close_r+0x1a>
 8009334:	682b      	ldr	r3, [r5, #0]
 8009336:	b103      	cbz	r3, 800933a <_close_r+0x1a>
 8009338:	6023      	str	r3, [r4, #0]
 800933a:	bd38      	pop	{r3, r4, r5, pc}
 800933c:	20000d2c 	.word	0x20000d2c

08009340 <_lseek_r>:
 8009340:	b538      	push	{r3, r4, r5, lr}
 8009342:	4604      	mov	r4, r0
 8009344:	4608      	mov	r0, r1
 8009346:	4611      	mov	r1, r2
 8009348:	2200      	movs	r2, #0
 800934a:	4d05      	ldr	r5, [pc, #20]	; (8009360 <_lseek_r+0x20>)
 800934c:	602a      	str	r2, [r5, #0]
 800934e:	461a      	mov	r2, r3
 8009350:	f7fa f97a 	bl	8003648 <_lseek>
 8009354:	1c43      	adds	r3, r0, #1
 8009356:	d102      	bne.n	800935e <_lseek_r+0x1e>
 8009358:	682b      	ldr	r3, [r5, #0]
 800935a:	b103      	cbz	r3, 800935e <_lseek_r+0x1e>
 800935c:	6023      	str	r3, [r4, #0]
 800935e:	bd38      	pop	{r3, r4, r5, pc}
 8009360:	20000d2c 	.word	0x20000d2c

08009364 <_read_r>:
 8009364:	b538      	push	{r3, r4, r5, lr}
 8009366:	4604      	mov	r4, r0
 8009368:	4608      	mov	r0, r1
 800936a:	4611      	mov	r1, r2
 800936c:	2200      	movs	r2, #0
 800936e:	4d05      	ldr	r5, [pc, #20]	; (8009384 <_read_r+0x20>)
 8009370:	602a      	str	r2, [r5, #0]
 8009372:	461a      	mov	r2, r3
 8009374:	f7fa f90b 	bl	800358e <_read>
 8009378:	1c43      	adds	r3, r0, #1
 800937a:	d102      	bne.n	8009382 <_read_r+0x1e>
 800937c:	682b      	ldr	r3, [r5, #0]
 800937e:	b103      	cbz	r3, 8009382 <_read_r+0x1e>
 8009380:	6023      	str	r3, [r4, #0]
 8009382:	bd38      	pop	{r3, r4, r5, pc}
 8009384:	20000d2c 	.word	0x20000d2c

08009388 <_write_r>:
 8009388:	b538      	push	{r3, r4, r5, lr}
 800938a:	4604      	mov	r4, r0
 800938c:	4608      	mov	r0, r1
 800938e:	4611      	mov	r1, r2
 8009390:	2200      	movs	r2, #0
 8009392:	4d05      	ldr	r5, [pc, #20]	; (80093a8 <_write_r+0x20>)
 8009394:	602a      	str	r2, [r5, #0]
 8009396:	461a      	mov	r2, r3
 8009398:	f7fa f916 	bl	80035c8 <_write>
 800939c:	1c43      	adds	r3, r0, #1
 800939e:	d102      	bne.n	80093a6 <_write_r+0x1e>
 80093a0:	682b      	ldr	r3, [r5, #0]
 80093a2:	b103      	cbz	r3, 80093a6 <_write_r+0x1e>
 80093a4:	6023      	str	r3, [r4, #0]
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
 80093a8:	20000d2c 	.word	0x20000d2c

080093ac <__errno>:
 80093ac:	4b01      	ldr	r3, [pc, #4]	; (80093b4 <__errno+0x8>)
 80093ae:	6818      	ldr	r0, [r3, #0]
 80093b0:	4770      	bx	lr
 80093b2:	bf00      	nop
 80093b4:	200000c8 	.word	0x200000c8

080093b8 <__libc_init_array>:
 80093b8:	b570      	push	{r4, r5, r6, lr}
 80093ba:	2600      	movs	r6, #0
 80093bc:	4d0c      	ldr	r5, [pc, #48]	; (80093f0 <__libc_init_array+0x38>)
 80093be:	4c0d      	ldr	r4, [pc, #52]	; (80093f4 <__libc_init_array+0x3c>)
 80093c0:	1b64      	subs	r4, r4, r5
 80093c2:	10a4      	asrs	r4, r4, #2
 80093c4:	42a6      	cmp	r6, r4
 80093c6:	d109      	bne.n	80093dc <__libc_init_array+0x24>
 80093c8:	f003 fbc4 	bl	800cb54 <_init>
 80093cc:	2600      	movs	r6, #0
 80093ce:	4d0a      	ldr	r5, [pc, #40]	; (80093f8 <__libc_init_array+0x40>)
 80093d0:	4c0a      	ldr	r4, [pc, #40]	; (80093fc <__libc_init_array+0x44>)
 80093d2:	1b64      	subs	r4, r4, r5
 80093d4:	10a4      	asrs	r4, r4, #2
 80093d6:	42a6      	cmp	r6, r4
 80093d8:	d105      	bne.n	80093e6 <__libc_init_array+0x2e>
 80093da:	bd70      	pop	{r4, r5, r6, pc}
 80093dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80093e0:	4798      	blx	r3
 80093e2:	3601      	adds	r6, #1
 80093e4:	e7ee      	b.n	80093c4 <__libc_init_array+0xc>
 80093e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80093ea:	4798      	blx	r3
 80093ec:	3601      	adds	r6, #1
 80093ee:	e7f2      	b.n	80093d6 <__libc_init_array+0x1e>
 80093f0:	0800cfe0 	.word	0x0800cfe0
 80093f4:	0800cfe0 	.word	0x0800cfe0
 80093f8:	0800cfe0 	.word	0x0800cfe0
 80093fc:	0800cfe4 	.word	0x0800cfe4

08009400 <__retarget_lock_init_recursive>:
 8009400:	4770      	bx	lr

08009402 <__retarget_lock_acquire_recursive>:
 8009402:	4770      	bx	lr

08009404 <__retarget_lock_release_recursive>:
 8009404:	4770      	bx	lr

08009406 <memchr>:
 8009406:	4603      	mov	r3, r0
 8009408:	b510      	push	{r4, lr}
 800940a:	b2c9      	uxtb	r1, r1
 800940c:	4402      	add	r2, r0
 800940e:	4293      	cmp	r3, r2
 8009410:	4618      	mov	r0, r3
 8009412:	d101      	bne.n	8009418 <memchr+0x12>
 8009414:	2000      	movs	r0, #0
 8009416:	e003      	b.n	8009420 <memchr+0x1a>
 8009418:	7804      	ldrb	r4, [r0, #0]
 800941a:	3301      	adds	r3, #1
 800941c:	428c      	cmp	r4, r1
 800941e:	d1f6      	bne.n	800940e <memchr+0x8>
 8009420:	bd10      	pop	{r4, pc}

08009422 <memcpy>:
 8009422:	440a      	add	r2, r1
 8009424:	4291      	cmp	r1, r2
 8009426:	f100 33ff 	add.w	r3, r0, #4294967295
 800942a:	d100      	bne.n	800942e <memcpy+0xc>
 800942c:	4770      	bx	lr
 800942e:	b510      	push	{r4, lr}
 8009430:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009434:	4291      	cmp	r1, r2
 8009436:	f803 4f01 	strb.w	r4, [r3, #1]!
 800943a:	d1f9      	bne.n	8009430 <memcpy+0xe>
 800943c:	bd10      	pop	{r4, pc}
	...

08009440 <nanf>:
 8009440:	4800      	ldr	r0, [pc, #0]	; (8009444 <nanf+0x4>)
 8009442:	4770      	bx	lr
 8009444:	7fc00000 	.word	0x7fc00000

08009448 <quorem>:
 8009448:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800944c:	6903      	ldr	r3, [r0, #16]
 800944e:	690c      	ldr	r4, [r1, #16]
 8009450:	4607      	mov	r7, r0
 8009452:	42a3      	cmp	r3, r4
 8009454:	db7f      	blt.n	8009556 <quorem+0x10e>
 8009456:	3c01      	subs	r4, #1
 8009458:	f100 0514 	add.w	r5, r0, #20
 800945c:	f101 0814 	add.w	r8, r1, #20
 8009460:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009464:	9301      	str	r3, [sp, #4]
 8009466:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800946a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800946e:	3301      	adds	r3, #1
 8009470:	429a      	cmp	r2, r3
 8009472:	fbb2 f6f3 	udiv	r6, r2, r3
 8009476:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800947a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800947e:	d331      	bcc.n	80094e4 <quorem+0x9c>
 8009480:	f04f 0e00 	mov.w	lr, #0
 8009484:	4640      	mov	r0, r8
 8009486:	46ac      	mov	ip, r5
 8009488:	46f2      	mov	sl, lr
 800948a:	f850 2b04 	ldr.w	r2, [r0], #4
 800948e:	b293      	uxth	r3, r2
 8009490:	fb06 e303 	mla	r3, r6, r3, lr
 8009494:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009498:	0c1a      	lsrs	r2, r3, #16
 800949a:	b29b      	uxth	r3, r3
 800949c:	fb06 220e 	mla	r2, r6, lr, r2
 80094a0:	ebaa 0303 	sub.w	r3, sl, r3
 80094a4:	f8dc a000 	ldr.w	sl, [ip]
 80094a8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80094ac:	fa1f fa8a 	uxth.w	sl, sl
 80094b0:	4453      	add	r3, sl
 80094b2:	f8dc a000 	ldr.w	sl, [ip]
 80094b6:	b292      	uxth	r2, r2
 80094b8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80094bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094c6:	4581      	cmp	r9, r0
 80094c8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80094cc:	f84c 3b04 	str.w	r3, [ip], #4
 80094d0:	d2db      	bcs.n	800948a <quorem+0x42>
 80094d2:	f855 300b 	ldr.w	r3, [r5, fp]
 80094d6:	b92b      	cbnz	r3, 80094e4 <quorem+0x9c>
 80094d8:	9b01      	ldr	r3, [sp, #4]
 80094da:	3b04      	subs	r3, #4
 80094dc:	429d      	cmp	r5, r3
 80094de:	461a      	mov	r2, r3
 80094e0:	d32d      	bcc.n	800953e <quorem+0xf6>
 80094e2:	613c      	str	r4, [r7, #16]
 80094e4:	4638      	mov	r0, r7
 80094e6:	f001 f9df 	bl	800a8a8 <__mcmp>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	db23      	blt.n	8009536 <quorem+0xee>
 80094ee:	4629      	mov	r1, r5
 80094f0:	2000      	movs	r0, #0
 80094f2:	3601      	adds	r6, #1
 80094f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80094f8:	f8d1 c000 	ldr.w	ip, [r1]
 80094fc:	b293      	uxth	r3, r2
 80094fe:	1ac3      	subs	r3, r0, r3
 8009500:	0c12      	lsrs	r2, r2, #16
 8009502:	fa1f f08c 	uxth.w	r0, ip
 8009506:	4403      	add	r3, r0
 8009508:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800950c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009510:	b29b      	uxth	r3, r3
 8009512:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009516:	45c1      	cmp	r9, r8
 8009518:	ea4f 4022 	mov.w	r0, r2, asr #16
 800951c:	f841 3b04 	str.w	r3, [r1], #4
 8009520:	d2e8      	bcs.n	80094f4 <quorem+0xac>
 8009522:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009526:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800952a:	b922      	cbnz	r2, 8009536 <quorem+0xee>
 800952c:	3b04      	subs	r3, #4
 800952e:	429d      	cmp	r5, r3
 8009530:	461a      	mov	r2, r3
 8009532:	d30a      	bcc.n	800954a <quorem+0x102>
 8009534:	613c      	str	r4, [r7, #16]
 8009536:	4630      	mov	r0, r6
 8009538:	b003      	add	sp, #12
 800953a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800953e:	6812      	ldr	r2, [r2, #0]
 8009540:	3b04      	subs	r3, #4
 8009542:	2a00      	cmp	r2, #0
 8009544:	d1cd      	bne.n	80094e2 <quorem+0x9a>
 8009546:	3c01      	subs	r4, #1
 8009548:	e7c8      	b.n	80094dc <quorem+0x94>
 800954a:	6812      	ldr	r2, [r2, #0]
 800954c:	3b04      	subs	r3, #4
 800954e:	2a00      	cmp	r2, #0
 8009550:	d1f0      	bne.n	8009534 <quorem+0xec>
 8009552:	3c01      	subs	r4, #1
 8009554:	e7eb      	b.n	800952e <quorem+0xe6>
 8009556:	2000      	movs	r0, #0
 8009558:	e7ee      	b.n	8009538 <quorem+0xf0>
 800955a:	0000      	movs	r0, r0
 800955c:	0000      	movs	r0, r0
	...

08009560 <_dtoa_r>:
 8009560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009564:	4616      	mov	r6, r2
 8009566:	461f      	mov	r7, r3
 8009568:	69c4      	ldr	r4, [r0, #28]
 800956a:	b099      	sub	sp, #100	; 0x64
 800956c:	4605      	mov	r5, r0
 800956e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009572:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8009576:	b974      	cbnz	r4, 8009596 <_dtoa_r+0x36>
 8009578:	2010      	movs	r0, #16
 800957a:	f000 fe1d 	bl	800a1b8 <malloc>
 800957e:	4602      	mov	r2, r0
 8009580:	61e8      	str	r0, [r5, #28]
 8009582:	b920      	cbnz	r0, 800958e <_dtoa_r+0x2e>
 8009584:	21ef      	movs	r1, #239	; 0xef
 8009586:	4bac      	ldr	r3, [pc, #688]	; (8009838 <_dtoa_r+0x2d8>)
 8009588:	48ac      	ldr	r0, [pc, #688]	; (800983c <_dtoa_r+0x2dc>)
 800958a:	f002 fe1f 	bl	800c1cc <__assert_func>
 800958e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009592:	6004      	str	r4, [r0, #0]
 8009594:	60c4      	str	r4, [r0, #12]
 8009596:	69eb      	ldr	r3, [r5, #28]
 8009598:	6819      	ldr	r1, [r3, #0]
 800959a:	b151      	cbz	r1, 80095b2 <_dtoa_r+0x52>
 800959c:	685a      	ldr	r2, [r3, #4]
 800959e:	2301      	movs	r3, #1
 80095a0:	4093      	lsls	r3, r2
 80095a2:	604a      	str	r2, [r1, #4]
 80095a4:	608b      	str	r3, [r1, #8]
 80095a6:	4628      	mov	r0, r5
 80095a8:	f000 fefa 	bl	800a3a0 <_Bfree>
 80095ac:	2200      	movs	r2, #0
 80095ae:	69eb      	ldr	r3, [r5, #28]
 80095b0:	601a      	str	r2, [r3, #0]
 80095b2:	1e3b      	subs	r3, r7, #0
 80095b4:	bfaf      	iteee	ge
 80095b6:	2300      	movge	r3, #0
 80095b8:	2201      	movlt	r2, #1
 80095ba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80095be:	9305      	strlt	r3, [sp, #20]
 80095c0:	bfa8      	it	ge
 80095c2:	f8c8 3000 	strge.w	r3, [r8]
 80095c6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80095ca:	4b9d      	ldr	r3, [pc, #628]	; (8009840 <_dtoa_r+0x2e0>)
 80095cc:	bfb8      	it	lt
 80095ce:	f8c8 2000 	strlt.w	r2, [r8]
 80095d2:	ea33 0309 	bics.w	r3, r3, r9
 80095d6:	d119      	bne.n	800960c <_dtoa_r+0xac>
 80095d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80095dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80095de:	6013      	str	r3, [r2, #0]
 80095e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095e4:	4333      	orrs	r3, r6
 80095e6:	f000 8589 	beq.w	800a0fc <_dtoa_r+0xb9c>
 80095ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80095ec:	b953      	cbnz	r3, 8009604 <_dtoa_r+0xa4>
 80095ee:	4b95      	ldr	r3, [pc, #596]	; (8009844 <_dtoa_r+0x2e4>)
 80095f0:	e023      	b.n	800963a <_dtoa_r+0xda>
 80095f2:	4b95      	ldr	r3, [pc, #596]	; (8009848 <_dtoa_r+0x2e8>)
 80095f4:	9303      	str	r3, [sp, #12]
 80095f6:	3308      	adds	r3, #8
 80095f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80095fa:	6013      	str	r3, [r2, #0]
 80095fc:	9803      	ldr	r0, [sp, #12]
 80095fe:	b019      	add	sp, #100	; 0x64
 8009600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009604:	4b8f      	ldr	r3, [pc, #572]	; (8009844 <_dtoa_r+0x2e4>)
 8009606:	9303      	str	r3, [sp, #12]
 8009608:	3303      	adds	r3, #3
 800960a:	e7f5      	b.n	80095f8 <_dtoa_r+0x98>
 800960c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009610:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8009614:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009618:	2200      	movs	r2, #0
 800961a:	2300      	movs	r3, #0
 800961c:	f7f7 f9c4 	bl	80009a8 <__aeabi_dcmpeq>
 8009620:	4680      	mov	r8, r0
 8009622:	b160      	cbz	r0, 800963e <_dtoa_r+0xde>
 8009624:	2301      	movs	r3, #1
 8009626:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009628:	6013      	str	r3, [r2, #0]
 800962a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800962c:	2b00      	cmp	r3, #0
 800962e:	f000 8562 	beq.w	800a0f6 <_dtoa_r+0xb96>
 8009632:	4b86      	ldr	r3, [pc, #536]	; (800984c <_dtoa_r+0x2ec>)
 8009634:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009636:	6013      	str	r3, [r2, #0]
 8009638:	3b01      	subs	r3, #1
 800963a:	9303      	str	r3, [sp, #12]
 800963c:	e7de      	b.n	80095fc <_dtoa_r+0x9c>
 800963e:	ab16      	add	r3, sp, #88	; 0x58
 8009640:	9301      	str	r3, [sp, #4]
 8009642:	ab17      	add	r3, sp, #92	; 0x5c
 8009644:	9300      	str	r3, [sp, #0]
 8009646:	4628      	mov	r0, r5
 8009648:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800964c:	f001 fa3c 	bl	800aac8 <__d2b>
 8009650:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009654:	4682      	mov	sl, r0
 8009656:	2c00      	cmp	r4, #0
 8009658:	d07e      	beq.n	8009758 <_dtoa_r+0x1f8>
 800965a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800965e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009660:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8009664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009668:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800966c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009670:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8009674:	4619      	mov	r1, r3
 8009676:	2200      	movs	r2, #0
 8009678:	4b75      	ldr	r3, [pc, #468]	; (8009850 <_dtoa_r+0x2f0>)
 800967a:	f7f6 fd75 	bl	8000168 <__aeabi_dsub>
 800967e:	a368      	add	r3, pc, #416	; (adr r3, 8009820 <_dtoa_r+0x2c0>)
 8009680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009684:	f7f6 ff28 	bl	80004d8 <__aeabi_dmul>
 8009688:	a367      	add	r3, pc, #412	; (adr r3, 8009828 <_dtoa_r+0x2c8>)
 800968a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968e:	f7f6 fd6d 	bl	800016c <__adddf3>
 8009692:	4606      	mov	r6, r0
 8009694:	4620      	mov	r0, r4
 8009696:	460f      	mov	r7, r1
 8009698:	f7f6 feb4 	bl	8000404 <__aeabi_i2d>
 800969c:	a364      	add	r3, pc, #400	; (adr r3, 8009830 <_dtoa_r+0x2d0>)
 800969e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a2:	f7f6 ff19 	bl	80004d8 <__aeabi_dmul>
 80096a6:	4602      	mov	r2, r0
 80096a8:	460b      	mov	r3, r1
 80096aa:	4630      	mov	r0, r6
 80096ac:	4639      	mov	r1, r7
 80096ae:	f7f6 fd5d 	bl	800016c <__adddf3>
 80096b2:	4606      	mov	r6, r0
 80096b4:	460f      	mov	r7, r1
 80096b6:	f7f7 f9bf 	bl	8000a38 <__aeabi_d2iz>
 80096ba:	2200      	movs	r2, #0
 80096bc:	4683      	mov	fp, r0
 80096be:	2300      	movs	r3, #0
 80096c0:	4630      	mov	r0, r6
 80096c2:	4639      	mov	r1, r7
 80096c4:	f7f7 f97a 	bl	80009bc <__aeabi_dcmplt>
 80096c8:	b148      	cbz	r0, 80096de <_dtoa_r+0x17e>
 80096ca:	4658      	mov	r0, fp
 80096cc:	f7f6 fe9a 	bl	8000404 <__aeabi_i2d>
 80096d0:	4632      	mov	r2, r6
 80096d2:	463b      	mov	r3, r7
 80096d4:	f7f7 f968 	bl	80009a8 <__aeabi_dcmpeq>
 80096d8:	b908      	cbnz	r0, 80096de <_dtoa_r+0x17e>
 80096da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80096de:	f1bb 0f16 	cmp.w	fp, #22
 80096e2:	d857      	bhi.n	8009794 <_dtoa_r+0x234>
 80096e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096e8:	4b5a      	ldr	r3, [pc, #360]	; (8009854 <_dtoa_r+0x2f4>)
 80096ea:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80096ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f2:	f7f7 f963 	bl	80009bc <__aeabi_dcmplt>
 80096f6:	2800      	cmp	r0, #0
 80096f8:	d04e      	beq.n	8009798 <_dtoa_r+0x238>
 80096fa:	2300      	movs	r3, #0
 80096fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009700:	930f      	str	r3, [sp, #60]	; 0x3c
 8009702:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009704:	1b1b      	subs	r3, r3, r4
 8009706:	1e5a      	subs	r2, r3, #1
 8009708:	bf46      	itte	mi
 800970a:	f1c3 0901 	rsbmi	r9, r3, #1
 800970e:	2300      	movmi	r3, #0
 8009710:	f04f 0900 	movpl.w	r9, #0
 8009714:	9209      	str	r2, [sp, #36]	; 0x24
 8009716:	bf48      	it	mi
 8009718:	9309      	strmi	r3, [sp, #36]	; 0x24
 800971a:	f1bb 0f00 	cmp.w	fp, #0
 800971e:	db3d      	blt.n	800979c <_dtoa_r+0x23c>
 8009720:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009722:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8009726:	445b      	add	r3, fp
 8009728:	9309      	str	r3, [sp, #36]	; 0x24
 800972a:	2300      	movs	r3, #0
 800972c:	930a      	str	r3, [sp, #40]	; 0x28
 800972e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009730:	2b09      	cmp	r3, #9
 8009732:	d867      	bhi.n	8009804 <_dtoa_r+0x2a4>
 8009734:	2b05      	cmp	r3, #5
 8009736:	bfc4      	itt	gt
 8009738:	3b04      	subgt	r3, #4
 800973a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800973c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800973e:	bfc8      	it	gt
 8009740:	2400      	movgt	r4, #0
 8009742:	f1a3 0302 	sub.w	r3, r3, #2
 8009746:	bfd8      	it	le
 8009748:	2401      	movle	r4, #1
 800974a:	2b03      	cmp	r3, #3
 800974c:	f200 8086 	bhi.w	800985c <_dtoa_r+0x2fc>
 8009750:	e8df f003 	tbb	[pc, r3]
 8009754:	5637392c 	.word	0x5637392c
 8009758:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800975c:	441c      	add	r4, r3
 800975e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8009762:	2b20      	cmp	r3, #32
 8009764:	bfc1      	itttt	gt
 8009766:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800976a:	fa09 f903 	lslgt.w	r9, r9, r3
 800976e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8009772:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009776:	bfd6      	itet	le
 8009778:	f1c3 0320 	rsble	r3, r3, #32
 800977c:	ea49 0003 	orrgt.w	r0, r9, r3
 8009780:	fa06 f003 	lslle.w	r0, r6, r3
 8009784:	f7f6 fe2e 	bl	80003e4 <__aeabi_ui2d>
 8009788:	2201      	movs	r2, #1
 800978a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800978e:	3c01      	subs	r4, #1
 8009790:	9213      	str	r2, [sp, #76]	; 0x4c
 8009792:	e76f      	b.n	8009674 <_dtoa_r+0x114>
 8009794:	2301      	movs	r3, #1
 8009796:	e7b3      	b.n	8009700 <_dtoa_r+0x1a0>
 8009798:	900f      	str	r0, [sp, #60]	; 0x3c
 800979a:	e7b2      	b.n	8009702 <_dtoa_r+0x1a2>
 800979c:	f1cb 0300 	rsb	r3, fp, #0
 80097a0:	930a      	str	r3, [sp, #40]	; 0x28
 80097a2:	2300      	movs	r3, #0
 80097a4:	eba9 090b 	sub.w	r9, r9, fp
 80097a8:	930e      	str	r3, [sp, #56]	; 0x38
 80097aa:	e7c0      	b.n	800972e <_dtoa_r+0x1ce>
 80097ac:	2300      	movs	r3, #0
 80097ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80097b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	dc55      	bgt.n	8009862 <_dtoa_r+0x302>
 80097b6:	2301      	movs	r3, #1
 80097b8:	461a      	mov	r2, r3
 80097ba:	9306      	str	r3, [sp, #24]
 80097bc:	9308      	str	r3, [sp, #32]
 80097be:	9223      	str	r2, [sp, #140]	; 0x8c
 80097c0:	e00b      	b.n	80097da <_dtoa_r+0x27a>
 80097c2:	2301      	movs	r3, #1
 80097c4:	e7f3      	b.n	80097ae <_dtoa_r+0x24e>
 80097c6:	2300      	movs	r3, #0
 80097c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80097ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80097cc:	445b      	add	r3, fp
 80097ce:	9306      	str	r3, [sp, #24]
 80097d0:	3301      	adds	r3, #1
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	9308      	str	r3, [sp, #32]
 80097d6:	bfb8      	it	lt
 80097d8:	2301      	movlt	r3, #1
 80097da:	2100      	movs	r1, #0
 80097dc:	2204      	movs	r2, #4
 80097de:	69e8      	ldr	r0, [r5, #28]
 80097e0:	f102 0614 	add.w	r6, r2, #20
 80097e4:	429e      	cmp	r6, r3
 80097e6:	d940      	bls.n	800986a <_dtoa_r+0x30a>
 80097e8:	6041      	str	r1, [r0, #4]
 80097ea:	4628      	mov	r0, r5
 80097ec:	f000 fd98 	bl	800a320 <_Balloc>
 80097f0:	9003      	str	r0, [sp, #12]
 80097f2:	2800      	cmp	r0, #0
 80097f4:	d13c      	bne.n	8009870 <_dtoa_r+0x310>
 80097f6:	4602      	mov	r2, r0
 80097f8:	f240 11af 	movw	r1, #431	; 0x1af
 80097fc:	4b16      	ldr	r3, [pc, #88]	; (8009858 <_dtoa_r+0x2f8>)
 80097fe:	e6c3      	b.n	8009588 <_dtoa_r+0x28>
 8009800:	2301      	movs	r3, #1
 8009802:	e7e1      	b.n	80097c8 <_dtoa_r+0x268>
 8009804:	2401      	movs	r4, #1
 8009806:	2300      	movs	r3, #0
 8009808:	940b      	str	r4, [sp, #44]	; 0x2c
 800980a:	9322      	str	r3, [sp, #136]	; 0x88
 800980c:	f04f 33ff 	mov.w	r3, #4294967295
 8009810:	2200      	movs	r2, #0
 8009812:	9306      	str	r3, [sp, #24]
 8009814:	9308      	str	r3, [sp, #32]
 8009816:	2312      	movs	r3, #18
 8009818:	e7d1      	b.n	80097be <_dtoa_r+0x25e>
 800981a:	bf00      	nop
 800981c:	f3af 8000 	nop.w
 8009820:	636f4361 	.word	0x636f4361
 8009824:	3fd287a7 	.word	0x3fd287a7
 8009828:	8b60c8b3 	.word	0x8b60c8b3
 800982c:	3fc68a28 	.word	0x3fc68a28
 8009830:	509f79fb 	.word	0x509f79fb
 8009834:	3fd34413 	.word	0x3fd34413
 8009838:	0800cbfc 	.word	0x0800cbfc
 800983c:	0800cc13 	.word	0x0800cc13
 8009840:	7ff00000 	.word	0x7ff00000
 8009844:	0800cbf8 	.word	0x0800cbf8
 8009848:	0800cbef 	.word	0x0800cbef
 800984c:	0800cbc7 	.word	0x0800cbc7
 8009850:	3ff80000 	.word	0x3ff80000
 8009854:	0800cd00 	.word	0x0800cd00
 8009858:	0800cc6b 	.word	0x0800cc6b
 800985c:	2301      	movs	r3, #1
 800985e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009860:	e7d4      	b.n	800980c <_dtoa_r+0x2ac>
 8009862:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009864:	9306      	str	r3, [sp, #24]
 8009866:	9308      	str	r3, [sp, #32]
 8009868:	e7b7      	b.n	80097da <_dtoa_r+0x27a>
 800986a:	3101      	adds	r1, #1
 800986c:	0052      	lsls	r2, r2, #1
 800986e:	e7b7      	b.n	80097e0 <_dtoa_r+0x280>
 8009870:	69eb      	ldr	r3, [r5, #28]
 8009872:	9a03      	ldr	r2, [sp, #12]
 8009874:	601a      	str	r2, [r3, #0]
 8009876:	9b08      	ldr	r3, [sp, #32]
 8009878:	2b0e      	cmp	r3, #14
 800987a:	f200 80a8 	bhi.w	80099ce <_dtoa_r+0x46e>
 800987e:	2c00      	cmp	r4, #0
 8009880:	f000 80a5 	beq.w	80099ce <_dtoa_r+0x46e>
 8009884:	f1bb 0f00 	cmp.w	fp, #0
 8009888:	dd34      	ble.n	80098f4 <_dtoa_r+0x394>
 800988a:	4b9a      	ldr	r3, [pc, #616]	; (8009af4 <_dtoa_r+0x594>)
 800988c:	f00b 020f 	and.w	r2, fp, #15
 8009890:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009894:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009898:	e9d3 3400 	ldrd	r3, r4, [r3]
 800989c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80098a0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80098a4:	d016      	beq.n	80098d4 <_dtoa_r+0x374>
 80098a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098aa:	4b93      	ldr	r3, [pc, #588]	; (8009af8 <_dtoa_r+0x598>)
 80098ac:	2703      	movs	r7, #3
 80098ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80098b2:	f7f6 ff3b 	bl	800072c <__aeabi_ddiv>
 80098b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098ba:	f004 040f 	and.w	r4, r4, #15
 80098be:	4e8e      	ldr	r6, [pc, #568]	; (8009af8 <_dtoa_r+0x598>)
 80098c0:	b954      	cbnz	r4, 80098d8 <_dtoa_r+0x378>
 80098c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80098c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098ca:	f7f6 ff2f 	bl	800072c <__aeabi_ddiv>
 80098ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098d2:	e029      	b.n	8009928 <_dtoa_r+0x3c8>
 80098d4:	2702      	movs	r7, #2
 80098d6:	e7f2      	b.n	80098be <_dtoa_r+0x35e>
 80098d8:	07e1      	lsls	r1, r4, #31
 80098da:	d508      	bpl.n	80098ee <_dtoa_r+0x38e>
 80098dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80098e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80098e4:	f7f6 fdf8 	bl	80004d8 <__aeabi_dmul>
 80098e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80098ec:	3701      	adds	r7, #1
 80098ee:	1064      	asrs	r4, r4, #1
 80098f0:	3608      	adds	r6, #8
 80098f2:	e7e5      	b.n	80098c0 <_dtoa_r+0x360>
 80098f4:	f000 80a5 	beq.w	8009a42 <_dtoa_r+0x4e2>
 80098f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098fc:	f1cb 0400 	rsb	r4, fp, #0
 8009900:	4b7c      	ldr	r3, [pc, #496]	; (8009af4 <_dtoa_r+0x594>)
 8009902:	f004 020f 	and.w	r2, r4, #15
 8009906:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800990a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990e:	f7f6 fde3 	bl	80004d8 <__aeabi_dmul>
 8009912:	2702      	movs	r7, #2
 8009914:	2300      	movs	r3, #0
 8009916:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800991a:	4e77      	ldr	r6, [pc, #476]	; (8009af8 <_dtoa_r+0x598>)
 800991c:	1124      	asrs	r4, r4, #4
 800991e:	2c00      	cmp	r4, #0
 8009920:	f040 8084 	bne.w	8009a2c <_dtoa_r+0x4cc>
 8009924:	2b00      	cmp	r3, #0
 8009926:	d1d2      	bne.n	80098ce <_dtoa_r+0x36e>
 8009928:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800992c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009930:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009932:	2b00      	cmp	r3, #0
 8009934:	f000 8087 	beq.w	8009a46 <_dtoa_r+0x4e6>
 8009938:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800993c:	2200      	movs	r2, #0
 800993e:	4b6f      	ldr	r3, [pc, #444]	; (8009afc <_dtoa_r+0x59c>)
 8009940:	f7f7 f83c 	bl	80009bc <__aeabi_dcmplt>
 8009944:	2800      	cmp	r0, #0
 8009946:	d07e      	beq.n	8009a46 <_dtoa_r+0x4e6>
 8009948:	9b08      	ldr	r3, [sp, #32]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d07b      	beq.n	8009a46 <_dtoa_r+0x4e6>
 800994e:	9b06      	ldr	r3, [sp, #24]
 8009950:	2b00      	cmp	r3, #0
 8009952:	dd38      	ble.n	80099c6 <_dtoa_r+0x466>
 8009954:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009958:	2200      	movs	r2, #0
 800995a:	4b69      	ldr	r3, [pc, #420]	; (8009b00 <_dtoa_r+0x5a0>)
 800995c:	f7f6 fdbc 	bl	80004d8 <__aeabi_dmul>
 8009960:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009964:	9c06      	ldr	r4, [sp, #24]
 8009966:	f10b 38ff 	add.w	r8, fp, #4294967295
 800996a:	3701      	adds	r7, #1
 800996c:	4638      	mov	r0, r7
 800996e:	f7f6 fd49 	bl	8000404 <__aeabi_i2d>
 8009972:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009976:	f7f6 fdaf 	bl	80004d8 <__aeabi_dmul>
 800997a:	2200      	movs	r2, #0
 800997c:	4b61      	ldr	r3, [pc, #388]	; (8009b04 <_dtoa_r+0x5a4>)
 800997e:	f7f6 fbf5 	bl	800016c <__adddf3>
 8009982:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009986:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800998a:	9611      	str	r6, [sp, #68]	; 0x44
 800998c:	2c00      	cmp	r4, #0
 800998e:	d15d      	bne.n	8009a4c <_dtoa_r+0x4ec>
 8009990:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009994:	2200      	movs	r2, #0
 8009996:	4b5c      	ldr	r3, [pc, #368]	; (8009b08 <_dtoa_r+0x5a8>)
 8009998:	f7f6 fbe6 	bl	8000168 <__aeabi_dsub>
 800999c:	4602      	mov	r2, r0
 800999e:	460b      	mov	r3, r1
 80099a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80099a4:	4633      	mov	r3, r6
 80099a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80099a8:	f7f7 f826 	bl	80009f8 <__aeabi_dcmpgt>
 80099ac:	2800      	cmp	r0, #0
 80099ae:	f040 8295 	bne.w	8009edc <_dtoa_r+0x97c>
 80099b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80099b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80099bc:	f7f6 fffe 	bl	80009bc <__aeabi_dcmplt>
 80099c0:	2800      	cmp	r0, #0
 80099c2:	f040 8289 	bne.w	8009ed8 <_dtoa_r+0x978>
 80099c6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80099ca:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80099ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	f2c0 8151 	blt.w	8009c78 <_dtoa_r+0x718>
 80099d6:	f1bb 0f0e 	cmp.w	fp, #14
 80099da:	f300 814d 	bgt.w	8009c78 <_dtoa_r+0x718>
 80099de:	4b45      	ldr	r3, [pc, #276]	; (8009af4 <_dtoa_r+0x594>)
 80099e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80099e4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80099e8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80099ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	f280 80da 	bge.w	8009ba8 <_dtoa_r+0x648>
 80099f4:	9b08      	ldr	r3, [sp, #32]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	f300 80d6 	bgt.w	8009ba8 <_dtoa_r+0x648>
 80099fc:	f040 826b 	bne.w	8009ed6 <_dtoa_r+0x976>
 8009a00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a04:	2200      	movs	r2, #0
 8009a06:	4b40      	ldr	r3, [pc, #256]	; (8009b08 <_dtoa_r+0x5a8>)
 8009a08:	f7f6 fd66 	bl	80004d8 <__aeabi_dmul>
 8009a0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a10:	f7f6 ffe8 	bl	80009e4 <__aeabi_dcmpge>
 8009a14:	9c08      	ldr	r4, [sp, #32]
 8009a16:	4626      	mov	r6, r4
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	f040 8241 	bne.w	8009ea0 <_dtoa_r+0x940>
 8009a1e:	2331      	movs	r3, #49	; 0x31
 8009a20:	9f03      	ldr	r7, [sp, #12]
 8009a22:	f10b 0b01 	add.w	fp, fp, #1
 8009a26:	f807 3b01 	strb.w	r3, [r7], #1
 8009a2a:	e23d      	b.n	8009ea8 <_dtoa_r+0x948>
 8009a2c:	07e2      	lsls	r2, r4, #31
 8009a2e:	d505      	bpl.n	8009a3c <_dtoa_r+0x4dc>
 8009a30:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a34:	f7f6 fd50 	bl	80004d8 <__aeabi_dmul>
 8009a38:	2301      	movs	r3, #1
 8009a3a:	3701      	adds	r7, #1
 8009a3c:	1064      	asrs	r4, r4, #1
 8009a3e:	3608      	adds	r6, #8
 8009a40:	e76d      	b.n	800991e <_dtoa_r+0x3be>
 8009a42:	2702      	movs	r7, #2
 8009a44:	e770      	b.n	8009928 <_dtoa_r+0x3c8>
 8009a46:	46d8      	mov	r8, fp
 8009a48:	9c08      	ldr	r4, [sp, #32]
 8009a4a:	e78f      	b.n	800996c <_dtoa_r+0x40c>
 8009a4c:	9903      	ldr	r1, [sp, #12]
 8009a4e:	4b29      	ldr	r3, [pc, #164]	; (8009af4 <_dtoa_r+0x594>)
 8009a50:	4421      	add	r1, r4
 8009a52:	9112      	str	r1, [sp, #72]	; 0x48
 8009a54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a56:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a5a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009a5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a62:	2900      	cmp	r1, #0
 8009a64:	d054      	beq.n	8009b10 <_dtoa_r+0x5b0>
 8009a66:	2000      	movs	r0, #0
 8009a68:	4928      	ldr	r1, [pc, #160]	; (8009b0c <_dtoa_r+0x5ac>)
 8009a6a:	f7f6 fe5f 	bl	800072c <__aeabi_ddiv>
 8009a6e:	463b      	mov	r3, r7
 8009a70:	4632      	mov	r2, r6
 8009a72:	f7f6 fb79 	bl	8000168 <__aeabi_dsub>
 8009a76:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009a7a:	9f03      	ldr	r7, [sp, #12]
 8009a7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a80:	f7f6 ffda 	bl	8000a38 <__aeabi_d2iz>
 8009a84:	4604      	mov	r4, r0
 8009a86:	f7f6 fcbd 	bl	8000404 <__aeabi_i2d>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a92:	f7f6 fb69 	bl	8000168 <__aeabi_dsub>
 8009a96:	4602      	mov	r2, r0
 8009a98:	460b      	mov	r3, r1
 8009a9a:	3430      	adds	r4, #48	; 0x30
 8009a9c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009aa0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009aa4:	f807 4b01 	strb.w	r4, [r7], #1
 8009aa8:	f7f6 ff88 	bl	80009bc <__aeabi_dcmplt>
 8009aac:	2800      	cmp	r0, #0
 8009aae:	d173      	bne.n	8009b98 <_dtoa_r+0x638>
 8009ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ab4:	2000      	movs	r0, #0
 8009ab6:	4911      	ldr	r1, [pc, #68]	; (8009afc <_dtoa_r+0x59c>)
 8009ab8:	f7f6 fb56 	bl	8000168 <__aeabi_dsub>
 8009abc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ac0:	f7f6 ff7c 	bl	80009bc <__aeabi_dcmplt>
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	f040 80b6 	bne.w	8009c36 <_dtoa_r+0x6d6>
 8009aca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009acc:	429f      	cmp	r7, r3
 8009ace:	f43f af7a 	beq.w	80099c6 <_dtoa_r+0x466>
 8009ad2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	4b09      	ldr	r3, [pc, #36]	; (8009b00 <_dtoa_r+0x5a0>)
 8009ada:	f7f6 fcfd 	bl	80004d8 <__aeabi_dmul>
 8009ade:	2200      	movs	r2, #0
 8009ae0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009ae4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ae8:	4b05      	ldr	r3, [pc, #20]	; (8009b00 <_dtoa_r+0x5a0>)
 8009aea:	f7f6 fcf5 	bl	80004d8 <__aeabi_dmul>
 8009aee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009af2:	e7c3      	b.n	8009a7c <_dtoa_r+0x51c>
 8009af4:	0800cd00 	.word	0x0800cd00
 8009af8:	0800ccd8 	.word	0x0800ccd8
 8009afc:	3ff00000 	.word	0x3ff00000
 8009b00:	40240000 	.word	0x40240000
 8009b04:	401c0000 	.word	0x401c0000
 8009b08:	40140000 	.word	0x40140000
 8009b0c:	3fe00000 	.word	0x3fe00000
 8009b10:	4630      	mov	r0, r6
 8009b12:	4639      	mov	r1, r7
 8009b14:	f7f6 fce0 	bl	80004d8 <__aeabi_dmul>
 8009b18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009b1e:	9c03      	ldr	r4, [sp, #12]
 8009b20:	9314      	str	r3, [sp, #80]	; 0x50
 8009b22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b26:	f7f6 ff87 	bl	8000a38 <__aeabi_d2iz>
 8009b2a:	9015      	str	r0, [sp, #84]	; 0x54
 8009b2c:	f7f6 fc6a 	bl	8000404 <__aeabi_i2d>
 8009b30:	4602      	mov	r2, r0
 8009b32:	460b      	mov	r3, r1
 8009b34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b38:	f7f6 fb16 	bl	8000168 <__aeabi_dsub>
 8009b3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b3e:	4606      	mov	r6, r0
 8009b40:	3330      	adds	r3, #48	; 0x30
 8009b42:	f804 3b01 	strb.w	r3, [r4], #1
 8009b46:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b48:	460f      	mov	r7, r1
 8009b4a:	429c      	cmp	r4, r3
 8009b4c:	f04f 0200 	mov.w	r2, #0
 8009b50:	d124      	bne.n	8009b9c <_dtoa_r+0x63c>
 8009b52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b56:	4baf      	ldr	r3, [pc, #700]	; (8009e14 <_dtoa_r+0x8b4>)
 8009b58:	f7f6 fb08 	bl	800016c <__adddf3>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	460b      	mov	r3, r1
 8009b60:	4630      	mov	r0, r6
 8009b62:	4639      	mov	r1, r7
 8009b64:	f7f6 ff48 	bl	80009f8 <__aeabi_dcmpgt>
 8009b68:	2800      	cmp	r0, #0
 8009b6a:	d163      	bne.n	8009c34 <_dtoa_r+0x6d4>
 8009b6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009b70:	2000      	movs	r0, #0
 8009b72:	49a8      	ldr	r1, [pc, #672]	; (8009e14 <_dtoa_r+0x8b4>)
 8009b74:	f7f6 faf8 	bl	8000168 <__aeabi_dsub>
 8009b78:	4602      	mov	r2, r0
 8009b7a:	460b      	mov	r3, r1
 8009b7c:	4630      	mov	r0, r6
 8009b7e:	4639      	mov	r1, r7
 8009b80:	f7f6 ff1c 	bl	80009bc <__aeabi_dcmplt>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	f43f af1e 	beq.w	80099c6 <_dtoa_r+0x466>
 8009b8a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8009b8c:	1e7b      	subs	r3, r7, #1
 8009b8e:	9314      	str	r3, [sp, #80]	; 0x50
 8009b90:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8009b94:	2b30      	cmp	r3, #48	; 0x30
 8009b96:	d0f8      	beq.n	8009b8a <_dtoa_r+0x62a>
 8009b98:	46c3      	mov	fp, r8
 8009b9a:	e03b      	b.n	8009c14 <_dtoa_r+0x6b4>
 8009b9c:	4b9e      	ldr	r3, [pc, #632]	; (8009e18 <_dtoa_r+0x8b8>)
 8009b9e:	f7f6 fc9b 	bl	80004d8 <__aeabi_dmul>
 8009ba2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ba6:	e7bc      	b.n	8009b22 <_dtoa_r+0x5c2>
 8009ba8:	9f03      	ldr	r7, [sp, #12]
 8009baa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009bae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bb2:	4640      	mov	r0, r8
 8009bb4:	4649      	mov	r1, r9
 8009bb6:	f7f6 fdb9 	bl	800072c <__aeabi_ddiv>
 8009bba:	f7f6 ff3d 	bl	8000a38 <__aeabi_d2iz>
 8009bbe:	4604      	mov	r4, r0
 8009bc0:	f7f6 fc20 	bl	8000404 <__aeabi_i2d>
 8009bc4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bc8:	f7f6 fc86 	bl	80004d8 <__aeabi_dmul>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	460b      	mov	r3, r1
 8009bd0:	4640      	mov	r0, r8
 8009bd2:	4649      	mov	r1, r9
 8009bd4:	f7f6 fac8 	bl	8000168 <__aeabi_dsub>
 8009bd8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009bdc:	f807 6b01 	strb.w	r6, [r7], #1
 8009be0:	9e03      	ldr	r6, [sp, #12]
 8009be2:	f8dd c020 	ldr.w	ip, [sp, #32]
 8009be6:	1bbe      	subs	r6, r7, r6
 8009be8:	45b4      	cmp	ip, r6
 8009bea:	4602      	mov	r2, r0
 8009bec:	460b      	mov	r3, r1
 8009bee:	d136      	bne.n	8009c5e <_dtoa_r+0x6fe>
 8009bf0:	f7f6 fabc 	bl	800016c <__adddf3>
 8009bf4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bf8:	4680      	mov	r8, r0
 8009bfa:	4689      	mov	r9, r1
 8009bfc:	f7f6 fefc 	bl	80009f8 <__aeabi_dcmpgt>
 8009c00:	bb58      	cbnz	r0, 8009c5a <_dtoa_r+0x6fa>
 8009c02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c06:	4640      	mov	r0, r8
 8009c08:	4649      	mov	r1, r9
 8009c0a:	f7f6 fecd 	bl	80009a8 <__aeabi_dcmpeq>
 8009c0e:	b108      	cbz	r0, 8009c14 <_dtoa_r+0x6b4>
 8009c10:	07e3      	lsls	r3, r4, #31
 8009c12:	d422      	bmi.n	8009c5a <_dtoa_r+0x6fa>
 8009c14:	4651      	mov	r1, sl
 8009c16:	4628      	mov	r0, r5
 8009c18:	f000 fbc2 	bl	800a3a0 <_Bfree>
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009c20:	703b      	strb	r3, [r7, #0]
 8009c22:	f10b 0301 	add.w	r3, fp, #1
 8009c26:	6013      	str	r3, [r2, #0]
 8009c28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	f43f ace6 	beq.w	80095fc <_dtoa_r+0x9c>
 8009c30:	601f      	str	r7, [r3, #0]
 8009c32:	e4e3      	b.n	80095fc <_dtoa_r+0x9c>
 8009c34:	4627      	mov	r7, r4
 8009c36:	463b      	mov	r3, r7
 8009c38:	461f      	mov	r7, r3
 8009c3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c3e:	2a39      	cmp	r2, #57	; 0x39
 8009c40:	d107      	bne.n	8009c52 <_dtoa_r+0x6f2>
 8009c42:	9a03      	ldr	r2, [sp, #12]
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d1f7      	bne.n	8009c38 <_dtoa_r+0x6d8>
 8009c48:	2230      	movs	r2, #48	; 0x30
 8009c4a:	9903      	ldr	r1, [sp, #12]
 8009c4c:	f108 0801 	add.w	r8, r8, #1
 8009c50:	700a      	strb	r2, [r1, #0]
 8009c52:	781a      	ldrb	r2, [r3, #0]
 8009c54:	3201      	adds	r2, #1
 8009c56:	701a      	strb	r2, [r3, #0]
 8009c58:	e79e      	b.n	8009b98 <_dtoa_r+0x638>
 8009c5a:	46d8      	mov	r8, fp
 8009c5c:	e7eb      	b.n	8009c36 <_dtoa_r+0x6d6>
 8009c5e:	2200      	movs	r2, #0
 8009c60:	4b6d      	ldr	r3, [pc, #436]	; (8009e18 <_dtoa_r+0x8b8>)
 8009c62:	f7f6 fc39 	bl	80004d8 <__aeabi_dmul>
 8009c66:	2200      	movs	r2, #0
 8009c68:	2300      	movs	r3, #0
 8009c6a:	4680      	mov	r8, r0
 8009c6c:	4689      	mov	r9, r1
 8009c6e:	f7f6 fe9b 	bl	80009a8 <__aeabi_dcmpeq>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d09b      	beq.n	8009bae <_dtoa_r+0x64e>
 8009c76:	e7cd      	b.n	8009c14 <_dtoa_r+0x6b4>
 8009c78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c7a:	2a00      	cmp	r2, #0
 8009c7c:	f000 80c4 	beq.w	8009e08 <_dtoa_r+0x8a8>
 8009c80:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009c82:	2a01      	cmp	r2, #1
 8009c84:	f300 80a8 	bgt.w	8009dd8 <_dtoa_r+0x878>
 8009c88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009c8a:	2a00      	cmp	r2, #0
 8009c8c:	f000 80a0 	beq.w	8009dd0 <_dtoa_r+0x870>
 8009c90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c94:	464f      	mov	r7, r9
 8009c96:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c9a:	2101      	movs	r1, #1
 8009c9c:	441a      	add	r2, r3
 8009c9e:	4628      	mov	r0, r5
 8009ca0:	4499      	add	r9, r3
 8009ca2:	9209      	str	r2, [sp, #36]	; 0x24
 8009ca4:	f000 fc7c 	bl	800a5a0 <__i2b>
 8009ca8:	4606      	mov	r6, r0
 8009caa:	b15f      	cbz	r7, 8009cc4 <_dtoa_r+0x764>
 8009cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	dd08      	ble.n	8009cc4 <_dtoa_r+0x764>
 8009cb2:	42bb      	cmp	r3, r7
 8009cb4:	bfa8      	it	ge
 8009cb6:	463b      	movge	r3, r7
 8009cb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cba:	eba9 0903 	sub.w	r9, r9, r3
 8009cbe:	1aff      	subs	r7, r7, r3
 8009cc0:	1ad3      	subs	r3, r2, r3
 8009cc2:	9309      	str	r3, [sp, #36]	; 0x24
 8009cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cc6:	b1f3      	cbz	r3, 8009d06 <_dtoa_r+0x7a6>
 8009cc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f000 80a0 	beq.w	8009e10 <_dtoa_r+0x8b0>
 8009cd0:	2c00      	cmp	r4, #0
 8009cd2:	dd10      	ble.n	8009cf6 <_dtoa_r+0x796>
 8009cd4:	4631      	mov	r1, r6
 8009cd6:	4622      	mov	r2, r4
 8009cd8:	4628      	mov	r0, r5
 8009cda:	f000 fd1f 	bl	800a71c <__pow5mult>
 8009cde:	4652      	mov	r2, sl
 8009ce0:	4601      	mov	r1, r0
 8009ce2:	4606      	mov	r6, r0
 8009ce4:	4628      	mov	r0, r5
 8009ce6:	f000 fc71 	bl	800a5cc <__multiply>
 8009cea:	4680      	mov	r8, r0
 8009cec:	4651      	mov	r1, sl
 8009cee:	4628      	mov	r0, r5
 8009cf0:	f000 fb56 	bl	800a3a0 <_Bfree>
 8009cf4:	46c2      	mov	sl, r8
 8009cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cf8:	1b1a      	subs	r2, r3, r4
 8009cfa:	d004      	beq.n	8009d06 <_dtoa_r+0x7a6>
 8009cfc:	4651      	mov	r1, sl
 8009cfe:	4628      	mov	r0, r5
 8009d00:	f000 fd0c 	bl	800a71c <__pow5mult>
 8009d04:	4682      	mov	sl, r0
 8009d06:	2101      	movs	r1, #1
 8009d08:	4628      	mov	r0, r5
 8009d0a:	f000 fc49 	bl	800a5a0 <__i2b>
 8009d0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d10:	4604      	mov	r4, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	f340 8082 	ble.w	8009e1c <_dtoa_r+0x8bc>
 8009d18:	461a      	mov	r2, r3
 8009d1a:	4601      	mov	r1, r0
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	f000 fcfd 	bl	800a71c <__pow5mult>
 8009d22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009d24:	4604      	mov	r4, r0
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	dd7b      	ble.n	8009e22 <_dtoa_r+0x8c2>
 8009d2a:	f04f 0800 	mov.w	r8, #0
 8009d2e:	6923      	ldr	r3, [r4, #16]
 8009d30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d34:	6918      	ldr	r0, [r3, #16]
 8009d36:	f000 fbe5 	bl	800a504 <__hi0bits>
 8009d3a:	f1c0 0020 	rsb	r0, r0, #32
 8009d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d40:	4418      	add	r0, r3
 8009d42:	f010 001f 	ands.w	r0, r0, #31
 8009d46:	f000 8092 	beq.w	8009e6e <_dtoa_r+0x90e>
 8009d4a:	f1c0 0320 	rsb	r3, r0, #32
 8009d4e:	2b04      	cmp	r3, #4
 8009d50:	f340 8085 	ble.w	8009e5e <_dtoa_r+0x8fe>
 8009d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d56:	f1c0 001c 	rsb	r0, r0, #28
 8009d5a:	4403      	add	r3, r0
 8009d5c:	4481      	add	r9, r0
 8009d5e:	4407      	add	r7, r0
 8009d60:	9309      	str	r3, [sp, #36]	; 0x24
 8009d62:	f1b9 0f00 	cmp.w	r9, #0
 8009d66:	dd05      	ble.n	8009d74 <_dtoa_r+0x814>
 8009d68:	4651      	mov	r1, sl
 8009d6a:	464a      	mov	r2, r9
 8009d6c:	4628      	mov	r0, r5
 8009d6e:	f000 fd2f 	bl	800a7d0 <__lshift>
 8009d72:	4682      	mov	sl, r0
 8009d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	dd05      	ble.n	8009d86 <_dtoa_r+0x826>
 8009d7a:	4621      	mov	r1, r4
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	4628      	mov	r0, r5
 8009d80:	f000 fd26 	bl	800a7d0 <__lshift>
 8009d84:	4604      	mov	r4, r0
 8009d86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d072      	beq.n	8009e72 <_dtoa_r+0x912>
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	4650      	mov	r0, sl
 8009d90:	f000 fd8a 	bl	800a8a8 <__mcmp>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	da6c      	bge.n	8009e72 <_dtoa_r+0x912>
 8009d98:	2300      	movs	r3, #0
 8009d9a:	4651      	mov	r1, sl
 8009d9c:	220a      	movs	r2, #10
 8009d9e:	4628      	mov	r0, r5
 8009da0:	f000 fb20 	bl	800a3e4 <__multadd>
 8009da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009da6:	4682      	mov	sl, r0
 8009da8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	f000 81ac 	beq.w	800a10a <_dtoa_r+0xbaa>
 8009db2:	2300      	movs	r3, #0
 8009db4:	4631      	mov	r1, r6
 8009db6:	220a      	movs	r2, #10
 8009db8:	4628      	mov	r0, r5
 8009dba:	f000 fb13 	bl	800a3e4 <__multadd>
 8009dbe:	9b06      	ldr	r3, [sp, #24]
 8009dc0:	4606      	mov	r6, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	f300 8093 	bgt.w	8009eee <_dtoa_r+0x98e>
 8009dc8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009dca:	2b02      	cmp	r3, #2
 8009dcc:	dc59      	bgt.n	8009e82 <_dtoa_r+0x922>
 8009dce:	e08e      	b.n	8009eee <_dtoa_r+0x98e>
 8009dd0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009dd2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009dd6:	e75d      	b.n	8009c94 <_dtoa_r+0x734>
 8009dd8:	9b08      	ldr	r3, [sp, #32]
 8009dda:	1e5c      	subs	r4, r3, #1
 8009ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dde:	42a3      	cmp	r3, r4
 8009de0:	bfbf      	itttt	lt
 8009de2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009de4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8009de6:	1ae3      	sublt	r3, r4, r3
 8009de8:	18d2      	addlt	r2, r2, r3
 8009dea:	bfa8      	it	ge
 8009dec:	1b1c      	subge	r4, r3, r4
 8009dee:	9b08      	ldr	r3, [sp, #32]
 8009df0:	bfbe      	ittt	lt
 8009df2:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009df4:	920e      	strlt	r2, [sp, #56]	; 0x38
 8009df6:	2400      	movlt	r4, #0
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	bfb5      	itete	lt
 8009dfc:	eba9 0703 	sublt.w	r7, r9, r3
 8009e00:	464f      	movge	r7, r9
 8009e02:	2300      	movlt	r3, #0
 8009e04:	9b08      	ldrge	r3, [sp, #32]
 8009e06:	e747      	b.n	8009c98 <_dtoa_r+0x738>
 8009e08:	464f      	mov	r7, r9
 8009e0a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009e0c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009e0e:	e74c      	b.n	8009caa <_dtoa_r+0x74a>
 8009e10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e12:	e773      	b.n	8009cfc <_dtoa_r+0x79c>
 8009e14:	3fe00000 	.word	0x3fe00000
 8009e18:	40240000 	.word	0x40240000
 8009e1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	dc18      	bgt.n	8009e54 <_dtoa_r+0x8f4>
 8009e22:	9b04      	ldr	r3, [sp, #16]
 8009e24:	b9b3      	cbnz	r3, 8009e54 <_dtoa_r+0x8f4>
 8009e26:	9b05      	ldr	r3, [sp, #20]
 8009e28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e2c:	b993      	cbnz	r3, 8009e54 <_dtoa_r+0x8f4>
 8009e2e:	9b05      	ldr	r3, [sp, #20]
 8009e30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e34:	0d1b      	lsrs	r3, r3, #20
 8009e36:	051b      	lsls	r3, r3, #20
 8009e38:	b17b      	cbz	r3, 8009e5a <_dtoa_r+0x8fa>
 8009e3a:	f04f 0801 	mov.w	r8, #1
 8009e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e40:	f109 0901 	add.w	r9, r9, #1
 8009e44:	3301      	adds	r3, #1
 8009e46:	9309      	str	r3, [sp, #36]	; 0x24
 8009e48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f47f af6f 	bne.w	8009d2e <_dtoa_r+0x7ce>
 8009e50:	2001      	movs	r0, #1
 8009e52:	e774      	b.n	8009d3e <_dtoa_r+0x7de>
 8009e54:	f04f 0800 	mov.w	r8, #0
 8009e58:	e7f6      	b.n	8009e48 <_dtoa_r+0x8e8>
 8009e5a:	4698      	mov	r8, r3
 8009e5c:	e7f4      	b.n	8009e48 <_dtoa_r+0x8e8>
 8009e5e:	d080      	beq.n	8009d62 <_dtoa_r+0x802>
 8009e60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e62:	331c      	adds	r3, #28
 8009e64:	441a      	add	r2, r3
 8009e66:	4499      	add	r9, r3
 8009e68:	441f      	add	r7, r3
 8009e6a:	9209      	str	r2, [sp, #36]	; 0x24
 8009e6c:	e779      	b.n	8009d62 <_dtoa_r+0x802>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	e7f6      	b.n	8009e60 <_dtoa_r+0x900>
 8009e72:	9b08      	ldr	r3, [sp, #32]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	dc34      	bgt.n	8009ee2 <_dtoa_r+0x982>
 8009e78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009e7a:	2b02      	cmp	r3, #2
 8009e7c:	dd31      	ble.n	8009ee2 <_dtoa_r+0x982>
 8009e7e:	9b08      	ldr	r3, [sp, #32]
 8009e80:	9306      	str	r3, [sp, #24]
 8009e82:	9b06      	ldr	r3, [sp, #24]
 8009e84:	b963      	cbnz	r3, 8009ea0 <_dtoa_r+0x940>
 8009e86:	4621      	mov	r1, r4
 8009e88:	2205      	movs	r2, #5
 8009e8a:	4628      	mov	r0, r5
 8009e8c:	f000 faaa 	bl	800a3e4 <__multadd>
 8009e90:	4601      	mov	r1, r0
 8009e92:	4604      	mov	r4, r0
 8009e94:	4650      	mov	r0, sl
 8009e96:	f000 fd07 	bl	800a8a8 <__mcmp>
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	f73f adbf 	bgt.w	8009a1e <_dtoa_r+0x4be>
 8009ea0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009ea2:	9f03      	ldr	r7, [sp, #12]
 8009ea4:	ea6f 0b03 	mvn.w	fp, r3
 8009ea8:	f04f 0800 	mov.w	r8, #0
 8009eac:	4621      	mov	r1, r4
 8009eae:	4628      	mov	r0, r5
 8009eb0:	f000 fa76 	bl	800a3a0 <_Bfree>
 8009eb4:	2e00      	cmp	r6, #0
 8009eb6:	f43f aead 	beq.w	8009c14 <_dtoa_r+0x6b4>
 8009eba:	f1b8 0f00 	cmp.w	r8, #0
 8009ebe:	d005      	beq.n	8009ecc <_dtoa_r+0x96c>
 8009ec0:	45b0      	cmp	r8, r6
 8009ec2:	d003      	beq.n	8009ecc <_dtoa_r+0x96c>
 8009ec4:	4641      	mov	r1, r8
 8009ec6:	4628      	mov	r0, r5
 8009ec8:	f000 fa6a 	bl	800a3a0 <_Bfree>
 8009ecc:	4631      	mov	r1, r6
 8009ece:	4628      	mov	r0, r5
 8009ed0:	f000 fa66 	bl	800a3a0 <_Bfree>
 8009ed4:	e69e      	b.n	8009c14 <_dtoa_r+0x6b4>
 8009ed6:	2400      	movs	r4, #0
 8009ed8:	4626      	mov	r6, r4
 8009eda:	e7e1      	b.n	8009ea0 <_dtoa_r+0x940>
 8009edc:	46c3      	mov	fp, r8
 8009ede:	4626      	mov	r6, r4
 8009ee0:	e59d      	b.n	8009a1e <_dtoa_r+0x4be>
 8009ee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	f000 80c8 	beq.w	800a07a <_dtoa_r+0xb1a>
 8009eea:	9b08      	ldr	r3, [sp, #32]
 8009eec:	9306      	str	r3, [sp, #24]
 8009eee:	2f00      	cmp	r7, #0
 8009ef0:	dd05      	ble.n	8009efe <_dtoa_r+0x99e>
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	463a      	mov	r2, r7
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	f000 fc6a 	bl	800a7d0 <__lshift>
 8009efc:	4606      	mov	r6, r0
 8009efe:	f1b8 0f00 	cmp.w	r8, #0
 8009f02:	d05b      	beq.n	8009fbc <_dtoa_r+0xa5c>
 8009f04:	4628      	mov	r0, r5
 8009f06:	6871      	ldr	r1, [r6, #4]
 8009f08:	f000 fa0a 	bl	800a320 <_Balloc>
 8009f0c:	4607      	mov	r7, r0
 8009f0e:	b928      	cbnz	r0, 8009f1c <_dtoa_r+0x9bc>
 8009f10:	4602      	mov	r2, r0
 8009f12:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009f16:	4b81      	ldr	r3, [pc, #516]	; (800a11c <_dtoa_r+0xbbc>)
 8009f18:	f7ff bb36 	b.w	8009588 <_dtoa_r+0x28>
 8009f1c:	6932      	ldr	r2, [r6, #16]
 8009f1e:	f106 010c 	add.w	r1, r6, #12
 8009f22:	3202      	adds	r2, #2
 8009f24:	0092      	lsls	r2, r2, #2
 8009f26:	300c      	adds	r0, #12
 8009f28:	f7ff fa7b 	bl	8009422 <memcpy>
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	4639      	mov	r1, r7
 8009f30:	4628      	mov	r0, r5
 8009f32:	f000 fc4d 	bl	800a7d0 <__lshift>
 8009f36:	46b0      	mov	r8, r6
 8009f38:	4606      	mov	r6, r0
 8009f3a:	9b03      	ldr	r3, [sp, #12]
 8009f3c:	9a03      	ldr	r2, [sp, #12]
 8009f3e:	3301      	adds	r3, #1
 8009f40:	9308      	str	r3, [sp, #32]
 8009f42:	9b06      	ldr	r3, [sp, #24]
 8009f44:	4413      	add	r3, r2
 8009f46:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f48:	9b04      	ldr	r3, [sp, #16]
 8009f4a:	f003 0301 	and.w	r3, r3, #1
 8009f4e:	930a      	str	r3, [sp, #40]	; 0x28
 8009f50:	9b08      	ldr	r3, [sp, #32]
 8009f52:	4621      	mov	r1, r4
 8009f54:	3b01      	subs	r3, #1
 8009f56:	4650      	mov	r0, sl
 8009f58:	9304      	str	r3, [sp, #16]
 8009f5a:	f7ff fa75 	bl	8009448 <quorem>
 8009f5e:	4641      	mov	r1, r8
 8009f60:	9006      	str	r0, [sp, #24]
 8009f62:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009f66:	4650      	mov	r0, sl
 8009f68:	f000 fc9e 	bl	800a8a8 <__mcmp>
 8009f6c:	4632      	mov	r2, r6
 8009f6e:	9009      	str	r0, [sp, #36]	; 0x24
 8009f70:	4621      	mov	r1, r4
 8009f72:	4628      	mov	r0, r5
 8009f74:	f000 fcb4 	bl	800a8e0 <__mdiff>
 8009f78:	68c2      	ldr	r2, [r0, #12]
 8009f7a:	4607      	mov	r7, r0
 8009f7c:	bb02      	cbnz	r2, 8009fc0 <_dtoa_r+0xa60>
 8009f7e:	4601      	mov	r1, r0
 8009f80:	4650      	mov	r0, sl
 8009f82:	f000 fc91 	bl	800a8a8 <__mcmp>
 8009f86:	4602      	mov	r2, r0
 8009f88:	4639      	mov	r1, r7
 8009f8a:	4628      	mov	r0, r5
 8009f8c:	920c      	str	r2, [sp, #48]	; 0x30
 8009f8e:	f000 fa07 	bl	800a3a0 <_Bfree>
 8009f92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009f94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f96:	9f08      	ldr	r7, [sp, #32]
 8009f98:	ea43 0102 	orr.w	r1, r3, r2
 8009f9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f9e:	4319      	orrs	r1, r3
 8009fa0:	d110      	bne.n	8009fc4 <_dtoa_r+0xa64>
 8009fa2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009fa6:	d029      	beq.n	8009ffc <_dtoa_r+0xa9c>
 8009fa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	dd02      	ble.n	8009fb4 <_dtoa_r+0xa54>
 8009fae:	9b06      	ldr	r3, [sp, #24]
 8009fb0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009fb4:	9b04      	ldr	r3, [sp, #16]
 8009fb6:	f883 9000 	strb.w	r9, [r3]
 8009fba:	e777      	b.n	8009eac <_dtoa_r+0x94c>
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	e7ba      	b.n	8009f36 <_dtoa_r+0x9d6>
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	e7e1      	b.n	8009f88 <_dtoa_r+0xa28>
 8009fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	db04      	blt.n	8009fd4 <_dtoa_r+0xa74>
 8009fca:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009fcc:	430b      	orrs	r3, r1
 8009fce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009fd0:	430b      	orrs	r3, r1
 8009fd2:	d120      	bne.n	800a016 <_dtoa_r+0xab6>
 8009fd4:	2a00      	cmp	r2, #0
 8009fd6:	dded      	ble.n	8009fb4 <_dtoa_r+0xa54>
 8009fd8:	4651      	mov	r1, sl
 8009fda:	2201      	movs	r2, #1
 8009fdc:	4628      	mov	r0, r5
 8009fde:	f000 fbf7 	bl	800a7d0 <__lshift>
 8009fe2:	4621      	mov	r1, r4
 8009fe4:	4682      	mov	sl, r0
 8009fe6:	f000 fc5f 	bl	800a8a8 <__mcmp>
 8009fea:	2800      	cmp	r0, #0
 8009fec:	dc03      	bgt.n	8009ff6 <_dtoa_r+0xa96>
 8009fee:	d1e1      	bne.n	8009fb4 <_dtoa_r+0xa54>
 8009ff0:	f019 0f01 	tst.w	r9, #1
 8009ff4:	d0de      	beq.n	8009fb4 <_dtoa_r+0xa54>
 8009ff6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009ffa:	d1d8      	bne.n	8009fae <_dtoa_r+0xa4e>
 8009ffc:	2339      	movs	r3, #57	; 0x39
 8009ffe:	9a04      	ldr	r2, [sp, #16]
 800a000:	7013      	strb	r3, [r2, #0]
 800a002:	463b      	mov	r3, r7
 800a004:	461f      	mov	r7, r3
 800a006:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800a00a:	3b01      	subs	r3, #1
 800a00c:	2a39      	cmp	r2, #57	; 0x39
 800a00e:	d06b      	beq.n	800a0e8 <_dtoa_r+0xb88>
 800a010:	3201      	adds	r2, #1
 800a012:	701a      	strb	r2, [r3, #0]
 800a014:	e74a      	b.n	8009eac <_dtoa_r+0x94c>
 800a016:	2a00      	cmp	r2, #0
 800a018:	dd07      	ble.n	800a02a <_dtoa_r+0xaca>
 800a01a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a01e:	d0ed      	beq.n	8009ffc <_dtoa_r+0xa9c>
 800a020:	9a04      	ldr	r2, [sp, #16]
 800a022:	f109 0301 	add.w	r3, r9, #1
 800a026:	7013      	strb	r3, [r2, #0]
 800a028:	e740      	b.n	8009eac <_dtoa_r+0x94c>
 800a02a:	9b08      	ldr	r3, [sp, #32]
 800a02c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a02e:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a032:	4293      	cmp	r3, r2
 800a034:	d042      	beq.n	800a0bc <_dtoa_r+0xb5c>
 800a036:	4651      	mov	r1, sl
 800a038:	2300      	movs	r3, #0
 800a03a:	220a      	movs	r2, #10
 800a03c:	4628      	mov	r0, r5
 800a03e:	f000 f9d1 	bl	800a3e4 <__multadd>
 800a042:	45b0      	cmp	r8, r6
 800a044:	4682      	mov	sl, r0
 800a046:	f04f 0300 	mov.w	r3, #0
 800a04a:	f04f 020a 	mov.w	r2, #10
 800a04e:	4641      	mov	r1, r8
 800a050:	4628      	mov	r0, r5
 800a052:	d107      	bne.n	800a064 <_dtoa_r+0xb04>
 800a054:	f000 f9c6 	bl	800a3e4 <__multadd>
 800a058:	4680      	mov	r8, r0
 800a05a:	4606      	mov	r6, r0
 800a05c:	9b08      	ldr	r3, [sp, #32]
 800a05e:	3301      	adds	r3, #1
 800a060:	9308      	str	r3, [sp, #32]
 800a062:	e775      	b.n	8009f50 <_dtoa_r+0x9f0>
 800a064:	f000 f9be 	bl	800a3e4 <__multadd>
 800a068:	4631      	mov	r1, r6
 800a06a:	4680      	mov	r8, r0
 800a06c:	2300      	movs	r3, #0
 800a06e:	220a      	movs	r2, #10
 800a070:	4628      	mov	r0, r5
 800a072:	f000 f9b7 	bl	800a3e4 <__multadd>
 800a076:	4606      	mov	r6, r0
 800a078:	e7f0      	b.n	800a05c <_dtoa_r+0xafc>
 800a07a:	9b08      	ldr	r3, [sp, #32]
 800a07c:	9306      	str	r3, [sp, #24]
 800a07e:	9f03      	ldr	r7, [sp, #12]
 800a080:	4621      	mov	r1, r4
 800a082:	4650      	mov	r0, sl
 800a084:	f7ff f9e0 	bl	8009448 <quorem>
 800a088:	9b03      	ldr	r3, [sp, #12]
 800a08a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a08e:	f807 9b01 	strb.w	r9, [r7], #1
 800a092:	1afa      	subs	r2, r7, r3
 800a094:	9b06      	ldr	r3, [sp, #24]
 800a096:	4293      	cmp	r3, r2
 800a098:	dd07      	ble.n	800a0aa <_dtoa_r+0xb4a>
 800a09a:	4651      	mov	r1, sl
 800a09c:	2300      	movs	r3, #0
 800a09e:	220a      	movs	r2, #10
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	f000 f99f 	bl	800a3e4 <__multadd>
 800a0a6:	4682      	mov	sl, r0
 800a0a8:	e7ea      	b.n	800a080 <_dtoa_r+0xb20>
 800a0aa:	9b06      	ldr	r3, [sp, #24]
 800a0ac:	f04f 0800 	mov.w	r8, #0
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	bfcc      	ite	gt
 800a0b4:	461f      	movgt	r7, r3
 800a0b6:	2701      	movle	r7, #1
 800a0b8:	9b03      	ldr	r3, [sp, #12]
 800a0ba:	441f      	add	r7, r3
 800a0bc:	4651      	mov	r1, sl
 800a0be:	2201      	movs	r2, #1
 800a0c0:	4628      	mov	r0, r5
 800a0c2:	f000 fb85 	bl	800a7d0 <__lshift>
 800a0c6:	4621      	mov	r1, r4
 800a0c8:	4682      	mov	sl, r0
 800a0ca:	f000 fbed 	bl	800a8a8 <__mcmp>
 800a0ce:	2800      	cmp	r0, #0
 800a0d0:	dc97      	bgt.n	800a002 <_dtoa_r+0xaa2>
 800a0d2:	d102      	bne.n	800a0da <_dtoa_r+0xb7a>
 800a0d4:	f019 0f01 	tst.w	r9, #1
 800a0d8:	d193      	bne.n	800a002 <_dtoa_r+0xaa2>
 800a0da:	463b      	mov	r3, r7
 800a0dc:	461f      	mov	r7, r3
 800a0de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0e2:	2a30      	cmp	r2, #48	; 0x30
 800a0e4:	d0fa      	beq.n	800a0dc <_dtoa_r+0xb7c>
 800a0e6:	e6e1      	b.n	8009eac <_dtoa_r+0x94c>
 800a0e8:	9a03      	ldr	r2, [sp, #12]
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d18a      	bne.n	800a004 <_dtoa_r+0xaa4>
 800a0ee:	2331      	movs	r3, #49	; 0x31
 800a0f0:	f10b 0b01 	add.w	fp, fp, #1
 800a0f4:	e797      	b.n	800a026 <_dtoa_r+0xac6>
 800a0f6:	4b0a      	ldr	r3, [pc, #40]	; (800a120 <_dtoa_r+0xbc0>)
 800a0f8:	f7ff ba9f 	b.w	800963a <_dtoa_r+0xda>
 800a0fc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f47f aa77 	bne.w	80095f2 <_dtoa_r+0x92>
 800a104:	4b07      	ldr	r3, [pc, #28]	; (800a124 <_dtoa_r+0xbc4>)
 800a106:	f7ff ba98 	b.w	800963a <_dtoa_r+0xda>
 800a10a:	9b06      	ldr	r3, [sp, #24]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	dcb6      	bgt.n	800a07e <_dtoa_r+0xb1e>
 800a110:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a112:	2b02      	cmp	r3, #2
 800a114:	f73f aeb5 	bgt.w	8009e82 <_dtoa_r+0x922>
 800a118:	e7b1      	b.n	800a07e <_dtoa_r+0xb1e>
 800a11a:	bf00      	nop
 800a11c:	0800cc6b 	.word	0x0800cc6b
 800a120:	0800cbc6 	.word	0x0800cbc6
 800a124:	0800cbef 	.word	0x0800cbef

0800a128 <_free_r>:
 800a128:	b538      	push	{r3, r4, r5, lr}
 800a12a:	4605      	mov	r5, r0
 800a12c:	2900      	cmp	r1, #0
 800a12e:	d040      	beq.n	800a1b2 <_free_r+0x8a>
 800a130:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a134:	1f0c      	subs	r4, r1, #4
 800a136:	2b00      	cmp	r3, #0
 800a138:	bfb8      	it	lt
 800a13a:	18e4      	addlt	r4, r4, r3
 800a13c:	f000 f8e4 	bl	800a308 <__malloc_lock>
 800a140:	4a1c      	ldr	r2, [pc, #112]	; (800a1b4 <_free_r+0x8c>)
 800a142:	6813      	ldr	r3, [r2, #0]
 800a144:	b933      	cbnz	r3, 800a154 <_free_r+0x2c>
 800a146:	6063      	str	r3, [r4, #4]
 800a148:	6014      	str	r4, [r2, #0]
 800a14a:	4628      	mov	r0, r5
 800a14c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a150:	f000 b8e0 	b.w	800a314 <__malloc_unlock>
 800a154:	42a3      	cmp	r3, r4
 800a156:	d908      	bls.n	800a16a <_free_r+0x42>
 800a158:	6820      	ldr	r0, [r4, #0]
 800a15a:	1821      	adds	r1, r4, r0
 800a15c:	428b      	cmp	r3, r1
 800a15e:	bf01      	itttt	eq
 800a160:	6819      	ldreq	r1, [r3, #0]
 800a162:	685b      	ldreq	r3, [r3, #4]
 800a164:	1809      	addeq	r1, r1, r0
 800a166:	6021      	streq	r1, [r4, #0]
 800a168:	e7ed      	b.n	800a146 <_free_r+0x1e>
 800a16a:	461a      	mov	r2, r3
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	b10b      	cbz	r3, 800a174 <_free_r+0x4c>
 800a170:	42a3      	cmp	r3, r4
 800a172:	d9fa      	bls.n	800a16a <_free_r+0x42>
 800a174:	6811      	ldr	r1, [r2, #0]
 800a176:	1850      	adds	r0, r2, r1
 800a178:	42a0      	cmp	r0, r4
 800a17a:	d10b      	bne.n	800a194 <_free_r+0x6c>
 800a17c:	6820      	ldr	r0, [r4, #0]
 800a17e:	4401      	add	r1, r0
 800a180:	1850      	adds	r0, r2, r1
 800a182:	4283      	cmp	r3, r0
 800a184:	6011      	str	r1, [r2, #0]
 800a186:	d1e0      	bne.n	800a14a <_free_r+0x22>
 800a188:	6818      	ldr	r0, [r3, #0]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	4408      	add	r0, r1
 800a18e:	6010      	str	r0, [r2, #0]
 800a190:	6053      	str	r3, [r2, #4]
 800a192:	e7da      	b.n	800a14a <_free_r+0x22>
 800a194:	d902      	bls.n	800a19c <_free_r+0x74>
 800a196:	230c      	movs	r3, #12
 800a198:	602b      	str	r3, [r5, #0]
 800a19a:	e7d6      	b.n	800a14a <_free_r+0x22>
 800a19c:	6820      	ldr	r0, [r4, #0]
 800a19e:	1821      	adds	r1, r4, r0
 800a1a0:	428b      	cmp	r3, r1
 800a1a2:	bf01      	itttt	eq
 800a1a4:	6819      	ldreq	r1, [r3, #0]
 800a1a6:	685b      	ldreq	r3, [r3, #4]
 800a1a8:	1809      	addeq	r1, r1, r0
 800a1aa:	6021      	streq	r1, [r4, #0]
 800a1ac:	6063      	str	r3, [r4, #4]
 800a1ae:	6054      	str	r4, [r2, #4]
 800a1b0:	e7cb      	b.n	800a14a <_free_r+0x22>
 800a1b2:	bd38      	pop	{r3, r4, r5, pc}
 800a1b4:	20000d34 	.word	0x20000d34

0800a1b8 <malloc>:
 800a1b8:	4b02      	ldr	r3, [pc, #8]	; (800a1c4 <malloc+0xc>)
 800a1ba:	4601      	mov	r1, r0
 800a1bc:	6818      	ldr	r0, [r3, #0]
 800a1be:	f000 b823 	b.w	800a208 <_malloc_r>
 800a1c2:	bf00      	nop
 800a1c4:	200000c8 	.word	0x200000c8

0800a1c8 <sbrk_aligned>:
 800a1c8:	b570      	push	{r4, r5, r6, lr}
 800a1ca:	4e0e      	ldr	r6, [pc, #56]	; (800a204 <sbrk_aligned+0x3c>)
 800a1cc:	460c      	mov	r4, r1
 800a1ce:	6831      	ldr	r1, [r6, #0]
 800a1d0:	4605      	mov	r5, r0
 800a1d2:	b911      	cbnz	r1, 800a1da <sbrk_aligned+0x12>
 800a1d4:	f001 ffe4 	bl	800c1a0 <_sbrk_r>
 800a1d8:	6030      	str	r0, [r6, #0]
 800a1da:	4621      	mov	r1, r4
 800a1dc:	4628      	mov	r0, r5
 800a1de:	f001 ffdf 	bl	800c1a0 <_sbrk_r>
 800a1e2:	1c43      	adds	r3, r0, #1
 800a1e4:	d00a      	beq.n	800a1fc <sbrk_aligned+0x34>
 800a1e6:	1cc4      	adds	r4, r0, #3
 800a1e8:	f024 0403 	bic.w	r4, r4, #3
 800a1ec:	42a0      	cmp	r0, r4
 800a1ee:	d007      	beq.n	800a200 <sbrk_aligned+0x38>
 800a1f0:	1a21      	subs	r1, r4, r0
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	f001 ffd4 	bl	800c1a0 <_sbrk_r>
 800a1f8:	3001      	adds	r0, #1
 800a1fa:	d101      	bne.n	800a200 <sbrk_aligned+0x38>
 800a1fc:	f04f 34ff 	mov.w	r4, #4294967295
 800a200:	4620      	mov	r0, r4
 800a202:	bd70      	pop	{r4, r5, r6, pc}
 800a204:	20000d38 	.word	0x20000d38

0800a208 <_malloc_r>:
 800a208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a20c:	1ccd      	adds	r5, r1, #3
 800a20e:	f025 0503 	bic.w	r5, r5, #3
 800a212:	3508      	adds	r5, #8
 800a214:	2d0c      	cmp	r5, #12
 800a216:	bf38      	it	cc
 800a218:	250c      	movcc	r5, #12
 800a21a:	2d00      	cmp	r5, #0
 800a21c:	4607      	mov	r7, r0
 800a21e:	db01      	blt.n	800a224 <_malloc_r+0x1c>
 800a220:	42a9      	cmp	r1, r5
 800a222:	d905      	bls.n	800a230 <_malloc_r+0x28>
 800a224:	230c      	movs	r3, #12
 800a226:	2600      	movs	r6, #0
 800a228:	603b      	str	r3, [r7, #0]
 800a22a:	4630      	mov	r0, r6
 800a22c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a230:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a304 <_malloc_r+0xfc>
 800a234:	f000 f868 	bl	800a308 <__malloc_lock>
 800a238:	f8d8 3000 	ldr.w	r3, [r8]
 800a23c:	461c      	mov	r4, r3
 800a23e:	bb5c      	cbnz	r4, 800a298 <_malloc_r+0x90>
 800a240:	4629      	mov	r1, r5
 800a242:	4638      	mov	r0, r7
 800a244:	f7ff ffc0 	bl	800a1c8 <sbrk_aligned>
 800a248:	1c43      	adds	r3, r0, #1
 800a24a:	4604      	mov	r4, r0
 800a24c:	d155      	bne.n	800a2fa <_malloc_r+0xf2>
 800a24e:	f8d8 4000 	ldr.w	r4, [r8]
 800a252:	4626      	mov	r6, r4
 800a254:	2e00      	cmp	r6, #0
 800a256:	d145      	bne.n	800a2e4 <_malloc_r+0xdc>
 800a258:	2c00      	cmp	r4, #0
 800a25a:	d048      	beq.n	800a2ee <_malloc_r+0xe6>
 800a25c:	6823      	ldr	r3, [r4, #0]
 800a25e:	4631      	mov	r1, r6
 800a260:	4638      	mov	r0, r7
 800a262:	eb04 0903 	add.w	r9, r4, r3
 800a266:	f001 ff9b 	bl	800c1a0 <_sbrk_r>
 800a26a:	4581      	cmp	r9, r0
 800a26c:	d13f      	bne.n	800a2ee <_malloc_r+0xe6>
 800a26e:	6821      	ldr	r1, [r4, #0]
 800a270:	4638      	mov	r0, r7
 800a272:	1a6d      	subs	r5, r5, r1
 800a274:	4629      	mov	r1, r5
 800a276:	f7ff ffa7 	bl	800a1c8 <sbrk_aligned>
 800a27a:	3001      	adds	r0, #1
 800a27c:	d037      	beq.n	800a2ee <_malloc_r+0xe6>
 800a27e:	6823      	ldr	r3, [r4, #0]
 800a280:	442b      	add	r3, r5
 800a282:	6023      	str	r3, [r4, #0]
 800a284:	f8d8 3000 	ldr.w	r3, [r8]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d038      	beq.n	800a2fe <_malloc_r+0xf6>
 800a28c:	685a      	ldr	r2, [r3, #4]
 800a28e:	42a2      	cmp	r2, r4
 800a290:	d12b      	bne.n	800a2ea <_malloc_r+0xe2>
 800a292:	2200      	movs	r2, #0
 800a294:	605a      	str	r2, [r3, #4]
 800a296:	e00f      	b.n	800a2b8 <_malloc_r+0xb0>
 800a298:	6822      	ldr	r2, [r4, #0]
 800a29a:	1b52      	subs	r2, r2, r5
 800a29c:	d41f      	bmi.n	800a2de <_malloc_r+0xd6>
 800a29e:	2a0b      	cmp	r2, #11
 800a2a0:	d917      	bls.n	800a2d2 <_malloc_r+0xca>
 800a2a2:	1961      	adds	r1, r4, r5
 800a2a4:	42a3      	cmp	r3, r4
 800a2a6:	6025      	str	r5, [r4, #0]
 800a2a8:	bf18      	it	ne
 800a2aa:	6059      	strne	r1, [r3, #4]
 800a2ac:	6863      	ldr	r3, [r4, #4]
 800a2ae:	bf08      	it	eq
 800a2b0:	f8c8 1000 	streq.w	r1, [r8]
 800a2b4:	5162      	str	r2, [r4, r5]
 800a2b6:	604b      	str	r3, [r1, #4]
 800a2b8:	4638      	mov	r0, r7
 800a2ba:	f104 060b 	add.w	r6, r4, #11
 800a2be:	f000 f829 	bl	800a314 <__malloc_unlock>
 800a2c2:	f026 0607 	bic.w	r6, r6, #7
 800a2c6:	1d23      	adds	r3, r4, #4
 800a2c8:	1af2      	subs	r2, r6, r3
 800a2ca:	d0ae      	beq.n	800a22a <_malloc_r+0x22>
 800a2cc:	1b9b      	subs	r3, r3, r6
 800a2ce:	50a3      	str	r3, [r4, r2]
 800a2d0:	e7ab      	b.n	800a22a <_malloc_r+0x22>
 800a2d2:	42a3      	cmp	r3, r4
 800a2d4:	6862      	ldr	r2, [r4, #4]
 800a2d6:	d1dd      	bne.n	800a294 <_malloc_r+0x8c>
 800a2d8:	f8c8 2000 	str.w	r2, [r8]
 800a2dc:	e7ec      	b.n	800a2b8 <_malloc_r+0xb0>
 800a2de:	4623      	mov	r3, r4
 800a2e0:	6864      	ldr	r4, [r4, #4]
 800a2e2:	e7ac      	b.n	800a23e <_malloc_r+0x36>
 800a2e4:	4634      	mov	r4, r6
 800a2e6:	6876      	ldr	r6, [r6, #4]
 800a2e8:	e7b4      	b.n	800a254 <_malloc_r+0x4c>
 800a2ea:	4613      	mov	r3, r2
 800a2ec:	e7cc      	b.n	800a288 <_malloc_r+0x80>
 800a2ee:	230c      	movs	r3, #12
 800a2f0:	4638      	mov	r0, r7
 800a2f2:	603b      	str	r3, [r7, #0]
 800a2f4:	f000 f80e 	bl	800a314 <__malloc_unlock>
 800a2f8:	e797      	b.n	800a22a <_malloc_r+0x22>
 800a2fa:	6025      	str	r5, [r4, #0]
 800a2fc:	e7dc      	b.n	800a2b8 <_malloc_r+0xb0>
 800a2fe:	605b      	str	r3, [r3, #4]
 800a300:	deff      	udf	#255	; 0xff
 800a302:	bf00      	nop
 800a304:	20000d34 	.word	0x20000d34

0800a308 <__malloc_lock>:
 800a308:	4801      	ldr	r0, [pc, #4]	; (800a310 <__malloc_lock+0x8>)
 800a30a:	f7ff b87a 	b.w	8009402 <__retarget_lock_acquire_recursive>
 800a30e:	bf00      	nop
 800a310:	20000d30 	.word	0x20000d30

0800a314 <__malloc_unlock>:
 800a314:	4801      	ldr	r0, [pc, #4]	; (800a31c <__malloc_unlock+0x8>)
 800a316:	f7ff b875 	b.w	8009404 <__retarget_lock_release_recursive>
 800a31a:	bf00      	nop
 800a31c:	20000d30 	.word	0x20000d30

0800a320 <_Balloc>:
 800a320:	b570      	push	{r4, r5, r6, lr}
 800a322:	69c6      	ldr	r6, [r0, #28]
 800a324:	4604      	mov	r4, r0
 800a326:	460d      	mov	r5, r1
 800a328:	b976      	cbnz	r6, 800a348 <_Balloc+0x28>
 800a32a:	2010      	movs	r0, #16
 800a32c:	f7ff ff44 	bl	800a1b8 <malloc>
 800a330:	4602      	mov	r2, r0
 800a332:	61e0      	str	r0, [r4, #28]
 800a334:	b920      	cbnz	r0, 800a340 <_Balloc+0x20>
 800a336:	216b      	movs	r1, #107	; 0x6b
 800a338:	4b17      	ldr	r3, [pc, #92]	; (800a398 <_Balloc+0x78>)
 800a33a:	4818      	ldr	r0, [pc, #96]	; (800a39c <_Balloc+0x7c>)
 800a33c:	f001 ff46 	bl	800c1cc <__assert_func>
 800a340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a344:	6006      	str	r6, [r0, #0]
 800a346:	60c6      	str	r6, [r0, #12]
 800a348:	69e6      	ldr	r6, [r4, #28]
 800a34a:	68f3      	ldr	r3, [r6, #12]
 800a34c:	b183      	cbz	r3, 800a370 <_Balloc+0x50>
 800a34e:	69e3      	ldr	r3, [r4, #28]
 800a350:	68db      	ldr	r3, [r3, #12]
 800a352:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a356:	b9b8      	cbnz	r0, 800a388 <_Balloc+0x68>
 800a358:	2101      	movs	r1, #1
 800a35a:	fa01 f605 	lsl.w	r6, r1, r5
 800a35e:	1d72      	adds	r2, r6, #5
 800a360:	4620      	mov	r0, r4
 800a362:	0092      	lsls	r2, r2, #2
 800a364:	f001 ff50 	bl	800c208 <_calloc_r>
 800a368:	b160      	cbz	r0, 800a384 <_Balloc+0x64>
 800a36a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a36e:	e00e      	b.n	800a38e <_Balloc+0x6e>
 800a370:	2221      	movs	r2, #33	; 0x21
 800a372:	2104      	movs	r1, #4
 800a374:	4620      	mov	r0, r4
 800a376:	f001 ff47 	bl	800c208 <_calloc_r>
 800a37a:	69e3      	ldr	r3, [r4, #28]
 800a37c:	60f0      	str	r0, [r6, #12]
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d1e4      	bne.n	800a34e <_Balloc+0x2e>
 800a384:	2000      	movs	r0, #0
 800a386:	bd70      	pop	{r4, r5, r6, pc}
 800a388:	6802      	ldr	r2, [r0, #0]
 800a38a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a38e:	2300      	movs	r3, #0
 800a390:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a394:	e7f7      	b.n	800a386 <_Balloc+0x66>
 800a396:	bf00      	nop
 800a398:	0800cbfc 	.word	0x0800cbfc
 800a39c:	0800cc7c 	.word	0x0800cc7c

0800a3a0 <_Bfree>:
 800a3a0:	b570      	push	{r4, r5, r6, lr}
 800a3a2:	69c6      	ldr	r6, [r0, #28]
 800a3a4:	4605      	mov	r5, r0
 800a3a6:	460c      	mov	r4, r1
 800a3a8:	b976      	cbnz	r6, 800a3c8 <_Bfree+0x28>
 800a3aa:	2010      	movs	r0, #16
 800a3ac:	f7ff ff04 	bl	800a1b8 <malloc>
 800a3b0:	4602      	mov	r2, r0
 800a3b2:	61e8      	str	r0, [r5, #28]
 800a3b4:	b920      	cbnz	r0, 800a3c0 <_Bfree+0x20>
 800a3b6:	218f      	movs	r1, #143	; 0x8f
 800a3b8:	4b08      	ldr	r3, [pc, #32]	; (800a3dc <_Bfree+0x3c>)
 800a3ba:	4809      	ldr	r0, [pc, #36]	; (800a3e0 <_Bfree+0x40>)
 800a3bc:	f001 ff06 	bl	800c1cc <__assert_func>
 800a3c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3c4:	6006      	str	r6, [r0, #0]
 800a3c6:	60c6      	str	r6, [r0, #12]
 800a3c8:	b13c      	cbz	r4, 800a3da <_Bfree+0x3a>
 800a3ca:	69eb      	ldr	r3, [r5, #28]
 800a3cc:	6862      	ldr	r2, [r4, #4]
 800a3ce:	68db      	ldr	r3, [r3, #12]
 800a3d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3d4:	6021      	str	r1, [r4, #0]
 800a3d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a3da:	bd70      	pop	{r4, r5, r6, pc}
 800a3dc:	0800cbfc 	.word	0x0800cbfc
 800a3e0:	0800cc7c 	.word	0x0800cc7c

0800a3e4 <__multadd>:
 800a3e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3e8:	4607      	mov	r7, r0
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	461e      	mov	r6, r3
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	690d      	ldr	r5, [r1, #16]
 800a3f2:	f101 0c14 	add.w	ip, r1, #20
 800a3f6:	f8dc 3000 	ldr.w	r3, [ip]
 800a3fa:	3001      	adds	r0, #1
 800a3fc:	b299      	uxth	r1, r3
 800a3fe:	fb02 6101 	mla	r1, r2, r1, r6
 800a402:	0c1e      	lsrs	r6, r3, #16
 800a404:	0c0b      	lsrs	r3, r1, #16
 800a406:	fb02 3306 	mla	r3, r2, r6, r3
 800a40a:	b289      	uxth	r1, r1
 800a40c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a410:	4285      	cmp	r5, r0
 800a412:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a416:	f84c 1b04 	str.w	r1, [ip], #4
 800a41a:	dcec      	bgt.n	800a3f6 <__multadd+0x12>
 800a41c:	b30e      	cbz	r6, 800a462 <__multadd+0x7e>
 800a41e:	68a3      	ldr	r3, [r4, #8]
 800a420:	42ab      	cmp	r3, r5
 800a422:	dc19      	bgt.n	800a458 <__multadd+0x74>
 800a424:	6861      	ldr	r1, [r4, #4]
 800a426:	4638      	mov	r0, r7
 800a428:	3101      	adds	r1, #1
 800a42a:	f7ff ff79 	bl	800a320 <_Balloc>
 800a42e:	4680      	mov	r8, r0
 800a430:	b928      	cbnz	r0, 800a43e <__multadd+0x5a>
 800a432:	4602      	mov	r2, r0
 800a434:	21ba      	movs	r1, #186	; 0xba
 800a436:	4b0c      	ldr	r3, [pc, #48]	; (800a468 <__multadd+0x84>)
 800a438:	480c      	ldr	r0, [pc, #48]	; (800a46c <__multadd+0x88>)
 800a43a:	f001 fec7 	bl	800c1cc <__assert_func>
 800a43e:	6922      	ldr	r2, [r4, #16]
 800a440:	f104 010c 	add.w	r1, r4, #12
 800a444:	3202      	adds	r2, #2
 800a446:	0092      	lsls	r2, r2, #2
 800a448:	300c      	adds	r0, #12
 800a44a:	f7fe ffea 	bl	8009422 <memcpy>
 800a44e:	4621      	mov	r1, r4
 800a450:	4638      	mov	r0, r7
 800a452:	f7ff ffa5 	bl	800a3a0 <_Bfree>
 800a456:	4644      	mov	r4, r8
 800a458:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a45c:	3501      	adds	r5, #1
 800a45e:	615e      	str	r6, [r3, #20]
 800a460:	6125      	str	r5, [r4, #16]
 800a462:	4620      	mov	r0, r4
 800a464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a468:	0800cc6b 	.word	0x0800cc6b
 800a46c:	0800cc7c 	.word	0x0800cc7c

0800a470 <__s2b>:
 800a470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a474:	4615      	mov	r5, r2
 800a476:	2209      	movs	r2, #9
 800a478:	461f      	mov	r7, r3
 800a47a:	3308      	adds	r3, #8
 800a47c:	460c      	mov	r4, r1
 800a47e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a482:	4606      	mov	r6, r0
 800a484:	2201      	movs	r2, #1
 800a486:	2100      	movs	r1, #0
 800a488:	429a      	cmp	r2, r3
 800a48a:	db09      	blt.n	800a4a0 <__s2b+0x30>
 800a48c:	4630      	mov	r0, r6
 800a48e:	f7ff ff47 	bl	800a320 <_Balloc>
 800a492:	b940      	cbnz	r0, 800a4a6 <__s2b+0x36>
 800a494:	4602      	mov	r2, r0
 800a496:	21d3      	movs	r1, #211	; 0xd3
 800a498:	4b18      	ldr	r3, [pc, #96]	; (800a4fc <__s2b+0x8c>)
 800a49a:	4819      	ldr	r0, [pc, #100]	; (800a500 <__s2b+0x90>)
 800a49c:	f001 fe96 	bl	800c1cc <__assert_func>
 800a4a0:	0052      	lsls	r2, r2, #1
 800a4a2:	3101      	adds	r1, #1
 800a4a4:	e7f0      	b.n	800a488 <__s2b+0x18>
 800a4a6:	9b08      	ldr	r3, [sp, #32]
 800a4a8:	2d09      	cmp	r5, #9
 800a4aa:	6143      	str	r3, [r0, #20]
 800a4ac:	f04f 0301 	mov.w	r3, #1
 800a4b0:	6103      	str	r3, [r0, #16]
 800a4b2:	dd16      	ble.n	800a4e2 <__s2b+0x72>
 800a4b4:	f104 0909 	add.w	r9, r4, #9
 800a4b8:	46c8      	mov	r8, r9
 800a4ba:	442c      	add	r4, r5
 800a4bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a4c0:	4601      	mov	r1, r0
 800a4c2:	220a      	movs	r2, #10
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	3b30      	subs	r3, #48	; 0x30
 800a4c8:	f7ff ff8c 	bl	800a3e4 <__multadd>
 800a4cc:	45a0      	cmp	r8, r4
 800a4ce:	d1f5      	bne.n	800a4bc <__s2b+0x4c>
 800a4d0:	f1a5 0408 	sub.w	r4, r5, #8
 800a4d4:	444c      	add	r4, r9
 800a4d6:	1b2d      	subs	r5, r5, r4
 800a4d8:	1963      	adds	r3, r4, r5
 800a4da:	42bb      	cmp	r3, r7
 800a4dc:	db04      	blt.n	800a4e8 <__s2b+0x78>
 800a4de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4e2:	2509      	movs	r5, #9
 800a4e4:	340a      	adds	r4, #10
 800a4e6:	e7f6      	b.n	800a4d6 <__s2b+0x66>
 800a4e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a4ec:	4601      	mov	r1, r0
 800a4ee:	220a      	movs	r2, #10
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	3b30      	subs	r3, #48	; 0x30
 800a4f4:	f7ff ff76 	bl	800a3e4 <__multadd>
 800a4f8:	e7ee      	b.n	800a4d8 <__s2b+0x68>
 800a4fa:	bf00      	nop
 800a4fc:	0800cc6b 	.word	0x0800cc6b
 800a500:	0800cc7c 	.word	0x0800cc7c

0800a504 <__hi0bits>:
 800a504:	0c02      	lsrs	r2, r0, #16
 800a506:	0412      	lsls	r2, r2, #16
 800a508:	4603      	mov	r3, r0
 800a50a:	b9ca      	cbnz	r2, 800a540 <__hi0bits+0x3c>
 800a50c:	0403      	lsls	r3, r0, #16
 800a50e:	2010      	movs	r0, #16
 800a510:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a514:	bf04      	itt	eq
 800a516:	021b      	lsleq	r3, r3, #8
 800a518:	3008      	addeq	r0, #8
 800a51a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a51e:	bf04      	itt	eq
 800a520:	011b      	lsleq	r3, r3, #4
 800a522:	3004      	addeq	r0, #4
 800a524:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a528:	bf04      	itt	eq
 800a52a:	009b      	lsleq	r3, r3, #2
 800a52c:	3002      	addeq	r0, #2
 800a52e:	2b00      	cmp	r3, #0
 800a530:	db05      	blt.n	800a53e <__hi0bits+0x3a>
 800a532:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a536:	f100 0001 	add.w	r0, r0, #1
 800a53a:	bf08      	it	eq
 800a53c:	2020      	moveq	r0, #32
 800a53e:	4770      	bx	lr
 800a540:	2000      	movs	r0, #0
 800a542:	e7e5      	b.n	800a510 <__hi0bits+0xc>

0800a544 <__lo0bits>:
 800a544:	6803      	ldr	r3, [r0, #0]
 800a546:	4602      	mov	r2, r0
 800a548:	f013 0007 	ands.w	r0, r3, #7
 800a54c:	d00b      	beq.n	800a566 <__lo0bits+0x22>
 800a54e:	07d9      	lsls	r1, r3, #31
 800a550:	d421      	bmi.n	800a596 <__lo0bits+0x52>
 800a552:	0798      	lsls	r0, r3, #30
 800a554:	bf49      	itett	mi
 800a556:	085b      	lsrmi	r3, r3, #1
 800a558:	089b      	lsrpl	r3, r3, #2
 800a55a:	2001      	movmi	r0, #1
 800a55c:	6013      	strmi	r3, [r2, #0]
 800a55e:	bf5c      	itt	pl
 800a560:	2002      	movpl	r0, #2
 800a562:	6013      	strpl	r3, [r2, #0]
 800a564:	4770      	bx	lr
 800a566:	b299      	uxth	r1, r3
 800a568:	b909      	cbnz	r1, 800a56e <__lo0bits+0x2a>
 800a56a:	2010      	movs	r0, #16
 800a56c:	0c1b      	lsrs	r3, r3, #16
 800a56e:	b2d9      	uxtb	r1, r3
 800a570:	b909      	cbnz	r1, 800a576 <__lo0bits+0x32>
 800a572:	3008      	adds	r0, #8
 800a574:	0a1b      	lsrs	r3, r3, #8
 800a576:	0719      	lsls	r1, r3, #28
 800a578:	bf04      	itt	eq
 800a57a:	091b      	lsreq	r3, r3, #4
 800a57c:	3004      	addeq	r0, #4
 800a57e:	0799      	lsls	r1, r3, #30
 800a580:	bf04      	itt	eq
 800a582:	089b      	lsreq	r3, r3, #2
 800a584:	3002      	addeq	r0, #2
 800a586:	07d9      	lsls	r1, r3, #31
 800a588:	d403      	bmi.n	800a592 <__lo0bits+0x4e>
 800a58a:	085b      	lsrs	r3, r3, #1
 800a58c:	f100 0001 	add.w	r0, r0, #1
 800a590:	d003      	beq.n	800a59a <__lo0bits+0x56>
 800a592:	6013      	str	r3, [r2, #0]
 800a594:	4770      	bx	lr
 800a596:	2000      	movs	r0, #0
 800a598:	4770      	bx	lr
 800a59a:	2020      	movs	r0, #32
 800a59c:	4770      	bx	lr
	...

0800a5a0 <__i2b>:
 800a5a0:	b510      	push	{r4, lr}
 800a5a2:	460c      	mov	r4, r1
 800a5a4:	2101      	movs	r1, #1
 800a5a6:	f7ff febb 	bl	800a320 <_Balloc>
 800a5aa:	4602      	mov	r2, r0
 800a5ac:	b928      	cbnz	r0, 800a5ba <__i2b+0x1a>
 800a5ae:	f240 1145 	movw	r1, #325	; 0x145
 800a5b2:	4b04      	ldr	r3, [pc, #16]	; (800a5c4 <__i2b+0x24>)
 800a5b4:	4804      	ldr	r0, [pc, #16]	; (800a5c8 <__i2b+0x28>)
 800a5b6:	f001 fe09 	bl	800c1cc <__assert_func>
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	6144      	str	r4, [r0, #20]
 800a5be:	6103      	str	r3, [r0, #16]
 800a5c0:	bd10      	pop	{r4, pc}
 800a5c2:	bf00      	nop
 800a5c4:	0800cc6b 	.word	0x0800cc6b
 800a5c8:	0800cc7c 	.word	0x0800cc7c

0800a5cc <__multiply>:
 800a5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d0:	4691      	mov	r9, r2
 800a5d2:	690a      	ldr	r2, [r1, #16]
 800a5d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a5d8:	460c      	mov	r4, r1
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	bfbe      	ittt	lt
 800a5de:	460b      	movlt	r3, r1
 800a5e0:	464c      	movlt	r4, r9
 800a5e2:	4699      	movlt	r9, r3
 800a5e4:	6927      	ldr	r7, [r4, #16]
 800a5e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a5ea:	68a3      	ldr	r3, [r4, #8]
 800a5ec:	6861      	ldr	r1, [r4, #4]
 800a5ee:	eb07 060a 	add.w	r6, r7, sl
 800a5f2:	42b3      	cmp	r3, r6
 800a5f4:	b085      	sub	sp, #20
 800a5f6:	bfb8      	it	lt
 800a5f8:	3101      	addlt	r1, #1
 800a5fa:	f7ff fe91 	bl	800a320 <_Balloc>
 800a5fe:	b930      	cbnz	r0, 800a60e <__multiply+0x42>
 800a600:	4602      	mov	r2, r0
 800a602:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a606:	4b43      	ldr	r3, [pc, #268]	; (800a714 <__multiply+0x148>)
 800a608:	4843      	ldr	r0, [pc, #268]	; (800a718 <__multiply+0x14c>)
 800a60a:	f001 fddf 	bl	800c1cc <__assert_func>
 800a60e:	f100 0514 	add.w	r5, r0, #20
 800a612:	462b      	mov	r3, r5
 800a614:	2200      	movs	r2, #0
 800a616:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a61a:	4543      	cmp	r3, r8
 800a61c:	d321      	bcc.n	800a662 <__multiply+0x96>
 800a61e:	f104 0314 	add.w	r3, r4, #20
 800a622:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a626:	f109 0314 	add.w	r3, r9, #20
 800a62a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a62e:	9202      	str	r2, [sp, #8]
 800a630:	1b3a      	subs	r2, r7, r4
 800a632:	3a15      	subs	r2, #21
 800a634:	f022 0203 	bic.w	r2, r2, #3
 800a638:	3204      	adds	r2, #4
 800a63a:	f104 0115 	add.w	r1, r4, #21
 800a63e:	428f      	cmp	r7, r1
 800a640:	bf38      	it	cc
 800a642:	2204      	movcc	r2, #4
 800a644:	9201      	str	r2, [sp, #4]
 800a646:	9a02      	ldr	r2, [sp, #8]
 800a648:	9303      	str	r3, [sp, #12]
 800a64a:	429a      	cmp	r2, r3
 800a64c:	d80c      	bhi.n	800a668 <__multiply+0x9c>
 800a64e:	2e00      	cmp	r6, #0
 800a650:	dd03      	ble.n	800a65a <__multiply+0x8e>
 800a652:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a656:	2b00      	cmp	r3, #0
 800a658:	d05a      	beq.n	800a710 <__multiply+0x144>
 800a65a:	6106      	str	r6, [r0, #16]
 800a65c:	b005      	add	sp, #20
 800a65e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a662:	f843 2b04 	str.w	r2, [r3], #4
 800a666:	e7d8      	b.n	800a61a <__multiply+0x4e>
 800a668:	f8b3 a000 	ldrh.w	sl, [r3]
 800a66c:	f1ba 0f00 	cmp.w	sl, #0
 800a670:	d023      	beq.n	800a6ba <__multiply+0xee>
 800a672:	46a9      	mov	r9, r5
 800a674:	f04f 0c00 	mov.w	ip, #0
 800a678:	f104 0e14 	add.w	lr, r4, #20
 800a67c:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a680:	f8d9 1000 	ldr.w	r1, [r9]
 800a684:	fa1f fb82 	uxth.w	fp, r2
 800a688:	b289      	uxth	r1, r1
 800a68a:	fb0a 110b 	mla	r1, sl, fp, r1
 800a68e:	4461      	add	r1, ip
 800a690:	f8d9 c000 	ldr.w	ip, [r9]
 800a694:	0c12      	lsrs	r2, r2, #16
 800a696:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a69a:	fb0a c202 	mla	r2, sl, r2, ip
 800a69e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a6a2:	b289      	uxth	r1, r1
 800a6a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a6a8:	4577      	cmp	r7, lr
 800a6aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a6ae:	f849 1b04 	str.w	r1, [r9], #4
 800a6b2:	d8e3      	bhi.n	800a67c <__multiply+0xb0>
 800a6b4:	9a01      	ldr	r2, [sp, #4]
 800a6b6:	f845 c002 	str.w	ip, [r5, r2]
 800a6ba:	9a03      	ldr	r2, [sp, #12]
 800a6bc:	3304      	adds	r3, #4
 800a6be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a6c2:	f1b9 0f00 	cmp.w	r9, #0
 800a6c6:	d021      	beq.n	800a70c <__multiply+0x140>
 800a6c8:	46ae      	mov	lr, r5
 800a6ca:	f04f 0a00 	mov.w	sl, #0
 800a6ce:	6829      	ldr	r1, [r5, #0]
 800a6d0:	f104 0c14 	add.w	ip, r4, #20
 800a6d4:	f8bc b000 	ldrh.w	fp, [ip]
 800a6d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a6dc:	b289      	uxth	r1, r1
 800a6de:	fb09 220b 	mla	r2, r9, fp, r2
 800a6e2:	4452      	add	r2, sl
 800a6e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a6e8:	f84e 1b04 	str.w	r1, [lr], #4
 800a6ec:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a6f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a6f4:	f8be 1000 	ldrh.w	r1, [lr]
 800a6f8:	4567      	cmp	r7, ip
 800a6fa:	fb09 110a 	mla	r1, r9, sl, r1
 800a6fe:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a702:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a706:	d8e5      	bhi.n	800a6d4 <__multiply+0x108>
 800a708:	9a01      	ldr	r2, [sp, #4]
 800a70a:	50a9      	str	r1, [r5, r2]
 800a70c:	3504      	adds	r5, #4
 800a70e:	e79a      	b.n	800a646 <__multiply+0x7a>
 800a710:	3e01      	subs	r6, #1
 800a712:	e79c      	b.n	800a64e <__multiply+0x82>
 800a714:	0800cc6b 	.word	0x0800cc6b
 800a718:	0800cc7c 	.word	0x0800cc7c

0800a71c <__pow5mult>:
 800a71c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a720:	4615      	mov	r5, r2
 800a722:	f012 0203 	ands.w	r2, r2, #3
 800a726:	4606      	mov	r6, r0
 800a728:	460f      	mov	r7, r1
 800a72a:	d007      	beq.n	800a73c <__pow5mult+0x20>
 800a72c:	4c25      	ldr	r4, [pc, #148]	; (800a7c4 <__pow5mult+0xa8>)
 800a72e:	3a01      	subs	r2, #1
 800a730:	2300      	movs	r3, #0
 800a732:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a736:	f7ff fe55 	bl	800a3e4 <__multadd>
 800a73a:	4607      	mov	r7, r0
 800a73c:	10ad      	asrs	r5, r5, #2
 800a73e:	d03d      	beq.n	800a7bc <__pow5mult+0xa0>
 800a740:	69f4      	ldr	r4, [r6, #28]
 800a742:	b97c      	cbnz	r4, 800a764 <__pow5mult+0x48>
 800a744:	2010      	movs	r0, #16
 800a746:	f7ff fd37 	bl	800a1b8 <malloc>
 800a74a:	4602      	mov	r2, r0
 800a74c:	61f0      	str	r0, [r6, #28]
 800a74e:	b928      	cbnz	r0, 800a75c <__pow5mult+0x40>
 800a750:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a754:	4b1c      	ldr	r3, [pc, #112]	; (800a7c8 <__pow5mult+0xac>)
 800a756:	481d      	ldr	r0, [pc, #116]	; (800a7cc <__pow5mult+0xb0>)
 800a758:	f001 fd38 	bl	800c1cc <__assert_func>
 800a75c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a760:	6004      	str	r4, [r0, #0]
 800a762:	60c4      	str	r4, [r0, #12]
 800a764:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a768:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a76c:	b94c      	cbnz	r4, 800a782 <__pow5mult+0x66>
 800a76e:	f240 2171 	movw	r1, #625	; 0x271
 800a772:	4630      	mov	r0, r6
 800a774:	f7ff ff14 	bl	800a5a0 <__i2b>
 800a778:	2300      	movs	r3, #0
 800a77a:	4604      	mov	r4, r0
 800a77c:	f8c8 0008 	str.w	r0, [r8, #8]
 800a780:	6003      	str	r3, [r0, #0]
 800a782:	f04f 0900 	mov.w	r9, #0
 800a786:	07eb      	lsls	r3, r5, #31
 800a788:	d50a      	bpl.n	800a7a0 <__pow5mult+0x84>
 800a78a:	4639      	mov	r1, r7
 800a78c:	4622      	mov	r2, r4
 800a78e:	4630      	mov	r0, r6
 800a790:	f7ff ff1c 	bl	800a5cc <__multiply>
 800a794:	4680      	mov	r8, r0
 800a796:	4639      	mov	r1, r7
 800a798:	4630      	mov	r0, r6
 800a79a:	f7ff fe01 	bl	800a3a0 <_Bfree>
 800a79e:	4647      	mov	r7, r8
 800a7a0:	106d      	asrs	r5, r5, #1
 800a7a2:	d00b      	beq.n	800a7bc <__pow5mult+0xa0>
 800a7a4:	6820      	ldr	r0, [r4, #0]
 800a7a6:	b938      	cbnz	r0, 800a7b8 <__pow5mult+0x9c>
 800a7a8:	4622      	mov	r2, r4
 800a7aa:	4621      	mov	r1, r4
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	f7ff ff0d 	bl	800a5cc <__multiply>
 800a7b2:	6020      	str	r0, [r4, #0]
 800a7b4:	f8c0 9000 	str.w	r9, [r0]
 800a7b8:	4604      	mov	r4, r0
 800a7ba:	e7e4      	b.n	800a786 <__pow5mult+0x6a>
 800a7bc:	4638      	mov	r0, r7
 800a7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7c2:	bf00      	nop
 800a7c4:	0800cdc8 	.word	0x0800cdc8
 800a7c8:	0800cbfc 	.word	0x0800cbfc
 800a7cc:	0800cc7c 	.word	0x0800cc7c

0800a7d0 <__lshift>:
 800a7d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7d4:	460c      	mov	r4, r1
 800a7d6:	4607      	mov	r7, r0
 800a7d8:	4691      	mov	r9, r2
 800a7da:	6923      	ldr	r3, [r4, #16]
 800a7dc:	6849      	ldr	r1, [r1, #4]
 800a7de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a7e2:	68a3      	ldr	r3, [r4, #8]
 800a7e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7e8:	f108 0601 	add.w	r6, r8, #1
 800a7ec:	42b3      	cmp	r3, r6
 800a7ee:	db0b      	blt.n	800a808 <__lshift+0x38>
 800a7f0:	4638      	mov	r0, r7
 800a7f2:	f7ff fd95 	bl	800a320 <_Balloc>
 800a7f6:	4605      	mov	r5, r0
 800a7f8:	b948      	cbnz	r0, 800a80e <__lshift+0x3e>
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a800:	4b27      	ldr	r3, [pc, #156]	; (800a8a0 <__lshift+0xd0>)
 800a802:	4828      	ldr	r0, [pc, #160]	; (800a8a4 <__lshift+0xd4>)
 800a804:	f001 fce2 	bl	800c1cc <__assert_func>
 800a808:	3101      	adds	r1, #1
 800a80a:	005b      	lsls	r3, r3, #1
 800a80c:	e7ee      	b.n	800a7ec <__lshift+0x1c>
 800a80e:	2300      	movs	r3, #0
 800a810:	f100 0114 	add.w	r1, r0, #20
 800a814:	f100 0210 	add.w	r2, r0, #16
 800a818:	4618      	mov	r0, r3
 800a81a:	4553      	cmp	r3, sl
 800a81c:	db33      	blt.n	800a886 <__lshift+0xb6>
 800a81e:	6920      	ldr	r0, [r4, #16]
 800a820:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a824:	f104 0314 	add.w	r3, r4, #20
 800a828:	f019 091f 	ands.w	r9, r9, #31
 800a82c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a830:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a834:	d02b      	beq.n	800a88e <__lshift+0xbe>
 800a836:	468a      	mov	sl, r1
 800a838:	2200      	movs	r2, #0
 800a83a:	f1c9 0e20 	rsb	lr, r9, #32
 800a83e:	6818      	ldr	r0, [r3, #0]
 800a840:	fa00 f009 	lsl.w	r0, r0, r9
 800a844:	4310      	orrs	r0, r2
 800a846:	f84a 0b04 	str.w	r0, [sl], #4
 800a84a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a84e:	459c      	cmp	ip, r3
 800a850:	fa22 f20e 	lsr.w	r2, r2, lr
 800a854:	d8f3      	bhi.n	800a83e <__lshift+0x6e>
 800a856:	ebac 0304 	sub.w	r3, ip, r4
 800a85a:	3b15      	subs	r3, #21
 800a85c:	f023 0303 	bic.w	r3, r3, #3
 800a860:	3304      	adds	r3, #4
 800a862:	f104 0015 	add.w	r0, r4, #21
 800a866:	4584      	cmp	ip, r0
 800a868:	bf38      	it	cc
 800a86a:	2304      	movcc	r3, #4
 800a86c:	50ca      	str	r2, [r1, r3]
 800a86e:	b10a      	cbz	r2, 800a874 <__lshift+0xa4>
 800a870:	f108 0602 	add.w	r6, r8, #2
 800a874:	3e01      	subs	r6, #1
 800a876:	4638      	mov	r0, r7
 800a878:	4621      	mov	r1, r4
 800a87a:	612e      	str	r6, [r5, #16]
 800a87c:	f7ff fd90 	bl	800a3a0 <_Bfree>
 800a880:	4628      	mov	r0, r5
 800a882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a886:	f842 0f04 	str.w	r0, [r2, #4]!
 800a88a:	3301      	adds	r3, #1
 800a88c:	e7c5      	b.n	800a81a <__lshift+0x4a>
 800a88e:	3904      	subs	r1, #4
 800a890:	f853 2b04 	ldr.w	r2, [r3], #4
 800a894:	459c      	cmp	ip, r3
 800a896:	f841 2f04 	str.w	r2, [r1, #4]!
 800a89a:	d8f9      	bhi.n	800a890 <__lshift+0xc0>
 800a89c:	e7ea      	b.n	800a874 <__lshift+0xa4>
 800a89e:	bf00      	nop
 800a8a0:	0800cc6b 	.word	0x0800cc6b
 800a8a4:	0800cc7c 	.word	0x0800cc7c

0800a8a8 <__mcmp>:
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	690a      	ldr	r2, [r1, #16]
 800a8ac:	6900      	ldr	r0, [r0, #16]
 800a8ae:	b530      	push	{r4, r5, lr}
 800a8b0:	1a80      	subs	r0, r0, r2
 800a8b2:	d10d      	bne.n	800a8d0 <__mcmp+0x28>
 800a8b4:	3314      	adds	r3, #20
 800a8b6:	3114      	adds	r1, #20
 800a8b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a8bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a8c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a8c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a8c8:	4295      	cmp	r5, r2
 800a8ca:	d002      	beq.n	800a8d2 <__mcmp+0x2a>
 800a8cc:	d304      	bcc.n	800a8d8 <__mcmp+0x30>
 800a8ce:	2001      	movs	r0, #1
 800a8d0:	bd30      	pop	{r4, r5, pc}
 800a8d2:	42a3      	cmp	r3, r4
 800a8d4:	d3f4      	bcc.n	800a8c0 <__mcmp+0x18>
 800a8d6:	e7fb      	b.n	800a8d0 <__mcmp+0x28>
 800a8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8dc:	e7f8      	b.n	800a8d0 <__mcmp+0x28>
	...

0800a8e0 <__mdiff>:
 800a8e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e4:	460d      	mov	r5, r1
 800a8e6:	4607      	mov	r7, r0
 800a8e8:	4611      	mov	r1, r2
 800a8ea:	4628      	mov	r0, r5
 800a8ec:	4614      	mov	r4, r2
 800a8ee:	f7ff ffdb 	bl	800a8a8 <__mcmp>
 800a8f2:	1e06      	subs	r6, r0, #0
 800a8f4:	d111      	bne.n	800a91a <__mdiff+0x3a>
 800a8f6:	4631      	mov	r1, r6
 800a8f8:	4638      	mov	r0, r7
 800a8fa:	f7ff fd11 	bl	800a320 <_Balloc>
 800a8fe:	4602      	mov	r2, r0
 800a900:	b928      	cbnz	r0, 800a90e <__mdiff+0x2e>
 800a902:	f240 2137 	movw	r1, #567	; 0x237
 800a906:	4b3a      	ldr	r3, [pc, #232]	; (800a9f0 <__mdiff+0x110>)
 800a908:	483a      	ldr	r0, [pc, #232]	; (800a9f4 <__mdiff+0x114>)
 800a90a:	f001 fc5f 	bl	800c1cc <__assert_func>
 800a90e:	2301      	movs	r3, #1
 800a910:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a914:	4610      	mov	r0, r2
 800a916:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a91a:	bfa4      	itt	ge
 800a91c:	4623      	movge	r3, r4
 800a91e:	462c      	movge	r4, r5
 800a920:	4638      	mov	r0, r7
 800a922:	6861      	ldr	r1, [r4, #4]
 800a924:	bfa6      	itte	ge
 800a926:	461d      	movge	r5, r3
 800a928:	2600      	movge	r6, #0
 800a92a:	2601      	movlt	r6, #1
 800a92c:	f7ff fcf8 	bl	800a320 <_Balloc>
 800a930:	4602      	mov	r2, r0
 800a932:	b918      	cbnz	r0, 800a93c <__mdiff+0x5c>
 800a934:	f240 2145 	movw	r1, #581	; 0x245
 800a938:	4b2d      	ldr	r3, [pc, #180]	; (800a9f0 <__mdiff+0x110>)
 800a93a:	e7e5      	b.n	800a908 <__mdiff+0x28>
 800a93c:	f102 0814 	add.w	r8, r2, #20
 800a940:	46c2      	mov	sl, r8
 800a942:	f04f 0c00 	mov.w	ip, #0
 800a946:	6927      	ldr	r7, [r4, #16]
 800a948:	60c6      	str	r6, [r0, #12]
 800a94a:	692e      	ldr	r6, [r5, #16]
 800a94c:	f104 0014 	add.w	r0, r4, #20
 800a950:	f105 0914 	add.w	r9, r5, #20
 800a954:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a958:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a95c:	3410      	adds	r4, #16
 800a95e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a962:	f859 3b04 	ldr.w	r3, [r9], #4
 800a966:	fa1f f18b 	uxth.w	r1, fp
 800a96a:	4461      	add	r1, ip
 800a96c:	fa1f fc83 	uxth.w	ip, r3
 800a970:	0c1b      	lsrs	r3, r3, #16
 800a972:	eba1 010c 	sub.w	r1, r1, ip
 800a976:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a97a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a97e:	b289      	uxth	r1, r1
 800a980:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a984:	454e      	cmp	r6, r9
 800a986:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a98a:	f84a 1b04 	str.w	r1, [sl], #4
 800a98e:	d8e6      	bhi.n	800a95e <__mdiff+0x7e>
 800a990:	1b73      	subs	r3, r6, r5
 800a992:	3b15      	subs	r3, #21
 800a994:	f023 0303 	bic.w	r3, r3, #3
 800a998:	3515      	adds	r5, #21
 800a99a:	3304      	adds	r3, #4
 800a99c:	42ae      	cmp	r6, r5
 800a99e:	bf38      	it	cc
 800a9a0:	2304      	movcc	r3, #4
 800a9a2:	4418      	add	r0, r3
 800a9a4:	4443      	add	r3, r8
 800a9a6:	461e      	mov	r6, r3
 800a9a8:	4605      	mov	r5, r0
 800a9aa:	4575      	cmp	r5, lr
 800a9ac:	d30e      	bcc.n	800a9cc <__mdiff+0xec>
 800a9ae:	f10e 0103 	add.w	r1, lr, #3
 800a9b2:	1a09      	subs	r1, r1, r0
 800a9b4:	f021 0103 	bic.w	r1, r1, #3
 800a9b8:	3803      	subs	r0, #3
 800a9ba:	4586      	cmp	lr, r0
 800a9bc:	bf38      	it	cc
 800a9be:	2100      	movcc	r1, #0
 800a9c0:	440b      	add	r3, r1
 800a9c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9c6:	b189      	cbz	r1, 800a9ec <__mdiff+0x10c>
 800a9c8:	6117      	str	r7, [r2, #16]
 800a9ca:	e7a3      	b.n	800a914 <__mdiff+0x34>
 800a9cc:	f855 8b04 	ldr.w	r8, [r5], #4
 800a9d0:	fa1f f188 	uxth.w	r1, r8
 800a9d4:	4461      	add	r1, ip
 800a9d6:	140c      	asrs	r4, r1, #16
 800a9d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a9dc:	b289      	uxth	r1, r1
 800a9de:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a9e2:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a9e6:	f846 1b04 	str.w	r1, [r6], #4
 800a9ea:	e7de      	b.n	800a9aa <__mdiff+0xca>
 800a9ec:	3f01      	subs	r7, #1
 800a9ee:	e7e8      	b.n	800a9c2 <__mdiff+0xe2>
 800a9f0:	0800cc6b 	.word	0x0800cc6b
 800a9f4:	0800cc7c 	.word	0x0800cc7c

0800a9f8 <__ulp>:
 800a9f8:	4b0e      	ldr	r3, [pc, #56]	; (800aa34 <__ulp+0x3c>)
 800a9fa:	400b      	ands	r3, r1
 800a9fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	dc08      	bgt.n	800aa16 <__ulp+0x1e>
 800aa04:	425b      	negs	r3, r3
 800aa06:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800aa0a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aa0e:	da04      	bge.n	800aa1a <__ulp+0x22>
 800aa10:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800aa14:	4113      	asrs	r3, r2
 800aa16:	2200      	movs	r2, #0
 800aa18:	e008      	b.n	800aa2c <__ulp+0x34>
 800aa1a:	f1a2 0314 	sub.w	r3, r2, #20
 800aa1e:	2b1e      	cmp	r3, #30
 800aa20:	bfd6      	itet	le
 800aa22:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800aa26:	2201      	movgt	r2, #1
 800aa28:	40da      	lsrle	r2, r3
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	4610      	mov	r0, r2
 800aa30:	4770      	bx	lr
 800aa32:	bf00      	nop
 800aa34:	7ff00000 	.word	0x7ff00000

0800aa38 <__b2d>:
 800aa38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa3a:	6905      	ldr	r5, [r0, #16]
 800aa3c:	f100 0714 	add.w	r7, r0, #20
 800aa40:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aa44:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aa48:	1f2e      	subs	r6, r5, #4
 800aa4a:	4620      	mov	r0, r4
 800aa4c:	f7ff fd5a 	bl	800a504 <__hi0bits>
 800aa50:	f1c0 0220 	rsb	r2, r0, #32
 800aa54:	280a      	cmp	r0, #10
 800aa56:	4603      	mov	r3, r0
 800aa58:	f8df c068 	ldr.w	ip, [pc, #104]	; 800aac4 <__b2d+0x8c>
 800aa5c:	600a      	str	r2, [r1, #0]
 800aa5e:	dc12      	bgt.n	800aa86 <__b2d+0x4e>
 800aa60:	f1c0 0e0b 	rsb	lr, r0, #11
 800aa64:	fa24 f20e 	lsr.w	r2, r4, lr
 800aa68:	42b7      	cmp	r7, r6
 800aa6a:	ea42 010c 	orr.w	r1, r2, ip
 800aa6e:	bf2c      	ite	cs
 800aa70:	2200      	movcs	r2, #0
 800aa72:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800aa76:	3315      	adds	r3, #21
 800aa78:	fa04 f303 	lsl.w	r3, r4, r3
 800aa7c:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa80:	431a      	orrs	r2, r3
 800aa82:	4610      	mov	r0, r2
 800aa84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa86:	42b7      	cmp	r7, r6
 800aa88:	bf2e      	itee	cs
 800aa8a:	2200      	movcs	r2, #0
 800aa8c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800aa90:	f1a5 0608 	subcc.w	r6, r5, #8
 800aa94:	3b0b      	subs	r3, #11
 800aa96:	d012      	beq.n	800aabe <__b2d+0x86>
 800aa98:	f1c3 0520 	rsb	r5, r3, #32
 800aa9c:	fa22 f105 	lsr.w	r1, r2, r5
 800aaa0:	409c      	lsls	r4, r3
 800aaa2:	430c      	orrs	r4, r1
 800aaa4:	42be      	cmp	r6, r7
 800aaa6:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800aaaa:	bf94      	ite	ls
 800aaac:	2400      	movls	r4, #0
 800aaae:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800aab2:	409a      	lsls	r2, r3
 800aab4:	40ec      	lsrs	r4, r5
 800aab6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800aaba:	4322      	orrs	r2, r4
 800aabc:	e7e1      	b.n	800aa82 <__b2d+0x4a>
 800aabe:	ea44 010c 	orr.w	r1, r4, ip
 800aac2:	e7de      	b.n	800aa82 <__b2d+0x4a>
 800aac4:	3ff00000 	.word	0x3ff00000

0800aac8 <__d2b>:
 800aac8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaca:	2101      	movs	r1, #1
 800aacc:	4617      	mov	r7, r2
 800aace:	461c      	mov	r4, r3
 800aad0:	9e08      	ldr	r6, [sp, #32]
 800aad2:	f7ff fc25 	bl	800a320 <_Balloc>
 800aad6:	4605      	mov	r5, r0
 800aad8:	b930      	cbnz	r0, 800aae8 <__d2b+0x20>
 800aada:	4602      	mov	r2, r0
 800aadc:	f240 310f 	movw	r1, #783	; 0x30f
 800aae0:	4b22      	ldr	r3, [pc, #136]	; (800ab6c <__d2b+0xa4>)
 800aae2:	4823      	ldr	r0, [pc, #140]	; (800ab70 <__d2b+0xa8>)
 800aae4:	f001 fb72 	bl	800c1cc <__assert_func>
 800aae8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800aaec:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800aaf0:	bb24      	cbnz	r4, 800ab3c <__d2b+0x74>
 800aaf2:	2f00      	cmp	r7, #0
 800aaf4:	9301      	str	r3, [sp, #4]
 800aaf6:	d026      	beq.n	800ab46 <__d2b+0x7e>
 800aaf8:	4668      	mov	r0, sp
 800aafa:	9700      	str	r7, [sp, #0]
 800aafc:	f7ff fd22 	bl	800a544 <__lo0bits>
 800ab00:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab04:	b1e8      	cbz	r0, 800ab42 <__d2b+0x7a>
 800ab06:	f1c0 0320 	rsb	r3, r0, #32
 800ab0a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab0e:	430b      	orrs	r3, r1
 800ab10:	40c2      	lsrs	r2, r0
 800ab12:	616b      	str	r3, [r5, #20]
 800ab14:	9201      	str	r2, [sp, #4]
 800ab16:	9b01      	ldr	r3, [sp, #4]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	bf14      	ite	ne
 800ab1c:	2102      	movne	r1, #2
 800ab1e:	2101      	moveq	r1, #1
 800ab20:	61ab      	str	r3, [r5, #24]
 800ab22:	6129      	str	r1, [r5, #16]
 800ab24:	b1bc      	cbz	r4, 800ab56 <__d2b+0x8e>
 800ab26:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ab2a:	4404      	add	r4, r0
 800ab2c:	6034      	str	r4, [r6, #0]
 800ab2e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ab32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab34:	6018      	str	r0, [r3, #0]
 800ab36:	4628      	mov	r0, r5
 800ab38:	b003      	add	sp, #12
 800ab3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab40:	e7d7      	b.n	800aaf2 <__d2b+0x2a>
 800ab42:	6169      	str	r1, [r5, #20]
 800ab44:	e7e7      	b.n	800ab16 <__d2b+0x4e>
 800ab46:	a801      	add	r0, sp, #4
 800ab48:	f7ff fcfc 	bl	800a544 <__lo0bits>
 800ab4c:	9b01      	ldr	r3, [sp, #4]
 800ab4e:	2101      	movs	r1, #1
 800ab50:	616b      	str	r3, [r5, #20]
 800ab52:	3020      	adds	r0, #32
 800ab54:	e7e5      	b.n	800ab22 <__d2b+0x5a>
 800ab56:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ab5a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800ab5e:	6030      	str	r0, [r6, #0]
 800ab60:	6918      	ldr	r0, [r3, #16]
 800ab62:	f7ff fccf 	bl	800a504 <__hi0bits>
 800ab66:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ab6a:	e7e2      	b.n	800ab32 <__d2b+0x6a>
 800ab6c:	0800cc6b 	.word	0x0800cc6b
 800ab70:	0800cc7c 	.word	0x0800cc7c

0800ab74 <__ratio>:
 800ab74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab78:	4688      	mov	r8, r1
 800ab7a:	4669      	mov	r1, sp
 800ab7c:	4681      	mov	r9, r0
 800ab7e:	f7ff ff5b 	bl	800aa38 <__b2d>
 800ab82:	460f      	mov	r7, r1
 800ab84:	4604      	mov	r4, r0
 800ab86:	460d      	mov	r5, r1
 800ab88:	4640      	mov	r0, r8
 800ab8a:	a901      	add	r1, sp, #4
 800ab8c:	f7ff ff54 	bl	800aa38 <__b2d>
 800ab90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab94:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ab98:	468b      	mov	fp, r1
 800ab9a:	eba3 0c02 	sub.w	ip, r3, r2
 800ab9e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aba2:	1a9b      	subs	r3, r3, r2
 800aba4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	bfd5      	itete	le
 800abac:	460a      	movle	r2, r1
 800abae:	462a      	movgt	r2, r5
 800abb0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800abb4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800abb8:	bfd8      	it	le
 800abba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800abbe:	465b      	mov	r3, fp
 800abc0:	4602      	mov	r2, r0
 800abc2:	4639      	mov	r1, r7
 800abc4:	4620      	mov	r0, r4
 800abc6:	f7f5 fdb1 	bl	800072c <__aeabi_ddiv>
 800abca:	b003      	add	sp, #12
 800abcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800abd0 <__copybits>:
 800abd0:	3901      	subs	r1, #1
 800abd2:	b570      	push	{r4, r5, r6, lr}
 800abd4:	1149      	asrs	r1, r1, #5
 800abd6:	6914      	ldr	r4, [r2, #16]
 800abd8:	3101      	adds	r1, #1
 800abda:	f102 0314 	add.w	r3, r2, #20
 800abde:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800abe2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800abe6:	1f05      	subs	r5, r0, #4
 800abe8:	42a3      	cmp	r3, r4
 800abea:	d30c      	bcc.n	800ac06 <__copybits+0x36>
 800abec:	1aa3      	subs	r3, r4, r2
 800abee:	3b11      	subs	r3, #17
 800abf0:	f023 0303 	bic.w	r3, r3, #3
 800abf4:	3211      	adds	r2, #17
 800abf6:	42a2      	cmp	r2, r4
 800abf8:	bf88      	it	hi
 800abfa:	2300      	movhi	r3, #0
 800abfc:	4418      	add	r0, r3
 800abfe:	2300      	movs	r3, #0
 800ac00:	4288      	cmp	r0, r1
 800ac02:	d305      	bcc.n	800ac10 <__copybits+0x40>
 800ac04:	bd70      	pop	{r4, r5, r6, pc}
 800ac06:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac0a:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac0e:	e7eb      	b.n	800abe8 <__copybits+0x18>
 800ac10:	f840 3b04 	str.w	r3, [r0], #4
 800ac14:	e7f4      	b.n	800ac00 <__copybits+0x30>

0800ac16 <__any_on>:
 800ac16:	f100 0214 	add.w	r2, r0, #20
 800ac1a:	6900      	ldr	r0, [r0, #16]
 800ac1c:	114b      	asrs	r3, r1, #5
 800ac1e:	4298      	cmp	r0, r3
 800ac20:	b510      	push	{r4, lr}
 800ac22:	db11      	blt.n	800ac48 <__any_on+0x32>
 800ac24:	dd0a      	ble.n	800ac3c <__any_on+0x26>
 800ac26:	f011 011f 	ands.w	r1, r1, #31
 800ac2a:	d007      	beq.n	800ac3c <__any_on+0x26>
 800ac2c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ac30:	fa24 f001 	lsr.w	r0, r4, r1
 800ac34:	fa00 f101 	lsl.w	r1, r0, r1
 800ac38:	428c      	cmp	r4, r1
 800ac3a:	d10b      	bne.n	800ac54 <__any_on+0x3e>
 800ac3c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d803      	bhi.n	800ac4c <__any_on+0x36>
 800ac44:	2000      	movs	r0, #0
 800ac46:	bd10      	pop	{r4, pc}
 800ac48:	4603      	mov	r3, r0
 800ac4a:	e7f7      	b.n	800ac3c <__any_on+0x26>
 800ac4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac50:	2900      	cmp	r1, #0
 800ac52:	d0f5      	beq.n	800ac40 <__any_on+0x2a>
 800ac54:	2001      	movs	r0, #1
 800ac56:	e7f6      	b.n	800ac46 <__any_on+0x30>

0800ac58 <sulp>:
 800ac58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac5c:	460f      	mov	r7, r1
 800ac5e:	4690      	mov	r8, r2
 800ac60:	f7ff feca 	bl	800a9f8 <__ulp>
 800ac64:	4604      	mov	r4, r0
 800ac66:	460d      	mov	r5, r1
 800ac68:	f1b8 0f00 	cmp.w	r8, #0
 800ac6c:	d011      	beq.n	800ac92 <sulp+0x3a>
 800ac6e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800ac72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	dd0b      	ble.n	800ac92 <sulp+0x3a>
 800ac7a:	2400      	movs	r4, #0
 800ac7c:	051b      	lsls	r3, r3, #20
 800ac7e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ac82:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ac86:	4622      	mov	r2, r4
 800ac88:	462b      	mov	r3, r5
 800ac8a:	f7f5 fc25 	bl	80004d8 <__aeabi_dmul>
 800ac8e:	4604      	mov	r4, r0
 800ac90:	460d      	mov	r5, r1
 800ac92:	4620      	mov	r0, r4
 800ac94:	4629      	mov	r1, r5
 800ac96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac9a:	0000      	movs	r0, r0
 800ac9c:	0000      	movs	r0, r0
	...

0800aca0 <_strtod_l>:
 800aca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca4:	b09f      	sub	sp, #124	; 0x7c
 800aca6:	9217      	str	r2, [sp, #92]	; 0x5c
 800aca8:	2200      	movs	r2, #0
 800acaa:	4604      	mov	r4, r0
 800acac:	921a      	str	r2, [sp, #104]	; 0x68
 800acae:	460d      	mov	r5, r1
 800acb0:	f04f 0800 	mov.w	r8, #0
 800acb4:	f04f 0900 	mov.w	r9, #0
 800acb8:	460a      	mov	r2, r1
 800acba:	9219      	str	r2, [sp, #100]	; 0x64
 800acbc:	7811      	ldrb	r1, [r2, #0]
 800acbe:	292b      	cmp	r1, #43	; 0x2b
 800acc0:	d04a      	beq.n	800ad58 <_strtod_l+0xb8>
 800acc2:	d838      	bhi.n	800ad36 <_strtod_l+0x96>
 800acc4:	290d      	cmp	r1, #13
 800acc6:	d832      	bhi.n	800ad2e <_strtod_l+0x8e>
 800acc8:	2908      	cmp	r1, #8
 800acca:	d832      	bhi.n	800ad32 <_strtod_l+0x92>
 800accc:	2900      	cmp	r1, #0
 800acce:	d03b      	beq.n	800ad48 <_strtod_l+0xa8>
 800acd0:	2200      	movs	r2, #0
 800acd2:	920e      	str	r2, [sp, #56]	; 0x38
 800acd4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800acd6:	7832      	ldrb	r2, [r6, #0]
 800acd8:	2a30      	cmp	r2, #48	; 0x30
 800acda:	f040 80b2 	bne.w	800ae42 <_strtod_l+0x1a2>
 800acde:	7872      	ldrb	r2, [r6, #1]
 800ace0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800ace4:	2a58      	cmp	r2, #88	; 0x58
 800ace6:	d16e      	bne.n	800adc6 <_strtod_l+0x126>
 800ace8:	9302      	str	r3, [sp, #8]
 800acea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800acec:	4620      	mov	r0, r4
 800acee:	9301      	str	r3, [sp, #4]
 800acf0:	ab1a      	add	r3, sp, #104	; 0x68
 800acf2:	9300      	str	r3, [sp, #0]
 800acf4:	4a8c      	ldr	r2, [pc, #560]	; (800af28 <_strtod_l+0x288>)
 800acf6:	ab1b      	add	r3, sp, #108	; 0x6c
 800acf8:	a919      	add	r1, sp, #100	; 0x64
 800acfa:	f001 fb01 	bl	800c300 <__gethex>
 800acfe:	f010 070f 	ands.w	r7, r0, #15
 800ad02:	4605      	mov	r5, r0
 800ad04:	d005      	beq.n	800ad12 <_strtod_l+0x72>
 800ad06:	2f06      	cmp	r7, #6
 800ad08:	d128      	bne.n	800ad5c <_strtod_l+0xbc>
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	3601      	adds	r6, #1
 800ad0e:	9619      	str	r6, [sp, #100]	; 0x64
 800ad10:	930e      	str	r3, [sp, #56]	; 0x38
 800ad12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	f040 85a0 	bne.w	800b85a <_strtod_l+0xbba>
 800ad1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad1c:	b1cb      	cbz	r3, 800ad52 <_strtod_l+0xb2>
 800ad1e:	4642      	mov	r2, r8
 800ad20:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ad24:	4610      	mov	r0, r2
 800ad26:	4619      	mov	r1, r3
 800ad28:	b01f      	add	sp, #124	; 0x7c
 800ad2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad2e:	2920      	cmp	r1, #32
 800ad30:	d1ce      	bne.n	800acd0 <_strtod_l+0x30>
 800ad32:	3201      	adds	r2, #1
 800ad34:	e7c1      	b.n	800acba <_strtod_l+0x1a>
 800ad36:	292d      	cmp	r1, #45	; 0x2d
 800ad38:	d1ca      	bne.n	800acd0 <_strtod_l+0x30>
 800ad3a:	2101      	movs	r1, #1
 800ad3c:	910e      	str	r1, [sp, #56]	; 0x38
 800ad3e:	1c51      	adds	r1, r2, #1
 800ad40:	9119      	str	r1, [sp, #100]	; 0x64
 800ad42:	7852      	ldrb	r2, [r2, #1]
 800ad44:	2a00      	cmp	r2, #0
 800ad46:	d1c5      	bne.n	800acd4 <_strtod_l+0x34>
 800ad48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad4a:	9519      	str	r5, [sp, #100]	; 0x64
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	f040 8582 	bne.w	800b856 <_strtod_l+0xbb6>
 800ad52:	4642      	mov	r2, r8
 800ad54:	464b      	mov	r3, r9
 800ad56:	e7e5      	b.n	800ad24 <_strtod_l+0x84>
 800ad58:	2100      	movs	r1, #0
 800ad5a:	e7ef      	b.n	800ad3c <_strtod_l+0x9c>
 800ad5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ad5e:	b13a      	cbz	r2, 800ad70 <_strtod_l+0xd0>
 800ad60:	2135      	movs	r1, #53	; 0x35
 800ad62:	a81c      	add	r0, sp, #112	; 0x70
 800ad64:	f7ff ff34 	bl	800abd0 <__copybits>
 800ad68:	4620      	mov	r0, r4
 800ad6a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ad6c:	f7ff fb18 	bl	800a3a0 <_Bfree>
 800ad70:	3f01      	subs	r7, #1
 800ad72:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ad74:	2f04      	cmp	r7, #4
 800ad76:	d806      	bhi.n	800ad86 <_strtod_l+0xe6>
 800ad78:	e8df f007 	tbb	[pc, r7]
 800ad7c:	201d0314 	.word	0x201d0314
 800ad80:	14          	.byte	0x14
 800ad81:	00          	.byte	0x00
 800ad82:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800ad86:	05e9      	lsls	r1, r5, #23
 800ad88:	bf48      	it	mi
 800ad8a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800ad8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ad92:	0d1b      	lsrs	r3, r3, #20
 800ad94:	051b      	lsls	r3, r3, #20
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d1bb      	bne.n	800ad12 <_strtod_l+0x72>
 800ad9a:	f7fe fb07 	bl	80093ac <__errno>
 800ad9e:	2322      	movs	r3, #34	; 0x22
 800ada0:	6003      	str	r3, [r0, #0]
 800ada2:	e7b6      	b.n	800ad12 <_strtod_l+0x72>
 800ada4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ada8:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800adac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800adb0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800adb4:	e7e7      	b.n	800ad86 <_strtod_l+0xe6>
 800adb6:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800af2c <_strtod_l+0x28c>
 800adba:	e7e4      	b.n	800ad86 <_strtod_l+0xe6>
 800adbc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800adc0:	f04f 38ff 	mov.w	r8, #4294967295
 800adc4:	e7df      	b.n	800ad86 <_strtod_l+0xe6>
 800adc6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800adc8:	1c5a      	adds	r2, r3, #1
 800adca:	9219      	str	r2, [sp, #100]	; 0x64
 800adcc:	785b      	ldrb	r3, [r3, #1]
 800adce:	2b30      	cmp	r3, #48	; 0x30
 800add0:	d0f9      	beq.n	800adc6 <_strtod_l+0x126>
 800add2:	2b00      	cmp	r3, #0
 800add4:	d09d      	beq.n	800ad12 <_strtod_l+0x72>
 800add6:	2301      	movs	r3, #1
 800add8:	f04f 0a00 	mov.w	sl, #0
 800addc:	220a      	movs	r2, #10
 800adde:	46d3      	mov	fp, sl
 800ade0:	9305      	str	r3, [sp, #20]
 800ade2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ade4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800ade8:	930b      	str	r3, [sp, #44]	; 0x2c
 800adea:	9819      	ldr	r0, [sp, #100]	; 0x64
 800adec:	7806      	ldrb	r6, [r0, #0]
 800adee:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800adf2:	b2d9      	uxtb	r1, r3
 800adf4:	2909      	cmp	r1, #9
 800adf6:	d926      	bls.n	800ae46 <_strtod_l+0x1a6>
 800adf8:	2201      	movs	r2, #1
 800adfa:	494d      	ldr	r1, [pc, #308]	; (800af30 <_strtod_l+0x290>)
 800adfc:	f001 f9be 	bl	800c17c <strncmp>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	d030      	beq.n	800ae66 <_strtod_l+0x1c6>
 800ae04:	2000      	movs	r0, #0
 800ae06:	4632      	mov	r2, r6
 800ae08:	4603      	mov	r3, r0
 800ae0a:	465e      	mov	r6, fp
 800ae0c:	9008      	str	r0, [sp, #32]
 800ae0e:	2a65      	cmp	r2, #101	; 0x65
 800ae10:	d001      	beq.n	800ae16 <_strtod_l+0x176>
 800ae12:	2a45      	cmp	r2, #69	; 0x45
 800ae14:	d113      	bne.n	800ae3e <_strtod_l+0x19e>
 800ae16:	b91e      	cbnz	r6, 800ae20 <_strtod_l+0x180>
 800ae18:	9a05      	ldr	r2, [sp, #20]
 800ae1a:	4302      	orrs	r2, r0
 800ae1c:	d094      	beq.n	800ad48 <_strtod_l+0xa8>
 800ae1e:	2600      	movs	r6, #0
 800ae20:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800ae22:	1c6a      	adds	r2, r5, #1
 800ae24:	9219      	str	r2, [sp, #100]	; 0x64
 800ae26:	786a      	ldrb	r2, [r5, #1]
 800ae28:	2a2b      	cmp	r2, #43	; 0x2b
 800ae2a:	d074      	beq.n	800af16 <_strtod_l+0x276>
 800ae2c:	2a2d      	cmp	r2, #45	; 0x2d
 800ae2e:	d078      	beq.n	800af22 <_strtod_l+0x282>
 800ae30:	f04f 0c00 	mov.w	ip, #0
 800ae34:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ae38:	2909      	cmp	r1, #9
 800ae3a:	d97f      	bls.n	800af3c <_strtod_l+0x29c>
 800ae3c:	9519      	str	r5, [sp, #100]	; 0x64
 800ae3e:	2700      	movs	r7, #0
 800ae40:	e09e      	b.n	800af80 <_strtod_l+0x2e0>
 800ae42:	2300      	movs	r3, #0
 800ae44:	e7c8      	b.n	800add8 <_strtod_l+0x138>
 800ae46:	f1bb 0f08 	cmp.w	fp, #8
 800ae4a:	bfd8      	it	le
 800ae4c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800ae4e:	f100 0001 	add.w	r0, r0, #1
 800ae52:	bfd6      	itet	le
 800ae54:	fb02 3301 	mlale	r3, r2, r1, r3
 800ae58:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800ae5c:	930a      	strle	r3, [sp, #40]	; 0x28
 800ae5e:	f10b 0b01 	add.w	fp, fp, #1
 800ae62:	9019      	str	r0, [sp, #100]	; 0x64
 800ae64:	e7c1      	b.n	800adea <_strtod_l+0x14a>
 800ae66:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae68:	1c5a      	adds	r2, r3, #1
 800ae6a:	9219      	str	r2, [sp, #100]	; 0x64
 800ae6c:	785a      	ldrb	r2, [r3, #1]
 800ae6e:	f1bb 0f00 	cmp.w	fp, #0
 800ae72:	d037      	beq.n	800aee4 <_strtod_l+0x244>
 800ae74:	465e      	mov	r6, fp
 800ae76:	9008      	str	r0, [sp, #32]
 800ae78:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ae7c:	2b09      	cmp	r3, #9
 800ae7e:	d912      	bls.n	800aea6 <_strtod_l+0x206>
 800ae80:	2301      	movs	r3, #1
 800ae82:	e7c4      	b.n	800ae0e <_strtod_l+0x16e>
 800ae84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae86:	3001      	adds	r0, #1
 800ae88:	1c5a      	adds	r2, r3, #1
 800ae8a:	9219      	str	r2, [sp, #100]	; 0x64
 800ae8c:	785a      	ldrb	r2, [r3, #1]
 800ae8e:	2a30      	cmp	r2, #48	; 0x30
 800ae90:	d0f8      	beq.n	800ae84 <_strtod_l+0x1e4>
 800ae92:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ae96:	2b08      	cmp	r3, #8
 800ae98:	f200 84e4 	bhi.w	800b864 <_strtod_l+0xbc4>
 800ae9c:	9008      	str	r0, [sp, #32]
 800ae9e:	2000      	movs	r0, #0
 800aea0:	4606      	mov	r6, r0
 800aea2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aea4:	930b      	str	r3, [sp, #44]	; 0x2c
 800aea6:	3a30      	subs	r2, #48	; 0x30
 800aea8:	f100 0301 	add.w	r3, r0, #1
 800aeac:	d014      	beq.n	800aed8 <_strtod_l+0x238>
 800aeae:	9908      	ldr	r1, [sp, #32]
 800aeb0:	eb00 0c06 	add.w	ip, r0, r6
 800aeb4:	4419      	add	r1, r3
 800aeb6:	9108      	str	r1, [sp, #32]
 800aeb8:	4633      	mov	r3, r6
 800aeba:	210a      	movs	r1, #10
 800aebc:	4563      	cmp	r3, ip
 800aebe:	d113      	bne.n	800aee8 <_strtod_l+0x248>
 800aec0:	1833      	adds	r3, r6, r0
 800aec2:	2b08      	cmp	r3, #8
 800aec4:	f106 0601 	add.w	r6, r6, #1
 800aec8:	4406      	add	r6, r0
 800aeca:	dc1a      	bgt.n	800af02 <_strtod_l+0x262>
 800aecc:	230a      	movs	r3, #10
 800aece:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aed0:	fb03 2301 	mla	r3, r3, r1, r2
 800aed4:	930a      	str	r3, [sp, #40]	; 0x28
 800aed6:	2300      	movs	r3, #0
 800aed8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aeda:	4618      	mov	r0, r3
 800aedc:	1c51      	adds	r1, r2, #1
 800aede:	9119      	str	r1, [sp, #100]	; 0x64
 800aee0:	7852      	ldrb	r2, [r2, #1]
 800aee2:	e7c9      	b.n	800ae78 <_strtod_l+0x1d8>
 800aee4:	4658      	mov	r0, fp
 800aee6:	e7d2      	b.n	800ae8e <_strtod_l+0x1ee>
 800aee8:	2b08      	cmp	r3, #8
 800aeea:	f103 0301 	add.w	r3, r3, #1
 800aeee:	dc03      	bgt.n	800aef8 <_strtod_l+0x258>
 800aef0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800aef2:	434f      	muls	r7, r1
 800aef4:	970a      	str	r7, [sp, #40]	; 0x28
 800aef6:	e7e1      	b.n	800aebc <_strtod_l+0x21c>
 800aef8:	2b10      	cmp	r3, #16
 800aefa:	bfd8      	it	le
 800aefc:	fb01 fa0a 	mulle.w	sl, r1, sl
 800af00:	e7dc      	b.n	800aebc <_strtod_l+0x21c>
 800af02:	2e10      	cmp	r6, #16
 800af04:	bfdc      	itt	le
 800af06:	230a      	movle	r3, #10
 800af08:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800af0c:	e7e3      	b.n	800aed6 <_strtod_l+0x236>
 800af0e:	2300      	movs	r3, #0
 800af10:	9308      	str	r3, [sp, #32]
 800af12:	2301      	movs	r3, #1
 800af14:	e780      	b.n	800ae18 <_strtod_l+0x178>
 800af16:	f04f 0c00 	mov.w	ip, #0
 800af1a:	1caa      	adds	r2, r5, #2
 800af1c:	9219      	str	r2, [sp, #100]	; 0x64
 800af1e:	78aa      	ldrb	r2, [r5, #2]
 800af20:	e788      	b.n	800ae34 <_strtod_l+0x194>
 800af22:	f04f 0c01 	mov.w	ip, #1
 800af26:	e7f8      	b.n	800af1a <_strtod_l+0x27a>
 800af28:	0800cdd8 	.word	0x0800cdd8
 800af2c:	7ff00000 	.word	0x7ff00000
 800af30:	0800cdd4 	.word	0x0800cdd4
 800af34:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800af36:	1c51      	adds	r1, r2, #1
 800af38:	9119      	str	r1, [sp, #100]	; 0x64
 800af3a:	7852      	ldrb	r2, [r2, #1]
 800af3c:	2a30      	cmp	r2, #48	; 0x30
 800af3e:	d0f9      	beq.n	800af34 <_strtod_l+0x294>
 800af40:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800af44:	2908      	cmp	r1, #8
 800af46:	f63f af7a 	bhi.w	800ae3e <_strtod_l+0x19e>
 800af4a:	3a30      	subs	r2, #48	; 0x30
 800af4c:	9209      	str	r2, [sp, #36]	; 0x24
 800af4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800af50:	920c      	str	r2, [sp, #48]	; 0x30
 800af52:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800af54:	1c57      	adds	r7, r2, #1
 800af56:	9719      	str	r7, [sp, #100]	; 0x64
 800af58:	7852      	ldrb	r2, [r2, #1]
 800af5a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800af5e:	f1be 0f09 	cmp.w	lr, #9
 800af62:	d938      	bls.n	800afd6 <_strtod_l+0x336>
 800af64:	990c      	ldr	r1, [sp, #48]	; 0x30
 800af66:	1a7f      	subs	r7, r7, r1
 800af68:	2f08      	cmp	r7, #8
 800af6a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800af6e:	dc03      	bgt.n	800af78 <_strtod_l+0x2d8>
 800af70:	9909      	ldr	r1, [sp, #36]	; 0x24
 800af72:	428f      	cmp	r7, r1
 800af74:	bfa8      	it	ge
 800af76:	460f      	movge	r7, r1
 800af78:	f1bc 0f00 	cmp.w	ip, #0
 800af7c:	d000      	beq.n	800af80 <_strtod_l+0x2e0>
 800af7e:	427f      	negs	r7, r7
 800af80:	2e00      	cmp	r6, #0
 800af82:	d14f      	bne.n	800b024 <_strtod_l+0x384>
 800af84:	9905      	ldr	r1, [sp, #20]
 800af86:	4301      	orrs	r1, r0
 800af88:	f47f aec3 	bne.w	800ad12 <_strtod_l+0x72>
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	f47f aedb 	bne.w	800ad48 <_strtod_l+0xa8>
 800af92:	2a69      	cmp	r2, #105	; 0x69
 800af94:	d029      	beq.n	800afea <_strtod_l+0x34a>
 800af96:	dc26      	bgt.n	800afe6 <_strtod_l+0x346>
 800af98:	2a49      	cmp	r2, #73	; 0x49
 800af9a:	d026      	beq.n	800afea <_strtod_l+0x34a>
 800af9c:	2a4e      	cmp	r2, #78	; 0x4e
 800af9e:	f47f aed3 	bne.w	800ad48 <_strtod_l+0xa8>
 800afa2:	499a      	ldr	r1, [pc, #616]	; (800b20c <_strtod_l+0x56c>)
 800afa4:	a819      	add	r0, sp, #100	; 0x64
 800afa6:	f001 fbed 	bl	800c784 <__match>
 800afaa:	2800      	cmp	r0, #0
 800afac:	f43f aecc 	beq.w	800ad48 <_strtod_l+0xa8>
 800afb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	2b28      	cmp	r3, #40	; 0x28
 800afb6:	d12f      	bne.n	800b018 <_strtod_l+0x378>
 800afb8:	4995      	ldr	r1, [pc, #596]	; (800b210 <_strtod_l+0x570>)
 800afba:	aa1c      	add	r2, sp, #112	; 0x70
 800afbc:	a819      	add	r0, sp, #100	; 0x64
 800afbe:	f001 fbf5 	bl	800c7ac <__hexnan>
 800afc2:	2805      	cmp	r0, #5
 800afc4:	d128      	bne.n	800b018 <_strtod_l+0x378>
 800afc6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800afc8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800afcc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800afd0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800afd4:	e69d      	b.n	800ad12 <_strtod_l+0x72>
 800afd6:	210a      	movs	r1, #10
 800afd8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800afda:	fb01 2107 	mla	r1, r1, r7, r2
 800afde:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800afe2:	9209      	str	r2, [sp, #36]	; 0x24
 800afe4:	e7b5      	b.n	800af52 <_strtod_l+0x2b2>
 800afe6:	2a6e      	cmp	r2, #110	; 0x6e
 800afe8:	e7d9      	b.n	800af9e <_strtod_l+0x2fe>
 800afea:	498a      	ldr	r1, [pc, #552]	; (800b214 <_strtod_l+0x574>)
 800afec:	a819      	add	r0, sp, #100	; 0x64
 800afee:	f001 fbc9 	bl	800c784 <__match>
 800aff2:	2800      	cmp	r0, #0
 800aff4:	f43f aea8 	beq.w	800ad48 <_strtod_l+0xa8>
 800aff8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800affa:	4987      	ldr	r1, [pc, #540]	; (800b218 <_strtod_l+0x578>)
 800affc:	3b01      	subs	r3, #1
 800affe:	a819      	add	r0, sp, #100	; 0x64
 800b000:	9319      	str	r3, [sp, #100]	; 0x64
 800b002:	f001 fbbf 	bl	800c784 <__match>
 800b006:	b910      	cbnz	r0, 800b00e <_strtod_l+0x36e>
 800b008:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b00a:	3301      	adds	r3, #1
 800b00c:	9319      	str	r3, [sp, #100]	; 0x64
 800b00e:	f04f 0800 	mov.w	r8, #0
 800b012:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800b21c <_strtod_l+0x57c>
 800b016:	e67c      	b.n	800ad12 <_strtod_l+0x72>
 800b018:	4881      	ldr	r0, [pc, #516]	; (800b220 <_strtod_l+0x580>)
 800b01a:	f001 f8d1 	bl	800c1c0 <nan>
 800b01e:	4680      	mov	r8, r0
 800b020:	4689      	mov	r9, r1
 800b022:	e676      	b.n	800ad12 <_strtod_l+0x72>
 800b024:	9b08      	ldr	r3, [sp, #32]
 800b026:	f1bb 0f00 	cmp.w	fp, #0
 800b02a:	bf08      	it	eq
 800b02c:	46b3      	moveq	fp, r6
 800b02e:	1afb      	subs	r3, r7, r3
 800b030:	2e10      	cmp	r6, #16
 800b032:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b034:	4635      	mov	r5, r6
 800b036:	9309      	str	r3, [sp, #36]	; 0x24
 800b038:	bfa8      	it	ge
 800b03a:	2510      	movge	r5, #16
 800b03c:	f7f5 f9d2 	bl	80003e4 <__aeabi_ui2d>
 800b040:	2e09      	cmp	r6, #9
 800b042:	4680      	mov	r8, r0
 800b044:	4689      	mov	r9, r1
 800b046:	dd13      	ble.n	800b070 <_strtod_l+0x3d0>
 800b048:	4b76      	ldr	r3, [pc, #472]	; (800b224 <_strtod_l+0x584>)
 800b04a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b04e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b052:	f7f5 fa41 	bl	80004d8 <__aeabi_dmul>
 800b056:	4680      	mov	r8, r0
 800b058:	4650      	mov	r0, sl
 800b05a:	4689      	mov	r9, r1
 800b05c:	f7f5 f9c2 	bl	80003e4 <__aeabi_ui2d>
 800b060:	4602      	mov	r2, r0
 800b062:	460b      	mov	r3, r1
 800b064:	4640      	mov	r0, r8
 800b066:	4649      	mov	r1, r9
 800b068:	f7f5 f880 	bl	800016c <__adddf3>
 800b06c:	4680      	mov	r8, r0
 800b06e:	4689      	mov	r9, r1
 800b070:	2e0f      	cmp	r6, #15
 800b072:	dc36      	bgt.n	800b0e2 <_strtod_l+0x442>
 800b074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b076:	2b00      	cmp	r3, #0
 800b078:	f43f ae4b 	beq.w	800ad12 <_strtod_l+0x72>
 800b07c:	dd22      	ble.n	800b0c4 <_strtod_l+0x424>
 800b07e:	2b16      	cmp	r3, #22
 800b080:	dc09      	bgt.n	800b096 <_strtod_l+0x3f6>
 800b082:	4968      	ldr	r1, [pc, #416]	; (800b224 <_strtod_l+0x584>)
 800b084:	4642      	mov	r2, r8
 800b086:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b08a:	464b      	mov	r3, r9
 800b08c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b090:	f7f5 fa22 	bl	80004d8 <__aeabi_dmul>
 800b094:	e7c3      	b.n	800b01e <_strtod_l+0x37e>
 800b096:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b098:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b09c:	4293      	cmp	r3, r2
 800b09e:	db20      	blt.n	800b0e2 <_strtod_l+0x442>
 800b0a0:	4c60      	ldr	r4, [pc, #384]	; (800b224 <_strtod_l+0x584>)
 800b0a2:	f1c6 060f 	rsb	r6, r6, #15
 800b0a6:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b0aa:	4642      	mov	r2, r8
 800b0ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0b0:	464b      	mov	r3, r9
 800b0b2:	f7f5 fa11 	bl	80004d8 <__aeabi_dmul>
 800b0b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0b8:	1b9e      	subs	r6, r3, r6
 800b0ba:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b0be:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b0c2:	e7e5      	b.n	800b090 <_strtod_l+0x3f0>
 800b0c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0c6:	3316      	adds	r3, #22
 800b0c8:	db0b      	blt.n	800b0e2 <_strtod_l+0x442>
 800b0ca:	9b08      	ldr	r3, [sp, #32]
 800b0cc:	4640      	mov	r0, r8
 800b0ce:	1bdf      	subs	r7, r3, r7
 800b0d0:	4b54      	ldr	r3, [pc, #336]	; (800b224 <_strtod_l+0x584>)
 800b0d2:	4649      	mov	r1, r9
 800b0d4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b0d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0dc:	f7f5 fb26 	bl	800072c <__aeabi_ddiv>
 800b0e0:	e79d      	b.n	800b01e <_strtod_l+0x37e>
 800b0e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0e4:	1b75      	subs	r5, r6, r5
 800b0e6:	441d      	add	r5, r3
 800b0e8:	2d00      	cmp	r5, #0
 800b0ea:	dd70      	ble.n	800b1ce <_strtod_l+0x52e>
 800b0ec:	f015 030f 	ands.w	r3, r5, #15
 800b0f0:	d00a      	beq.n	800b108 <_strtod_l+0x468>
 800b0f2:	494c      	ldr	r1, [pc, #304]	; (800b224 <_strtod_l+0x584>)
 800b0f4:	4642      	mov	r2, r8
 800b0f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b0fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0fe:	464b      	mov	r3, r9
 800b100:	f7f5 f9ea 	bl	80004d8 <__aeabi_dmul>
 800b104:	4680      	mov	r8, r0
 800b106:	4689      	mov	r9, r1
 800b108:	f035 050f 	bics.w	r5, r5, #15
 800b10c:	d04d      	beq.n	800b1aa <_strtod_l+0x50a>
 800b10e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b112:	dd22      	ble.n	800b15a <_strtod_l+0x4ba>
 800b114:	2600      	movs	r6, #0
 800b116:	46b3      	mov	fp, r6
 800b118:	960b      	str	r6, [sp, #44]	; 0x2c
 800b11a:	9608      	str	r6, [sp, #32]
 800b11c:	2322      	movs	r3, #34	; 0x22
 800b11e:	f04f 0800 	mov.w	r8, #0
 800b122:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800b21c <_strtod_l+0x57c>
 800b126:	6023      	str	r3, [r4, #0]
 800b128:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	f43f adf1 	beq.w	800ad12 <_strtod_l+0x72>
 800b130:	4620      	mov	r0, r4
 800b132:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b134:	f7ff f934 	bl	800a3a0 <_Bfree>
 800b138:	4620      	mov	r0, r4
 800b13a:	9908      	ldr	r1, [sp, #32]
 800b13c:	f7ff f930 	bl	800a3a0 <_Bfree>
 800b140:	4659      	mov	r1, fp
 800b142:	4620      	mov	r0, r4
 800b144:	f7ff f92c 	bl	800a3a0 <_Bfree>
 800b148:	4620      	mov	r0, r4
 800b14a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b14c:	f7ff f928 	bl	800a3a0 <_Bfree>
 800b150:	4631      	mov	r1, r6
 800b152:	4620      	mov	r0, r4
 800b154:	f7ff f924 	bl	800a3a0 <_Bfree>
 800b158:	e5db      	b.n	800ad12 <_strtod_l+0x72>
 800b15a:	4b33      	ldr	r3, [pc, #204]	; (800b228 <_strtod_l+0x588>)
 800b15c:	4640      	mov	r0, r8
 800b15e:	9305      	str	r3, [sp, #20]
 800b160:	2300      	movs	r3, #0
 800b162:	4649      	mov	r1, r9
 800b164:	469a      	mov	sl, r3
 800b166:	112d      	asrs	r5, r5, #4
 800b168:	2d01      	cmp	r5, #1
 800b16a:	dc21      	bgt.n	800b1b0 <_strtod_l+0x510>
 800b16c:	b10b      	cbz	r3, 800b172 <_strtod_l+0x4d2>
 800b16e:	4680      	mov	r8, r0
 800b170:	4689      	mov	r9, r1
 800b172:	492d      	ldr	r1, [pc, #180]	; (800b228 <_strtod_l+0x588>)
 800b174:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b178:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b17c:	4642      	mov	r2, r8
 800b17e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b182:	464b      	mov	r3, r9
 800b184:	f7f5 f9a8 	bl	80004d8 <__aeabi_dmul>
 800b188:	4b24      	ldr	r3, [pc, #144]	; (800b21c <_strtod_l+0x57c>)
 800b18a:	460a      	mov	r2, r1
 800b18c:	400b      	ands	r3, r1
 800b18e:	4927      	ldr	r1, [pc, #156]	; (800b22c <_strtod_l+0x58c>)
 800b190:	4680      	mov	r8, r0
 800b192:	428b      	cmp	r3, r1
 800b194:	d8be      	bhi.n	800b114 <_strtod_l+0x474>
 800b196:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b19a:	428b      	cmp	r3, r1
 800b19c:	bf86      	itte	hi
 800b19e:	f04f 38ff 	movhi.w	r8, #4294967295
 800b1a2:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800b230 <_strtod_l+0x590>
 800b1a6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	9305      	str	r3, [sp, #20]
 800b1ae:	e07b      	b.n	800b2a8 <_strtod_l+0x608>
 800b1b0:	07ea      	lsls	r2, r5, #31
 800b1b2:	d505      	bpl.n	800b1c0 <_strtod_l+0x520>
 800b1b4:	9b05      	ldr	r3, [sp, #20]
 800b1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ba:	f7f5 f98d 	bl	80004d8 <__aeabi_dmul>
 800b1be:	2301      	movs	r3, #1
 800b1c0:	9a05      	ldr	r2, [sp, #20]
 800b1c2:	f10a 0a01 	add.w	sl, sl, #1
 800b1c6:	3208      	adds	r2, #8
 800b1c8:	106d      	asrs	r5, r5, #1
 800b1ca:	9205      	str	r2, [sp, #20]
 800b1cc:	e7cc      	b.n	800b168 <_strtod_l+0x4c8>
 800b1ce:	d0ec      	beq.n	800b1aa <_strtod_l+0x50a>
 800b1d0:	426d      	negs	r5, r5
 800b1d2:	f015 020f 	ands.w	r2, r5, #15
 800b1d6:	d00a      	beq.n	800b1ee <_strtod_l+0x54e>
 800b1d8:	4b12      	ldr	r3, [pc, #72]	; (800b224 <_strtod_l+0x584>)
 800b1da:	4640      	mov	r0, r8
 800b1dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1e0:	4649      	mov	r1, r9
 800b1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e6:	f7f5 faa1 	bl	800072c <__aeabi_ddiv>
 800b1ea:	4680      	mov	r8, r0
 800b1ec:	4689      	mov	r9, r1
 800b1ee:	112d      	asrs	r5, r5, #4
 800b1f0:	d0db      	beq.n	800b1aa <_strtod_l+0x50a>
 800b1f2:	2d1f      	cmp	r5, #31
 800b1f4:	dd1e      	ble.n	800b234 <_strtod_l+0x594>
 800b1f6:	2600      	movs	r6, #0
 800b1f8:	46b3      	mov	fp, r6
 800b1fa:	960b      	str	r6, [sp, #44]	; 0x2c
 800b1fc:	9608      	str	r6, [sp, #32]
 800b1fe:	2322      	movs	r3, #34	; 0x22
 800b200:	f04f 0800 	mov.w	r8, #0
 800b204:	f04f 0900 	mov.w	r9, #0
 800b208:	6023      	str	r3, [r4, #0]
 800b20a:	e78d      	b.n	800b128 <_strtod_l+0x488>
 800b20c:	0800cbc3 	.word	0x0800cbc3
 800b210:	0800cdec 	.word	0x0800cdec
 800b214:	0800cbbb 	.word	0x0800cbbb
 800b218:	0800cbf2 	.word	0x0800cbf2
 800b21c:	7ff00000 	.word	0x7ff00000
 800b220:	0800cf7d 	.word	0x0800cf7d
 800b224:	0800cd00 	.word	0x0800cd00
 800b228:	0800ccd8 	.word	0x0800ccd8
 800b22c:	7ca00000 	.word	0x7ca00000
 800b230:	7fefffff 	.word	0x7fefffff
 800b234:	f015 0310 	ands.w	r3, r5, #16
 800b238:	bf18      	it	ne
 800b23a:	236a      	movne	r3, #106	; 0x6a
 800b23c:	4640      	mov	r0, r8
 800b23e:	9305      	str	r3, [sp, #20]
 800b240:	4649      	mov	r1, r9
 800b242:	2300      	movs	r3, #0
 800b244:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 800b510 <_strtod_l+0x870>
 800b248:	07ea      	lsls	r2, r5, #31
 800b24a:	d504      	bpl.n	800b256 <_strtod_l+0x5b6>
 800b24c:	e9da 2300 	ldrd	r2, r3, [sl]
 800b250:	f7f5 f942 	bl	80004d8 <__aeabi_dmul>
 800b254:	2301      	movs	r3, #1
 800b256:	106d      	asrs	r5, r5, #1
 800b258:	f10a 0a08 	add.w	sl, sl, #8
 800b25c:	d1f4      	bne.n	800b248 <_strtod_l+0x5a8>
 800b25e:	b10b      	cbz	r3, 800b264 <_strtod_l+0x5c4>
 800b260:	4680      	mov	r8, r0
 800b262:	4689      	mov	r9, r1
 800b264:	9b05      	ldr	r3, [sp, #20]
 800b266:	b1bb      	cbz	r3, 800b298 <_strtod_l+0x5f8>
 800b268:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b26c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b270:	2b00      	cmp	r3, #0
 800b272:	4649      	mov	r1, r9
 800b274:	dd10      	ble.n	800b298 <_strtod_l+0x5f8>
 800b276:	2b1f      	cmp	r3, #31
 800b278:	f340 8128 	ble.w	800b4cc <_strtod_l+0x82c>
 800b27c:	2b34      	cmp	r3, #52	; 0x34
 800b27e:	bfd8      	it	le
 800b280:	f04f 33ff 	movle.w	r3, #4294967295
 800b284:	f04f 0800 	mov.w	r8, #0
 800b288:	bfcf      	iteee	gt
 800b28a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b28e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b292:	4093      	lslle	r3, r2
 800b294:	ea03 0901 	andle.w	r9, r3, r1
 800b298:	2200      	movs	r2, #0
 800b29a:	2300      	movs	r3, #0
 800b29c:	4640      	mov	r0, r8
 800b29e:	4649      	mov	r1, r9
 800b2a0:	f7f5 fb82 	bl	80009a8 <__aeabi_dcmpeq>
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	d1a6      	bne.n	800b1f6 <_strtod_l+0x556>
 800b2a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2aa:	465a      	mov	r2, fp
 800b2ac:	9300      	str	r3, [sp, #0]
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	4633      	mov	r3, r6
 800b2b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2b4:	f7ff f8dc 	bl	800a470 <__s2b>
 800b2b8:	900b      	str	r0, [sp, #44]	; 0x2c
 800b2ba:	2800      	cmp	r0, #0
 800b2bc:	f43f af2a 	beq.w	800b114 <_strtod_l+0x474>
 800b2c0:	2600      	movs	r6, #0
 800b2c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2c4:	9b08      	ldr	r3, [sp, #32]
 800b2c6:	2a00      	cmp	r2, #0
 800b2c8:	eba3 0307 	sub.w	r3, r3, r7
 800b2cc:	bfa8      	it	ge
 800b2ce:	2300      	movge	r3, #0
 800b2d0:	46b3      	mov	fp, r6
 800b2d2:	9312      	str	r3, [sp, #72]	; 0x48
 800b2d4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b2d8:	9316      	str	r3, [sp, #88]	; 0x58
 800b2da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2dc:	4620      	mov	r0, r4
 800b2de:	6859      	ldr	r1, [r3, #4]
 800b2e0:	f7ff f81e 	bl	800a320 <_Balloc>
 800b2e4:	9008      	str	r0, [sp, #32]
 800b2e6:	2800      	cmp	r0, #0
 800b2e8:	f43f af18 	beq.w	800b11c <_strtod_l+0x47c>
 800b2ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2ee:	300c      	adds	r0, #12
 800b2f0:	691a      	ldr	r2, [r3, #16]
 800b2f2:	f103 010c 	add.w	r1, r3, #12
 800b2f6:	3202      	adds	r2, #2
 800b2f8:	0092      	lsls	r2, r2, #2
 800b2fa:	f7fe f892 	bl	8009422 <memcpy>
 800b2fe:	ab1c      	add	r3, sp, #112	; 0x70
 800b300:	9301      	str	r3, [sp, #4]
 800b302:	ab1b      	add	r3, sp, #108	; 0x6c
 800b304:	9300      	str	r3, [sp, #0]
 800b306:	4642      	mov	r2, r8
 800b308:	464b      	mov	r3, r9
 800b30a:	4620      	mov	r0, r4
 800b30c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b310:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800b314:	f7ff fbd8 	bl	800aac8 <__d2b>
 800b318:	901a      	str	r0, [sp, #104]	; 0x68
 800b31a:	2800      	cmp	r0, #0
 800b31c:	f43f aefe 	beq.w	800b11c <_strtod_l+0x47c>
 800b320:	2101      	movs	r1, #1
 800b322:	4620      	mov	r0, r4
 800b324:	f7ff f93c 	bl	800a5a0 <__i2b>
 800b328:	4683      	mov	fp, r0
 800b32a:	2800      	cmp	r0, #0
 800b32c:	f43f aef6 	beq.w	800b11c <_strtod_l+0x47c>
 800b330:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800b332:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b334:	2f00      	cmp	r7, #0
 800b336:	bfab      	itete	ge
 800b338:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800b33a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800b33c:	eb07 0a03 	addge.w	sl, r7, r3
 800b340:	1bdd      	sublt	r5, r3, r7
 800b342:	9b05      	ldr	r3, [sp, #20]
 800b344:	bfa8      	it	ge
 800b346:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800b348:	eba7 0703 	sub.w	r7, r7, r3
 800b34c:	4417      	add	r7, r2
 800b34e:	4b71      	ldr	r3, [pc, #452]	; (800b514 <_strtod_l+0x874>)
 800b350:	f107 37ff 	add.w	r7, r7, #4294967295
 800b354:	bfb8      	it	lt
 800b356:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800b35a:	429f      	cmp	r7, r3
 800b35c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b360:	f280 80c7 	bge.w	800b4f2 <_strtod_l+0x852>
 800b364:	1bdb      	subs	r3, r3, r7
 800b366:	2b1f      	cmp	r3, #31
 800b368:	f04f 0101 	mov.w	r1, #1
 800b36c:	eba2 0203 	sub.w	r2, r2, r3
 800b370:	f300 80b3 	bgt.w	800b4da <_strtod_l+0x83a>
 800b374:	fa01 f303 	lsl.w	r3, r1, r3
 800b378:	9313      	str	r3, [sp, #76]	; 0x4c
 800b37a:	2300      	movs	r3, #0
 800b37c:	9310      	str	r3, [sp, #64]	; 0x40
 800b37e:	eb0a 0702 	add.w	r7, sl, r2
 800b382:	9b05      	ldr	r3, [sp, #20]
 800b384:	45ba      	cmp	sl, r7
 800b386:	4415      	add	r5, r2
 800b388:	441d      	add	r5, r3
 800b38a:	4653      	mov	r3, sl
 800b38c:	bfa8      	it	ge
 800b38e:	463b      	movge	r3, r7
 800b390:	42ab      	cmp	r3, r5
 800b392:	bfa8      	it	ge
 800b394:	462b      	movge	r3, r5
 800b396:	2b00      	cmp	r3, #0
 800b398:	bfc2      	ittt	gt
 800b39a:	1aff      	subgt	r7, r7, r3
 800b39c:	1aed      	subgt	r5, r5, r3
 800b39e:	ebaa 0a03 	subgt.w	sl, sl, r3
 800b3a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	dd17      	ble.n	800b3d8 <_strtod_l+0x738>
 800b3a8:	4659      	mov	r1, fp
 800b3aa:	461a      	mov	r2, r3
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f7ff f9b5 	bl	800a71c <__pow5mult>
 800b3b2:	4683      	mov	fp, r0
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	f43f aeb1 	beq.w	800b11c <_strtod_l+0x47c>
 800b3ba:	4601      	mov	r1, r0
 800b3bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b3be:	4620      	mov	r0, r4
 800b3c0:	f7ff f904 	bl	800a5cc <__multiply>
 800b3c4:	900a      	str	r0, [sp, #40]	; 0x28
 800b3c6:	2800      	cmp	r0, #0
 800b3c8:	f43f aea8 	beq.w	800b11c <_strtod_l+0x47c>
 800b3cc:	4620      	mov	r0, r4
 800b3ce:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b3d0:	f7fe ffe6 	bl	800a3a0 <_Bfree>
 800b3d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3d6:	931a      	str	r3, [sp, #104]	; 0x68
 800b3d8:	2f00      	cmp	r7, #0
 800b3da:	f300 808f 	bgt.w	800b4fc <_strtod_l+0x85c>
 800b3de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	dd08      	ble.n	800b3f6 <_strtod_l+0x756>
 800b3e4:	4620      	mov	r0, r4
 800b3e6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b3e8:	9908      	ldr	r1, [sp, #32]
 800b3ea:	f7ff f997 	bl	800a71c <__pow5mult>
 800b3ee:	9008      	str	r0, [sp, #32]
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	f43f ae93 	beq.w	800b11c <_strtod_l+0x47c>
 800b3f6:	2d00      	cmp	r5, #0
 800b3f8:	dd08      	ble.n	800b40c <_strtod_l+0x76c>
 800b3fa:	462a      	mov	r2, r5
 800b3fc:	4620      	mov	r0, r4
 800b3fe:	9908      	ldr	r1, [sp, #32]
 800b400:	f7ff f9e6 	bl	800a7d0 <__lshift>
 800b404:	9008      	str	r0, [sp, #32]
 800b406:	2800      	cmp	r0, #0
 800b408:	f43f ae88 	beq.w	800b11c <_strtod_l+0x47c>
 800b40c:	f1ba 0f00 	cmp.w	sl, #0
 800b410:	dd08      	ble.n	800b424 <_strtod_l+0x784>
 800b412:	4659      	mov	r1, fp
 800b414:	4652      	mov	r2, sl
 800b416:	4620      	mov	r0, r4
 800b418:	f7ff f9da 	bl	800a7d0 <__lshift>
 800b41c:	4683      	mov	fp, r0
 800b41e:	2800      	cmp	r0, #0
 800b420:	f43f ae7c 	beq.w	800b11c <_strtod_l+0x47c>
 800b424:	4620      	mov	r0, r4
 800b426:	9a08      	ldr	r2, [sp, #32]
 800b428:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b42a:	f7ff fa59 	bl	800a8e0 <__mdiff>
 800b42e:	4606      	mov	r6, r0
 800b430:	2800      	cmp	r0, #0
 800b432:	f43f ae73 	beq.w	800b11c <_strtod_l+0x47c>
 800b436:	2500      	movs	r5, #0
 800b438:	68c3      	ldr	r3, [r0, #12]
 800b43a:	4659      	mov	r1, fp
 800b43c:	60c5      	str	r5, [r0, #12]
 800b43e:	930a      	str	r3, [sp, #40]	; 0x28
 800b440:	f7ff fa32 	bl	800a8a8 <__mcmp>
 800b444:	42a8      	cmp	r0, r5
 800b446:	da6b      	bge.n	800b520 <_strtod_l+0x880>
 800b448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b44a:	ea53 0308 	orrs.w	r3, r3, r8
 800b44e:	f040 808f 	bne.w	800b570 <_strtod_l+0x8d0>
 800b452:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b456:	2b00      	cmp	r3, #0
 800b458:	f040 808a 	bne.w	800b570 <_strtod_l+0x8d0>
 800b45c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b460:	0d1b      	lsrs	r3, r3, #20
 800b462:	051b      	lsls	r3, r3, #20
 800b464:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b468:	f240 8082 	bls.w	800b570 <_strtod_l+0x8d0>
 800b46c:	6973      	ldr	r3, [r6, #20]
 800b46e:	b913      	cbnz	r3, 800b476 <_strtod_l+0x7d6>
 800b470:	6933      	ldr	r3, [r6, #16]
 800b472:	2b01      	cmp	r3, #1
 800b474:	dd7c      	ble.n	800b570 <_strtod_l+0x8d0>
 800b476:	4631      	mov	r1, r6
 800b478:	2201      	movs	r2, #1
 800b47a:	4620      	mov	r0, r4
 800b47c:	f7ff f9a8 	bl	800a7d0 <__lshift>
 800b480:	4659      	mov	r1, fp
 800b482:	4606      	mov	r6, r0
 800b484:	f7ff fa10 	bl	800a8a8 <__mcmp>
 800b488:	2800      	cmp	r0, #0
 800b48a:	dd71      	ble.n	800b570 <_strtod_l+0x8d0>
 800b48c:	9905      	ldr	r1, [sp, #20]
 800b48e:	464b      	mov	r3, r9
 800b490:	4a21      	ldr	r2, [pc, #132]	; (800b518 <_strtod_l+0x878>)
 800b492:	2900      	cmp	r1, #0
 800b494:	f000 808d 	beq.w	800b5b2 <_strtod_l+0x912>
 800b498:	ea02 0109 	and.w	r1, r2, r9
 800b49c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b4a0:	f300 8087 	bgt.w	800b5b2 <_strtod_l+0x912>
 800b4a4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b4a8:	f77f aea9 	ble.w	800b1fe <_strtod_l+0x55e>
 800b4ac:	4640      	mov	r0, r8
 800b4ae:	4649      	mov	r1, r9
 800b4b0:	4b1a      	ldr	r3, [pc, #104]	; (800b51c <_strtod_l+0x87c>)
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f7f5 f810 	bl	80004d8 <__aeabi_dmul>
 800b4b8:	4b17      	ldr	r3, [pc, #92]	; (800b518 <_strtod_l+0x878>)
 800b4ba:	4680      	mov	r8, r0
 800b4bc:	400b      	ands	r3, r1
 800b4be:	4689      	mov	r9, r1
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	f47f ae35 	bne.w	800b130 <_strtod_l+0x490>
 800b4c6:	2322      	movs	r3, #34	; 0x22
 800b4c8:	6023      	str	r3, [r4, #0]
 800b4ca:	e631      	b.n	800b130 <_strtod_l+0x490>
 800b4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b4d4:	ea03 0808 	and.w	r8, r3, r8
 800b4d8:	e6de      	b.n	800b298 <_strtod_l+0x5f8>
 800b4da:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800b4de:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 800b4e2:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 800b4e6:	37e2      	adds	r7, #226	; 0xe2
 800b4e8:	fa01 f307 	lsl.w	r3, r1, r7
 800b4ec:	9310      	str	r3, [sp, #64]	; 0x40
 800b4ee:	9113      	str	r1, [sp, #76]	; 0x4c
 800b4f0:	e745      	b.n	800b37e <_strtod_l+0x6de>
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	9310      	str	r3, [sp, #64]	; 0x40
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	9313      	str	r3, [sp, #76]	; 0x4c
 800b4fa:	e740      	b.n	800b37e <_strtod_l+0x6de>
 800b4fc:	463a      	mov	r2, r7
 800b4fe:	4620      	mov	r0, r4
 800b500:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b502:	f7ff f965 	bl	800a7d0 <__lshift>
 800b506:	901a      	str	r0, [sp, #104]	; 0x68
 800b508:	2800      	cmp	r0, #0
 800b50a:	f47f af68 	bne.w	800b3de <_strtod_l+0x73e>
 800b50e:	e605      	b.n	800b11c <_strtod_l+0x47c>
 800b510:	0800ce00 	.word	0x0800ce00
 800b514:	fffffc02 	.word	0xfffffc02
 800b518:	7ff00000 	.word	0x7ff00000
 800b51c:	39500000 	.word	0x39500000
 800b520:	46ca      	mov	sl, r9
 800b522:	d165      	bne.n	800b5f0 <_strtod_l+0x950>
 800b524:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b526:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b52a:	b352      	cbz	r2, 800b582 <_strtod_l+0x8e2>
 800b52c:	4a9e      	ldr	r2, [pc, #632]	; (800b7a8 <_strtod_l+0xb08>)
 800b52e:	4293      	cmp	r3, r2
 800b530:	d12a      	bne.n	800b588 <_strtod_l+0x8e8>
 800b532:	9b05      	ldr	r3, [sp, #20]
 800b534:	4641      	mov	r1, r8
 800b536:	b1fb      	cbz	r3, 800b578 <_strtod_l+0x8d8>
 800b538:	4b9c      	ldr	r3, [pc, #624]	; (800b7ac <_strtod_l+0xb0c>)
 800b53a:	f04f 32ff 	mov.w	r2, #4294967295
 800b53e:	ea09 0303 	and.w	r3, r9, r3
 800b542:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b546:	d81a      	bhi.n	800b57e <_strtod_l+0x8de>
 800b548:	0d1b      	lsrs	r3, r3, #20
 800b54a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b54e:	fa02 f303 	lsl.w	r3, r2, r3
 800b552:	4299      	cmp	r1, r3
 800b554:	d118      	bne.n	800b588 <_strtod_l+0x8e8>
 800b556:	4b96      	ldr	r3, [pc, #600]	; (800b7b0 <_strtod_l+0xb10>)
 800b558:	459a      	cmp	sl, r3
 800b55a:	d102      	bne.n	800b562 <_strtod_l+0x8c2>
 800b55c:	3101      	adds	r1, #1
 800b55e:	f43f addd 	beq.w	800b11c <_strtod_l+0x47c>
 800b562:	f04f 0800 	mov.w	r8, #0
 800b566:	4b91      	ldr	r3, [pc, #580]	; (800b7ac <_strtod_l+0xb0c>)
 800b568:	ea0a 0303 	and.w	r3, sl, r3
 800b56c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b570:	9b05      	ldr	r3, [sp, #20]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d19a      	bne.n	800b4ac <_strtod_l+0x80c>
 800b576:	e5db      	b.n	800b130 <_strtod_l+0x490>
 800b578:	f04f 33ff 	mov.w	r3, #4294967295
 800b57c:	e7e9      	b.n	800b552 <_strtod_l+0x8b2>
 800b57e:	4613      	mov	r3, r2
 800b580:	e7e7      	b.n	800b552 <_strtod_l+0x8b2>
 800b582:	ea53 0308 	orrs.w	r3, r3, r8
 800b586:	d081      	beq.n	800b48c <_strtod_l+0x7ec>
 800b588:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b58a:	b1e3      	cbz	r3, 800b5c6 <_strtod_l+0x926>
 800b58c:	ea13 0f0a 	tst.w	r3, sl
 800b590:	d0ee      	beq.n	800b570 <_strtod_l+0x8d0>
 800b592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b594:	4640      	mov	r0, r8
 800b596:	4649      	mov	r1, r9
 800b598:	9a05      	ldr	r2, [sp, #20]
 800b59a:	b1c3      	cbz	r3, 800b5ce <_strtod_l+0x92e>
 800b59c:	f7ff fb5c 	bl	800ac58 <sulp>
 800b5a0:	4602      	mov	r2, r0
 800b5a2:	460b      	mov	r3, r1
 800b5a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b5a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b5a8:	f7f4 fde0 	bl	800016c <__adddf3>
 800b5ac:	4680      	mov	r8, r0
 800b5ae:	4689      	mov	r9, r1
 800b5b0:	e7de      	b.n	800b570 <_strtod_l+0x8d0>
 800b5b2:	4013      	ands	r3, r2
 800b5b4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b5b8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b5bc:	f04f 38ff 	mov.w	r8, #4294967295
 800b5c0:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b5c4:	e7d4      	b.n	800b570 <_strtod_l+0x8d0>
 800b5c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b5c8:	ea13 0f08 	tst.w	r3, r8
 800b5cc:	e7e0      	b.n	800b590 <_strtod_l+0x8f0>
 800b5ce:	f7ff fb43 	bl	800ac58 <sulp>
 800b5d2:	4602      	mov	r2, r0
 800b5d4:	460b      	mov	r3, r1
 800b5d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b5d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b5da:	f7f4 fdc5 	bl	8000168 <__aeabi_dsub>
 800b5de:	2200      	movs	r2, #0
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	4680      	mov	r8, r0
 800b5e4:	4689      	mov	r9, r1
 800b5e6:	f7f5 f9df 	bl	80009a8 <__aeabi_dcmpeq>
 800b5ea:	2800      	cmp	r0, #0
 800b5ec:	d0c0      	beq.n	800b570 <_strtod_l+0x8d0>
 800b5ee:	e606      	b.n	800b1fe <_strtod_l+0x55e>
 800b5f0:	4659      	mov	r1, fp
 800b5f2:	4630      	mov	r0, r6
 800b5f4:	f7ff fabe 	bl	800ab74 <__ratio>
 800b5f8:	4602      	mov	r2, r0
 800b5fa:	460b      	mov	r3, r1
 800b5fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b600:	2200      	movs	r2, #0
 800b602:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b606:	f7f5 f9e3 	bl	80009d0 <__aeabi_dcmple>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	d06f      	beq.n	800b6ee <_strtod_l+0xa4e>
 800b60e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b610:	2b00      	cmp	r3, #0
 800b612:	d17c      	bne.n	800b70e <_strtod_l+0xa6e>
 800b614:	f1b8 0f00 	cmp.w	r8, #0
 800b618:	d159      	bne.n	800b6ce <_strtod_l+0xa2e>
 800b61a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d17b      	bne.n	800b71a <_strtod_l+0xa7a>
 800b622:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b626:	2200      	movs	r2, #0
 800b628:	4b62      	ldr	r3, [pc, #392]	; (800b7b4 <_strtod_l+0xb14>)
 800b62a:	f7f5 f9c7 	bl	80009bc <__aeabi_dcmplt>
 800b62e:	2800      	cmp	r0, #0
 800b630:	d15a      	bne.n	800b6e8 <_strtod_l+0xa48>
 800b632:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b636:	2200      	movs	r2, #0
 800b638:	4b5f      	ldr	r3, [pc, #380]	; (800b7b8 <_strtod_l+0xb18>)
 800b63a:	f7f4 ff4d 	bl	80004d8 <__aeabi_dmul>
 800b63e:	4605      	mov	r5, r0
 800b640:	460f      	mov	r7, r1
 800b642:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b646:	9506      	str	r5, [sp, #24]
 800b648:	9307      	str	r3, [sp, #28]
 800b64a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b64e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b652:	4b56      	ldr	r3, [pc, #344]	; (800b7ac <_strtod_l+0xb0c>)
 800b654:	4a55      	ldr	r2, [pc, #340]	; (800b7ac <_strtod_l+0xb0c>)
 800b656:	ea0a 0303 	and.w	r3, sl, r3
 800b65a:	9313      	str	r3, [sp, #76]	; 0x4c
 800b65c:	4b57      	ldr	r3, [pc, #348]	; (800b7bc <_strtod_l+0xb1c>)
 800b65e:	ea0a 0202 	and.w	r2, sl, r2
 800b662:	429a      	cmp	r2, r3
 800b664:	f040 80b0 	bne.w	800b7c8 <_strtod_l+0xb28>
 800b668:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b66c:	4640      	mov	r0, r8
 800b66e:	4649      	mov	r1, r9
 800b670:	f7ff f9c2 	bl	800a9f8 <__ulp>
 800b674:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b678:	f7f4 ff2e 	bl	80004d8 <__aeabi_dmul>
 800b67c:	4642      	mov	r2, r8
 800b67e:	464b      	mov	r3, r9
 800b680:	f7f4 fd74 	bl	800016c <__adddf3>
 800b684:	f8df a124 	ldr.w	sl, [pc, #292]	; 800b7ac <_strtod_l+0xb0c>
 800b688:	4a4d      	ldr	r2, [pc, #308]	; (800b7c0 <_strtod_l+0xb20>)
 800b68a:	ea01 0a0a 	and.w	sl, r1, sl
 800b68e:	4592      	cmp	sl, r2
 800b690:	4680      	mov	r8, r0
 800b692:	d948      	bls.n	800b726 <_strtod_l+0xa86>
 800b694:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b696:	4b46      	ldr	r3, [pc, #280]	; (800b7b0 <_strtod_l+0xb10>)
 800b698:	429a      	cmp	r2, r3
 800b69a:	d103      	bne.n	800b6a4 <_strtod_l+0xa04>
 800b69c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b69e:	3301      	adds	r3, #1
 800b6a0:	f43f ad3c 	beq.w	800b11c <_strtod_l+0x47c>
 800b6a4:	f04f 38ff 	mov.w	r8, #4294967295
 800b6a8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800b7b0 <_strtod_l+0xb10>
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b6b0:	f7fe fe76 	bl	800a3a0 <_Bfree>
 800b6b4:	4620      	mov	r0, r4
 800b6b6:	9908      	ldr	r1, [sp, #32]
 800b6b8:	f7fe fe72 	bl	800a3a0 <_Bfree>
 800b6bc:	4659      	mov	r1, fp
 800b6be:	4620      	mov	r0, r4
 800b6c0:	f7fe fe6e 	bl	800a3a0 <_Bfree>
 800b6c4:	4631      	mov	r1, r6
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	f7fe fe6a 	bl	800a3a0 <_Bfree>
 800b6cc:	e605      	b.n	800b2da <_strtod_l+0x63a>
 800b6ce:	f1b8 0f01 	cmp.w	r8, #1
 800b6d2:	d103      	bne.n	800b6dc <_strtod_l+0xa3c>
 800b6d4:	f1b9 0f00 	cmp.w	r9, #0
 800b6d8:	f43f ad91 	beq.w	800b1fe <_strtod_l+0x55e>
 800b6dc:	2200      	movs	r2, #0
 800b6de:	4b39      	ldr	r3, [pc, #228]	; (800b7c4 <_strtod_l+0xb24>)
 800b6e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b6e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b6e6:	e016      	b.n	800b716 <_strtod_l+0xa76>
 800b6e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b6ea:	4f33      	ldr	r7, [pc, #204]	; (800b7b8 <_strtod_l+0xb18>)
 800b6ec:	e7a9      	b.n	800b642 <_strtod_l+0x9a2>
 800b6ee:	4b32      	ldr	r3, [pc, #200]	; (800b7b8 <_strtod_l+0xb18>)
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b6f6:	f7f4 feef 	bl	80004d8 <__aeabi_dmul>
 800b6fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6fc:	4605      	mov	r5, r0
 800b6fe:	460f      	mov	r7, r1
 800b700:	2b00      	cmp	r3, #0
 800b702:	d09e      	beq.n	800b642 <_strtod_l+0x9a2>
 800b704:	4602      	mov	r2, r0
 800b706:	460b      	mov	r3, r1
 800b708:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b70c:	e79d      	b.n	800b64a <_strtod_l+0x9aa>
 800b70e:	2200      	movs	r2, #0
 800b710:	4b28      	ldr	r3, [pc, #160]	; (800b7b4 <_strtod_l+0xb14>)
 800b712:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b716:	4f27      	ldr	r7, [pc, #156]	; (800b7b4 <_strtod_l+0xb14>)
 800b718:	e797      	b.n	800b64a <_strtod_l+0x9aa>
 800b71a:	2200      	movs	r2, #0
 800b71c:	4b29      	ldr	r3, [pc, #164]	; (800b7c4 <_strtod_l+0xb24>)
 800b71e:	4645      	mov	r5, r8
 800b720:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b724:	e7f7      	b.n	800b716 <_strtod_l+0xa76>
 800b726:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800b72a:	9b05      	ldr	r3, [sp, #20]
 800b72c:	46ca      	mov	sl, r9
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d1bc      	bne.n	800b6ac <_strtod_l+0xa0c>
 800b732:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b736:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b738:	0d1b      	lsrs	r3, r3, #20
 800b73a:	051b      	lsls	r3, r3, #20
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d1b5      	bne.n	800b6ac <_strtod_l+0xa0c>
 800b740:	4628      	mov	r0, r5
 800b742:	4639      	mov	r1, r7
 800b744:	f7f5 fc8e 	bl	8001064 <__aeabi_d2lz>
 800b748:	f7f4 fe98 	bl	800047c <__aeabi_l2d>
 800b74c:	4602      	mov	r2, r0
 800b74e:	460b      	mov	r3, r1
 800b750:	4628      	mov	r0, r5
 800b752:	4639      	mov	r1, r7
 800b754:	f7f4 fd08 	bl	8000168 <__aeabi_dsub>
 800b758:	460b      	mov	r3, r1
 800b75a:	4602      	mov	r2, r0
 800b75c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 800b760:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b766:	ea4a 0a08 	orr.w	sl, sl, r8
 800b76a:	ea5a 0a03 	orrs.w	sl, sl, r3
 800b76e:	d06c      	beq.n	800b84a <_strtod_l+0xbaa>
 800b770:	a309      	add	r3, pc, #36	; (adr r3, 800b798 <_strtod_l+0xaf8>)
 800b772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b776:	f7f5 f921 	bl	80009bc <__aeabi_dcmplt>
 800b77a:	2800      	cmp	r0, #0
 800b77c:	f47f acd8 	bne.w	800b130 <_strtod_l+0x490>
 800b780:	a307      	add	r3, pc, #28	; (adr r3, 800b7a0 <_strtod_l+0xb00>)
 800b782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b786:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b78a:	f7f5 f935 	bl	80009f8 <__aeabi_dcmpgt>
 800b78e:	2800      	cmp	r0, #0
 800b790:	d08c      	beq.n	800b6ac <_strtod_l+0xa0c>
 800b792:	e4cd      	b.n	800b130 <_strtod_l+0x490>
 800b794:	f3af 8000 	nop.w
 800b798:	94a03595 	.word	0x94a03595
 800b79c:	3fdfffff 	.word	0x3fdfffff
 800b7a0:	35afe535 	.word	0x35afe535
 800b7a4:	3fe00000 	.word	0x3fe00000
 800b7a8:	000fffff 	.word	0x000fffff
 800b7ac:	7ff00000 	.word	0x7ff00000
 800b7b0:	7fefffff 	.word	0x7fefffff
 800b7b4:	3ff00000 	.word	0x3ff00000
 800b7b8:	3fe00000 	.word	0x3fe00000
 800b7bc:	7fe00000 	.word	0x7fe00000
 800b7c0:	7c9fffff 	.word	0x7c9fffff
 800b7c4:	bff00000 	.word	0xbff00000
 800b7c8:	9b05      	ldr	r3, [sp, #20]
 800b7ca:	b333      	cbz	r3, 800b81a <_strtod_l+0xb7a>
 800b7cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b7ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b7d2:	d822      	bhi.n	800b81a <_strtod_l+0xb7a>
 800b7d4:	a328      	add	r3, pc, #160	; (adr r3, 800b878 <_strtod_l+0xbd8>)
 800b7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7da:	4628      	mov	r0, r5
 800b7dc:	4639      	mov	r1, r7
 800b7de:	f7f5 f8f7 	bl	80009d0 <__aeabi_dcmple>
 800b7e2:	b1a0      	cbz	r0, 800b80e <_strtod_l+0xb6e>
 800b7e4:	4639      	mov	r1, r7
 800b7e6:	4628      	mov	r0, r5
 800b7e8:	f7f5 f94e 	bl	8000a88 <__aeabi_d2uiz>
 800b7ec:	2801      	cmp	r0, #1
 800b7ee:	bf38      	it	cc
 800b7f0:	2001      	movcc	r0, #1
 800b7f2:	f7f4 fdf7 	bl	80003e4 <__aeabi_ui2d>
 800b7f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7f8:	4605      	mov	r5, r0
 800b7fa:	460f      	mov	r7, r1
 800b7fc:	bb03      	cbnz	r3, 800b840 <_strtod_l+0xba0>
 800b7fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b802:	9014      	str	r0, [sp, #80]	; 0x50
 800b804:	9315      	str	r3, [sp, #84]	; 0x54
 800b806:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b80a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b80e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b810:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b812:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b816:	1a9b      	subs	r3, r3, r2
 800b818:	9311      	str	r3, [sp, #68]	; 0x44
 800b81a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b81c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b81e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800b822:	f7ff f8e9 	bl	800a9f8 <__ulp>
 800b826:	4602      	mov	r2, r0
 800b828:	460b      	mov	r3, r1
 800b82a:	4640      	mov	r0, r8
 800b82c:	4649      	mov	r1, r9
 800b82e:	f7f4 fe53 	bl	80004d8 <__aeabi_dmul>
 800b832:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b836:	f7f4 fc99 	bl	800016c <__adddf3>
 800b83a:	4680      	mov	r8, r0
 800b83c:	4689      	mov	r9, r1
 800b83e:	e774      	b.n	800b72a <_strtod_l+0xa8a>
 800b840:	4602      	mov	r2, r0
 800b842:	460b      	mov	r3, r1
 800b844:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800b848:	e7dd      	b.n	800b806 <_strtod_l+0xb66>
 800b84a:	a30d      	add	r3, pc, #52	; (adr r3, 800b880 <_strtod_l+0xbe0>)
 800b84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b850:	f7f5 f8b4 	bl	80009bc <__aeabi_dcmplt>
 800b854:	e79b      	b.n	800b78e <_strtod_l+0xaee>
 800b856:	2300      	movs	r3, #0
 800b858:	930e      	str	r3, [sp, #56]	; 0x38
 800b85a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b85c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b85e:	6013      	str	r3, [r2, #0]
 800b860:	f7ff ba5b 	b.w	800ad1a <_strtod_l+0x7a>
 800b864:	2a65      	cmp	r2, #101	; 0x65
 800b866:	f43f ab52 	beq.w	800af0e <_strtod_l+0x26e>
 800b86a:	2a45      	cmp	r2, #69	; 0x45
 800b86c:	f43f ab4f 	beq.w	800af0e <_strtod_l+0x26e>
 800b870:	2301      	movs	r3, #1
 800b872:	f7ff bb87 	b.w	800af84 <_strtod_l+0x2e4>
 800b876:	bf00      	nop
 800b878:	ffc00000 	.word	0xffc00000
 800b87c:	41dfffff 	.word	0x41dfffff
 800b880:	94a03595 	.word	0x94a03595
 800b884:	3fcfffff 	.word	0x3fcfffff

0800b888 <_strtod_r>:
 800b888:	4b01      	ldr	r3, [pc, #4]	; (800b890 <_strtod_r+0x8>)
 800b88a:	f7ff ba09 	b.w	800aca0 <_strtod_l>
 800b88e:	bf00      	nop
 800b890:	200000cc 	.word	0x200000cc

0800b894 <_strtol_l.constprop.0>:
 800b894:	2b01      	cmp	r3, #1
 800b896:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b89a:	4686      	mov	lr, r0
 800b89c:	4690      	mov	r8, r2
 800b89e:	d001      	beq.n	800b8a4 <_strtol_l.constprop.0+0x10>
 800b8a0:	2b24      	cmp	r3, #36	; 0x24
 800b8a2:	d906      	bls.n	800b8b2 <_strtol_l.constprop.0+0x1e>
 800b8a4:	f7fd fd82 	bl	80093ac <__errno>
 800b8a8:	2316      	movs	r3, #22
 800b8aa:	6003      	str	r3, [r0, #0]
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8b2:	460d      	mov	r5, r1
 800b8b4:	4835      	ldr	r0, [pc, #212]	; (800b98c <_strtol_l.constprop.0+0xf8>)
 800b8b6:	462a      	mov	r2, r5
 800b8b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b8bc:	5d06      	ldrb	r6, [r0, r4]
 800b8be:	f016 0608 	ands.w	r6, r6, #8
 800b8c2:	d1f8      	bne.n	800b8b6 <_strtol_l.constprop.0+0x22>
 800b8c4:	2c2d      	cmp	r4, #45	; 0x2d
 800b8c6:	d12e      	bne.n	800b926 <_strtol_l.constprop.0+0x92>
 800b8c8:	2601      	movs	r6, #1
 800b8ca:	782c      	ldrb	r4, [r5, #0]
 800b8cc:	1c95      	adds	r5, r2, #2
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d057      	beq.n	800b982 <_strtol_l.constprop.0+0xee>
 800b8d2:	2b10      	cmp	r3, #16
 800b8d4:	d109      	bne.n	800b8ea <_strtol_l.constprop.0+0x56>
 800b8d6:	2c30      	cmp	r4, #48	; 0x30
 800b8d8:	d107      	bne.n	800b8ea <_strtol_l.constprop.0+0x56>
 800b8da:	782a      	ldrb	r2, [r5, #0]
 800b8dc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b8e0:	2a58      	cmp	r2, #88	; 0x58
 800b8e2:	d149      	bne.n	800b978 <_strtol_l.constprop.0+0xe4>
 800b8e4:	2310      	movs	r3, #16
 800b8e6:	786c      	ldrb	r4, [r5, #1]
 800b8e8:	3502      	adds	r5, #2
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800b8f0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b8f4:	fbbc f9f3 	udiv	r9, ip, r3
 800b8f8:	4610      	mov	r0, r2
 800b8fa:	fb03 ca19 	mls	sl, r3, r9, ip
 800b8fe:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b902:	2f09      	cmp	r7, #9
 800b904:	d814      	bhi.n	800b930 <_strtol_l.constprop.0+0x9c>
 800b906:	463c      	mov	r4, r7
 800b908:	42a3      	cmp	r3, r4
 800b90a:	dd20      	ble.n	800b94e <_strtol_l.constprop.0+0xba>
 800b90c:	1c57      	adds	r7, r2, #1
 800b90e:	d007      	beq.n	800b920 <_strtol_l.constprop.0+0x8c>
 800b910:	4581      	cmp	r9, r0
 800b912:	d319      	bcc.n	800b948 <_strtol_l.constprop.0+0xb4>
 800b914:	d101      	bne.n	800b91a <_strtol_l.constprop.0+0x86>
 800b916:	45a2      	cmp	sl, r4
 800b918:	db16      	blt.n	800b948 <_strtol_l.constprop.0+0xb4>
 800b91a:	2201      	movs	r2, #1
 800b91c:	fb00 4003 	mla	r0, r0, r3, r4
 800b920:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b924:	e7eb      	b.n	800b8fe <_strtol_l.constprop.0+0x6a>
 800b926:	2c2b      	cmp	r4, #43	; 0x2b
 800b928:	bf04      	itt	eq
 800b92a:	782c      	ldrbeq	r4, [r5, #0]
 800b92c:	1c95      	addeq	r5, r2, #2
 800b92e:	e7ce      	b.n	800b8ce <_strtol_l.constprop.0+0x3a>
 800b930:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b934:	2f19      	cmp	r7, #25
 800b936:	d801      	bhi.n	800b93c <_strtol_l.constprop.0+0xa8>
 800b938:	3c37      	subs	r4, #55	; 0x37
 800b93a:	e7e5      	b.n	800b908 <_strtol_l.constprop.0+0x74>
 800b93c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b940:	2f19      	cmp	r7, #25
 800b942:	d804      	bhi.n	800b94e <_strtol_l.constprop.0+0xba>
 800b944:	3c57      	subs	r4, #87	; 0x57
 800b946:	e7df      	b.n	800b908 <_strtol_l.constprop.0+0x74>
 800b948:	f04f 32ff 	mov.w	r2, #4294967295
 800b94c:	e7e8      	b.n	800b920 <_strtol_l.constprop.0+0x8c>
 800b94e:	1c53      	adds	r3, r2, #1
 800b950:	d108      	bne.n	800b964 <_strtol_l.constprop.0+0xd0>
 800b952:	2322      	movs	r3, #34	; 0x22
 800b954:	4660      	mov	r0, ip
 800b956:	f8ce 3000 	str.w	r3, [lr]
 800b95a:	f1b8 0f00 	cmp.w	r8, #0
 800b95e:	d0a6      	beq.n	800b8ae <_strtol_l.constprop.0+0x1a>
 800b960:	1e69      	subs	r1, r5, #1
 800b962:	e006      	b.n	800b972 <_strtol_l.constprop.0+0xde>
 800b964:	b106      	cbz	r6, 800b968 <_strtol_l.constprop.0+0xd4>
 800b966:	4240      	negs	r0, r0
 800b968:	f1b8 0f00 	cmp.w	r8, #0
 800b96c:	d09f      	beq.n	800b8ae <_strtol_l.constprop.0+0x1a>
 800b96e:	2a00      	cmp	r2, #0
 800b970:	d1f6      	bne.n	800b960 <_strtol_l.constprop.0+0xcc>
 800b972:	f8c8 1000 	str.w	r1, [r8]
 800b976:	e79a      	b.n	800b8ae <_strtol_l.constprop.0+0x1a>
 800b978:	2430      	movs	r4, #48	; 0x30
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d1b5      	bne.n	800b8ea <_strtol_l.constprop.0+0x56>
 800b97e:	2308      	movs	r3, #8
 800b980:	e7b3      	b.n	800b8ea <_strtol_l.constprop.0+0x56>
 800b982:	2c30      	cmp	r4, #48	; 0x30
 800b984:	d0a9      	beq.n	800b8da <_strtol_l.constprop.0+0x46>
 800b986:	230a      	movs	r3, #10
 800b988:	e7af      	b.n	800b8ea <_strtol_l.constprop.0+0x56>
 800b98a:	bf00      	nop
 800b98c:	0800ce29 	.word	0x0800ce29

0800b990 <_strtol_r>:
 800b990:	f7ff bf80 	b.w	800b894 <_strtol_l.constprop.0>

0800b994 <__ssputs_r>:
 800b994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b998:	461f      	mov	r7, r3
 800b99a:	688e      	ldr	r6, [r1, #8]
 800b99c:	4682      	mov	sl, r0
 800b99e:	42be      	cmp	r6, r7
 800b9a0:	460c      	mov	r4, r1
 800b9a2:	4690      	mov	r8, r2
 800b9a4:	680b      	ldr	r3, [r1, #0]
 800b9a6:	d82c      	bhi.n	800ba02 <__ssputs_r+0x6e>
 800b9a8:	898a      	ldrh	r2, [r1, #12]
 800b9aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9ae:	d026      	beq.n	800b9fe <__ssputs_r+0x6a>
 800b9b0:	6965      	ldr	r5, [r4, #20]
 800b9b2:	6909      	ldr	r1, [r1, #16]
 800b9b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9b8:	eba3 0901 	sub.w	r9, r3, r1
 800b9bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9c0:	1c7b      	adds	r3, r7, #1
 800b9c2:	444b      	add	r3, r9
 800b9c4:	106d      	asrs	r5, r5, #1
 800b9c6:	429d      	cmp	r5, r3
 800b9c8:	bf38      	it	cc
 800b9ca:	461d      	movcc	r5, r3
 800b9cc:	0553      	lsls	r3, r2, #21
 800b9ce:	d527      	bpl.n	800ba20 <__ssputs_r+0x8c>
 800b9d0:	4629      	mov	r1, r5
 800b9d2:	f7fe fc19 	bl	800a208 <_malloc_r>
 800b9d6:	4606      	mov	r6, r0
 800b9d8:	b360      	cbz	r0, 800ba34 <__ssputs_r+0xa0>
 800b9da:	464a      	mov	r2, r9
 800b9dc:	6921      	ldr	r1, [r4, #16]
 800b9de:	f7fd fd20 	bl	8009422 <memcpy>
 800b9e2:	89a3      	ldrh	r3, [r4, #12]
 800b9e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b9e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9ec:	81a3      	strh	r3, [r4, #12]
 800b9ee:	6126      	str	r6, [r4, #16]
 800b9f0:	444e      	add	r6, r9
 800b9f2:	6026      	str	r6, [r4, #0]
 800b9f4:	463e      	mov	r6, r7
 800b9f6:	6165      	str	r5, [r4, #20]
 800b9f8:	eba5 0509 	sub.w	r5, r5, r9
 800b9fc:	60a5      	str	r5, [r4, #8]
 800b9fe:	42be      	cmp	r6, r7
 800ba00:	d900      	bls.n	800ba04 <__ssputs_r+0x70>
 800ba02:	463e      	mov	r6, r7
 800ba04:	4632      	mov	r2, r6
 800ba06:	4641      	mov	r1, r8
 800ba08:	6820      	ldr	r0, [r4, #0]
 800ba0a:	f000 fb9d 	bl	800c148 <memmove>
 800ba0e:	2000      	movs	r0, #0
 800ba10:	68a3      	ldr	r3, [r4, #8]
 800ba12:	1b9b      	subs	r3, r3, r6
 800ba14:	60a3      	str	r3, [r4, #8]
 800ba16:	6823      	ldr	r3, [r4, #0]
 800ba18:	4433      	add	r3, r6
 800ba1a:	6023      	str	r3, [r4, #0]
 800ba1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba20:	462a      	mov	r2, r5
 800ba22:	f000 ff70 	bl	800c906 <_realloc_r>
 800ba26:	4606      	mov	r6, r0
 800ba28:	2800      	cmp	r0, #0
 800ba2a:	d1e0      	bne.n	800b9ee <__ssputs_r+0x5a>
 800ba2c:	4650      	mov	r0, sl
 800ba2e:	6921      	ldr	r1, [r4, #16]
 800ba30:	f7fe fb7a 	bl	800a128 <_free_r>
 800ba34:	230c      	movs	r3, #12
 800ba36:	f8ca 3000 	str.w	r3, [sl]
 800ba3a:	89a3      	ldrh	r3, [r4, #12]
 800ba3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba44:	81a3      	strh	r3, [r4, #12]
 800ba46:	e7e9      	b.n	800ba1c <__ssputs_r+0x88>

0800ba48 <_svfiprintf_r>:
 800ba48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba4c:	4698      	mov	r8, r3
 800ba4e:	898b      	ldrh	r3, [r1, #12]
 800ba50:	4607      	mov	r7, r0
 800ba52:	061b      	lsls	r3, r3, #24
 800ba54:	460d      	mov	r5, r1
 800ba56:	4614      	mov	r4, r2
 800ba58:	b09d      	sub	sp, #116	; 0x74
 800ba5a:	d50e      	bpl.n	800ba7a <_svfiprintf_r+0x32>
 800ba5c:	690b      	ldr	r3, [r1, #16]
 800ba5e:	b963      	cbnz	r3, 800ba7a <_svfiprintf_r+0x32>
 800ba60:	2140      	movs	r1, #64	; 0x40
 800ba62:	f7fe fbd1 	bl	800a208 <_malloc_r>
 800ba66:	6028      	str	r0, [r5, #0]
 800ba68:	6128      	str	r0, [r5, #16]
 800ba6a:	b920      	cbnz	r0, 800ba76 <_svfiprintf_r+0x2e>
 800ba6c:	230c      	movs	r3, #12
 800ba6e:	603b      	str	r3, [r7, #0]
 800ba70:	f04f 30ff 	mov.w	r0, #4294967295
 800ba74:	e0d0      	b.n	800bc18 <_svfiprintf_r+0x1d0>
 800ba76:	2340      	movs	r3, #64	; 0x40
 800ba78:	616b      	str	r3, [r5, #20]
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	9309      	str	r3, [sp, #36]	; 0x24
 800ba7e:	2320      	movs	r3, #32
 800ba80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba84:	2330      	movs	r3, #48	; 0x30
 800ba86:	f04f 0901 	mov.w	r9, #1
 800ba8a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba8e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800bc30 <_svfiprintf_r+0x1e8>
 800ba92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba96:	4623      	mov	r3, r4
 800ba98:	469a      	mov	sl, r3
 800ba9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba9e:	b10a      	cbz	r2, 800baa4 <_svfiprintf_r+0x5c>
 800baa0:	2a25      	cmp	r2, #37	; 0x25
 800baa2:	d1f9      	bne.n	800ba98 <_svfiprintf_r+0x50>
 800baa4:	ebba 0b04 	subs.w	fp, sl, r4
 800baa8:	d00b      	beq.n	800bac2 <_svfiprintf_r+0x7a>
 800baaa:	465b      	mov	r3, fp
 800baac:	4622      	mov	r2, r4
 800baae:	4629      	mov	r1, r5
 800bab0:	4638      	mov	r0, r7
 800bab2:	f7ff ff6f 	bl	800b994 <__ssputs_r>
 800bab6:	3001      	adds	r0, #1
 800bab8:	f000 80a9 	beq.w	800bc0e <_svfiprintf_r+0x1c6>
 800babc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800babe:	445a      	add	r2, fp
 800bac0:	9209      	str	r2, [sp, #36]	; 0x24
 800bac2:	f89a 3000 	ldrb.w	r3, [sl]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	f000 80a1 	beq.w	800bc0e <_svfiprintf_r+0x1c6>
 800bacc:	2300      	movs	r3, #0
 800bace:	f04f 32ff 	mov.w	r2, #4294967295
 800bad2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bad6:	f10a 0a01 	add.w	sl, sl, #1
 800bada:	9304      	str	r3, [sp, #16]
 800badc:	9307      	str	r3, [sp, #28]
 800bade:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bae2:	931a      	str	r3, [sp, #104]	; 0x68
 800bae4:	4654      	mov	r4, sl
 800bae6:	2205      	movs	r2, #5
 800bae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baec:	4850      	ldr	r0, [pc, #320]	; (800bc30 <_svfiprintf_r+0x1e8>)
 800baee:	f7fd fc8a 	bl	8009406 <memchr>
 800baf2:	9a04      	ldr	r2, [sp, #16]
 800baf4:	b9d8      	cbnz	r0, 800bb2e <_svfiprintf_r+0xe6>
 800baf6:	06d0      	lsls	r0, r2, #27
 800baf8:	bf44      	itt	mi
 800bafa:	2320      	movmi	r3, #32
 800bafc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb00:	0711      	lsls	r1, r2, #28
 800bb02:	bf44      	itt	mi
 800bb04:	232b      	movmi	r3, #43	; 0x2b
 800bb06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb0a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb0e:	2b2a      	cmp	r3, #42	; 0x2a
 800bb10:	d015      	beq.n	800bb3e <_svfiprintf_r+0xf6>
 800bb12:	4654      	mov	r4, sl
 800bb14:	2000      	movs	r0, #0
 800bb16:	f04f 0c0a 	mov.w	ip, #10
 800bb1a:	9a07      	ldr	r2, [sp, #28]
 800bb1c:	4621      	mov	r1, r4
 800bb1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb22:	3b30      	subs	r3, #48	; 0x30
 800bb24:	2b09      	cmp	r3, #9
 800bb26:	d94d      	bls.n	800bbc4 <_svfiprintf_r+0x17c>
 800bb28:	b1b0      	cbz	r0, 800bb58 <_svfiprintf_r+0x110>
 800bb2a:	9207      	str	r2, [sp, #28]
 800bb2c:	e014      	b.n	800bb58 <_svfiprintf_r+0x110>
 800bb2e:	eba0 0308 	sub.w	r3, r0, r8
 800bb32:	fa09 f303 	lsl.w	r3, r9, r3
 800bb36:	4313      	orrs	r3, r2
 800bb38:	46a2      	mov	sl, r4
 800bb3a:	9304      	str	r3, [sp, #16]
 800bb3c:	e7d2      	b.n	800bae4 <_svfiprintf_r+0x9c>
 800bb3e:	9b03      	ldr	r3, [sp, #12]
 800bb40:	1d19      	adds	r1, r3, #4
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	9103      	str	r1, [sp, #12]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	bfbb      	ittet	lt
 800bb4a:	425b      	neglt	r3, r3
 800bb4c:	f042 0202 	orrlt.w	r2, r2, #2
 800bb50:	9307      	strge	r3, [sp, #28]
 800bb52:	9307      	strlt	r3, [sp, #28]
 800bb54:	bfb8      	it	lt
 800bb56:	9204      	strlt	r2, [sp, #16]
 800bb58:	7823      	ldrb	r3, [r4, #0]
 800bb5a:	2b2e      	cmp	r3, #46	; 0x2e
 800bb5c:	d10c      	bne.n	800bb78 <_svfiprintf_r+0x130>
 800bb5e:	7863      	ldrb	r3, [r4, #1]
 800bb60:	2b2a      	cmp	r3, #42	; 0x2a
 800bb62:	d134      	bne.n	800bbce <_svfiprintf_r+0x186>
 800bb64:	9b03      	ldr	r3, [sp, #12]
 800bb66:	3402      	adds	r4, #2
 800bb68:	1d1a      	adds	r2, r3, #4
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	9203      	str	r2, [sp, #12]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	bfb8      	it	lt
 800bb72:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb76:	9305      	str	r3, [sp, #20]
 800bb78:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800bc34 <_svfiprintf_r+0x1ec>
 800bb7c:	2203      	movs	r2, #3
 800bb7e:	4650      	mov	r0, sl
 800bb80:	7821      	ldrb	r1, [r4, #0]
 800bb82:	f7fd fc40 	bl	8009406 <memchr>
 800bb86:	b138      	cbz	r0, 800bb98 <_svfiprintf_r+0x150>
 800bb88:	2240      	movs	r2, #64	; 0x40
 800bb8a:	9b04      	ldr	r3, [sp, #16]
 800bb8c:	eba0 000a 	sub.w	r0, r0, sl
 800bb90:	4082      	lsls	r2, r0
 800bb92:	4313      	orrs	r3, r2
 800bb94:	3401      	adds	r4, #1
 800bb96:	9304      	str	r3, [sp, #16]
 800bb98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb9c:	2206      	movs	r2, #6
 800bb9e:	4826      	ldr	r0, [pc, #152]	; (800bc38 <_svfiprintf_r+0x1f0>)
 800bba0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bba4:	f7fd fc2f 	bl	8009406 <memchr>
 800bba8:	2800      	cmp	r0, #0
 800bbaa:	d038      	beq.n	800bc1e <_svfiprintf_r+0x1d6>
 800bbac:	4b23      	ldr	r3, [pc, #140]	; (800bc3c <_svfiprintf_r+0x1f4>)
 800bbae:	bb1b      	cbnz	r3, 800bbf8 <_svfiprintf_r+0x1b0>
 800bbb0:	9b03      	ldr	r3, [sp, #12]
 800bbb2:	3307      	adds	r3, #7
 800bbb4:	f023 0307 	bic.w	r3, r3, #7
 800bbb8:	3308      	adds	r3, #8
 800bbba:	9303      	str	r3, [sp, #12]
 800bbbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbbe:	4433      	add	r3, r6
 800bbc0:	9309      	str	r3, [sp, #36]	; 0x24
 800bbc2:	e768      	b.n	800ba96 <_svfiprintf_r+0x4e>
 800bbc4:	460c      	mov	r4, r1
 800bbc6:	2001      	movs	r0, #1
 800bbc8:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbcc:	e7a6      	b.n	800bb1c <_svfiprintf_r+0xd4>
 800bbce:	2300      	movs	r3, #0
 800bbd0:	f04f 0c0a 	mov.w	ip, #10
 800bbd4:	4619      	mov	r1, r3
 800bbd6:	3401      	adds	r4, #1
 800bbd8:	9305      	str	r3, [sp, #20]
 800bbda:	4620      	mov	r0, r4
 800bbdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbe0:	3a30      	subs	r2, #48	; 0x30
 800bbe2:	2a09      	cmp	r2, #9
 800bbe4:	d903      	bls.n	800bbee <_svfiprintf_r+0x1a6>
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d0c6      	beq.n	800bb78 <_svfiprintf_r+0x130>
 800bbea:	9105      	str	r1, [sp, #20]
 800bbec:	e7c4      	b.n	800bb78 <_svfiprintf_r+0x130>
 800bbee:	4604      	mov	r4, r0
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbf6:	e7f0      	b.n	800bbda <_svfiprintf_r+0x192>
 800bbf8:	ab03      	add	r3, sp, #12
 800bbfa:	9300      	str	r3, [sp, #0]
 800bbfc:	462a      	mov	r2, r5
 800bbfe:	4638      	mov	r0, r7
 800bc00:	4b0f      	ldr	r3, [pc, #60]	; (800bc40 <_svfiprintf_r+0x1f8>)
 800bc02:	a904      	add	r1, sp, #16
 800bc04:	f7fc fc78 	bl	80084f8 <_printf_float>
 800bc08:	1c42      	adds	r2, r0, #1
 800bc0a:	4606      	mov	r6, r0
 800bc0c:	d1d6      	bne.n	800bbbc <_svfiprintf_r+0x174>
 800bc0e:	89ab      	ldrh	r3, [r5, #12]
 800bc10:	065b      	lsls	r3, r3, #25
 800bc12:	f53f af2d 	bmi.w	800ba70 <_svfiprintf_r+0x28>
 800bc16:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc18:	b01d      	add	sp, #116	; 0x74
 800bc1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc1e:	ab03      	add	r3, sp, #12
 800bc20:	9300      	str	r3, [sp, #0]
 800bc22:	462a      	mov	r2, r5
 800bc24:	4638      	mov	r0, r7
 800bc26:	4b06      	ldr	r3, [pc, #24]	; (800bc40 <_svfiprintf_r+0x1f8>)
 800bc28:	a904      	add	r1, sp, #16
 800bc2a:	f7fc ff05 	bl	8008a38 <_printf_i>
 800bc2e:	e7eb      	b.n	800bc08 <_svfiprintf_r+0x1c0>
 800bc30:	0800cf29 	.word	0x0800cf29
 800bc34:	0800cf2f 	.word	0x0800cf2f
 800bc38:	0800cf33 	.word	0x0800cf33
 800bc3c:	080084f9 	.word	0x080084f9
 800bc40:	0800b995 	.word	0x0800b995

0800bc44 <__sfputc_r>:
 800bc44:	6893      	ldr	r3, [r2, #8]
 800bc46:	b410      	push	{r4}
 800bc48:	3b01      	subs	r3, #1
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	6093      	str	r3, [r2, #8]
 800bc4e:	da07      	bge.n	800bc60 <__sfputc_r+0x1c>
 800bc50:	6994      	ldr	r4, [r2, #24]
 800bc52:	42a3      	cmp	r3, r4
 800bc54:	db01      	blt.n	800bc5a <__sfputc_r+0x16>
 800bc56:	290a      	cmp	r1, #10
 800bc58:	d102      	bne.n	800bc60 <__sfputc_r+0x1c>
 800bc5a:	bc10      	pop	{r4}
 800bc5c:	f000 b9de 	b.w	800c01c <__swbuf_r>
 800bc60:	6813      	ldr	r3, [r2, #0]
 800bc62:	1c58      	adds	r0, r3, #1
 800bc64:	6010      	str	r0, [r2, #0]
 800bc66:	7019      	strb	r1, [r3, #0]
 800bc68:	4608      	mov	r0, r1
 800bc6a:	bc10      	pop	{r4}
 800bc6c:	4770      	bx	lr

0800bc6e <__sfputs_r>:
 800bc6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc70:	4606      	mov	r6, r0
 800bc72:	460f      	mov	r7, r1
 800bc74:	4614      	mov	r4, r2
 800bc76:	18d5      	adds	r5, r2, r3
 800bc78:	42ac      	cmp	r4, r5
 800bc7a:	d101      	bne.n	800bc80 <__sfputs_r+0x12>
 800bc7c:	2000      	movs	r0, #0
 800bc7e:	e007      	b.n	800bc90 <__sfputs_r+0x22>
 800bc80:	463a      	mov	r2, r7
 800bc82:	4630      	mov	r0, r6
 800bc84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc88:	f7ff ffdc 	bl	800bc44 <__sfputc_r>
 800bc8c:	1c43      	adds	r3, r0, #1
 800bc8e:	d1f3      	bne.n	800bc78 <__sfputs_r+0xa>
 800bc90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bc94 <_vfiprintf_r>:
 800bc94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc98:	460d      	mov	r5, r1
 800bc9a:	4614      	mov	r4, r2
 800bc9c:	4698      	mov	r8, r3
 800bc9e:	4606      	mov	r6, r0
 800bca0:	b09d      	sub	sp, #116	; 0x74
 800bca2:	b118      	cbz	r0, 800bcac <_vfiprintf_r+0x18>
 800bca4:	6a03      	ldr	r3, [r0, #32]
 800bca6:	b90b      	cbnz	r3, 800bcac <_vfiprintf_r+0x18>
 800bca8:	f7fd fa82 	bl	80091b0 <__sinit>
 800bcac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bcae:	07d9      	lsls	r1, r3, #31
 800bcb0:	d405      	bmi.n	800bcbe <_vfiprintf_r+0x2a>
 800bcb2:	89ab      	ldrh	r3, [r5, #12]
 800bcb4:	059a      	lsls	r2, r3, #22
 800bcb6:	d402      	bmi.n	800bcbe <_vfiprintf_r+0x2a>
 800bcb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bcba:	f7fd fba2 	bl	8009402 <__retarget_lock_acquire_recursive>
 800bcbe:	89ab      	ldrh	r3, [r5, #12]
 800bcc0:	071b      	lsls	r3, r3, #28
 800bcc2:	d501      	bpl.n	800bcc8 <_vfiprintf_r+0x34>
 800bcc4:	692b      	ldr	r3, [r5, #16]
 800bcc6:	b99b      	cbnz	r3, 800bcf0 <_vfiprintf_r+0x5c>
 800bcc8:	4629      	mov	r1, r5
 800bcca:	4630      	mov	r0, r6
 800bccc:	f000 f9e4 	bl	800c098 <__swsetup_r>
 800bcd0:	b170      	cbz	r0, 800bcf0 <_vfiprintf_r+0x5c>
 800bcd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bcd4:	07dc      	lsls	r4, r3, #31
 800bcd6:	d504      	bpl.n	800bce2 <_vfiprintf_r+0x4e>
 800bcd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcdc:	b01d      	add	sp, #116	; 0x74
 800bcde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce2:	89ab      	ldrh	r3, [r5, #12]
 800bce4:	0598      	lsls	r0, r3, #22
 800bce6:	d4f7      	bmi.n	800bcd8 <_vfiprintf_r+0x44>
 800bce8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bcea:	f7fd fb8b 	bl	8009404 <__retarget_lock_release_recursive>
 800bcee:	e7f3      	b.n	800bcd8 <_vfiprintf_r+0x44>
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	9309      	str	r3, [sp, #36]	; 0x24
 800bcf4:	2320      	movs	r3, #32
 800bcf6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bcfa:	2330      	movs	r3, #48	; 0x30
 800bcfc:	f04f 0901 	mov.w	r9, #1
 800bd00:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd04:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800beb4 <_vfiprintf_r+0x220>
 800bd08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd0c:	4623      	mov	r3, r4
 800bd0e:	469a      	mov	sl, r3
 800bd10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd14:	b10a      	cbz	r2, 800bd1a <_vfiprintf_r+0x86>
 800bd16:	2a25      	cmp	r2, #37	; 0x25
 800bd18:	d1f9      	bne.n	800bd0e <_vfiprintf_r+0x7a>
 800bd1a:	ebba 0b04 	subs.w	fp, sl, r4
 800bd1e:	d00b      	beq.n	800bd38 <_vfiprintf_r+0xa4>
 800bd20:	465b      	mov	r3, fp
 800bd22:	4622      	mov	r2, r4
 800bd24:	4629      	mov	r1, r5
 800bd26:	4630      	mov	r0, r6
 800bd28:	f7ff ffa1 	bl	800bc6e <__sfputs_r>
 800bd2c:	3001      	adds	r0, #1
 800bd2e:	f000 80a9 	beq.w	800be84 <_vfiprintf_r+0x1f0>
 800bd32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd34:	445a      	add	r2, fp
 800bd36:	9209      	str	r2, [sp, #36]	; 0x24
 800bd38:	f89a 3000 	ldrb.w	r3, [sl]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	f000 80a1 	beq.w	800be84 <_vfiprintf_r+0x1f0>
 800bd42:	2300      	movs	r3, #0
 800bd44:	f04f 32ff 	mov.w	r2, #4294967295
 800bd48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd4c:	f10a 0a01 	add.w	sl, sl, #1
 800bd50:	9304      	str	r3, [sp, #16]
 800bd52:	9307      	str	r3, [sp, #28]
 800bd54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bd58:	931a      	str	r3, [sp, #104]	; 0x68
 800bd5a:	4654      	mov	r4, sl
 800bd5c:	2205      	movs	r2, #5
 800bd5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd62:	4854      	ldr	r0, [pc, #336]	; (800beb4 <_vfiprintf_r+0x220>)
 800bd64:	f7fd fb4f 	bl	8009406 <memchr>
 800bd68:	9a04      	ldr	r2, [sp, #16]
 800bd6a:	b9d8      	cbnz	r0, 800bda4 <_vfiprintf_r+0x110>
 800bd6c:	06d1      	lsls	r1, r2, #27
 800bd6e:	bf44      	itt	mi
 800bd70:	2320      	movmi	r3, #32
 800bd72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd76:	0713      	lsls	r3, r2, #28
 800bd78:	bf44      	itt	mi
 800bd7a:	232b      	movmi	r3, #43	; 0x2b
 800bd7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd80:	f89a 3000 	ldrb.w	r3, [sl]
 800bd84:	2b2a      	cmp	r3, #42	; 0x2a
 800bd86:	d015      	beq.n	800bdb4 <_vfiprintf_r+0x120>
 800bd88:	4654      	mov	r4, sl
 800bd8a:	2000      	movs	r0, #0
 800bd8c:	f04f 0c0a 	mov.w	ip, #10
 800bd90:	9a07      	ldr	r2, [sp, #28]
 800bd92:	4621      	mov	r1, r4
 800bd94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd98:	3b30      	subs	r3, #48	; 0x30
 800bd9a:	2b09      	cmp	r3, #9
 800bd9c:	d94d      	bls.n	800be3a <_vfiprintf_r+0x1a6>
 800bd9e:	b1b0      	cbz	r0, 800bdce <_vfiprintf_r+0x13a>
 800bda0:	9207      	str	r2, [sp, #28]
 800bda2:	e014      	b.n	800bdce <_vfiprintf_r+0x13a>
 800bda4:	eba0 0308 	sub.w	r3, r0, r8
 800bda8:	fa09 f303 	lsl.w	r3, r9, r3
 800bdac:	4313      	orrs	r3, r2
 800bdae:	46a2      	mov	sl, r4
 800bdb0:	9304      	str	r3, [sp, #16]
 800bdb2:	e7d2      	b.n	800bd5a <_vfiprintf_r+0xc6>
 800bdb4:	9b03      	ldr	r3, [sp, #12]
 800bdb6:	1d19      	adds	r1, r3, #4
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	9103      	str	r1, [sp, #12]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	bfbb      	ittet	lt
 800bdc0:	425b      	neglt	r3, r3
 800bdc2:	f042 0202 	orrlt.w	r2, r2, #2
 800bdc6:	9307      	strge	r3, [sp, #28]
 800bdc8:	9307      	strlt	r3, [sp, #28]
 800bdca:	bfb8      	it	lt
 800bdcc:	9204      	strlt	r2, [sp, #16]
 800bdce:	7823      	ldrb	r3, [r4, #0]
 800bdd0:	2b2e      	cmp	r3, #46	; 0x2e
 800bdd2:	d10c      	bne.n	800bdee <_vfiprintf_r+0x15a>
 800bdd4:	7863      	ldrb	r3, [r4, #1]
 800bdd6:	2b2a      	cmp	r3, #42	; 0x2a
 800bdd8:	d134      	bne.n	800be44 <_vfiprintf_r+0x1b0>
 800bdda:	9b03      	ldr	r3, [sp, #12]
 800bddc:	3402      	adds	r4, #2
 800bdde:	1d1a      	adds	r2, r3, #4
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	9203      	str	r2, [sp, #12]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	bfb8      	it	lt
 800bde8:	f04f 33ff 	movlt.w	r3, #4294967295
 800bdec:	9305      	str	r3, [sp, #20]
 800bdee:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800beb8 <_vfiprintf_r+0x224>
 800bdf2:	2203      	movs	r2, #3
 800bdf4:	4650      	mov	r0, sl
 800bdf6:	7821      	ldrb	r1, [r4, #0]
 800bdf8:	f7fd fb05 	bl	8009406 <memchr>
 800bdfc:	b138      	cbz	r0, 800be0e <_vfiprintf_r+0x17a>
 800bdfe:	2240      	movs	r2, #64	; 0x40
 800be00:	9b04      	ldr	r3, [sp, #16]
 800be02:	eba0 000a 	sub.w	r0, r0, sl
 800be06:	4082      	lsls	r2, r0
 800be08:	4313      	orrs	r3, r2
 800be0a:	3401      	adds	r4, #1
 800be0c:	9304      	str	r3, [sp, #16]
 800be0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be12:	2206      	movs	r2, #6
 800be14:	4829      	ldr	r0, [pc, #164]	; (800bebc <_vfiprintf_r+0x228>)
 800be16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be1a:	f7fd faf4 	bl	8009406 <memchr>
 800be1e:	2800      	cmp	r0, #0
 800be20:	d03f      	beq.n	800bea2 <_vfiprintf_r+0x20e>
 800be22:	4b27      	ldr	r3, [pc, #156]	; (800bec0 <_vfiprintf_r+0x22c>)
 800be24:	bb1b      	cbnz	r3, 800be6e <_vfiprintf_r+0x1da>
 800be26:	9b03      	ldr	r3, [sp, #12]
 800be28:	3307      	adds	r3, #7
 800be2a:	f023 0307 	bic.w	r3, r3, #7
 800be2e:	3308      	adds	r3, #8
 800be30:	9303      	str	r3, [sp, #12]
 800be32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be34:	443b      	add	r3, r7
 800be36:	9309      	str	r3, [sp, #36]	; 0x24
 800be38:	e768      	b.n	800bd0c <_vfiprintf_r+0x78>
 800be3a:	460c      	mov	r4, r1
 800be3c:	2001      	movs	r0, #1
 800be3e:	fb0c 3202 	mla	r2, ip, r2, r3
 800be42:	e7a6      	b.n	800bd92 <_vfiprintf_r+0xfe>
 800be44:	2300      	movs	r3, #0
 800be46:	f04f 0c0a 	mov.w	ip, #10
 800be4a:	4619      	mov	r1, r3
 800be4c:	3401      	adds	r4, #1
 800be4e:	9305      	str	r3, [sp, #20]
 800be50:	4620      	mov	r0, r4
 800be52:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be56:	3a30      	subs	r2, #48	; 0x30
 800be58:	2a09      	cmp	r2, #9
 800be5a:	d903      	bls.n	800be64 <_vfiprintf_r+0x1d0>
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d0c6      	beq.n	800bdee <_vfiprintf_r+0x15a>
 800be60:	9105      	str	r1, [sp, #20]
 800be62:	e7c4      	b.n	800bdee <_vfiprintf_r+0x15a>
 800be64:	4604      	mov	r4, r0
 800be66:	2301      	movs	r3, #1
 800be68:	fb0c 2101 	mla	r1, ip, r1, r2
 800be6c:	e7f0      	b.n	800be50 <_vfiprintf_r+0x1bc>
 800be6e:	ab03      	add	r3, sp, #12
 800be70:	9300      	str	r3, [sp, #0]
 800be72:	462a      	mov	r2, r5
 800be74:	4630      	mov	r0, r6
 800be76:	4b13      	ldr	r3, [pc, #76]	; (800bec4 <_vfiprintf_r+0x230>)
 800be78:	a904      	add	r1, sp, #16
 800be7a:	f7fc fb3d 	bl	80084f8 <_printf_float>
 800be7e:	4607      	mov	r7, r0
 800be80:	1c78      	adds	r0, r7, #1
 800be82:	d1d6      	bne.n	800be32 <_vfiprintf_r+0x19e>
 800be84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be86:	07d9      	lsls	r1, r3, #31
 800be88:	d405      	bmi.n	800be96 <_vfiprintf_r+0x202>
 800be8a:	89ab      	ldrh	r3, [r5, #12]
 800be8c:	059a      	lsls	r2, r3, #22
 800be8e:	d402      	bmi.n	800be96 <_vfiprintf_r+0x202>
 800be90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be92:	f7fd fab7 	bl	8009404 <__retarget_lock_release_recursive>
 800be96:	89ab      	ldrh	r3, [r5, #12]
 800be98:	065b      	lsls	r3, r3, #25
 800be9a:	f53f af1d 	bmi.w	800bcd8 <_vfiprintf_r+0x44>
 800be9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bea0:	e71c      	b.n	800bcdc <_vfiprintf_r+0x48>
 800bea2:	ab03      	add	r3, sp, #12
 800bea4:	9300      	str	r3, [sp, #0]
 800bea6:	462a      	mov	r2, r5
 800bea8:	4630      	mov	r0, r6
 800beaa:	4b06      	ldr	r3, [pc, #24]	; (800bec4 <_vfiprintf_r+0x230>)
 800beac:	a904      	add	r1, sp, #16
 800beae:	f7fc fdc3 	bl	8008a38 <_printf_i>
 800beb2:	e7e4      	b.n	800be7e <_vfiprintf_r+0x1ea>
 800beb4:	0800cf29 	.word	0x0800cf29
 800beb8:	0800cf2f 	.word	0x0800cf2f
 800bebc:	0800cf33 	.word	0x0800cf33
 800bec0:	080084f9 	.word	0x080084f9
 800bec4:	0800bc6f 	.word	0x0800bc6f

0800bec8 <__sflush_r>:
 800bec8:	898a      	ldrh	r2, [r1, #12]
 800beca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800becc:	4605      	mov	r5, r0
 800bece:	0710      	lsls	r0, r2, #28
 800bed0:	460c      	mov	r4, r1
 800bed2:	d457      	bmi.n	800bf84 <__sflush_r+0xbc>
 800bed4:	684b      	ldr	r3, [r1, #4]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	dc04      	bgt.n	800bee4 <__sflush_r+0x1c>
 800beda:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bedc:	2b00      	cmp	r3, #0
 800bede:	dc01      	bgt.n	800bee4 <__sflush_r+0x1c>
 800bee0:	2000      	movs	r0, #0
 800bee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bee4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bee6:	2e00      	cmp	r6, #0
 800bee8:	d0fa      	beq.n	800bee0 <__sflush_r+0x18>
 800beea:	2300      	movs	r3, #0
 800beec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bef0:	682f      	ldr	r7, [r5, #0]
 800bef2:	6a21      	ldr	r1, [r4, #32]
 800bef4:	602b      	str	r3, [r5, #0]
 800bef6:	d032      	beq.n	800bf5e <__sflush_r+0x96>
 800bef8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800befa:	89a3      	ldrh	r3, [r4, #12]
 800befc:	075a      	lsls	r2, r3, #29
 800befe:	d505      	bpl.n	800bf0c <__sflush_r+0x44>
 800bf00:	6863      	ldr	r3, [r4, #4]
 800bf02:	1ac0      	subs	r0, r0, r3
 800bf04:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf06:	b10b      	cbz	r3, 800bf0c <__sflush_r+0x44>
 800bf08:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bf0a:	1ac0      	subs	r0, r0, r3
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	4602      	mov	r2, r0
 800bf10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf12:	4628      	mov	r0, r5
 800bf14:	6a21      	ldr	r1, [r4, #32]
 800bf16:	47b0      	blx	r6
 800bf18:	1c43      	adds	r3, r0, #1
 800bf1a:	89a3      	ldrh	r3, [r4, #12]
 800bf1c:	d106      	bne.n	800bf2c <__sflush_r+0x64>
 800bf1e:	6829      	ldr	r1, [r5, #0]
 800bf20:	291d      	cmp	r1, #29
 800bf22:	d82b      	bhi.n	800bf7c <__sflush_r+0xb4>
 800bf24:	4a28      	ldr	r2, [pc, #160]	; (800bfc8 <__sflush_r+0x100>)
 800bf26:	410a      	asrs	r2, r1
 800bf28:	07d6      	lsls	r6, r2, #31
 800bf2a:	d427      	bmi.n	800bf7c <__sflush_r+0xb4>
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	6062      	str	r2, [r4, #4]
 800bf30:	6922      	ldr	r2, [r4, #16]
 800bf32:	04d9      	lsls	r1, r3, #19
 800bf34:	6022      	str	r2, [r4, #0]
 800bf36:	d504      	bpl.n	800bf42 <__sflush_r+0x7a>
 800bf38:	1c42      	adds	r2, r0, #1
 800bf3a:	d101      	bne.n	800bf40 <__sflush_r+0x78>
 800bf3c:	682b      	ldr	r3, [r5, #0]
 800bf3e:	b903      	cbnz	r3, 800bf42 <__sflush_r+0x7a>
 800bf40:	6560      	str	r0, [r4, #84]	; 0x54
 800bf42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf44:	602f      	str	r7, [r5, #0]
 800bf46:	2900      	cmp	r1, #0
 800bf48:	d0ca      	beq.n	800bee0 <__sflush_r+0x18>
 800bf4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf4e:	4299      	cmp	r1, r3
 800bf50:	d002      	beq.n	800bf58 <__sflush_r+0x90>
 800bf52:	4628      	mov	r0, r5
 800bf54:	f7fe f8e8 	bl	800a128 <_free_r>
 800bf58:	2000      	movs	r0, #0
 800bf5a:	6360      	str	r0, [r4, #52]	; 0x34
 800bf5c:	e7c1      	b.n	800bee2 <__sflush_r+0x1a>
 800bf5e:	2301      	movs	r3, #1
 800bf60:	4628      	mov	r0, r5
 800bf62:	47b0      	blx	r6
 800bf64:	1c41      	adds	r1, r0, #1
 800bf66:	d1c8      	bne.n	800befa <__sflush_r+0x32>
 800bf68:	682b      	ldr	r3, [r5, #0]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d0c5      	beq.n	800befa <__sflush_r+0x32>
 800bf6e:	2b1d      	cmp	r3, #29
 800bf70:	d001      	beq.n	800bf76 <__sflush_r+0xae>
 800bf72:	2b16      	cmp	r3, #22
 800bf74:	d101      	bne.n	800bf7a <__sflush_r+0xb2>
 800bf76:	602f      	str	r7, [r5, #0]
 800bf78:	e7b2      	b.n	800bee0 <__sflush_r+0x18>
 800bf7a:	89a3      	ldrh	r3, [r4, #12]
 800bf7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf80:	81a3      	strh	r3, [r4, #12]
 800bf82:	e7ae      	b.n	800bee2 <__sflush_r+0x1a>
 800bf84:	690f      	ldr	r7, [r1, #16]
 800bf86:	2f00      	cmp	r7, #0
 800bf88:	d0aa      	beq.n	800bee0 <__sflush_r+0x18>
 800bf8a:	0793      	lsls	r3, r2, #30
 800bf8c:	bf18      	it	ne
 800bf8e:	2300      	movne	r3, #0
 800bf90:	680e      	ldr	r6, [r1, #0]
 800bf92:	bf08      	it	eq
 800bf94:	694b      	ldreq	r3, [r1, #20]
 800bf96:	1bf6      	subs	r6, r6, r7
 800bf98:	600f      	str	r7, [r1, #0]
 800bf9a:	608b      	str	r3, [r1, #8]
 800bf9c:	2e00      	cmp	r6, #0
 800bf9e:	dd9f      	ble.n	800bee0 <__sflush_r+0x18>
 800bfa0:	4633      	mov	r3, r6
 800bfa2:	463a      	mov	r2, r7
 800bfa4:	4628      	mov	r0, r5
 800bfa6:	6a21      	ldr	r1, [r4, #32]
 800bfa8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800bfac:	47e0      	blx	ip
 800bfae:	2800      	cmp	r0, #0
 800bfb0:	dc06      	bgt.n	800bfc0 <__sflush_r+0xf8>
 800bfb2:	89a3      	ldrh	r3, [r4, #12]
 800bfb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfbc:	81a3      	strh	r3, [r4, #12]
 800bfbe:	e790      	b.n	800bee2 <__sflush_r+0x1a>
 800bfc0:	4407      	add	r7, r0
 800bfc2:	1a36      	subs	r6, r6, r0
 800bfc4:	e7ea      	b.n	800bf9c <__sflush_r+0xd4>
 800bfc6:	bf00      	nop
 800bfc8:	dfbffffe 	.word	0xdfbffffe

0800bfcc <_fflush_r>:
 800bfcc:	b538      	push	{r3, r4, r5, lr}
 800bfce:	690b      	ldr	r3, [r1, #16]
 800bfd0:	4605      	mov	r5, r0
 800bfd2:	460c      	mov	r4, r1
 800bfd4:	b913      	cbnz	r3, 800bfdc <_fflush_r+0x10>
 800bfd6:	2500      	movs	r5, #0
 800bfd8:	4628      	mov	r0, r5
 800bfda:	bd38      	pop	{r3, r4, r5, pc}
 800bfdc:	b118      	cbz	r0, 800bfe6 <_fflush_r+0x1a>
 800bfde:	6a03      	ldr	r3, [r0, #32]
 800bfe0:	b90b      	cbnz	r3, 800bfe6 <_fflush_r+0x1a>
 800bfe2:	f7fd f8e5 	bl	80091b0 <__sinit>
 800bfe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d0f3      	beq.n	800bfd6 <_fflush_r+0xa>
 800bfee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bff0:	07d0      	lsls	r0, r2, #31
 800bff2:	d404      	bmi.n	800bffe <_fflush_r+0x32>
 800bff4:	0599      	lsls	r1, r3, #22
 800bff6:	d402      	bmi.n	800bffe <_fflush_r+0x32>
 800bff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bffa:	f7fd fa02 	bl	8009402 <__retarget_lock_acquire_recursive>
 800bffe:	4628      	mov	r0, r5
 800c000:	4621      	mov	r1, r4
 800c002:	f7ff ff61 	bl	800bec8 <__sflush_r>
 800c006:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c008:	4605      	mov	r5, r0
 800c00a:	07da      	lsls	r2, r3, #31
 800c00c:	d4e4      	bmi.n	800bfd8 <_fflush_r+0xc>
 800c00e:	89a3      	ldrh	r3, [r4, #12]
 800c010:	059b      	lsls	r3, r3, #22
 800c012:	d4e1      	bmi.n	800bfd8 <_fflush_r+0xc>
 800c014:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c016:	f7fd f9f5 	bl	8009404 <__retarget_lock_release_recursive>
 800c01a:	e7dd      	b.n	800bfd8 <_fflush_r+0xc>

0800c01c <__swbuf_r>:
 800c01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c01e:	460e      	mov	r6, r1
 800c020:	4614      	mov	r4, r2
 800c022:	4605      	mov	r5, r0
 800c024:	b118      	cbz	r0, 800c02e <__swbuf_r+0x12>
 800c026:	6a03      	ldr	r3, [r0, #32]
 800c028:	b90b      	cbnz	r3, 800c02e <__swbuf_r+0x12>
 800c02a:	f7fd f8c1 	bl	80091b0 <__sinit>
 800c02e:	69a3      	ldr	r3, [r4, #24]
 800c030:	60a3      	str	r3, [r4, #8]
 800c032:	89a3      	ldrh	r3, [r4, #12]
 800c034:	071a      	lsls	r2, r3, #28
 800c036:	d525      	bpl.n	800c084 <__swbuf_r+0x68>
 800c038:	6923      	ldr	r3, [r4, #16]
 800c03a:	b31b      	cbz	r3, 800c084 <__swbuf_r+0x68>
 800c03c:	6823      	ldr	r3, [r4, #0]
 800c03e:	6922      	ldr	r2, [r4, #16]
 800c040:	b2f6      	uxtb	r6, r6
 800c042:	1a98      	subs	r0, r3, r2
 800c044:	6963      	ldr	r3, [r4, #20]
 800c046:	4637      	mov	r7, r6
 800c048:	4283      	cmp	r3, r0
 800c04a:	dc04      	bgt.n	800c056 <__swbuf_r+0x3a>
 800c04c:	4621      	mov	r1, r4
 800c04e:	4628      	mov	r0, r5
 800c050:	f7ff ffbc 	bl	800bfcc <_fflush_r>
 800c054:	b9e0      	cbnz	r0, 800c090 <__swbuf_r+0x74>
 800c056:	68a3      	ldr	r3, [r4, #8]
 800c058:	3b01      	subs	r3, #1
 800c05a:	60a3      	str	r3, [r4, #8]
 800c05c:	6823      	ldr	r3, [r4, #0]
 800c05e:	1c5a      	adds	r2, r3, #1
 800c060:	6022      	str	r2, [r4, #0]
 800c062:	701e      	strb	r6, [r3, #0]
 800c064:	6962      	ldr	r2, [r4, #20]
 800c066:	1c43      	adds	r3, r0, #1
 800c068:	429a      	cmp	r2, r3
 800c06a:	d004      	beq.n	800c076 <__swbuf_r+0x5a>
 800c06c:	89a3      	ldrh	r3, [r4, #12]
 800c06e:	07db      	lsls	r3, r3, #31
 800c070:	d506      	bpl.n	800c080 <__swbuf_r+0x64>
 800c072:	2e0a      	cmp	r6, #10
 800c074:	d104      	bne.n	800c080 <__swbuf_r+0x64>
 800c076:	4621      	mov	r1, r4
 800c078:	4628      	mov	r0, r5
 800c07a:	f7ff ffa7 	bl	800bfcc <_fflush_r>
 800c07e:	b938      	cbnz	r0, 800c090 <__swbuf_r+0x74>
 800c080:	4638      	mov	r0, r7
 800c082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c084:	4621      	mov	r1, r4
 800c086:	4628      	mov	r0, r5
 800c088:	f000 f806 	bl	800c098 <__swsetup_r>
 800c08c:	2800      	cmp	r0, #0
 800c08e:	d0d5      	beq.n	800c03c <__swbuf_r+0x20>
 800c090:	f04f 37ff 	mov.w	r7, #4294967295
 800c094:	e7f4      	b.n	800c080 <__swbuf_r+0x64>
	...

0800c098 <__swsetup_r>:
 800c098:	b538      	push	{r3, r4, r5, lr}
 800c09a:	4b2a      	ldr	r3, [pc, #168]	; (800c144 <__swsetup_r+0xac>)
 800c09c:	4605      	mov	r5, r0
 800c09e:	6818      	ldr	r0, [r3, #0]
 800c0a0:	460c      	mov	r4, r1
 800c0a2:	b118      	cbz	r0, 800c0ac <__swsetup_r+0x14>
 800c0a4:	6a03      	ldr	r3, [r0, #32]
 800c0a6:	b90b      	cbnz	r3, 800c0ac <__swsetup_r+0x14>
 800c0a8:	f7fd f882 	bl	80091b0 <__sinit>
 800c0ac:	89a3      	ldrh	r3, [r4, #12]
 800c0ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c0b2:	0718      	lsls	r0, r3, #28
 800c0b4:	d422      	bmi.n	800c0fc <__swsetup_r+0x64>
 800c0b6:	06d9      	lsls	r1, r3, #27
 800c0b8:	d407      	bmi.n	800c0ca <__swsetup_r+0x32>
 800c0ba:	2309      	movs	r3, #9
 800c0bc:	602b      	str	r3, [r5, #0]
 800c0be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c0c2:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c6:	81a3      	strh	r3, [r4, #12]
 800c0c8:	e034      	b.n	800c134 <__swsetup_r+0x9c>
 800c0ca:	0758      	lsls	r0, r3, #29
 800c0cc:	d512      	bpl.n	800c0f4 <__swsetup_r+0x5c>
 800c0ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c0d0:	b141      	cbz	r1, 800c0e4 <__swsetup_r+0x4c>
 800c0d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c0d6:	4299      	cmp	r1, r3
 800c0d8:	d002      	beq.n	800c0e0 <__swsetup_r+0x48>
 800c0da:	4628      	mov	r0, r5
 800c0dc:	f7fe f824 	bl	800a128 <_free_r>
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	6363      	str	r3, [r4, #52]	; 0x34
 800c0e4:	89a3      	ldrh	r3, [r4, #12]
 800c0e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c0ea:	81a3      	strh	r3, [r4, #12]
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	6063      	str	r3, [r4, #4]
 800c0f0:	6923      	ldr	r3, [r4, #16]
 800c0f2:	6023      	str	r3, [r4, #0]
 800c0f4:	89a3      	ldrh	r3, [r4, #12]
 800c0f6:	f043 0308 	orr.w	r3, r3, #8
 800c0fa:	81a3      	strh	r3, [r4, #12]
 800c0fc:	6923      	ldr	r3, [r4, #16]
 800c0fe:	b94b      	cbnz	r3, 800c114 <__swsetup_r+0x7c>
 800c100:	89a3      	ldrh	r3, [r4, #12]
 800c102:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c10a:	d003      	beq.n	800c114 <__swsetup_r+0x7c>
 800c10c:	4621      	mov	r1, r4
 800c10e:	4628      	mov	r0, r5
 800c110:	f000 fc6d 	bl	800c9ee <__smakebuf_r>
 800c114:	89a0      	ldrh	r0, [r4, #12]
 800c116:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c11a:	f010 0301 	ands.w	r3, r0, #1
 800c11e:	d00a      	beq.n	800c136 <__swsetup_r+0x9e>
 800c120:	2300      	movs	r3, #0
 800c122:	60a3      	str	r3, [r4, #8]
 800c124:	6963      	ldr	r3, [r4, #20]
 800c126:	425b      	negs	r3, r3
 800c128:	61a3      	str	r3, [r4, #24]
 800c12a:	6923      	ldr	r3, [r4, #16]
 800c12c:	b943      	cbnz	r3, 800c140 <__swsetup_r+0xa8>
 800c12e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c132:	d1c4      	bne.n	800c0be <__swsetup_r+0x26>
 800c134:	bd38      	pop	{r3, r4, r5, pc}
 800c136:	0781      	lsls	r1, r0, #30
 800c138:	bf58      	it	pl
 800c13a:	6963      	ldrpl	r3, [r4, #20]
 800c13c:	60a3      	str	r3, [r4, #8]
 800c13e:	e7f4      	b.n	800c12a <__swsetup_r+0x92>
 800c140:	2000      	movs	r0, #0
 800c142:	e7f7      	b.n	800c134 <__swsetup_r+0x9c>
 800c144:	200000c8 	.word	0x200000c8

0800c148 <memmove>:
 800c148:	4288      	cmp	r0, r1
 800c14a:	b510      	push	{r4, lr}
 800c14c:	eb01 0402 	add.w	r4, r1, r2
 800c150:	d902      	bls.n	800c158 <memmove+0x10>
 800c152:	4284      	cmp	r4, r0
 800c154:	4623      	mov	r3, r4
 800c156:	d807      	bhi.n	800c168 <memmove+0x20>
 800c158:	1e43      	subs	r3, r0, #1
 800c15a:	42a1      	cmp	r1, r4
 800c15c:	d008      	beq.n	800c170 <memmove+0x28>
 800c15e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c162:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c166:	e7f8      	b.n	800c15a <memmove+0x12>
 800c168:	4601      	mov	r1, r0
 800c16a:	4402      	add	r2, r0
 800c16c:	428a      	cmp	r2, r1
 800c16e:	d100      	bne.n	800c172 <memmove+0x2a>
 800c170:	bd10      	pop	{r4, pc}
 800c172:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c176:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c17a:	e7f7      	b.n	800c16c <memmove+0x24>

0800c17c <strncmp>:
 800c17c:	b510      	push	{r4, lr}
 800c17e:	b16a      	cbz	r2, 800c19c <strncmp+0x20>
 800c180:	3901      	subs	r1, #1
 800c182:	1884      	adds	r4, r0, r2
 800c184:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c188:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d103      	bne.n	800c198 <strncmp+0x1c>
 800c190:	42a0      	cmp	r0, r4
 800c192:	d001      	beq.n	800c198 <strncmp+0x1c>
 800c194:	2a00      	cmp	r2, #0
 800c196:	d1f5      	bne.n	800c184 <strncmp+0x8>
 800c198:	1ad0      	subs	r0, r2, r3
 800c19a:	bd10      	pop	{r4, pc}
 800c19c:	4610      	mov	r0, r2
 800c19e:	e7fc      	b.n	800c19a <strncmp+0x1e>

0800c1a0 <_sbrk_r>:
 800c1a0:	b538      	push	{r3, r4, r5, lr}
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	4d05      	ldr	r5, [pc, #20]	; (800c1bc <_sbrk_r+0x1c>)
 800c1a6:	4604      	mov	r4, r0
 800c1a8:	4608      	mov	r0, r1
 800c1aa:	602b      	str	r3, [r5, #0]
 800c1ac:	f7f7 fa58 	bl	8003660 <_sbrk>
 800c1b0:	1c43      	adds	r3, r0, #1
 800c1b2:	d102      	bne.n	800c1ba <_sbrk_r+0x1a>
 800c1b4:	682b      	ldr	r3, [r5, #0]
 800c1b6:	b103      	cbz	r3, 800c1ba <_sbrk_r+0x1a>
 800c1b8:	6023      	str	r3, [r4, #0]
 800c1ba:	bd38      	pop	{r3, r4, r5, pc}
 800c1bc:	20000d2c 	.word	0x20000d2c

0800c1c0 <nan>:
 800c1c0:	2000      	movs	r0, #0
 800c1c2:	4901      	ldr	r1, [pc, #4]	; (800c1c8 <nan+0x8>)
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop
 800c1c8:	7ff80000 	.word	0x7ff80000

0800c1cc <__assert_func>:
 800c1cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1ce:	4614      	mov	r4, r2
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	4b09      	ldr	r3, [pc, #36]	; (800c1f8 <__assert_func+0x2c>)
 800c1d4:	4605      	mov	r5, r0
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	68d8      	ldr	r0, [r3, #12]
 800c1da:	b14c      	cbz	r4, 800c1f0 <__assert_func+0x24>
 800c1dc:	4b07      	ldr	r3, [pc, #28]	; (800c1fc <__assert_func+0x30>)
 800c1de:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c1e2:	9100      	str	r1, [sp, #0]
 800c1e4:	462b      	mov	r3, r5
 800c1e6:	4906      	ldr	r1, [pc, #24]	; (800c200 <__assert_func+0x34>)
 800c1e8:	f000 fbca 	bl	800c980 <fiprintf>
 800c1ec:	f000 fc5e 	bl	800caac <abort>
 800c1f0:	4b04      	ldr	r3, [pc, #16]	; (800c204 <__assert_func+0x38>)
 800c1f2:	461c      	mov	r4, r3
 800c1f4:	e7f3      	b.n	800c1de <__assert_func+0x12>
 800c1f6:	bf00      	nop
 800c1f8:	200000c8 	.word	0x200000c8
 800c1fc:	0800cf42 	.word	0x0800cf42
 800c200:	0800cf4f 	.word	0x0800cf4f
 800c204:	0800cf7d 	.word	0x0800cf7d

0800c208 <_calloc_r>:
 800c208:	b570      	push	{r4, r5, r6, lr}
 800c20a:	fba1 5402 	umull	r5, r4, r1, r2
 800c20e:	b934      	cbnz	r4, 800c21e <_calloc_r+0x16>
 800c210:	4629      	mov	r1, r5
 800c212:	f7fd fff9 	bl	800a208 <_malloc_r>
 800c216:	4606      	mov	r6, r0
 800c218:	b928      	cbnz	r0, 800c226 <_calloc_r+0x1e>
 800c21a:	4630      	mov	r0, r6
 800c21c:	bd70      	pop	{r4, r5, r6, pc}
 800c21e:	220c      	movs	r2, #12
 800c220:	2600      	movs	r6, #0
 800c222:	6002      	str	r2, [r0, #0]
 800c224:	e7f9      	b.n	800c21a <_calloc_r+0x12>
 800c226:	462a      	mov	r2, r5
 800c228:	4621      	mov	r1, r4
 800c22a:	f7fd f86c 	bl	8009306 <memset>
 800c22e:	e7f4      	b.n	800c21a <_calloc_r+0x12>

0800c230 <rshift>:
 800c230:	6903      	ldr	r3, [r0, #16]
 800c232:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c236:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c23a:	f100 0414 	add.w	r4, r0, #20
 800c23e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c242:	dd46      	ble.n	800c2d2 <rshift+0xa2>
 800c244:	f011 011f 	ands.w	r1, r1, #31
 800c248:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c24c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c250:	d10c      	bne.n	800c26c <rshift+0x3c>
 800c252:	4629      	mov	r1, r5
 800c254:	f100 0710 	add.w	r7, r0, #16
 800c258:	42b1      	cmp	r1, r6
 800c25a:	d335      	bcc.n	800c2c8 <rshift+0x98>
 800c25c:	1a9b      	subs	r3, r3, r2
 800c25e:	009b      	lsls	r3, r3, #2
 800c260:	1eea      	subs	r2, r5, #3
 800c262:	4296      	cmp	r6, r2
 800c264:	bf38      	it	cc
 800c266:	2300      	movcc	r3, #0
 800c268:	4423      	add	r3, r4
 800c26a:	e015      	b.n	800c298 <rshift+0x68>
 800c26c:	46a1      	mov	r9, r4
 800c26e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c272:	f1c1 0820 	rsb	r8, r1, #32
 800c276:	40cf      	lsrs	r7, r1
 800c278:	f105 0e04 	add.w	lr, r5, #4
 800c27c:	4576      	cmp	r6, lr
 800c27e:	46f4      	mov	ip, lr
 800c280:	d816      	bhi.n	800c2b0 <rshift+0x80>
 800c282:	1a9a      	subs	r2, r3, r2
 800c284:	0092      	lsls	r2, r2, #2
 800c286:	3a04      	subs	r2, #4
 800c288:	3501      	adds	r5, #1
 800c28a:	42ae      	cmp	r6, r5
 800c28c:	bf38      	it	cc
 800c28e:	2200      	movcc	r2, #0
 800c290:	18a3      	adds	r3, r4, r2
 800c292:	50a7      	str	r7, [r4, r2]
 800c294:	b107      	cbz	r7, 800c298 <rshift+0x68>
 800c296:	3304      	adds	r3, #4
 800c298:	42a3      	cmp	r3, r4
 800c29a:	eba3 0204 	sub.w	r2, r3, r4
 800c29e:	bf08      	it	eq
 800c2a0:	2300      	moveq	r3, #0
 800c2a2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c2a6:	6102      	str	r2, [r0, #16]
 800c2a8:	bf08      	it	eq
 800c2aa:	6143      	streq	r3, [r0, #20]
 800c2ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c2b0:	f8dc c000 	ldr.w	ip, [ip]
 800c2b4:	fa0c fc08 	lsl.w	ip, ip, r8
 800c2b8:	ea4c 0707 	orr.w	r7, ip, r7
 800c2bc:	f849 7b04 	str.w	r7, [r9], #4
 800c2c0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2c4:	40cf      	lsrs	r7, r1
 800c2c6:	e7d9      	b.n	800c27c <rshift+0x4c>
 800c2c8:	f851 cb04 	ldr.w	ip, [r1], #4
 800c2cc:	f847 cf04 	str.w	ip, [r7, #4]!
 800c2d0:	e7c2      	b.n	800c258 <rshift+0x28>
 800c2d2:	4623      	mov	r3, r4
 800c2d4:	e7e0      	b.n	800c298 <rshift+0x68>

0800c2d6 <__hexdig_fun>:
 800c2d6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c2da:	2b09      	cmp	r3, #9
 800c2dc:	d802      	bhi.n	800c2e4 <__hexdig_fun+0xe>
 800c2de:	3820      	subs	r0, #32
 800c2e0:	b2c0      	uxtb	r0, r0
 800c2e2:	4770      	bx	lr
 800c2e4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c2e8:	2b05      	cmp	r3, #5
 800c2ea:	d801      	bhi.n	800c2f0 <__hexdig_fun+0x1a>
 800c2ec:	3847      	subs	r0, #71	; 0x47
 800c2ee:	e7f7      	b.n	800c2e0 <__hexdig_fun+0xa>
 800c2f0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c2f4:	2b05      	cmp	r3, #5
 800c2f6:	d801      	bhi.n	800c2fc <__hexdig_fun+0x26>
 800c2f8:	3827      	subs	r0, #39	; 0x27
 800c2fa:	e7f1      	b.n	800c2e0 <__hexdig_fun+0xa>
 800c2fc:	2000      	movs	r0, #0
 800c2fe:	4770      	bx	lr

0800c300 <__gethex>:
 800c300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c304:	4681      	mov	r9, r0
 800c306:	468a      	mov	sl, r1
 800c308:	4617      	mov	r7, r2
 800c30a:	680a      	ldr	r2, [r1, #0]
 800c30c:	b085      	sub	sp, #20
 800c30e:	f102 0b02 	add.w	fp, r2, #2
 800c312:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c316:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c31a:	9302      	str	r3, [sp, #8]
 800c31c:	32fe      	adds	r2, #254	; 0xfe
 800c31e:	eb02 030b 	add.w	r3, r2, fp
 800c322:	46d8      	mov	r8, fp
 800c324:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800c328:	9301      	str	r3, [sp, #4]
 800c32a:	2830      	cmp	r0, #48	; 0x30
 800c32c:	d0f7      	beq.n	800c31e <__gethex+0x1e>
 800c32e:	f7ff ffd2 	bl	800c2d6 <__hexdig_fun>
 800c332:	4604      	mov	r4, r0
 800c334:	2800      	cmp	r0, #0
 800c336:	d138      	bne.n	800c3aa <__gethex+0xaa>
 800c338:	2201      	movs	r2, #1
 800c33a:	4640      	mov	r0, r8
 800c33c:	49a7      	ldr	r1, [pc, #668]	; (800c5dc <__gethex+0x2dc>)
 800c33e:	f7ff ff1d 	bl	800c17c <strncmp>
 800c342:	4606      	mov	r6, r0
 800c344:	2800      	cmp	r0, #0
 800c346:	d169      	bne.n	800c41c <__gethex+0x11c>
 800c348:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c34c:	465d      	mov	r5, fp
 800c34e:	f7ff ffc2 	bl	800c2d6 <__hexdig_fun>
 800c352:	2800      	cmp	r0, #0
 800c354:	d064      	beq.n	800c420 <__gethex+0x120>
 800c356:	465a      	mov	r2, fp
 800c358:	7810      	ldrb	r0, [r2, #0]
 800c35a:	4690      	mov	r8, r2
 800c35c:	2830      	cmp	r0, #48	; 0x30
 800c35e:	f102 0201 	add.w	r2, r2, #1
 800c362:	d0f9      	beq.n	800c358 <__gethex+0x58>
 800c364:	f7ff ffb7 	bl	800c2d6 <__hexdig_fun>
 800c368:	2301      	movs	r3, #1
 800c36a:	fab0 f480 	clz	r4, r0
 800c36e:	465e      	mov	r6, fp
 800c370:	0964      	lsrs	r4, r4, #5
 800c372:	9301      	str	r3, [sp, #4]
 800c374:	4642      	mov	r2, r8
 800c376:	4615      	mov	r5, r2
 800c378:	7828      	ldrb	r0, [r5, #0]
 800c37a:	3201      	adds	r2, #1
 800c37c:	f7ff ffab 	bl	800c2d6 <__hexdig_fun>
 800c380:	2800      	cmp	r0, #0
 800c382:	d1f8      	bne.n	800c376 <__gethex+0x76>
 800c384:	2201      	movs	r2, #1
 800c386:	4628      	mov	r0, r5
 800c388:	4994      	ldr	r1, [pc, #592]	; (800c5dc <__gethex+0x2dc>)
 800c38a:	f7ff fef7 	bl	800c17c <strncmp>
 800c38e:	b978      	cbnz	r0, 800c3b0 <__gethex+0xb0>
 800c390:	b946      	cbnz	r6, 800c3a4 <__gethex+0xa4>
 800c392:	1c6e      	adds	r6, r5, #1
 800c394:	4632      	mov	r2, r6
 800c396:	4615      	mov	r5, r2
 800c398:	7828      	ldrb	r0, [r5, #0]
 800c39a:	3201      	adds	r2, #1
 800c39c:	f7ff ff9b 	bl	800c2d6 <__hexdig_fun>
 800c3a0:	2800      	cmp	r0, #0
 800c3a2:	d1f8      	bne.n	800c396 <__gethex+0x96>
 800c3a4:	1b73      	subs	r3, r6, r5
 800c3a6:	009e      	lsls	r6, r3, #2
 800c3a8:	e004      	b.n	800c3b4 <__gethex+0xb4>
 800c3aa:	2400      	movs	r4, #0
 800c3ac:	4626      	mov	r6, r4
 800c3ae:	e7e1      	b.n	800c374 <__gethex+0x74>
 800c3b0:	2e00      	cmp	r6, #0
 800c3b2:	d1f7      	bne.n	800c3a4 <__gethex+0xa4>
 800c3b4:	782b      	ldrb	r3, [r5, #0]
 800c3b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c3ba:	2b50      	cmp	r3, #80	; 0x50
 800c3bc:	d13d      	bne.n	800c43a <__gethex+0x13a>
 800c3be:	786b      	ldrb	r3, [r5, #1]
 800c3c0:	2b2b      	cmp	r3, #43	; 0x2b
 800c3c2:	d02f      	beq.n	800c424 <__gethex+0x124>
 800c3c4:	2b2d      	cmp	r3, #45	; 0x2d
 800c3c6:	d031      	beq.n	800c42c <__gethex+0x12c>
 800c3c8:	f04f 0b00 	mov.w	fp, #0
 800c3cc:	1c69      	adds	r1, r5, #1
 800c3ce:	7808      	ldrb	r0, [r1, #0]
 800c3d0:	f7ff ff81 	bl	800c2d6 <__hexdig_fun>
 800c3d4:	1e42      	subs	r2, r0, #1
 800c3d6:	b2d2      	uxtb	r2, r2
 800c3d8:	2a18      	cmp	r2, #24
 800c3da:	d82e      	bhi.n	800c43a <__gethex+0x13a>
 800c3dc:	f1a0 0210 	sub.w	r2, r0, #16
 800c3e0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c3e4:	f7ff ff77 	bl	800c2d6 <__hexdig_fun>
 800c3e8:	f100 3cff 	add.w	ip, r0, #4294967295
 800c3ec:	fa5f fc8c 	uxtb.w	ip, ip
 800c3f0:	f1bc 0f18 	cmp.w	ip, #24
 800c3f4:	d91d      	bls.n	800c432 <__gethex+0x132>
 800c3f6:	f1bb 0f00 	cmp.w	fp, #0
 800c3fa:	d000      	beq.n	800c3fe <__gethex+0xfe>
 800c3fc:	4252      	negs	r2, r2
 800c3fe:	4416      	add	r6, r2
 800c400:	f8ca 1000 	str.w	r1, [sl]
 800c404:	b1dc      	cbz	r4, 800c43e <__gethex+0x13e>
 800c406:	9b01      	ldr	r3, [sp, #4]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	bf14      	ite	ne
 800c40c:	f04f 0800 	movne.w	r8, #0
 800c410:	f04f 0806 	moveq.w	r8, #6
 800c414:	4640      	mov	r0, r8
 800c416:	b005      	add	sp, #20
 800c418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c41c:	4645      	mov	r5, r8
 800c41e:	4626      	mov	r6, r4
 800c420:	2401      	movs	r4, #1
 800c422:	e7c7      	b.n	800c3b4 <__gethex+0xb4>
 800c424:	f04f 0b00 	mov.w	fp, #0
 800c428:	1ca9      	adds	r1, r5, #2
 800c42a:	e7d0      	b.n	800c3ce <__gethex+0xce>
 800c42c:	f04f 0b01 	mov.w	fp, #1
 800c430:	e7fa      	b.n	800c428 <__gethex+0x128>
 800c432:	230a      	movs	r3, #10
 800c434:	fb03 0002 	mla	r0, r3, r2, r0
 800c438:	e7d0      	b.n	800c3dc <__gethex+0xdc>
 800c43a:	4629      	mov	r1, r5
 800c43c:	e7e0      	b.n	800c400 <__gethex+0x100>
 800c43e:	4621      	mov	r1, r4
 800c440:	eba5 0308 	sub.w	r3, r5, r8
 800c444:	3b01      	subs	r3, #1
 800c446:	2b07      	cmp	r3, #7
 800c448:	dc0a      	bgt.n	800c460 <__gethex+0x160>
 800c44a:	4648      	mov	r0, r9
 800c44c:	f7fd ff68 	bl	800a320 <_Balloc>
 800c450:	4604      	mov	r4, r0
 800c452:	b940      	cbnz	r0, 800c466 <__gethex+0x166>
 800c454:	4602      	mov	r2, r0
 800c456:	21e4      	movs	r1, #228	; 0xe4
 800c458:	4b61      	ldr	r3, [pc, #388]	; (800c5e0 <__gethex+0x2e0>)
 800c45a:	4862      	ldr	r0, [pc, #392]	; (800c5e4 <__gethex+0x2e4>)
 800c45c:	f7ff feb6 	bl	800c1cc <__assert_func>
 800c460:	3101      	adds	r1, #1
 800c462:	105b      	asrs	r3, r3, #1
 800c464:	e7ef      	b.n	800c446 <__gethex+0x146>
 800c466:	2300      	movs	r3, #0
 800c468:	469b      	mov	fp, r3
 800c46a:	f100 0a14 	add.w	sl, r0, #20
 800c46e:	f8cd a004 	str.w	sl, [sp, #4]
 800c472:	45a8      	cmp	r8, r5
 800c474:	d344      	bcc.n	800c500 <__gethex+0x200>
 800c476:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c47a:	4658      	mov	r0, fp
 800c47c:	f848 bb04 	str.w	fp, [r8], #4
 800c480:	eba8 080a 	sub.w	r8, r8, sl
 800c484:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800c488:	6122      	str	r2, [r4, #16]
 800c48a:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800c48e:	f7fe f839 	bl	800a504 <__hi0bits>
 800c492:	683d      	ldr	r5, [r7, #0]
 800c494:	eba8 0800 	sub.w	r8, r8, r0
 800c498:	45a8      	cmp	r8, r5
 800c49a:	dd59      	ble.n	800c550 <__gethex+0x250>
 800c49c:	eba8 0805 	sub.w	r8, r8, r5
 800c4a0:	4641      	mov	r1, r8
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	f7fe fbb7 	bl	800ac16 <__any_on>
 800c4a8:	4683      	mov	fp, r0
 800c4aa:	b1b8      	cbz	r0, 800c4dc <__gethex+0x1dc>
 800c4ac:	f04f 0b01 	mov.w	fp, #1
 800c4b0:	f108 33ff 	add.w	r3, r8, #4294967295
 800c4b4:	1159      	asrs	r1, r3, #5
 800c4b6:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c4ba:	f003 021f 	and.w	r2, r3, #31
 800c4be:	fa0b f202 	lsl.w	r2, fp, r2
 800c4c2:	420a      	tst	r2, r1
 800c4c4:	d00a      	beq.n	800c4dc <__gethex+0x1dc>
 800c4c6:	455b      	cmp	r3, fp
 800c4c8:	dd06      	ble.n	800c4d8 <__gethex+0x1d8>
 800c4ca:	4620      	mov	r0, r4
 800c4cc:	f1a8 0102 	sub.w	r1, r8, #2
 800c4d0:	f7fe fba1 	bl	800ac16 <__any_on>
 800c4d4:	2800      	cmp	r0, #0
 800c4d6:	d138      	bne.n	800c54a <__gethex+0x24a>
 800c4d8:	f04f 0b02 	mov.w	fp, #2
 800c4dc:	4641      	mov	r1, r8
 800c4de:	4620      	mov	r0, r4
 800c4e0:	f7ff fea6 	bl	800c230 <rshift>
 800c4e4:	4446      	add	r6, r8
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	42b3      	cmp	r3, r6
 800c4ea:	da41      	bge.n	800c570 <__gethex+0x270>
 800c4ec:	4621      	mov	r1, r4
 800c4ee:	4648      	mov	r0, r9
 800c4f0:	f7fd ff56 	bl	800a3a0 <_Bfree>
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4f8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800c4fc:	6013      	str	r3, [r2, #0]
 800c4fe:	e789      	b.n	800c414 <__gethex+0x114>
 800c500:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800c504:	2a2e      	cmp	r2, #46	; 0x2e
 800c506:	d014      	beq.n	800c532 <__gethex+0x232>
 800c508:	2b20      	cmp	r3, #32
 800c50a:	d106      	bne.n	800c51a <__gethex+0x21a>
 800c50c:	9b01      	ldr	r3, [sp, #4]
 800c50e:	f843 bb04 	str.w	fp, [r3], #4
 800c512:	f04f 0b00 	mov.w	fp, #0
 800c516:	9301      	str	r3, [sp, #4]
 800c518:	465b      	mov	r3, fp
 800c51a:	7828      	ldrb	r0, [r5, #0]
 800c51c:	9303      	str	r3, [sp, #12]
 800c51e:	f7ff feda 	bl	800c2d6 <__hexdig_fun>
 800c522:	9b03      	ldr	r3, [sp, #12]
 800c524:	f000 000f 	and.w	r0, r0, #15
 800c528:	4098      	lsls	r0, r3
 800c52a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c52e:	3304      	adds	r3, #4
 800c530:	e79f      	b.n	800c472 <__gethex+0x172>
 800c532:	45a8      	cmp	r8, r5
 800c534:	d8e8      	bhi.n	800c508 <__gethex+0x208>
 800c536:	2201      	movs	r2, #1
 800c538:	4628      	mov	r0, r5
 800c53a:	4928      	ldr	r1, [pc, #160]	; (800c5dc <__gethex+0x2dc>)
 800c53c:	9303      	str	r3, [sp, #12]
 800c53e:	f7ff fe1d 	bl	800c17c <strncmp>
 800c542:	9b03      	ldr	r3, [sp, #12]
 800c544:	2800      	cmp	r0, #0
 800c546:	d1df      	bne.n	800c508 <__gethex+0x208>
 800c548:	e793      	b.n	800c472 <__gethex+0x172>
 800c54a:	f04f 0b03 	mov.w	fp, #3
 800c54e:	e7c5      	b.n	800c4dc <__gethex+0x1dc>
 800c550:	da0b      	bge.n	800c56a <__gethex+0x26a>
 800c552:	eba5 0808 	sub.w	r8, r5, r8
 800c556:	4621      	mov	r1, r4
 800c558:	4642      	mov	r2, r8
 800c55a:	4648      	mov	r0, r9
 800c55c:	f7fe f938 	bl	800a7d0 <__lshift>
 800c560:	4604      	mov	r4, r0
 800c562:	eba6 0608 	sub.w	r6, r6, r8
 800c566:	f100 0a14 	add.w	sl, r0, #20
 800c56a:	f04f 0b00 	mov.w	fp, #0
 800c56e:	e7ba      	b.n	800c4e6 <__gethex+0x1e6>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	42b3      	cmp	r3, r6
 800c574:	dd74      	ble.n	800c660 <__gethex+0x360>
 800c576:	1b9e      	subs	r6, r3, r6
 800c578:	42b5      	cmp	r5, r6
 800c57a:	dc35      	bgt.n	800c5e8 <__gethex+0x2e8>
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2b02      	cmp	r3, #2
 800c580:	d023      	beq.n	800c5ca <__gethex+0x2ca>
 800c582:	2b03      	cmp	r3, #3
 800c584:	d025      	beq.n	800c5d2 <__gethex+0x2d2>
 800c586:	2b01      	cmp	r3, #1
 800c588:	d115      	bne.n	800c5b6 <__gethex+0x2b6>
 800c58a:	42b5      	cmp	r5, r6
 800c58c:	d113      	bne.n	800c5b6 <__gethex+0x2b6>
 800c58e:	2d01      	cmp	r5, #1
 800c590:	d10b      	bne.n	800c5aa <__gethex+0x2aa>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	9a02      	ldr	r2, [sp, #8]
 800c596:	f04f 0862 	mov.w	r8, #98	; 0x62
 800c59a:	6013      	str	r3, [r2, #0]
 800c59c:	2301      	movs	r3, #1
 800c59e:	6123      	str	r3, [r4, #16]
 800c5a0:	f8ca 3000 	str.w	r3, [sl]
 800c5a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5a6:	601c      	str	r4, [r3, #0]
 800c5a8:	e734      	b.n	800c414 <__gethex+0x114>
 800c5aa:	4620      	mov	r0, r4
 800c5ac:	1e69      	subs	r1, r5, #1
 800c5ae:	f7fe fb32 	bl	800ac16 <__any_on>
 800c5b2:	2800      	cmp	r0, #0
 800c5b4:	d1ed      	bne.n	800c592 <__gethex+0x292>
 800c5b6:	4621      	mov	r1, r4
 800c5b8:	4648      	mov	r0, r9
 800c5ba:	f7fd fef1 	bl	800a3a0 <_Bfree>
 800c5be:	2300      	movs	r3, #0
 800c5c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c5c2:	f04f 0850 	mov.w	r8, #80	; 0x50
 800c5c6:	6013      	str	r3, [r2, #0]
 800c5c8:	e724      	b.n	800c414 <__gethex+0x114>
 800c5ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d1f2      	bne.n	800c5b6 <__gethex+0x2b6>
 800c5d0:	e7df      	b.n	800c592 <__gethex+0x292>
 800c5d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d1dc      	bne.n	800c592 <__gethex+0x292>
 800c5d8:	e7ed      	b.n	800c5b6 <__gethex+0x2b6>
 800c5da:	bf00      	nop
 800c5dc:	0800cdd4 	.word	0x0800cdd4
 800c5e0:	0800cc6b 	.word	0x0800cc6b
 800c5e4:	0800cf7e 	.word	0x0800cf7e
 800c5e8:	f106 38ff 	add.w	r8, r6, #4294967295
 800c5ec:	f1bb 0f00 	cmp.w	fp, #0
 800c5f0:	d133      	bne.n	800c65a <__gethex+0x35a>
 800c5f2:	f1b8 0f00 	cmp.w	r8, #0
 800c5f6:	d004      	beq.n	800c602 <__gethex+0x302>
 800c5f8:	4641      	mov	r1, r8
 800c5fa:	4620      	mov	r0, r4
 800c5fc:	f7fe fb0b 	bl	800ac16 <__any_on>
 800c600:	4683      	mov	fp, r0
 800c602:	2301      	movs	r3, #1
 800c604:	ea4f 1268 	mov.w	r2, r8, asr #5
 800c608:	f008 081f 	and.w	r8, r8, #31
 800c60c:	fa03 f308 	lsl.w	r3, r3, r8
 800c610:	f04f 0802 	mov.w	r8, #2
 800c614:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c618:	4631      	mov	r1, r6
 800c61a:	4213      	tst	r3, r2
 800c61c:	4620      	mov	r0, r4
 800c61e:	bf18      	it	ne
 800c620:	f04b 0b02 	orrne.w	fp, fp, #2
 800c624:	1bad      	subs	r5, r5, r6
 800c626:	f7ff fe03 	bl	800c230 <rshift>
 800c62a:	687e      	ldr	r6, [r7, #4]
 800c62c:	f1bb 0f00 	cmp.w	fp, #0
 800c630:	d04a      	beq.n	800c6c8 <__gethex+0x3c8>
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	2b02      	cmp	r3, #2
 800c636:	d016      	beq.n	800c666 <__gethex+0x366>
 800c638:	2b03      	cmp	r3, #3
 800c63a:	d018      	beq.n	800c66e <__gethex+0x36e>
 800c63c:	2b01      	cmp	r3, #1
 800c63e:	d109      	bne.n	800c654 <__gethex+0x354>
 800c640:	f01b 0f02 	tst.w	fp, #2
 800c644:	d006      	beq.n	800c654 <__gethex+0x354>
 800c646:	f8da 3000 	ldr.w	r3, [sl]
 800c64a:	ea4b 0b03 	orr.w	fp, fp, r3
 800c64e:	f01b 0f01 	tst.w	fp, #1
 800c652:	d10f      	bne.n	800c674 <__gethex+0x374>
 800c654:	f048 0810 	orr.w	r8, r8, #16
 800c658:	e036      	b.n	800c6c8 <__gethex+0x3c8>
 800c65a:	f04f 0b01 	mov.w	fp, #1
 800c65e:	e7d0      	b.n	800c602 <__gethex+0x302>
 800c660:	f04f 0801 	mov.w	r8, #1
 800c664:	e7e2      	b.n	800c62c <__gethex+0x32c>
 800c666:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c668:	f1c3 0301 	rsb	r3, r3, #1
 800c66c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c66e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c670:	2b00      	cmp	r3, #0
 800c672:	d0ef      	beq.n	800c654 <__gethex+0x354>
 800c674:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c678:	f104 0214 	add.w	r2, r4, #20
 800c67c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c680:	9301      	str	r3, [sp, #4]
 800c682:	2300      	movs	r3, #0
 800c684:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800c688:	4694      	mov	ip, r2
 800c68a:	f852 1b04 	ldr.w	r1, [r2], #4
 800c68e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800c692:	d01e      	beq.n	800c6d2 <__gethex+0x3d2>
 800c694:	3101      	adds	r1, #1
 800c696:	f8cc 1000 	str.w	r1, [ip]
 800c69a:	f1b8 0f02 	cmp.w	r8, #2
 800c69e:	f104 0214 	add.w	r2, r4, #20
 800c6a2:	d13d      	bne.n	800c720 <__gethex+0x420>
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	3b01      	subs	r3, #1
 800c6a8:	42ab      	cmp	r3, r5
 800c6aa:	d10b      	bne.n	800c6c4 <__gethex+0x3c4>
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	1169      	asrs	r1, r5, #5
 800c6b0:	f005 051f 	and.w	r5, r5, #31
 800c6b4:	fa03 f505 	lsl.w	r5, r3, r5
 800c6b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c6bc:	421d      	tst	r5, r3
 800c6be:	bf18      	it	ne
 800c6c0:	f04f 0801 	movne.w	r8, #1
 800c6c4:	f048 0820 	orr.w	r8, r8, #32
 800c6c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6ca:	601c      	str	r4, [r3, #0]
 800c6cc:	9b02      	ldr	r3, [sp, #8]
 800c6ce:	601e      	str	r6, [r3, #0]
 800c6d0:	e6a0      	b.n	800c414 <__gethex+0x114>
 800c6d2:	4290      	cmp	r0, r2
 800c6d4:	f842 3c04 	str.w	r3, [r2, #-4]
 800c6d8:	d8d6      	bhi.n	800c688 <__gethex+0x388>
 800c6da:	68a2      	ldr	r2, [r4, #8]
 800c6dc:	4593      	cmp	fp, r2
 800c6de:	db17      	blt.n	800c710 <__gethex+0x410>
 800c6e0:	6861      	ldr	r1, [r4, #4]
 800c6e2:	4648      	mov	r0, r9
 800c6e4:	3101      	adds	r1, #1
 800c6e6:	f7fd fe1b 	bl	800a320 <_Balloc>
 800c6ea:	4682      	mov	sl, r0
 800c6ec:	b918      	cbnz	r0, 800c6f6 <__gethex+0x3f6>
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	2184      	movs	r1, #132	; 0x84
 800c6f2:	4b1a      	ldr	r3, [pc, #104]	; (800c75c <__gethex+0x45c>)
 800c6f4:	e6b1      	b.n	800c45a <__gethex+0x15a>
 800c6f6:	6922      	ldr	r2, [r4, #16]
 800c6f8:	f104 010c 	add.w	r1, r4, #12
 800c6fc:	3202      	adds	r2, #2
 800c6fe:	0092      	lsls	r2, r2, #2
 800c700:	300c      	adds	r0, #12
 800c702:	f7fc fe8e 	bl	8009422 <memcpy>
 800c706:	4621      	mov	r1, r4
 800c708:	4648      	mov	r0, r9
 800c70a:	f7fd fe49 	bl	800a3a0 <_Bfree>
 800c70e:	4654      	mov	r4, sl
 800c710:	6922      	ldr	r2, [r4, #16]
 800c712:	1c51      	adds	r1, r2, #1
 800c714:	6121      	str	r1, [r4, #16]
 800c716:	2101      	movs	r1, #1
 800c718:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c71c:	6151      	str	r1, [r2, #20]
 800c71e:	e7bc      	b.n	800c69a <__gethex+0x39a>
 800c720:	6921      	ldr	r1, [r4, #16]
 800c722:	4559      	cmp	r1, fp
 800c724:	dd0b      	ble.n	800c73e <__gethex+0x43e>
 800c726:	2101      	movs	r1, #1
 800c728:	4620      	mov	r0, r4
 800c72a:	f7ff fd81 	bl	800c230 <rshift>
 800c72e:	68bb      	ldr	r3, [r7, #8]
 800c730:	3601      	adds	r6, #1
 800c732:	42b3      	cmp	r3, r6
 800c734:	f6ff aeda 	blt.w	800c4ec <__gethex+0x1ec>
 800c738:	f04f 0801 	mov.w	r8, #1
 800c73c:	e7c2      	b.n	800c6c4 <__gethex+0x3c4>
 800c73e:	f015 051f 	ands.w	r5, r5, #31
 800c742:	d0f9      	beq.n	800c738 <__gethex+0x438>
 800c744:	9b01      	ldr	r3, [sp, #4]
 800c746:	f1c5 0520 	rsb	r5, r5, #32
 800c74a:	441a      	add	r2, r3
 800c74c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800c750:	f7fd fed8 	bl	800a504 <__hi0bits>
 800c754:	42a8      	cmp	r0, r5
 800c756:	dbe6      	blt.n	800c726 <__gethex+0x426>
 800c758:	e7ee      	b.n	800c738 <__gethex+0x438>
 800c75a:	bf00      	nop
 800c75c:	0800cc6b 	.word	0x0800cc6b

0800c760 <L_shift>:
 800c760:	f1c2 0208 	rsb	r2, r2, #8
 800c764:	0092      	lsls	r2, r2, #2
 800c766:	b570      	push	{r4, r5, r6, lr}
 800c768:	f1c2 0620 	rsb	r6, r2, #32
 800c76c:	6843      	ldr	r3, [r0, #4]
 800c76e:	6804      	ldr	r4, [r0, #0]
 800c770:	fa03 f506 	lsl.w	r5, r3, r6
 800c774:	432c      	orrs	r4, r5
 800c776:	40d3      	lsrs	r3, r2
 800c778:	6004      	str	r4, [r0, #0]
 800c77a:	f840 3f04 	str.w	r3, [r0, #4]!
 800c77e:	4288      	cmp	r0, r1
 800c780:	d3f4      	bcc.n	800c76c <L_shift+0xc>
 800c782:	bd70      	pop	{r4, r5, r6, pc}

0800c784 <__match>:
 800c784:	b530      	push	{r4, r5, lr}
 800c786:	6803      	ldr	r3, [r0, #0]
 800c788:	3301      	adds	r3, #1
 800c78a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c78e:	b914      	cbnz	r4, 800c796 <__match+0x12>
 800c790:	6003      	str	r3, [r0, #0]
 800c792:	2001      	movs	r0, #1
 800c794:	bd30      	pop	{r4, r5, pc}
 800c796:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c79a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c79e:	2d19      	cmp	r5, #25
 800c7a0:	bf98      	it	ls
 800c7a2:	3220      	addls	r2, #32
 800c7a4:	42a2      	cmp	r2, r4
 800c7a6:	d0f0      	beq.n	800c78a <__match+0x6>
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	e7f3      	b.n	800c794 <__match+0x10>

0800c7ac <__hexnan>:
 800c7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7b0:	2500      	movs	r5, #0
 800c7b2:	680b      	ldr	r3, [r1, #0]
 800c7b4:	4682      	mov	sl, r0
 800c7b6:	115e      	asrs	r6, r3, #5
 800c7b8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c7bc:	f013 031f 	ands.w	r3, r3, #31
 800c7c0:	bf18      	it	ne
 800c7c2:	3604      	addne	r6, #4
 800c7c4:	1f37      	subs	r7, r6, #4
 800c7c6:	4690      	mov	r8, r2
 800c7c8:	46b9      	mov	r9, r7
 800c7ca:	463c      	mov	r4, r7
 800c7cc:	46ab      	mov	fp, r5
 800c7ce:	b087      	sub	sp, #28
 800c7d0:	6801      	ldr	r1, [r0, #0]
 800c7d2:	9301      	str	r3, [sp, #4]
 800c7d4:	f846 5c04 	str.w	r5, [r6, #-4]
 800c7d8:	9502      	str	r5, [sp, #8]
 800c7da:	784a      	ldrb	r2, [r1, #1]
 800c7dc:	1c4b      	adds	r3, r1, #1
 800c7de:	9303      	str	r3, [sp, #12]
 800c7e0:	b342      	cbz	r2, 800c834 <__hexnan+0x88>
 800c7e2:	4610      	mov	r0, r2
 800c7e4:	9105      	str	r1, [sp, #20]
 800c7e6:	9204      	str	r2, [sp, #16]
 800c7e8:	f7ff fd75 	bl	800c2d6 <__hexdig_fun>
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	d14f      	bne.n	800c890 <__hexnan+0xe4>
 800c7f0:	9a04      	ldr	r2, [sp, #16]
 800c7f2:	9905      	ldr	r1, [sp, #20]
 800c7f4:	2a20      	cmp	r2, #32
 800c7f6:	d818      	bhi.n	800c82a <__hexnan+0x7e>
 800c7f8:	9b02      	ldr	r3, [sp, #8]
 800c7fa:	459b      	cmp	fp, r3
 800c7fc:	dd13      	ble.n	800c826 <__hexnan+0x7a>
 800c7fe:	454c      	cmp	r4, r9
 800c800:	d206      	bcs.n	800c810 <__hexnan+0x64>
 800c802:	2d07      	cmp	r5, #7
 800c804:	dc04      	bgt.n	800c810 <__hexnan+0x64>
 800c806:	462a      	mov	r2, r5
 800c808:	4649      	mov	r1, r9
 800c80a:	4620      	mov	r0, r4
 800c80c:	f7ff ffa8 	bl	800c760 <L_shift>
 800c810:	4544      	cmp	r4, r8
 800c812:	d950      	bls.n	800c8b6 <__hexnan+0x10a>
 800c814:	2300      	movs	r3, #0
 800c816:	f1a4 0904 	sub.w	r9, r4, #4
 800c81a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c81e:	461d      	mov	r5, r3
 800c820:	464c      	mov	r4, r9
 800c822:	f8cd b008 	str.w	fp, [sp, #8]
 800c826:	9903      	ldr	r1, [sp, #12]
 800c828:	e7d7      	b.n	800c7da <__hexnan+0x2e>
 800c82a:	2a29      	cmp	r2, #41	; 0x29
 800c82c:	d155      	bne.n	800c8da <__hexnan+0x12e>
 800c82e:	3102      	adds	r1, #2
 800c830:	f8ca 1000 	str.w	r1, [sl]
 800c834:	f1bb 0f00 	cmp.w	fp, #0
 800c838:	d04f      	beq.n	800c8da <__hexnan+0x12e>
 800c83a:	454c      	cmp	r4, r9
 800c83c:	d206      	bcs.n	800c84c <__hexnan+0xa0>
 800c83e:	2d07      	cmp	r5, #7
 800c840:	dc04      	bgt.n	800c84c <__hexnan+0xa0>
 800c842:	462a      	mov	r2, r5
 800c844:	4649      	mov	r1, r9
 800c846:	4620      	mov	r0, r4
 800c848:	f7ff ff8a 	bl	800c760 <L_shift>
 800c84c:	4544      	cmp	r4, r8
 800c84e:	d934      	bls.n	800c8ba <__hexnan+0x10e>
 800c850:	4623      	mov	r3, r4
 800c852:	f1a8 0204 	sub.w	r2, r8, #4
 800c856:	f853 1b04 	ldr.w	r1, [r3], #4
 800c85a:	429f      	cmp	r7, r3
 800c85c:	f842 1f04 	str.w	r1, [r2, #4]!
 800c860:	d2f9      	bcs.n	800c856 <__hexnan+0xaa>
 800c862:	1b3b      	subs	r3, r7, r4
 800c864:	f023 0303 	bic.w	r3, r3, #3
 800c868:	3304      	adds	r3, #4
 800c86a:	3e03      	subs	r6, #3
 800c86c:	3401      	adds	r4, #1
 800c86e:	42a6      	cmp	r6, r4
 800c870:	bf38      	it	cc
 800c872:	2304      	movcc	r3, #4
 800c874:	2200      	movs	r2, #0
 800c876:	4443      	add	r3, r8
 800c878:	f843 2b04 	str.w	r2, [r3], #4
 800c87c:	429f      	cmp	r7, r3
 800c87e:	d2fb      	bcs.n	800c878 <__hexnan+0xcc>
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	b91b      	cbnz	r3, 800c88c <__hexnan+0xe0>
 800c884:	4547      	cmp	r7, r8
 800c886:	d126      	bne.n	800c8d6 <__hexnan+0x12a>
 800c888:	2301      	movs	r3, #1
 800c88a:	603b      	str	r3, [r7, #0]
 800c88c:	2005      	movs	r0, #5
 800c88e:	e025      	b.n	800c8dc <__hexnan+0x130>
 800c890:	3501      	adds	r5, #1
 800c892:	2d08      	cmp	r5, #8
 800c894:	f10b 0b01 	add.w	fp, fp, #1
 800c898:	dd06      	ble.n	800c8a8 <__hexnan+0xfc>
 800c89a:	4544      	cmp	r4, r8
 800c89c:	d9c3      	bls.n	800c826 <__hexnan+0x7a>
 800c89e:	2300      	movs	r3, #0
 800c8a0:	2501      	movs	r5, #1
 800c8a2:	f844 3c04 	str.w	r3, [r4, #-4]
 800c8a6:	3c04      	subs	r4, #4
 800c8a8:	6822      	ldr	r2, [r4, #0]
 800c8aa:	f000 000f 	and.w	r0, r0, #15
 800c8ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c8b2:	6020      	str	r0, [r4, #0]
 800c8b4:	e7b7      	b.n	800c826 <__hexnan+0x7a>
 800c8b6:	2508      	movs	r5, #8
 800c8b8:	e7b5      	b.n	800c826 <__hexnan+0x7a>
 800c8ba:	9b01      	ldr	r3, [sp, #4]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d0df      	beq.n	800c880 <__hexnan+0xd4>
 800c8c0:	f04f 32ff 	mov.w	r2, #4294967295
 800c8c4:	f1c3 0320 	rsb	r3, r3, #32
 800c8c8:	40da      	lsrs	r2, r3
 800c8ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c8ce:	4013      	ands	r3, r2
 800c8d0:	f846 3c04 	str.w	r3, [r6, #-4]
 800c8d4:	e7d4      	b.n	800c880 <__hexnan+0xd4>
 800c8d6:	3f04      	subs	r7, #4
 800c8d8:	e7d2      	b.n	800c880 <__hexnan+0xd4>
 800c8da:	2004      	movs	r0, #4
 800c8dc:	b007      	add	sp, #28
 800c8de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c8e2 <__ascii_mbtowc>:
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	b901      	cbnz	r1, 800c8e8 <__ascii_mbtowc+0x6>
 800c8e6:	a901      	add	r1, sp, #4
 800c8e8:	b142      	cbz	r2, 800c8fc <__ascii_mbtowc+0x1a>
 800c8ea:	b14b      	cbz	r3, 800c900 <__ascii_mbtowc+0x1e>
 800c8ec:	7813      	ldrb	r3, [r2, #0]
 800c8ee:	600b      	str	r3, [r1, #0]
 800c8f0:	7812      	ldrb	r2, [r2, #0]
 800c8f2:	1e10      	subs	r0, r2, #0
 800c8f4:	bf18      	it	ne
 800c8f6:	2001      	movne	r0, #1
 800c8f8:	b002      	add	sp, #8
 800c8fa:	4770      	bx	lr
 800c8fc:	4610      	mov	r0, r2
 800c8fe:	e7fb      	b.n	800c8f8 <__ascii_mbtowc+0x16>
 800c900:	f06f 0001 	mvn.w	r0, #1
 800c904:	e7f8      	b.n	800c8f8 <__ascii_mbtowc+0x16>

0800c906 <_realloc_r>:
 800c906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c90a:	4680      	mov	r8, r0
 800c90c:	4614      	mov	r4, r2
 800c90e:	460e      	mov	r6, r1
 800c910:	b921      	cbnz	r1, 800c91c <_realloc_r+0x16>
 800c912:	4611      	mov	r1, r2
 800c914:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c918:	f7fd bc76 	b.w	800a208 <_malloc_r>
 800c91c:	b92a      	cbnz	r2, 800c92a <_realloc_r+0x24>
 800c91e:	f7fd fc03 	bl	800a128 <_free_r>
 800c922:	4625      	mov	r5, r4
 800c924:	4628      	mov	r0, r5
 800c926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c92a:	f000 f8c6 	bl	800caba <_malloc_usable_size_r>
 800c92e:	4284      	cmp	r4, r0
 800c930:	4607      	mov	r7, r0
 800c932:	d802      	bhi.n	800c93a <_realloc_r+0x34>
 800c934:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c938:	d812      	bhi.n	800c960 <_realloc_r+0x5a>
 800c93a:	4621      	mov	r1, r4
 800c93c:	4640      	mov	r0, r8
 800c93e:	f7fd fc63 	bl	800a208 <_malloc_r>
 800c942:	4605      	mov	r5, r0
 800c944:	2800      	cmp	r0, #0
 800c946:	d0ed      	beq.n	800c924 <_realloc_r+0x1e>
 800c948:	42bc      	cmp	r4, r7
 800c94a:	4622      	mov	r2, r4
 800c94c:	4631      	mov	r1, r6
 800c94e:	bf28      	it	cs
 800c950:	463a      	movcs	r2, r7
 800c952:	f7fc fd66 	bl	8009422 <memcpy>
 800c956:	4631      	mov	r1, r6
 800c958:	4640      	mov	r0, r8
 800c95a:	f7fd fbe5 	bl	800a128 <_free_r>
 800c95e:	e7e1      	b.n	800c924 <_realloc_r+0x1e>
 800c960:	4635      	mov	r5, r6
 800c962:	e7df      	b.n	800c924 <_realloc_r+0x1e>

0800c964 <__ascii_wctomb>:
 800c964:	4603      	mov	r3, r0
 800c966:	4608      	mov	r0, r1
 800c968:	b141      	cbz	r1, 800c97c <__ascii_wctomb+0x18>
 800c96a:	2aff      	cmp	r2, #255	; 0xff
 800c96c:	d904      	bls.n	800c978 <__ascii_wctomb+0x14>
 800c96e:	228a      	movs	r2, #138	; 0x8a
 800c970:	f04f 30ff 	mov.w	r0, #4294967295
 800c974:	601a      	str	r2, [r3, #0]
 800c976:	4770      	bx	lr
 800c978:	2001      	movs	r0, #1
 800c97a:	700a      	strb	r2, [r1, #0]
 800c97c:	4770      	bx	lr
	...

0800c980 <fiprintf>:
 800c980:	b40e      	push	{r1, r2, r3}
 800c982:	b503      	push	{r0, r1, lr}
 800c984:	4601      	mov	r1, r0
 800c986:	ab03      	add	r3, sp, #12
 800c988:	4805      	ldr	r0, [pc, #20]	; (800c9a0 <fiprintf+0x20>)
 800c98a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c98e:	6800      	ldr	r0, [r0, #0]
 800c990:	9301      	str	r3, [sp, #4]
 800c992:	f7ff f97f 	bl	800bc94 <_vfiprintf_r>
 800c996:	b002      	add	sp, #8
 800c998:	f85d eb04 	ldr.w	lr, [sp], #4
 800c99c:	b003      	add	sp, #12
 800c99e:	4770      	bx	lr
 800c9a0:	200000c8 	.word	0x200000c8

0800c9a4 <__swhatbuf_r>:
 800c9a4:	b570      	push	{r4, r5, r6, lr}
 800c9a6:	460c      	mov	r4, r1
 800c9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9ac:	4615      	mov	r5, r2
 800c9ae:	2900      	cmp	r1, #0
 800c9b0:	461e      	mov	r6, r3
 800c9b2:	b096      	sub	sp, #88	; 0x58
 800c9b4:	da0c      	bge.n	800c9d0 <__swhatbuf_r+0x2c>
 800c9b6:	89a3      	ldrh	r3, [r4, #12]
 800c9b8:	2100      	movs	r1, #0
 800c9ba:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c9be:	bf0c      	ite	eq
 800c9c0:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c9c4:	2340      	movne	r3, #64	; 0x40
 800c9c6:	2000      	movs	r0, #0
 800c9c8:	6031      	str	r1, [r6, #0]
 800c9ca:	602b      	str	r3, [r5, #0]
 800c9cc:	b016      	add	sp, #88	; 0x58
 800c9ce:	bd70      	pop	{r4, r5, r6, pc}
 800c9d0:	466a      	mov	r2, sp
 800c9d2:	f000 f849 	bl	800ca68 <_fstat_r>
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	dbed      	blt.n	800c9b6 <__swhatbuf_r+0x12>
 800c9da:	9901      	ldr	r1, [sp, #4]
 800c9dc:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c9e0:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c9e4:	4259      	negs	r1, r3
 800c9e6:	4159      	adcs	r1, r3
 800c9e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c9ec:	e7eb      	b.n	800c9c6 <__swhatbuf_r+0x22>

0800c9ee <__smakebuf_r>:
 800c9ee:	898b      	ldrh	r3, [r1, #12]
 800c9f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c9f2:	079d      	lsls	r5, r3, #30
 800c9f4:	4606      	mov	r6, r0
 800c9f6:	460c      	mov	r4, r1
 800c9f8:	d507      	bpl.n	800ca0a <__smakebuf_r+0x1c>
 800c9fa:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c9fe:	6023      	str	r3, [r4, #0]
 800ca00:	6123      	str	r3, [r4, #16]
 800ca02:	2301      	movs	r3, #1
 800ca04:	6163      	str	r3, [r4, #20]
 800ca06:	b002      	add	sp, #8
 800ca08:	bd70      	pop	{r4, r5, r6, pc}
 800ca0a:	466a      	mov	r2, sp
 800ca0c:	ab01      	add	r3, sp, #4
 800ca0e:	f7ff ffc9 	bl	800c9a4 <__swhatbuf_r>
 800ca12:	9900      	ldr	r1, [sp, #0]
 800ca14:	4605      	mov	r5, r0
 800ca16:	4630      	mov	r0, r6
 800ca18:	f7fd fbf6 	bl	800a208 <_malloc_r>
 800ca1c:	b948      	cbnz	r0, 800ca32 <__smakebuf_r+0x44>
 800ca1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca22:	059a      	lsls	r2, r3, #22
 800ca24:	d4ef      	bmi.n	800ca06 <__smakebuf_r+0x18>
 800ca26:	f023 0303 	bic.w	r3, r3, #3
 800ca2a:	f043 0302 	orr.w	r3, r3, #2
 800ca2e:	81a3      	strh	r3, [r4, #12]
 800ca30:	e7e3      	b.n	800c9fa <__smakebuf_r+0xc>
 800ca32:	89a3      	ldrh	r3, [r4, #12]
 800ca34:	6020      	str	r0, [r4, #0]
 800ca36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca3a:	81a3      	strh	r3, [r4, #12]
 800ca3c:	9b00      	ldr	r3, [sp, #0]
 800ca3e:	6120      	str	r0, [r4, #16]
 800ca40:	6163      	str	r3, [r4, #20]
 800ca42:	9b01      	ldr	r3, [sp, #4]
 800ca44:	b15b      	cbz	r3, 800ca5e <__smakebuf_r+0x70>
 800ca46:	4630      	mov	r0, r6
 800ca48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca4c:	f000 f81e 	bl	800ca8c <_isatty_r>
 800ca50:	b128      	cbz	r0, 800ca5e <__smakebuf_r+0x70>
 800ca52:	89a3      	ldrh	r3, [r4, #12]
 800ca54:	f023 0303 	bic.w	r3, r3, #3
 800ca58:	f043 0301 	orr.w	r3, r3, #1
 800ca5c:	81a3      	strh	r3, [r4, #12]
 800ca5e:	89a3      	ldrh	r3, [r4, #12]
 800ca60:	431d      	orrs	r5, r3
 800ca62:	81a5      	strh	r5, [r4, #12]
 800ca64:	e7cf      	b.n	800ca06 <__smakebuf_r+0x18>
	...

0800ca68 <_fstat_r>:
 800ca68:	b538      	push	{r3, r4, r5, lr}
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	4d06      	ldr	r5, [pc, #24]	; (800ca88 <_fstat_r+0x20>)
 800ca6e:	4604      	mov	r4, r0
 800ca70:	4608      	mov	r0, r1
 800ca72:	4611      	mov	r1, r2
 800ca74:	602b      	str	r3, [r5, #0]
 800ca76:	f7f6 fdce 	bl	8003616 <_fstat>
 800ca7a:	1c43      	adds	r3, r0, #1
 800ca7c:	d102      	bne.n	800ca84 <_fstat_r+0x1c>
 800ca7e:	682b      	ldr	r3, [r5, #0]
 800ca80:	b103      	cbz	r3, 800ca84 <_fstat_r+0x1c>
 800ca82:	6023      	str	r3, [r4, #0]
 800ca84:	bd38      	pop	{r3, r4, r5, pc}
 800ca86:	bf00      	nop
 800ca88:	20000d2c 	.word	0x20000d2c

0800ca8c <_isatty_r>:
 800ca8c:	b538      	push	{r3, r4, r5, lr}
 800ca8e:	2300      	movs	r3, #0
 800ca90:	4d05      	ldr	r5, [pc, #20]	; (800caa8 <_isatty_r+0x1c>)
 800ca92:	4604      	mov	r4, r0
 800ca94:	4608      	mov	r0, r1
 800ca96:	602b      	str	r3, [r5, #0]
 800ca98:	f7f6 fdcc 	bl	8003634 <_isatty>
 800ca9c:	1c43      	adds	r3, r0, #1
 800ca9e:	d102      	bne.n	800caa6 <_isatty_r+0x1a>
 800caa0:	682b      	ldr	r3, [r5, #0]
 800caa2:	b103      	cbz	r3, 800caa6 <_isatty_r+0x1a>
 800caa4:	6023      	str	r3, [r4, #0]
 800caa6:	bd38      	pop	{r3, r4, r5, pc}
 800caa8:	20000d2c 	.word	0x20000d2c

0800caac <abort>:
 800caac:	2006      	movs	r0, #6
 800caae:	b508      	push	{r3, lr}
 800cab0:	f000 f834 	bl	800cb1c <raise>
 800cab4:	2001      	movs	r0, #1
 800cab6:	f7f6 fd60 	bl	800357a <_exit>

0800caba <_malloc_usable_size_r>:
 800caba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cabe:	1f18      	subs	r0, r3, #4
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	bfbc      	itt	lt
 800cac4:	580b      	ldrlt	r3, [r1, r0]
 800cac6:	18c0      	addlt	r0, r0, r3
 800cac8:	4770      	bx	lr

0800caca <_raise_r>:
 800caca:	291f      	cmp	r1, #31
 800cacc:	b538      	push	{r3, r4, r5, lr}
 800cace:	4604      	mov	r4, r0
 800cad0:	460d      	mov	r5, r1
 800cad2:	d904      	bls.n	800cade <_raise_r+0x14>
 800cad4:	2316      	movs	r3, #22
 800cad6:	6003      	str	r3, [r0, #0]
 800cad8:	f04f 30ff 	mov.w	r0, #4294967295
 800cadc:	bd38      	pop	{r3, r4, r5, pc}
 800cade:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cae0:	b112      	cbz	r2, 800cae8 <_raise_r+0x1e>
 800cae2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cae6:	b94b      	cbnz	r3, 800cafc <_raise_r+0x32>
 800cae8:	4620      	mov	r0, r4
 800caea:	f000 f831 	bl	800cb50 <_getpid_r>
 800caee:	462a      	mov	r2, r5
 800caf0:	4601      	mov	r1, r0
 800caf2:	4620      	mov	r0, r4
 800caf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800caf8:	f000 b818 	b.w	800cb2c <_kill_r>
 800cafc:	2b01      	cmp	r3, #1
 800cafe:	d00a      	beq.n	800cb16 <_raise_r+0x4c>
 800cb00:	1c59      	adds	r1, r3, #1
 800cb02:	d103      	bne.n	800cb0c <_raise_r+0x42>
 800cb04:	2316      	movs	r3, #22
 800cb06:	6003      	str	r3, [r0, #0]
 800cb08:	2001      	movs	r0, #1
 800cb0a:	e7e7      	b.n	800cadc <_raise_r+0x12>
 800cb0c:	2400      	movs	r4, #0
 800cb0e:	4628      	mov	r0, r5
 800cb10:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cb14:	4798      	blx	r3
 800cb16:	2000      	movs	r0, #0
 800cb18:	e7e0      	b.n	800cadc <_raise_r+0x12>
	...

0800cb1c <raise>:
 800cb1c:	4b02      	ldr	r3, [pc, #8]	; (800cb28 <raise+0xc>)
 800cb1e:	4601      	mov	r1, r0
 800cb20:	6818      	ldr	r0, [r3, #0]
 800cb22:	f7ff bfd2 	b.w	800caca <_raise_r>
 800cb26:	bf00      	nop
 800cb28:	200000c8 	.word	0x200000c8

0800cb2c <_kill_r>:
 800cb2c:	b538      	push	{r3, r4, r5, lr}
 800cb2e:	2300      	movs	r3, #0
 800cb30:	4d06      	ldr	r5, [pc, #24]	; (800cb4c <_kill_r+0x20>)
 800cb32:	4604      	mov	r4, r0
 800cb34:	4608      	mov	r0, r1
 800cb36:	4611      	mov	r1, r2
 800cb38:	602b      	str	r3, [r5, #0]
 800cb3a:	f7f6 fd0e 	bl	800355a <_kill>
 800cb3e:	1c43      	adds	r3, r0, #1
 800cb40:	d102      	bne.n	800cb48 <_kill_r+0x1c>
 800cb42:	682b      	ldr	r3, [r5, #0]
 800cb44:	b103      	cbz	r3, 800cb48 <_kill_r+0x1c>
 800cb46:	6023      	str	r3, [r4, #0]
 800cb48:	bd38      	pop	{r3, r4, r5, pc}
 800cb4a:	bf00      	nop
 800cb4c:	20000d2c 	.word	0x20000d2c

0800cb50 <_getpid_r>:
 800cb50:	f7f6 bcfc 	b.w	800354c <_getpid>

0800cb54 <_init>:
 800cb54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb56:	bf00      	nop
 800cb58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb5a:	bc08      	pop	{r3}
 800cb5c:	469e      	mov	lr, r3
 800cb5e:	4770      	bx	lr

0800cb60 <_fini>:
 800cb60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb62:	bf00      	nop
 800cb64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb66:	bc08      	pop	{r3}
 800cb68:	469e      	mov	lr, r3
 800cb6a:	4770      	bx	lr
