    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; USBUART_Central_bus_reset
USBUART_Central_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_Central_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_Central_bus_reset__INTC_MASK EQU 0x01
USBUART_Central_bus_reset__INTC_NUMBER EQU 0
USBUART_Central_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_Central_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_Central_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_Central_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Central_arb_int
USBUART_Central_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_Central_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_Central_arb_int__INTC_MASK EQU 0x400000
USBUART_Central_arb_int__INTC_NUMBER EQU 22
USBUART_Central_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_Central_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_Central_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_Central_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Central_ord_int
USBUART_Central_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_Central_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_Central_ord_int__INTC_MASK EQU 0x2000000
USBUART_Central_ord_int__INTC_NUMBER EQU 25
USBUART_Central_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_Central_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_Central_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_Central_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Central_sof_int
USBUART_Central_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_Central_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_Central_sof_int__INTC_MASK EQU 0x20
USBUART_Central_sof_int__INTC_NUMBER EQU 5
USBUART_Central_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_Central_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_Central_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_Central_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_Sensor_IntClock
UART_Sensor_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_Sensor_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_Sensor_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_Sensor_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Sensor_IntClock__INDEX EQU 0x01
UART_Sensor_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Sensor_IntClock__PM_ACT_MSK EQU 0x02
UART_Sensor_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Sensor_IntClock__PM_STBY_MSK EQU 0x02

; USBUART_Central_Dp_1
USBUART_Central_Dp_1__0__MASK EQU 0x40
USBUART_Central_Dp_1__0__PC EQU CYREG_PRT15_PC6
USBUART_Central_Dp_1__0__PORT EQU 15
USBUART_Central_Dp_1__0__SHIFT EQU 6
USBUART_Central_Dp_1__AG EQU CYREG_PRT15_AG
USBUART_Central_Dp_1__AMUX EQU CYREG_PRT15_AMUX
USBUART_Central_Dp_1__BIE EQU CYREG_PRT15_BIE
USBUART_Central_Dp_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Central_Dp_1__BYP EQU CYREG_PRT15_BYP
USBUART_Central_Dp_1__CTL EQU CYREG_PRT15_CTL
USBUART_Central_Dp_1__DM0 EQU CYREG_PRT15_DM0
USBUART_Central_Dp_1__DM1 EQU CYREG_PRT15_DM1
USBUART_Central_Dp_1__DM2 EQU CYREG_PRT15_DM2
USBUART_Central_Dp_1__DR EQU CYREG_PRT15_DR
USBUART_Central_Dp_1__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Central_Dp_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Central_Dp_1__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Central_Dp_1__PORT EQU 15
USBUART_Central_Dp_1__PRT EQU CYREG_PRT15_PRT
USBUART_Central_Dp_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Central_Dp_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Central_Dp_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Central_Dp_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Central_Dp_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Central_Dp_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Central_Dp_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Central_Dp_1__PS EQU CYREG_PRT15_PS
USBUART_Central_Dp_1__SLW EQU CYREG_PRT15_SLW

; USBUART_Central_ep_0
USBUART_Central_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_Central_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_Central_ep_0__INTC_MASK EQU 0x02
USBUART_Central_ep_0__INTC_NUMBER EQU 1
USBUART_Central_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_Central_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_Central_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_Central_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Central_ep_1
USBUART_Central_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_Central_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_Central_ep_1__INTC_MASK EQU 0x04
USBUART_Central_ep_1__INTC_NUMBER EQU 2
USBUART_Central_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_Central_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_Central_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_Central_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Central_ep_2
USBUART_Central_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_Central_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_Central_ep_2__INTC_MASK EQU 0x08
USBUART_Central_ep_2__INTC_NUMBER EQU 3
USBUART_Central_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_Central_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_Central_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_Central_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Central_ep_3
USBUART_Central_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_Central_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_Central_ep_3__INTC_MASK EQU 0x10
USBUART_Central_ep_3__INTC_NUMBER EQU 4
USBUART_Central_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_Central_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_Central_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_Central_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_Debug_IntClock
UART_Debug_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_Debug_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_Debug_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_Debug_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Debug_IntClock__INDEX EQU 0x02
UART_Debug_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Debug_IntClock__PM_ACT_MSK EQU 0x04
UART_Debug_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Debug_IntClock__PM_STBY_MSK EQU 0x04

; USBUART_Central_USB
USBUART_Central_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_Central_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_Central_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_Central_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_Central_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_Central_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_Central_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_Central_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_Central_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_Central_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_Central_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_Central_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_Central_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_Central_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_Central_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_Central_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_Central_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_Central_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_Central_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_Central_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_Central_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_Central_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_Central_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_Central_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_Central_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_Central_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_Central_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_Central_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_Central_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_Central_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_Central_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_Central_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_Central_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_Central_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_Central_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_Central_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_Central_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_Central_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_Central_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_Central_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_Central_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_Central_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_Central_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_Central_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_Central_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_Central_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_Central_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_Central_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_Central_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_Central_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_Central_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_Central_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_Central_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_Central_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_Central_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_Central_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_Central_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_Central_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_Central_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_Central_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_Central_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_Central_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_Central_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_Central_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_Central_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_Central_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_Central_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_Central_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_Central_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_Central_USB__CR0 EQU CYREG_USB_CR0
USBUART_Central_USB__CR1 EQU CYREG_USB_CR1
USBUART_Central_USB__CWA EQU CYREG_USB_CWA
USBUART_Central_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_Central_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_Central_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_Central_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_Central_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_Central_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_Central_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_Central_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_Central_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_Central_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_Central_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_Central_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_Central_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_Central_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_Central_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_Central_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_Central_USB__OSCLK_DR0 EQU CYREG_USB_OSCLK_DR0
USBUART_Central_USB__OSCLK_DR1 EQU CYREG_USB_OSCLK_DR1
USBUART_Central_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_Central_USB__PM_ACT_MSK EQU 0x01
USBUART_Central_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_Central_USB__PM_STBY_MSK EQU 0x01
USBUART_Central_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_Central_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_Central_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_Central_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_Central_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_Central_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_Central_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_Central_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_Central_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_Central_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_Central_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_Central_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_Central_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_Central_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_Central_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_Central_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_Central_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_Central_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_Central_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_Central_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_Central_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_Central_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_Central_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_Central_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_Central_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_Central_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_Central_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_Central_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_Central_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_Central_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USBUART_Central_USB__USBIO_CR2 EQU CYREG_USB_USBIO_CR2
USBUART_Central_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN

; Pin_Rx_from_sensor
Pin_Rx_from_sensor__0__MASK EQU 0x04
Pin_Rx_from_sensor__0__PC EQU CYREG_PRT2_PC2
Pin_Rx_from_sensor__0__PORT EQU 2
Pin_Rx_from_sensor__0__SHIFT EQU 2
Pin_Rx_from_sensor__AG EQU CYREG_PRT2_AG
Pin_Rx_from_sensor__AMUX EQU CYREG_PRT2_AMUX
Pin_Rx_from_sensor__BIE EQU CYREG_PRT2_BIE
Pin_Rx_from_sensor__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Rx_from_sensor__BYP EQU CYREG_PRT2_BYP
Pin_Rx_from_sensor__CTL EQU CYREG_PRT2_CTL
Pin_Rx_from_sensor__DM0 EQU CYREG_PRT2_DM0
Pin_Rx_from_sensor__DM1 EQU CYREG_PRT2_DM1
Pin_Rx_from_sensor__DM2 EQU CYREG_PRT2_DM2
Pin_Rx_from_sensor__DR EQU CYREG_PRT2_DR
Pin_Rx_from_sensor__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Rx_from_sensor__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Rx_from_sensor__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Rx_from_sensor__MASK EQU 0x04
Pin_Rx_from_sensor__PORT EQU 2
Pin_Rx_from_sensor__PRT EQU CYREG_PRT2_PRT
Pin_Rx_from_sensor__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Rx_from_sensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Rx_from_sensor__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Rx_from_sensor__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Rx_from_sensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Rx_from_sensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Rx_from_sensor__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Rx_from_sensor__PS EQU CYREG_PRT2_PS
Pin_Rx_from_sensor__SHIFT EQU 2
Pin_Rx_from_sensor__SLW EQU CYREG_PRT2_SLW

; USBUART_Central_Dm
USBUART_Central_Dm__0__MASK EQU 0x80
USBUART_Central_Dm__0__PC EQU CYREG_PRT15_PC7
USBUART_Central_Dm__0__PORT EQU 15
USBUART_Central_Dm__0__SHIFT EQU 7
USBUART_Central_Dm__AG EQU CYREG_PRT15_AG
USBUART_Central_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Central_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Central_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Central_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Central_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Central_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Central_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Central_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Central_Dm__DR EQU CYREG_PRT15_DR
USBUART_Central_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Central_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Central_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Central_Dm__PORT EQU 15
USBUART_Central_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Central_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Central_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Central_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Central_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Central_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Central_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Central_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Central_Dm__PS EQU CYREG_PRT15_PS
USBUART_Central_Dm__SLW EQU CYREG_PRT15_SLW

; UART_Sensor_BUART
UART_Sensor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_Sensor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_Sensor_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_Sensor_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_Sensor_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_Sensor_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_Sensor_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_Sensor_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_Sensor_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_Sensor_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_Sensor_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_Sensor_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_Sensor_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_Sensor_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_Sensor_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_Sensor_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_Sensor_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_Sensor_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_Sensor_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_Sensor_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_Sensor_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_Sensor_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_Sensor_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_Sensor_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_Sensor_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_Sensor_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_Sensor_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_Sensor_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_Sensor_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_Sensor_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_Sensor_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_Sensor_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_Sensor_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Sensor_BUART_sRX_RxSts__3__POS EQU 3
UART_Sensor_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Sensor_BUART_sRX_RxSts__4__POS EQU 4
UART_Sensor_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Sensor_BUART_sRX_RxSts__5__POS EQU 5
UART_Sensor_BUART_sRX_RxSts__MASK EQU 0x38
UART_Sensor_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_Sensor_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_Sensor_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_Sensor_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_Sensor_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_Sensor_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_Sensor_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_Sensor_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_Sensor_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_Sensor_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_Sensor_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_Sensor_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_Sensor_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_Sensor_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Sensor_BUART_sTX_TxSts__0__POS EQU 0
UART_Sensor_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_Sensor_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_Sensor_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Sensor_BUART_sTX_TxSts__1__POS EQU 1
UART_Sensor_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Sensor_BUART_sTX_TxSts__2__POS EQU 2
UART_Sensor_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Sensor_BUART_sTX_TxSts__3__POS EQU 3
UART_Sensor_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Sensor_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_Sensor_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_Sensor_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1

; Pin_Debug_Button
Pin_Debug_Button__0__MASK EQU 0x40
Pin_Debug_Button__0__PC EQU CYREG_PRT6_PC6
Pin_Debug_Button__0__PORT EQU 6
Pin_Debug_Button__0__SHIFT EQU 6
Pin_Debug_Button__AG EQU CYREG_PRT6_AG
Pin_Debug_Button__AMUX EQU CYREG_PRT6_AMUX
Pin_Debug_Button__BIE EQU CYREG_PRT6_BIE
Pin_Debug_Button__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Debug_Button__BYP EQU CYREG_PRT6_BYP
Pin_Debug_Button__CTL EQU CYREG_PRT6_CTL
Pin_Debug_Button__DM0 EQU CYREG_PRT6_DM0
Pin_Debug_Button__DM1 EQU CYREG_PRT6_DM1
Pin_Debug_Button__DM2 EQU CYREG_PRT6_DM2
Pin_Debug_Button__DR EQU CYREG_PRT6_DR
Pin_Debug_Button__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Debug_Button__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Debug_Button__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Debug_Button__MASK EQU 0x40
Pin_Debug_Button__PORT EQU 6
Pin_Debug_Button__PRT EQU CYREG_PRT6_PRT
Pin_Debug_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Debug_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Debug_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Debug_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Debug_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Debug_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Debug_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Debug_Button__PS EQU CYREG_PRT6_PS
Pin_Debug_Button__SHIFT EQU 6
Pin_Debug_Button__SLW EQU CYREG_PRT6_SLW

; Pin_Tx_to_sensor
Pin_Tx_to_sensor__0__MASK EQU 0x10
Pin_Tx_to_sensor__0__PC EQU CYREG_PRT2_PC4
Pin_Tx_to_sensor__0__PORT EQU 2
Pin_Tx_to_sensor__0__SHIFT EQU 4
Pin_Tx_to_sensor__AG EQU CYREG_PRT2_AG
Pin_Tx_to_sensor__AMUX EQU CYREG_PRT2_AMUX
Pin_Tx_to_sensor__BIE EQU CYREG_PRT2_BIE
Pin_Tx_to_sensor__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Tx_to_sensor__BYP EQU CYREG_PRT2_BYP
Pin_Tx_to_sensor__CTL EQU CYREG_PRT2_CTL
Pin_Tx_to_sensor__DM0 EQU CYREG_PRT2_DM0
Pin_Tx_to_sensor__DM1 EQU CYREG_PRT2_DM1
Pin_Tx_to_sensor__DM2 EQU CYREG_PRT2_DM2
Pin_Tx_to_sensor__DR EQU CYREG_PRT2_DR
Pin_Tx_to_sensor__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Tx_to_sensor__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Tx_to_sensor__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Tx_to_sensor__MASK EQU 0x10
Pin_Tx_to_sensor__PORT EQU 2
Pin_Tx_to_sensor__PRT EQU CYREG_PRT2_PRT
Pin_Tx_to_sensor__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Tx_to_sensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Tx_to_sensor__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Tx_to_sensor__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Tx_to_sensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Tx_to_sensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Tx_to_sensor__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Tx_to_sensor__PS EQU CYREG_PRT2_PS
Pin_Tx_to_sensor__SHIFT EQU 4
Pin_Tx_to_sensor__SLW EQU CYREG_PRT2_SLW

; UART_Debug_BUART
UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_Debug_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_Debug_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_Debug_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_Debug_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_Debug_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_Debug_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_Debug_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_Debug_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_Debug_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_Debug_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_Debug_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_Debug_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_Debug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_Debug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_Debug_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Debug_BUART_sRX_RxSts__3__POS EQU 3
UART_Debug_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Debug_BUART_sRX_RxSts__4__POS EQU 4
UART_Debug_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Debug_BUART_sRX_RxSts__5__POS EQU 5
UART_Debug_BUART_sRX_RxSts__MASK EQU 0x38
UART_Debug_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_Debug_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_Debug_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_Debug_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_Debug_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_Debug_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_Debug_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_Debug_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_Debug_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Debug_BUART_sTX_TxSts__0__POS EQU 0
UART_Debug_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Debug_BUART_sTX_TxSts__1__POS EQU 1
UART_Debug_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Debug_BUART_sTX_TxSts__2__POS EQU 2
UART_Debug_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Debug_BUART_sTX_TxSts__3__POS EQU 3
UART_Debug_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Debug_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_Debug_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1

; Pin_Panel_LED_0
Pin_Panel_LED_0__0__MASK EQU 0x10
Pin_Panel_LED_0__0__PC EQU CYREG_PRT6_PC4
Pin_Panel_LED_0__0__PORT EQU 6
Pin_Panel_LED_0__0__SHIFT EQU 4
Pin_Panel_LED_0__AG EQU CYREG_PRT6_AG
Pin_Panel_LED_0__AMUX EQU CYREG_PRT6_AMUX
Pin_Panel_LED_0__BIE EQU CYREG_PRT6_BIE
Pin_Panel_LED_0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Panel_LED_0__BYP EQU CYREG_PRT6_BYP
Pin_Panel_LED_0__CTL EQU CYREG_PRT6_CTL
Pin_Panel_LED_0__DM0 EQU CYREG_PRT6_DM0
Pin_Panel_LED_0__DM1 EQU CYREG_PRT6_DM1
Pin_Panel_LED_0__DM2 EQU CYREG_PRT6_DM2
Pin_Panel_LED_0__DR EQU CYREG_PRT6_DR
Pin_Panel_LED_0__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Panel_LED_0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Panel_LED_0__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Panel_LED_0__MASK EQU 0x10
Pin_Panel_LED_0__PORT EQU 6
Pin_Panel_LED_0__PRT EQU CYREG_PRT6_PRT
Pin_Panel_LED_0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Panel_LED_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Panel_LED_0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Panel_LED_0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Panel_LED_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Panel_LED_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Panel_LED_0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Panel_LED_0__PS EQU CYREG_PRT6_PS
Pin_Panel_LED_0__SHIFT EQU 4
Pin_Panel_LED_0__SLW EQU CYREG_PRT6_SLW

; Pin_Panel_LED_1
Pin_Panel_LED_1__0__MASK EQU 0x01
Pin_Panel_LED_1__0__PC EQU CYREG_PRT5_PC0
Pin_Panel_LED_1__0__PORT EQU 5
Pin_Panel_LED_1__0__SHIFT EQU 0
Pin_Panel_LED_1__AG EQU CYREG_PRT5_AG
Pin_Panel_LED_1__AMUX EQU CYREG_PRT5_AMUX
Pin_Panel_LED_1__BIE EQU CYREG_PRT5_BIE
Pin_Panel_LED_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_Panel_LED_1__BYP EQU CYREG_PRT5_BYP
Pin_Panel_LED_1__CTL EQU CYREG_PRT5_CTL
Pin_Panel_LED_1__DM0 EQU CYREG_PRT5_DM0
Pin_Panel_LED_1__DM1 EQU CYREG_PRT5_DM1
Pin_Panel_LED_1__DM2 EQU CYREG_PRT5_DM2
Pin_Panel_LED_1__DR EQU CYREG_PRT5_DR
Pin_Panel_LED_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_Panel_LED_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_Panel_LED_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_Panel_LED_1__MASK EQU 0x01
Pin_Panel_LED_1__PORT EQU 5
Pin_Panel_LED_1__PRT EQU CYREG_PRT5_PRT
Pin_Panel_LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_Panel_LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_Panel_LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_Panel_LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_Panel_LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_Panel_LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_Panel_LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_Panel_LED_1__PS EQU CYREG_PRT5_PS
Pin_Panel_LED_1__SHIFT EQU 0
Pin_Panel_LED_1__SLW EQU CYREG_PRT5_SLW

; Pin_Panel_LED_2
Pin_Panel_LED_2__0__MASK EQU 0x80
Pin_Panel_LED_2__0__PC EQU CYREG_PRT2_PC7
Pin_Panel_LED_2__0__PORT EQU 2
Pin_Panel_LED_2__0__SHIFT EQU 7
Pin_Panel_LED_2__AG EQU CYREG_PRT2_AG
Pin_Panel_LED_2__AMUX EQU CYREG_PRT2_AMUX
Pin_Panel_LED_2__BIE EQU CYREG_PRT2_BIE
Pin_Panel_LED_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Panel_LED_2__BYP EQU CYREG_PRT2_BYP
Pin_Panel_LED_2__CTL EQU CYREG_PRT2_CTL
Pin_Panel_LED_2__DM0 EQU CYREG_PRT2_DM0
Pin_Panel_LED_2__DM1 EQU CYREG_PRT2_DM1
Pin_Panel_LED_2__DM2 EQU CYREG_PRT2_DM2
Pin_Panel_LED_2__DR EQU CYREG_PRT2_DR
Pin_Panel_LED_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Panel_LED_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Panel_LED_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Panel_LED_2__MASK EQU 0x80
Pin_Panel_LED_2__PORT EQU 2
Pin_Panel_LED_2__PRT EQU CYREG_PRT2_PRT
Pin_Panel_LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Panel_LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Panel_LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Panel_LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Panel_LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Panel_LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Panel_LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Panel_LED_2__PS EQU CYREG_PRT2_PS
Pin_Panel_LED_2__SHIFT EQU 7
Pin_Panel_LED_2__SLW EQU CYREG_PRT2_SLW

; Pin_PWM_Blue_0
Pin_PWM_Blue_0__0__MASK EQU 0x02
Pin_PWM_Blue_0__0__PC EQU CYREG_PRT6_PC1
Pin_PWM_Blue_0__0__PORT EQU 6
Pin_PWM_Blue_0__0__SHIFT EQU 1
Pin_PWM_Blue_0__AG EQU CYREG_PRT6_AG
Pin_PWM_Blue_0__AMUX EQU CYREG_PRT6_AMUX
Pin_PWM_Blue_0__BIE EQU CYREG_PRT6_BIE
Pin_PWM_Blue_0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_PWM_Blue_0__BYP EQU CYREG_PRT6_BYP
Pin_PWM_Blue_0__CTL EQU CYREG_PRT6_CTL
Pin_PWM_Blue_0__DM0 EQU CYREG_PRT6_DM0
Pin_PWM_Blue_0__DM1 EQU CYREG_PRT6_DM1
Pin_PWM_Blue_0__DM2 EQU CYREG_PRT6_DM2
Pin_PWM_Blue_0__DR EQU CYREG_PRT6_DR
Pin_PWM_Blue_0__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_PWM_Blue_0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_PWM_Blue_0__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_PWM_Blue_0__MASK EQU 0x02
Pin_PWM_Blue_0__PORT EQU 6
Pin_PWM_Blue_0__PRT EQU CYREG_PRT6_PRT
Pin_PWM_Blue_0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_PWM_Blue_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_PWM_Blue_0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_PWM_Blue_0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_PWM_Blue_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_PWM_Blue_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_PWM_Blue_0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_PWM_Blue_0__PS EQU CYREG_PRT6_PS
Pin_PWM_Blue_0__SHIFT EQU 1
Pin_PWM_Blue_0__SLW EQU CYREG_PRT6_SLW

; Pin_PWM_Blue_1
Pin_PWM_Blue_1__0__MASK EQU 0x01
Pin_PWM_Blue_1__0__PC EQU CYREG_PRT6_PC0
Pin_PWM_Blue_1__0__PORT EQU 6
Pin_PWM_Blue_1__0__SHIFT EQU 0
Pin_PWM_Blue_1__AG EQU CYREG_PRT6_AG
Pin_PWM_Blue_1__AMUX EQU CYREG_PRT6_AMUX
Pin_PWM_Blue_1__BIE EQU CYREG_PRT6_BIE
Pin_PWM_Blue_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_PWM_Blue_1__BYP EQU CYREG_PRT6_BYP
Pin_PWM_Blue_1__CTL EQU CYREG_PRT6_CTL
Pin_PWM_Blue_1__DM0 EQU CYREG_PRT6_DM0
Pin_PWM_Blue_1__DM1 EQU CYREG_PRT6_DM1
Pin_PWM_Blue_1__DM2 EQU CYREG_PRT6_DM2
Pin_PWM_Blue_1__DR EQU CYREG_PRT6_DR
Pin_PWM_Blue_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_PWM_Blue_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_PWM_Blue_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_PWM_Blue_1__MASK EQU 0x01
Pin_PWM_Blue_1__PORT EQU 6
Pin_PWM_Blue_1__PRT EQU CYREG_PRT6_PRT
Pin_PWM_Blue_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_PWM_Blue_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_PWM_Blue_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_PWM_Blue_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_PWM_Blue_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_PWM_Blue_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_PWM_Blue_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_PWM_Blue_1__PS EQU CYREG_PRT6_PS
Pin_PWM_Blue_1__SHIFT EQU 0
Pin_PWM_Blue_1__SLW EQU CYREG_PRT6_SLW

; Pin_PWM_Blue_2
Pin_PWM_Blue_2__0__MASK EQU 0x10
Pin_PWM_Blue_2__0__PC EQU CYREG_PRT4_PC4
Pin_PWM_Blue_2__0__PORT EQU 4
Pin_PWM_Blue_2__0__SHIFT EQU 4
Pin_PWM_Blue_2__AG EQU CYREG_PRT4_AG
Pin_PWM_Blue_2__AMUX EQU CYREG_PRT4_AMUX
Pin_PWM_Blue_2__BIE EQU CYREG_PRT4_BIE
Pin_PWM_Blue_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_PWM_Blue_2__BYP EQU CYREG_PRT4_BYP
Pin_PWM_Blue_2__CTL EQU CYREG_PRT4_CTL
Pin_PWM_Blue_2__DM0 EQU CYREG_PRT4_DM0
Pin_PWM_Blue_2__DM1 EQU CYREG_PRT4_DM1
Pin_PWM_Blue_2__DM2 EQU CYREG_PRT4_DM2
Pin_PWM_Blue_2__DR EQU CYREG_PRT4_DR
Pin_PWM_Blue_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_PWM_Blue_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_PWM_Blue_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_PWM_Blue_2__MASK EQU 0x10
Pin_PWM_Blue_2__PORT EQU 4
Pin_PWM_Blue_2__PRT EQU CYREG_PRT4_PRT
Pin_PWM_Blue_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_PWM_Blue_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_PWM_Blue_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_PWM_Blue_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_PWM_Blue_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_PWM_Blue_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_PWM_Blue_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_PWM_Blue_2__PS EQU CYREG_PRT4_PS
Pin_PWM_Blue_2__SHIFT EQU 4
Pin_PWM_Blue_2__SLW EQU CYREG_PRT4_SLW

; Pin_PWM_Blue_3
Pin_PWM_Blue_3__0__MASK EQU 0x02
Pin_PWM_Blue_3__0__PC EQU CYREG_PRT0_PC1
Pin_PWM_Blue_3__0__PORT EQU 0
Pin_PWM_Blue_3__0__SHIFT EQU 1
Pin_PWM_Blue_3__AG EQU CYREG_PRT0_AG
Pin_PWM_Blue_3__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM_Blue_3__BIE EQU CYREG_PRT0_BIE
Pin_PWM_Blue_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM_Blue_3__BYP EQU CYREG_PRT0_BYP
Pin_PWM_Blue_3__CTL EQU CYREG_PRT0_CTL
Pin_PWM_Blue_3__DM0 EQU CYREG_PRT0_DM0
Pin_PWM_Blue_3__DM1 EQU CYREG_PRT0_DM1
Pin_PWM_Blue_3__DM2 EQU CYREG_PRT0_DM2
Pin_PWM_Blue_3__DR EQU CYREG_PRT0_DR
Pin_PWM_Blue_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM_Blue_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM_Blue_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM_Blue_3__MASK EQU 0x02
Pin_PWM_Blue_3__PORT EQU 0
Pin_PWM_Blue_3__PRT EQU CYREG_PRT0_PRT
Pin_PWM_Blue_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM_Blue_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM_Blue_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM_Blue_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM_Blue_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM_Blue_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM_Blue_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM_Blue_3__PS EQU CYREG_PRT0_PS
Pin_PWM_Blue_3__SHIFT EQU 1
Pin_PWM_Blue_3__SLW EQU CYREG_PRT0_SLW

; Pin_PWM_Blue_4
Pin_PWM_Blue_4__0__MASK EQU 0x04
Pin_PWM_Blue_4__0__PC EQU CYREG_PRT0_PC2
Pin_PWM_Blue_4__0__PORT EQU 0
Pin_PWM_Blue_4__0__SHIFT EQU 2
Pin_PWM_Blue_4__AG EQU CYREG_PRT0_AG
Pin_PWM_Blue_4__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM_Blue_4__BIE EQU CYREG_PRT0_BIE
Pin_PWM_Blue_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM_Blue_4__BYP EQU CYREG_PRT0_BYP
Pin_PWM_Blue_4__CTL EQU CYREG_PRT0_CTL
Pin_PWM_Blue_4__DM0 EQU CYREG_PRT0_DM0
Pin_PWM_Blue_4__DM1 EQU CYREG_PRT0_DM1
Pin_PWM_Blue_4__DM2 EQU CYREG_PRT0_DM2
Pin_PWM_Blue_4__DR EQU CYREG_PRT0_DR
Pin_PWM_Blue_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM_Blue_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM_Blue_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM_Blue_4__MASK EQU 0x04
Pin_PWM_Blue_4__PORT EQU 0
Pin_PWM_Blue_4__PRT EQU CYREG_PRT0_PRT
Pin_PWM_Blue_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM_Blue_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM_Blue_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM_Blue_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM_Blue_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM_Blue_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM_Blue_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM_Blue_4__PS EQU CYREG_PRT0_PS
Pin_PWM_Blue_4__SHIFT EQU 2
Pin_PWM_Blue_4__SLW EQU CYREG_PRT0_SLW

; Pin_PWM_Blue_5
Pin_PWM_Blue_5__0__MASK EQU 0x40
Pin_PWM_Blue_5__0__PC EQU CYREG_PRT3_PC6
Pin_PWM_Blue_5__0__PORT EQU 3
Pin_PWM_Blue_5__0__SHIFT EQU 6
Pin_PWM_Blue_5__AG EQU CYREG_PRT3_AG
Pin_PWM_Blue_5__AMUX EQU CYREG_PRT3_AMUX
Pin_PWM_Blue_5__BIE EQU CYREG_PRT3_BIE
Pin_PWM_Blue_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PWM_Blue_5__BYP EQU CYREG_PRT3_BYP
Pin_PWM_Blue_5__CTL EQU CYREG_PRT3_CTL
Pin_PWM_Blue_5__DM0 EQU CYREG_PRT3_DM0
Pin_PWM_Blue_5__DM1 EQU CYREG_PRT3_DM1
Pin_PWM_Blue_5__DM2 EQU CYREG_PRT3_DM2
Pin_PWM_Blue_5__DR EQU CYREG_PRT3_DR
Pin_PWM_Blue_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PWM_Blue_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PWM_Blue_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PWM_Blue_5__MASK EQU 0x40
Pin_PWM_Blue_5__PORT EQU 3
Pin_PWM_Blue_5__PRT EQU CYREG_PRT3_PRT
Pin_PWM_Blue_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PWM_Blue_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PWM_Blue_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PWM_Blue_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PWM_Blue_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PWM_Blue_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PWM_Blue_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PWM_Blue_5__PS EQU CYREG_PRT3_PS
Pin_PWM_Blue_5__SHIFT EQU 6
Pin_PWM_Blue_5__SLW EQU CYREG_PRT3_SLW

; Pin_PWM_Blue_6
Pin_PWM_Blue_6__0__MASK EQU 0x10
Pin_PWM_Blue_6__0__PC EQU CYREG_PRT3_PC4
Pin_PWM_Blue_6__0__PORT EQU 3
Pin_PWM_Blue_6__0__SHIFT EQU 4
Pin_PWM_Blue_6__AG EQU CYREG_PRT3_AG
Pin_PWM_Blue_6__AMUX EQU CYREG_PRT3_AMUX
Pin_PWM_Blue_6__BIE EQU CYREG_PRT3_BIE
Pin_PWM_Blue_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PWM_Blue_6__BYP EQU CYREG_PRT3_BYP
Pin_PWM_Blue_6__CTL EQU CYREG_PRT3_CTL
Pin_PWM_Blue_6__DM0 EQU CYREG_PRT3_DM0
Pin_PWM_Blue_6__DM1 EQU CYREG_PRT3_DM1
Pin_PWM_Blue_6__DM2 EQU CYREG_PRT3_DM2
Pin_PWM_Blue_6__DR EQU CYREG_PRT3_DR
Pin_PWM_Blue_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PWM_Blue_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PWM_Blue_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PWM_Blue_6__MASK EQU 0x10
Pin_PWM_Blue_6__PORT EQU 3
Pin_PWM_Blue_6__PRT EQU CYREG_PRT3_PRT
Pin_PWM_Blue_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PWM_Blue_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PWM_Blue_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PWM_Blue_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PWM_Blue_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PWM_Blue_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PWM_Blue_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PWM_Blue_6__PS EQU CYREG_PRT3_PS
Pin_PWM_Blue_6__SHIFT EQU 4
Pin_PWM_Blue_6__SLW EQU CYREG_PRT3_SLW

; Pin_PWM_Blue_7
Pin_PWM_Blue_7__0__MASK EQU 0x40
Pin_PWM_Blue_7__0__PC EQU CYREG_PRT1_PC6
Pin_PWM_Blue_7__0__PORT EQU 1
Pin_PWM_Blue_7__0__SHIFT EQU 6
Pin_PWM_Blue_7__AG EQU CYREG_PRT1_AG
Pin_PWM_Blue_7__AMUX EQU CYREG_PRT1_AMUX
Pin_PWM_Blue_7__BIE EQU CYREG_PRT1_BIE
Pin_PWM_Blue_7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_PWM_Blue_7__BYP EQU CYREG_PRT1_BYP
Pin_PWM_Blue_7__CTL EQU CYREG_PRT1_CTL
Pin_PWM_Blue_7__DM0 EQU CYREG_PRT1_DM0
Pin_PWM_Blue_7__DM1 EQU CYREG_PRT1_DM1
Pin_PWM_Blue_7__DM2 EQU CYREG_PRT1_DM2
Pin_PWM_Blue_7__DR EQU CYREG_PRT1_DR
Pin_PWM_Blue_7__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_PWM_Blue_7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_PWM_Blue_7__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_PWM_Blue_7__MASK EQU 0x40
Pin_PWM_Blue_7__PORT EQU 1
Pin_PWM_Blue_7__PRT EQU CYREG_PRT1_PRT
Pin_PWM_Blue_7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_PWM_Blue_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_PWM_Blue_7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_PWM_Blue_7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_PWM_Blue_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_PWM_Blue_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_PWM_Blue_7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_PWM_Blue_7__PS EQU CYREG_PRT1_PS
Pin_PWM_Blue_7__SHIFT EQU 6
Pin_PWM_Blue_7__SLW EQU CYREG_PRT1_SLW

; Pin_PWM_Blue_8
Pin_PWM_Blue_8__0__MASK EQU 0x02
Pin_PWM_Blue_8__0__PC EQU CYREG_PRT5_PC1
Pin_PWM_Blue_8__0__PORT EQU 5
Pin_PWM_Blue_8__0__SHIFT EQU 1
Pin_PWM_Blue_8__AG EQU CYREG_PRT5_AG
Pin_PWM_Blue_8__AMUX EQU CYREG_PRT5_AMUX
Pin_PWM_Blue_8__BIE EQU CYREG_PRT5_BIE
Pin_PWM_Blue_8__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_PWM_Blue_8__BYP EQU CYREG_PRT5_BYP
Pin_PWM_Blue_8__CTL EQU CYREG_PRT5_CTL
Pin_PWM_Blue_8__DM0 EQU CYREG_PRT5_DM0
Pin_PWM_Blue_8__DM1 EQU CYREG_PRT5_DM1
Pin_PWM_Blue_8__DM2 EQU CYREG_PRT5_DM2
Pin_PWM_Blue_8__DR EQU CYREG_PRT5_DR
Pin_PWM_Blue_8__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_PWM_Blue_8__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_PWM_Blue_8__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_PWM_Blue_8__MASK EQU 0x02
Pin_PWM_Blue_8__PORT EQU 5
Pin_PWM_Blue_8__PRT EQU CYREG_PRT5_PRT
Pin_PWM_Blue_8__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_PWM_Blue_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_PWM_Blue_8__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_PWM_Blue_8__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_PWM_Blue_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_PWM_Blue_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_PWM_Blue_8__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_PWM_Blue_8__PS EQU CYREG_PRT5_PS
Pin_PWM_Blue_8__SHIFT EQU 1
Pin_PWM_Blue_8__SLW EQU CYREG_PRT5_SLW

; Pin_PWM_Cool_0
Pin_PWM_Cool_0__0__MASK EQU 0x08
Pin_PWM_Cool_0__0__PC EQU CYREG_PRT6_PC3
Pin_PWM_Cool_0__0__PORT EQU 6
Pin_PWM_Cool_0__0__SHIFT EQU 3
Pin_PWM_Cool_0__AG EQU CYREG_PRT6_AG
Pin_PWM_Cool_0__AMUX EQU CYREG_PRT6_AMUX
Pin_PWM_Cool_0__BIE EQU CYREG_PRT6_BIE
Pin_PWM_Cool_0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_PWM_Cool_0__BYP EQU CYREG_PRT6_BYP
Pin_PWM_Cool_0__CTL EQU CYREG_PRT6_CTL
Pin_PWM_Cool_0__DM0 EQU CYREG_PRT6_DM0
Pin_PWM_Cool_0__DM1 EQU CYREG_PRT6_DM1
Pin_PWM_Cool_0__DM2 EQU CYREG_PRT6_DM2
Pin_PWM_Cool_0__DR EQU CYREG_PRT6_DR
Pin_PWM_Cool_0__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_PWM_Cool_0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_PWM_Cool_0__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_PWM_Cool_0__MASK EQU 0x08
Pin_PWM_Cool_0__PORT EQU 6
Pin_PWM_Cool_0__PRT EQU CYREG_PRT6_PRT
Pin_PWM_Cool_0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_PWM_Cool_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_PWM_Cool_0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_PWM_Cool_0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_PWM_Cool_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_PWM_Cool_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_PWM_Cool_0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_PWM_Cool_0__PS EQU CYREG_PRT6_PS
Pin_PWM_Cool_0__SHIFT EQU 3
Pin_PWM_Cool_0__SLW EQU CYREG_PRT6_SLW

; Pin_PWM_Cool_1
Pin_PWM_Cool_1__0__MASK EQU 0x04
Pin_PWM_Cool_1__0__PC EQU CYREG_PRT6_PC2
Pin_PWM_Cool_1__0__PORT EQU 6
Pin_PWM_Cool_1__0__SHIFT EQU 2
Pin_PWM_Cool_1__AG EQU CYREG_PRT6_AG
Pin_PWM_Cool_1__AMUX EQU CYREG_PRT6_AMUX
Pin_PWM_Cool_1__BIE EQU CYREG_PRT6_BIE
Pin_PWM_Cool_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_PWM_Cool_1__BYP EQU CYREG_PRT6_BYP
Pin_PWM_Cool_1__CTL EQU CYREG_PRT6_CTL
Pin_PWM_Cool_1__DM0 EQU CYREG_PRT6_DM0
Pin_PWM_Cool_1__DM1 EQU CYREG_PRT6_DM1
Pin_PWM_Cool_1__DM2 EQU CYREG_PRT6_DM2
Pin_PWM_Cool_1__DR EQU CYREG_PRT6_DR
Pin_PWM_Cool_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_PWM_Cool_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_PWM_Cool_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_PWM_Cool_1__MASK EQU 0x04
Pin_PWM_Cool_1__PORT EQU 6
Pin_PWM_Cool_1__PRT EQU CYREG_PRT6_PRT
Pin_PWM_Cool_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_PWM_Cool_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_PWM_Cool_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_PWM_Cool_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_PWM_Cool_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_PWM_Cool_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_PWM_Cool_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_PWM_Cool_1__PS EQU CYREG_PRT6_PS
Pin_PWM_Cool_1__SHIFT EQU 2
Pin_PWM_Cool_1__SLW EQU CYREG_PRT6_SLW

; Pin_PWM_Cool_2
Pin_PWM_Cool_2__0__MASK EQU 0x40
Pin_PWM_Cool_2__0__PC EQU CYREG_PRT4_PC6
Pin_PWM_Cool_2__0__PORT EQU 4
Pin_PWM_Cool_2__0__SHIFT EQU 6
Pin_PWM_Cool_2__AG EQU CYREG_PRT4_AG
Pin_PWM_Cool_2__AMUX EQU CYREG_PRT4_AMUX
Pin_PWM_Cool_2__BIE EQU CYREG_PRT4_BIE
Pin_PWM_Cool_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_PWM_Cool_2__BYP EQU CYREG_PRT4_BYP
Pin_PWM_Cool_2__CTL EQU CYREG_PRT4_CTL
Pin_PWM_Cool_2__DM0 EQU CYREG_PRT4_DM0
Pin_PWM_Cool_2__DM1 EQU CYREG_PRT4_DM1
Pin_PWM_Cool_2__DM2 EQU CYREG_PRT4_DM2
Pin_PWM_Cool_2__DR EQU CYREG_PRT4_DR
Pin_PWM_Cool_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_PWM_Cool_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_PWM_Cool_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_PWM_Cool_2__MASK EQU 0x40
Pin_PWM_Cool_2__PORT EQU 4
Pin_PWM_Cool_2__PRT EQU CYREG_PRT4_PRT
Pin_PWM_Cool_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_PWM_Cool_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_PWM_Cool_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_PWM_Cool_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_PWM_Cool_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_PWM_Cool_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_PWM_Cool_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_PWM_Cool_2__PS EQU CYREG_PRT4_PS
Pin_PWM_Cool_2__SHIFT EQU 6
Pin_PWM_Cool_2__SLW EQU CYREG_PRT4_SLW

; Pin_PWM_Cool_3
Pin_PWM_Cool_3__0__MASK EQU 0x40
Pin_PWM_Cool_3__0__PC EQU CYREG_PRT0_PC6
Pin_PWM_Cool_3__0__PORT EQU 0
Pin_PWM_Cool_3__0__SHIFT EQU 6
Pin_PWM_Cool_3__AG EQU CYREG_PRT0_AG
Pin_PWM_Cool_3__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM_Cool_3__BIE EQU CYREG_PRT0_BIE
Pin_PWM_Cool_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM_Cool_3__BYP EQU CYREG_PRT0_BYP
Pin_PWM_Cool_3__CTL EQU CYREG_PRT0_CTL
Pin_PWM_Cool_3__DM0 EQU CYREG_PRT0_DM0
Pin_PWM_Cool_3__DM1 EQU CYREG_PRT0_DM1
Pin_PWM_Cool_3__DM2 EQU CYREG_PRT0_DM2
Pin_PWM_Cool_3__DR EQU CYREG_PRT0_DR
Pin_PWM_Cool_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM_Cool_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM_Cool_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM_Cool_3__MASK EQU 0x40
Pin_PWM_Cool_3__PORT EQU 0
Pin_PWM_Cool_3__PRT EQU CYREG_PRT0_PRT
Pin_PWM_Cool_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM_Cool_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM_Cool_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM_Cool_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM_Cool_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM_Cool_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM_Cool_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM_Cool_3__PS EQU CYREG_PRT0_PS
Pin_PWM_Cool_3__SHIFT EQU 6
Pin_PWM_Cool_3__SLW EQU CYREG_PRT0_SLW

; Pin_PWM_Cool_4
Pin_PWM_Cool_4__0__MASK EQU 0x08
Pin_PWM_Cool_4__0__PC EQU CYREG_PRT0_PC3
Pin_PWM_Cool_4__0__PORT EQU 0
Pin_PWM_Cool_4__0__SHIFT EQU 3
Pin_PWM_Cool_4__AG EQU CYREG_PRT0_AG
Pin_PWM_Cool_4__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM_Cool_4__BIE EQU CYREG_PRT0_BIE
Pin_PWM_Cool_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM_Cool_4__BYP EQU CYREG_PRT0_BYP
Pin_PWM_Cool_4__CTL EQU CYREG_PRT0_CTL
Pin_PWM_Cool_4__DM0 EQU CYREG_PRT0_DM0
Pin_PWM_Cool_4__DM1 EQU CYREG_PRT0_DM1
Pin_PWM_Cool_4__DM2 EQU CYREG_PRT0_DM2
Pin_PWM_Cool_4__DR EQU CYREG_PRT0_DR
Pin_PWM_Cool_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM_Cool_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM_Cool_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM_Cool_4__PORT EQU 0
Pin_PWM_Cool_4__PRT EQU CYREG_PRT0_PRT
Pin_PWM_Cool_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM_Cool_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM_Cool_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM_Cool_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM_Cool_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM_Cool_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM_Cool_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM_Cool_4__PS EQU CYREG_PRT0_PS
Pin_PWM_Cool_4__SLW EQU CYREG_PRT0_SLW

; Pin_PWM_Cool_5
Pin_PWM_Cool_5__0__MASK EQU 0x01
Pin_PWM_Cool_5__0__PC EQU CYREG_PRT3_PC0
Pin_PWM_Cool_5__0__PORT EQU 3
Pin_PWM_Cool_5__0__SHIFT EQU 0
Pin_PWM_Cool_5__AG EQU CYREG_PRT3_AG
Pin_PWM_Cool_5__AMUX EQU CYREG_PRT3_AMUX
Pin_PWM_Cool_5__BIE EQU CYREG_PRT3_BIE
Pin_PWM_Cool_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PWM_Cool_5__BYP EQU CYREG_PRT3_BYP
Pin_PWM_Cool_5__CTL EQU CYREG_PRT3_CTL
Pin_PWM_Cool_5__DM0 EQU CYREG_PRT3_DM0
Pin_PWM_Cool_5__DM1 EQU CYREG_PRT3_DM1
Pin_PWM_Cool_5__DM2 EQU CYREG_PRT3_DM2
Pin_PWM_Cool_5__DR EQU CYREG_PRT3_DR
Pin_PWM_Cool_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PWM_Cool_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PWM_Cool_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PWM_Cool_5__MASK EQU 0x01
Pin_PWM_Cool_5__PORT EQU 3
Pin_PWM_Cool_5__PRT EQU CYREG_PRT3_PRT
Pin_PWM_Cool_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PWM_Cool_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PWM_Cool_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PWM_Cool_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PWM_Cool_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PWM_Cool_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PWM_Cool_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PWM_Cool_5__PS EQU CYREG_PRT3_PS
Pin_PWM_Cool_5__SHIFT EQU 0
Pin_PWM_Cool_5__SLW EQU CYREG_PRT3_SLW

; Pin_PWM_Cool_6
Pin_PWM_Cool_6__0__MASK EQU 0x04
Pin_PWM_Cool_6__0__PC EQU CYREG_PRT15_PC2
Pin_PWM_Cool_6__0__PORT EQU 15
Pin_PWM_Cool_6__0__SHIFT EQU 2
Pin_PWM_Cool_6__AG EQU CYREG_PRT15_AG
Pin_PWM_Cool_6__AMUX EQU CYREG_PRT15_AMUX
Pin_PWM_Cool_6__BIE EQU CYREG_PRT15_BIE
Pin_PWM_Cool_6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_PWM_Cool_6__BYP EQU CYREG_PRT15_BYP
Pin_PWM_Cool_6__CTL EQU CYREG_PRT15_CTL
Pin_PWM_Cool_6__DM0 EQU CYREG_PRT15_DM0
Pin_PWM_Cool_6__DM1 EQU CYREG_PRT15_DM1
Pin_PWM_Cool_6__DM2 EQU CYREG_PRT15_DM2
Pin_PWM_Cool_6__DR EQU CYREG_PRT15_DR
Pin_PWM_Cool_6__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_PWM_Cool_6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_PWM_Cool_6__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_PWM_Cool_6__MASK EQU 0x04
Pin_PWM_Cool_6__PORT EQU 15
Pin_PWM_Cool_6__PRT EQU CYREG_PRT15_PRT
Pin_PWM_Cool_6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_PWM_Cool_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_PWM_Cool_6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_PWM_Cool_6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_PWM_Cool_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_PWM_Cool_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_PWM_Cool_6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_PWM_Cool_6__PS EQU CYREG_PRT15_PS
Pin_PWM_Cool_6__SHIFT EQU 2
Pin_PWM_Cool_6__SLW EQU CYREG_PRT15_SLW

; Pin_PWM_Cool_7
Pin_PWM_Cool_7__0__MASK EQU 0x80
Pin_PWM_Cool_7__0__PC EQU CYREG_PRT1_PC7
Pin_PWM_Cool_7__0__PORT EQU 1
Pin_PWM_Cool_7__0__SHIFT EQU 7
Pin_PWM_Cool_7__AG EQU CYREG_PRT1_AG
Pin_PWM_Cool_7__AMUX EQU CYREG_PRT1_AMUX
Pin_PWM_Cool_7__BIE EQU CYREG_PRT1_BIE
Pin_PWM_Cool_7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_PWM_Cool_7__BYP EQU CYREG_PRT1_BYP
Pin_PWM_Cool_7__CTL EQU CYREG_PRT1_CTL
Pin_PWM_Cool_7__DM0 EQU CYREG_PRT1_DM0
Pin_PWM_Cool_7__DM1 EQU CYREG_PRT1_DM1
Pin_PWM_Cool_7__DM2 EQU CYREG_PRT1_DM2
Pin_PWM_Cool_7__DR EQU CYREG_PRT1_DR
Pin_PWM_Cool_7__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_PWM_Cool_7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_PWM_Cool_7__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_PWM_Cool_7__MASK EQU 0x80
Pin_PWM_Cool_7__PORT EQU 1
Pin_PWM_Cool_7__PRT EQU CYREG_PRT1_PRT
Pin_PWM_Cool_7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_PWM_Cool_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_PWM_Cool_7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_PWM_Cool_7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_PWM_Cool_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_PWM_Cool_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_PWM_Cool_7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_PWM_Cool_7__PS EQU CYREG_PRT1_PS
Pin_PWM_Cool_7__SHIFT EQU 7
Pin_PWM_Cool_7__SLW EQU CYREG_PRT1_SLW

; Pin_PWM_Cool_8
Pin_PWM_Cool_8__0__MASK EQU 0x04
Pin_PWM_Cool_8__0__PC EQU CYREG_PRT5_PC2
Pin_PWM_Cool_8__0__PORT EQU 5
Pin_PWM_Cool_8__0__SHIFT EQU 2
Pin_PWM_Cool_8__AG EQU CYREG_PRT5_AG
Pin_PWM_Cool_8__AMUX EQU CYREG_PRT5_AMUX
Pin_PWM_Cool_8__BIE EQU CYREG_PRT5_BIE
Pin_PWM_Cool_8__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_PWM_Cool_8__BYP EQU CYREG_PRT5_BYP
Pin_PWM_Cool_8__CTL EQU CYREG_PRT5_CTL
Pin_PWM_Cool_8__DM0 EQU CYREG_PRT5_DM0
Pin_PWM_Cool_8__DM1 EQU CYREG_PRT5_DM1
Pin_PWM_Cool_8__DM2 EQU CYREG_PRT5_DM2
Pin_PWM_Cool_8__DR EQU CYREG_PRT5_DR
Pin_PWM_Cool_8__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_PWM_Cool_8__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_PWM_Cool_8__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_PWM_Cool_8__MASK EQU 0x04
Pin_PWM_Cool_8__PORT EQU 5
Pin_PWM_Cool_8__PRT EQU CYREG_PRT5_PRT
Pin_PWM_Cool_8__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_PWM_Cool_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_PWM_Cool_8__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_PWM_Cool_8__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_PWM_Cool_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_PWM_Cool_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_PWM_Cool_8__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_PWM_Cool_8__PS EQU CYREG_PRT5_PS
Pin_PWM_Cool_8__SHIFT EQU 2
Pin_PWM_Cool_8__SLW EQU CYREG_PRT5_SLW

; Pin_PWM_Warm_0
Pin_PWM_Warm_0__0__MASK EQU 0x20
Pin_PWM_Warm_0__0__PC EQU CYREG_PRT15_PC5
Pin_PWM_Warm_0__0__PORT EQU 15
Pin_PWM_Warm_0__0__SHIFT EQU 5
Pin_PWM_Warm_0__AG EQU CYREG_PRT15_AG
Pin_PWM_Warm_0__AMUX EQU CYREG_PRT15_AMUX
Pin_PWM_Warm_0__BIE EQU CYREG_PRT15_BIE
Pin_PWM_Warm_0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_PWM_Warm_0__BYP EQU CYREG_PRT15_BYP
Pin_PWM_Warm_0__CTL EQU CYREG_PRT15_CTL
Pin_PWM_Warm_0__DM0 EQU CYREG_PRT15_DM0
Pin_PWM_Warm_0__DM1 EQU CYREG_PRT15_DM1
Pin_PWM_Warm_0__DM2 EQU CYREG_PRT15_DM2
Pin_PWM_Warm_0__DR EQU CYREG_PRT15_DR
Pin_PWM_Warm_0__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_PWM_Warm_0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_PWM_Warm_0__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_PWM_Warm_0__MASK EQU 0x20
Pin_PWM_Warm_0__PORT EQU 15
Pin_PWM_Warm_0__PRT EQU CYREG_PRT15_PRT
Pin_PWM_Warm_0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_PWM_Warm_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_PWM_Warm_0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_PWM_Warm_0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_PWM_Warm_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_PWM_Warm_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_PWM_Warm_0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_PWM_Warm_0__PS EQU CYREG_PRT15_PS
Pin_PWM_Warm_0__SHIFT EQU 5
Pin_PWM_Warm_0__SLW EQU CYREG_PRT15_SLW

; Pin_PWM_Warm_1
Pin_PWM_Warm_1__0__MASK EQU 0x01
Pin_PWM_Warm_1__0__PC EQU CYREG_PRT2_PC0
Pin_PWM_Warm_1__0__PORT EQU 2
Pin_PWM_Warm_1__0__SHIFT EQU 0
Pin_PWM_Warm_1__AG EQU CYREG_PRT2_AG
Pin_PWM_Warm_1__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM_Warm_1__BIE EQU CYREG_PRT2_BIE
Pin_PWM_Warm_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM_Warm_1__BYP EQU CYREG_PRT2_BYP
Pin_PWM_Warm_1__CTL EQU CYREG_PRT2_CTL
Pin_PWM_Warm_1__DM0 EQU CYREG_PRT2_DM0
Pin_PWM_Warm_1__DM1 EQU CYREG_PRT2_DM1
Pin_PWM_Warm_1__DM2 EQU CYREG_PRT2_DM2
Pin_PWM_Warm_1__DR EQU CYREG_PRT2_DR
Pin_PWM_Warm_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM_Warm_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM_Warm_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM_Warm_1__MASK EQU 0x01
Pin_PWM_Warm_1__PORT EQU 2
Pin_PWM_Warm_1__PRT EQU CYREG_PRT2_PRT
Pin_PWM_Warm_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM_Warm_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM_Warm_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM_Warm_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM_Warm_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM_Warm_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM_Warm_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM_Warm_1__PS EQU CYREG_PRT2_PS
Pin_PWM_Warm_1__SHIFT EQU 0
Pin_PWM_Warm_1__SLW EQU CYREG_PRT2_SLW

; Pin_PWM_Warm_2
Pin_PWM_Warm_2__0__MASK EQU 0x80
Pin_PWM_Warm_2__0__PC EQU CYREG_PRT0_PC7
Pin_PWM_Warm_2__0__PORT EQU 0
Pin_PWM_Warm_2__0__SHIFT EQU 7
Pin_PWM_Warm_2__AG EQU CYREG_PRT0_AG
Pin_PWM_Warm_2__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM_Warm_2__BIE EQU CYREG_PRT0_BIE
Pin_PWM_Warm_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM_Warm_2__BYP EQU CYREG_PRT0_BYP
Pin_PWM_Warm_2__CTL EQU CYREG_PRT0_CTL
Pin_PWM_Warm_2__DM0 EQU CYREG_PRT0_DM0
Pin_PWM_Warm_2__DM1 EQU CYREG_PRT0_DM1
Pin_PWM_Warm_2__DM2 EQU CYREG_PRT0_DM2
Pin_PWM_Warm_2__DR EQU CYREG_PRT0_DR
Pin_PWM_Warm_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM_Warm_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM_Warm_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM_Warm_2__MASK EQU 0x80
Pin_PWM_Warm_2__PORT EQU 0
Pin_PWM_Warm_2__PRT EQU CYREG_PRT0_PRT
Pin_PWM_Warm_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM_Warm_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM_Warm_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM_Warm_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM_Warm_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM_Warm_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM_Warm_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM_Warm_2__PS EQU CYREG_PRT0_PS
Pin_PWM_Warm_2__SHIFT EQU 7
Pin_PWM_Warm_2__SLW EQU CYREG_PRT0_SLW

; Pin_PWM_Warm_3
Pin_PWM_Warm_3__0__MASK EQU 0x04
Pin_PWM_Warm_3__0__PC EQU CYREG_PRT4_PC2
Pin_PWM_Warm_3__0__PORT EQU 4
Pin_PWM_Warm_3__0__SHIFT EQU 2
Pin_PWM_Warm_3__AG EQU CYREG_PRT4_AG
Pin_PWM_Warm_3__AMUX EQU CYREG_PRT4_AMUX
Pin_PWM_Warm_3__BIE EQU CYREG_PRT4_BIE
Pin_PWM_Warm_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_PWM_Warm_3__BYP EQU CYREG_PRT4_BYP
Pin_PWM_Warm_3__CTL EQU CYREG_PRT4_CTL
Pin_PWM_Warm_3__DM0 EQU CYREG_PRT4_DM0
Pin_PWM_Warm_3__DM1 EQU CYREG_PRT4_DM1
Pin_PWM_Warm_3__DM2 EQU CYREG_PRT4_DM2
Pin_PWM_Warm_3__DR EQU CYREG_PRT4_DR
Pin_PWM_Warm_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_PWM_Warm_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_PWM_Warm_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_PWM_Warm_3__MASK EQU 0x04
Pin_PWM_Warm_3__PORT EQU 4
Pin_PWM_Warm_3__PRT EQU CYREG_PRT4_PRT
Pin_PWM_Warm_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_PWM_Warm_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_PWM_Warm_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_PWM_Warm_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_PWM_Warm_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_PWM_Warm_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_PWM_Warm_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_PWM_Warm_3__PS EQU CYREG_PRT4_PS
Pin_PWM_Warm_3__SHIFT EQU 2
Pin_PWM_Warm_3__SLW EQU CYREG_PRT4_SLW

; Pin_PWM_Warm_4
Pin_PWM_Warm_4__0__MASK EQU 0x10
Pin_PWM_Warm_4__0__PC EQU CYREG_PRT0_PC4
Pin_PWM_Warm_4__0__PORT EQU 0
Pin_PWM_Warm_4__0__SHIFT EQU 4
Pin_PWM_Warm_4__AG EQU CYREG_PRT0_AG
Pin_PWM_Warm_4__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM_Warm_4__BIE EQU CYREG_PRT0_BIE
Pin_PWM_Warm_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM_Warm_4__BYP EQU CYREG_PRT0_BYP
Pin_PWM_Warm_4__CTL EQU CYREG_PRT0_CTL
Pin_PWM_Warm_4__DM0 EQU CYREG_PRT0_DM0
Pin_PWM_Warm_4__DM1 EQU CYREG_PRT0_DM1
Pin_PWM_Warm_4__DM2 EQU CYREG_PRT0_DM2
Pin_PWM_Warm_4__DR EQU CYREG_PRT0_DR
Pin_PWM_Warm_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM_Warm_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM_Warm_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM_Warm_4__PORT EQU 0
Pin_PWM_Warm_4__PRT EQU CYREG_PRT0_PRT
Pin_PWM_Warm_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM_Warm_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM_Warm_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM_Warm_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM_Warm_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM_Warm_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM_Warm_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM_Warm_4__PS EQU CYREG_PRT0_PS
Pin_PWM_Warm_4__SLW EQU CYREG_PRT0_SLW

; Pin_PWM_Warm_5
Pin_PWM_Warm_5__0__MASK EQU 0x02
Pin_PWM_Warm_5__0__PC EQU CYREG_PRT3_PC1
Pin_PWM_Warm_5__0__PORT EQU 3
Pin_PWM_Warm_5__0__SHIFT EQU 1
Pin_PWM_Warm_5__AG EQU CYREG_PRT3_AG
Pin_PWM_Warm_5__AMUX EQU CYREG_PRT3_AMUX
Pin_PWM_Warm_5__BIE EQU CYREG_PRT3_BIE
Pin_PWM_Warm_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PWM_Warm_5__BYP EQU CYREG_PRT3_BYP
Pin_PWM_Warm_5__CTL EQU CYREG_PRT3_CTL
Pin_PWM_Warm_5__DM0 EQU CYREG_PRT3_DM0
Pin_PWM_Warm_5__DM1 EQU CYREG_PRT3_DM1
Pin_PWM_Warm_5__DM2 EQU CYREG_PRT3_DM2
Pin_PWM_Warm_5__DR EQU CYREG_PRT3_DR
Pin_PWM_Warm_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PWM_Warm_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PWM_Warm_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PWM_Warm_5__MASK EQU 0x02
Pin_PWM_Warm_5__PORT EQU 3
Pin_PWM_Warm_5__PRT EQU CYREG_PRT3_PRT
Pin_PWM_Warm_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PWM_Warm_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PWM_Warm_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PWM_Warm_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PWM_Warm_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PWM_Warm_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PWM_Warm_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PWM_Warm_5__PS EQU CYREG_PRT3_PS
Pin_PWM_Warm_5__SHIFT EQU 1
Pin_PWM_Warm_5__SLW EQU CYREG_PRT3_SLW

; Pin_PWM_Warm_6
Pin_PWM_Warm_6__0__MASK EQU 0x08
Pin_PWM_Warm_6__0__PC EQU CYREG_PRT3_PC3
Pin_PWM_Warm_6__0__PORT EQU 3
Pin_PWM_Warm_6__0__SHIFT EQU 3
Pin_PWM_Warm_6__AG EQU CYREG_PRT3_AG
Pin_PWM_Warm_6__AMUX EQU CYREG_PRT3_AMUX
Pin_PWM_Warm_6__BIE EQU CYREG_PRT3_BIE
Pin_PWM_Warm_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_PWM_Warm_6__BYP EQU CYREG_PRT3_BYP
Pin_PWM_Warm_6__CTL EQU CYREG_PRT3_CTL
Pin_PWM_Warm_6__DM0 EQU CYREG_PRT3_DM0
Pin_PWM_Warm_6__DM1 EQU CYREG_PRT3_DM1
Pin_PWM_Warm_6__DM2 EQU CYREG_PRT3_DM2
Pin_PWM_Warm_6__DR EQU CYREG_PRT3_DR
Pin_PWM_Warm_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_PWM_Warm_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_PWM_Warm_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_PWM_Warm_6__MASK EQU 0x08
Pin_PWM_Warm_6__PORT EQU 3
Pin_PWM_Warm_6__PRT EQU CYREG_PRT3_PRT
Pin_PWM_Warm_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_PWM_Warm_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_PWM_Warm_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_PWM_Warm_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_PWM_Warm_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_PWM_Warm_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_PWM_Warm_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_PWM_Warm_6__PS EQU CYREG_PRT3_PS
Pin_PWM_Warm_6__SHIFT EQU 3
Pin_PWM_Warm_6__SLW EQU CYREG_PRT3_SLW

; Pin_PWM_Warm_7
Pin_PWM_Warm_7__0__MASK EQU 0x40
Pin_PWM_Warm_7__0__PC EQU CYREG_PRT12_PC6
Pin_PWM_Warm_7__0__PORT EQU 12
Pin_PWM_Warm_7__0__SHIFT EQU 6
Pin_PWM_Warm_7__AG EQU CYREG_PRT12_AG
Pin_PWM_Warm_7__BIE EQU CYREG_PRT12_BIE
Pin_PWM_Warm_7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_PWM_Warm_7__BYP EQU CYREG_PRT12_BYP
Pin_PWM_Warm_7__DM0 EQU CYREG_PRT12_DM0
Pin_PWM_Warm_7__DM1 EQU CYREG_PRT12_DM1
Pin_PWM_Warm_7__DM2 EQU CYREG_PRT12_DM2
Pin_PWM_Warm_7__DR EQU CYREG_PRT12_DR
Pin_PWM_Warm_7__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_PWM_Warm_7__MASK EQU 0x40
Pin_PWM_Warm_7__PORT EQU 12
Pin_PWM_Warm_7__PRT EQU CYREG_PRT12_PRT
Pin_PWM_Warm_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_PWM_Warm_7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_PWM_Warm_7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_PWM_Warm_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_PWM_Warm_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_PWM_Warm_7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_PWM_Warm_7__PS EQU CYREG_PRT12_PS
Pin_PWM_Warm_7__SHIFT EQU 6
Pin_PWM_Warm_7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_PWM_Warm_7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_PWM_Warm_7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_PWM_Warm_7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_PWM_Warm_7__SLW EQU CYREG_PRT12_SLW

; Pin_PWM_Warm_8
Pin_PWM_Warm_8__0__MASK EQU 0x20
Pin_PWM_Warm_8__0__PC EQU CYREG_PRT1_PC5
Pin_PWM_Warm_8__0__PORT EQU 1
Pin_PWM_Warm_8__0__SHIFT EQU 5
Pin_PWM_Warm_8__AG EQU CYREG_PRT1_AG
Pin_PWM_Warm_8__AMUX EQU CYREG_PRT1_AMUX
Pin_PWM_Warm_8__BIE EQU CYREG_PRT1_BIE
Pin_PWM_Warm_8__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_PWM_Warm_8__BYP EQU CYREG_PRT1_BYP
Pin_PWM_Warm_8__CTL EQU CYREG_PRT1_CTL
Pin_PWM_Warm_8__DM0 EQU CYREG_PRT1_DM0
Pin_PWM_Warm_8__DM1 EQU CYREG_PRT1_DM1
Pin_PWM_Warm_8__DM2 EQU CYREG_PRT1_DM2
Pin_PWM_Warm_8__DR EQU CYREG_PRT1_DR
Pin_PWM_Warm_8__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_PWM_Warm_8__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_PWM_Warm_8__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_PWM_Warm_8__MASK EQU 0x20
Pin_PWM_Warm_8__PORT EQU 1
Pin_PWM_Warm_8__PRT EQU CYREG_PRT1_PRT
Pin_PWM_Warm_8__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_PWM_Warm_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_PWM_Warm_8__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_PWM_Warm_8__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_PWM_Warm_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_PWM_Warm_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_PWM_Warm_8__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_PWM_Warm_8__PS EQU CYREG_PRT1_PS
Pin_PWM_Warm_8__SHIFT EQU 5
Pin_PWM_Warm_8__SLW EQU CYREG_PRT1_SLW

; Pin_Debug_LED
Pin_Debug_LED__0__MASK EQU 0x80
Pin_Debug_LED__0__PC EQU CYREG_PRT6_PC7
Pin_Debug_LED__0__PORT EQU 6
Pin_Debug_LED__0__SHIFT EQU 7
Pin_Debug_LED__AG EQU CYREG_PRT6_AG
Pin_Debug_LED__AMUX EQU CYREG_PRT6_AMUX
Pin_Debug_LED__BIE EQU CYREG_PRT6_BIE
Pin_Debug_LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_Debug_LED__BYP EQU CYREG_PRT6_BYP
Pin_Debug_LED__CTL EQU CYREG_PRT6_CTL
Pin_Debug_LED__DM0 EQU CYREG_PRT6_DM0
Pin_Debug_LED__DM1 EQU CYREG_PRT6_DM1
Pin_Debug_LED__DM2 EQU CYREG_PRT6_DM2
Pin_Debug_LED__DR EQU CYREG_PRT6_DR
Pin_Debug_LED__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_Debug_LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_Debug_LED__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_Debug_LED__MASK EQU 0x80
Pin_Debug_LED__PORT EQU 6
Pin_Debug_LED__PRT EQU CYREG_PRT6_PRT
Pin_Debug_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_Debug_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_Debug_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_Debug_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_Debug_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_Debug_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_Debug_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_Debug_LED__PS EQU CYREG_PRT6_PS
Pin_Debug_LED__SHIFT EQU 7
Pin_Debug_LED__SLW EQU CYREG_PRT6_SLW

; Pin_Debug_Rx
Pin_Debug_Rx__0__MASK EQU 0x40
Pin_Debug_Rx__0__PC EQU CYREG_PRT2_PC6
Pin_Debug_Rx__0__PORT EQU 2
Pin_Debug_Rx__0__SHIFT EQU 6
Pin_Debug_Rx__AG EQU CYREG_PRT2_AG
Pin_Debug_Rx__AMUX EQU CYREG_PRT2_AMUX
Pin_Debug_Rx__BIE EQU CYREG_PRT2_BIE
Pin_Debug_Rx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Debug_Rx__BYP EQU CYREG_PRT2_BYP
Pin_Debug_Rx__CTL EQU CYREG_PRT2_CTL
Pin_Debug_Rx__DM0 EQU CYREG_PRT2_DM0
Pin_Debug_Rx__DM1 EQU CYREG_PRT2_DM1
Pin_Debug_Rx__DM2 EQU CYREG_PRT2_DM2
Pin_Debug_Rx__DR EQU CYREG_PRT2_DR
Pin_Debug_Rx__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Debug_Rx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Debug_Rx__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Debug_Rx__MASK EQU 0x40
Pin_Debug_Rx__PORT EQU 2
Pin_Debug_Rx__PRT EQU CYREG_PRT2_PRT
Pin_Debug_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Debug_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Debug_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Debug_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Debug_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Debug_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Debug_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Debug_Rx__PS EQU CYREG_PRT2_PS
Pin_Debug_Rx__SHIFT EQU 6
Pin_Debug_Rx__SLW EQU CYREG_PRT2_SLW

; Pin_Debug_Tx
Pin_Debug_Tx__0__MASK EQU 0x20
Pin_Debug_Tx__0__PC EQU CYREG_PRT2_PC5
Pin_Debug_Tx__0__PORT EQU 2
Pin_Debug_Tx__0__SHIFT EQU 5
Pin_Debug_Tx__AG EQU CYREG_PRT2_AG
Pin_Debug_Tx__AMUX EQU CYREG_PRT2_AMUX
Pin_Debug_Tx__BIE EQU CYREG_PRT2_BIE
Pin_Debug_Tx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Debug_Tx__BYP EQU CYREG_PRT2_BYP
Pin_Debug_Tx__CTL EQU CYREG_PRT2_CTL
Pin_Debug_Tx__DM0 EQU CYREG_PRT2_DM0
Pin_Debug_Tx__DM1 EQU CYREG_PRT2_DM1
Pin_Debug_Tx__DM2 EQU CYREG_PRT2_DM2
Pin_Debug_Tx__DR EQU CYREG_PRT2_DR
Pin_Debug_Tx__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Debug_Tx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Debug_Tx__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Debug_Tx__MASK EQU 0x20
Pin_Debug_Tx__PORT EQU 2
Pin_Debug_Tx__PRT EQU CYREG_PRT2_PRT
Pin_Debug_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Debug_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Debug_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Debug_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Debug_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Debug_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Debug_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Debug_Tx__PS EQU CYREG_PRT2_PS
Pin_Debug_Tx__SHIFT EQU 5
Pin_Debug_Tx__SLW EQU CYREG_PRT2_SLW

; PrISM_10
PrISM_10_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PrISM_10_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PrISM_10_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PrISM_10_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PrISM_10_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PrISM_10_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PrISM_10_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PrISM_10_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PrISM_10_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PrISM_10_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PrISM_10_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PrISM_10_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PrISM_10_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PrISM_10_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PrISM_10_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PrISM_10_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PrISM_10_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB06_F1

; PrISM_11
PrISM_11_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PrISM_11_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PrISM_11_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PrISM_11_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PrISM_11_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PrISM_11_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PrISM_11_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PrISM_11_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PrISM_11_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PrISM_11_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PrISM_11_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PrISM_11_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PrISM_11_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PrISM_11_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PrISM_11_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PrISM_11_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PrISM_11_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB07_F1

; PrISM_12
PrISM_12_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PrISM_12_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PrISM_12_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PrISM_12_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PrISM_12_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PrISM_12_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PrISM_12_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PrISM_12_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PrISM_12_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PrISM_12_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PrISM_12_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PrISM_12_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PrISM_12_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PrISM_12_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PrISM_12_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PrISM_12_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PrISM_12_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB05_F1

; PrISM_13
PrISM_13_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PrISM_13_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PrISM_13_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PrISM_13_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PrISM_13_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PrISM_13_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PrISM_13_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PrISM_13_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PrISM_13_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PrISM_13_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PrISM_13_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PrISM_13_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PrISM_13_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PrISM_13_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PrISM_13_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PrISM_13_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PrISM_13_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB07_F1

; PrISM_14
PrISM_14_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PrISM_14_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PrISM_14_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PrISM_14_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PrISM_14_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PrISM_14_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PrISM_14_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PrISM_14_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PrISM_14_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PrISM_14_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PrISM_14_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PrISM_14_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PrISM_14_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PrISM_14_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PrISM_14_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PrISM_14_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PrISM_14_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB05_F1

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; PrISM_1
PrISM_1_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PrISM_1_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PrISM_1_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PrISM_1_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PrISM_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PrISM_1_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PrISM_1_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PrISM_1_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PrISM_1_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
PrISM_1_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
PrISM_1_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PrISM_1_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
PrISM_1_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
PrISM_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PrISM_1_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PrISM_1_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
PrISM_1_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB11_F1

; PrISM_2
PrISM_2_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PrISM_2_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PrISM_2_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PrISM_2_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PrISM_2_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PrISM_2_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PrISM_2_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PrISM_2_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PrISM_2_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PrISM_2_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PrISM_2_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PrISM_2_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PrISM_2_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PrISM_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PrISM_2_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PrISM_2_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PrISM_2_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB04_F1

; PrISM_3
PrISM_3_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PrISM_3_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PrISM_3_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PrISM_3_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PrISM_3_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PrISM_3_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PrISM_3_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PrISM_3_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PrISM_3_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PrISM_3_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PrISM_3_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PrISM_3_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PrISM_3_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PrISM_3_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PrISM_3_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PrISM_3_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PrISM_3_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB06_F1

; PrISM_4
PrISM_4_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PrISM_4_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PrISM_4_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PrISM_4_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PrISM_4_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PrISM_4_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PrISM_4_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PrISM_4_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PrISM_4_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PrISM_4_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PrISM_4_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PrISM_4_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PrISM_4_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PrISM_4_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PrISM_4_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PrISM_4_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PrISM_4_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB14_F1

; PrISM_5
PrISM_5_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PrISM_5_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PrISM_5_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PrISM_5_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PrISM_5_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PrISM_5_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PrISM_5_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PrISM_5_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PrISM_5_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PrISM_5_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PrISM_5_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PrISM_5_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PrISM_5_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PrISM_5_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PrISM_5_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PrISM_5_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PrISM_5_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB08_F1

; PrISM_6
PrISM_6_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PrISM_6_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PrISM_6_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PrISM_6_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PrISM_6_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PrISM_6_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PrISM_6_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PrISM_6_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PrISM_6_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
PrISM_6_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
PrISM_6_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PrISM_6_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
PrISM_6_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
PrISM_6_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PrISM_6_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PrISM_6_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
PrISM_6_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB13_F1

; PrISM_7
PrISM_7_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PrISM_7_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PrISM_7_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PrISM_7_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PrISM_7_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PrISM_7_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PrISM_7_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PrISM_7_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PrISM_7_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PrISM_7_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PrISM_7_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PrISM_7_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PrISM_7_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PrISM_7_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PrISM_7_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PrISM_7_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PrISM_7_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB12_F1

; PrISM_8
PrISM_8_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PrISM_8_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PrISM_8_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PrISM_8_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PrISM_8_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PrISM_8_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PrISM_8_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PrISM_8_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PrISM_8_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PrISM_8_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PrISM_8_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PrISM_8_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PrISM_8_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PrISM_8_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PrISM_8_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PrISM_8_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PrISM_8_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB08_F1

; PrISM_9
PrISM_9_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PrISM_9_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PrISM_9_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PrISM_9_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PrISM_9_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PrISM_9_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PrISM_9_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PrISM_9_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PrISM_9_sC8_PrISMdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PrISM_9_sC8_PrISMdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PrISM_9_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PrISM_9_sC8_PrISMdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PrISM_9_sC8_PrISMdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PrISM_9_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PrISM_9_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PrISM_9_sC8_PrISMdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PrISM_9_sC8_PrISMdp_u0__F1_REG EQU CYREG_B1_UDB04_F1

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 33000000
BCLK__BUS_CLK__KHZ EQU 33000
BCLK__BUS_CLK__MHZ EQU 33
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
