//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// timestamp removed
//
//
// Ports:
// Name                         I/O  size props
// GPIO_leds                      O     8 reg
// CLK_deleteme_unused_clock      O     1 clock
// CLK_GATE_deleteme_unused_clock  O     1 const
// CLK_deleteme_unused_clock_0    O     1 clock
// CLK_GATE_deleteme_unused_clock_0  O     1 const
// CLK_deleteme_unused_clock_1    O     1 clock
// CLK_GATE_deleteme_unused_clock_1  O     1 const
// CLK_deleteme_unused_clock_2    O     1 clock
// CLK_GATE_deleteme_unused_clock_2  O     1 const
// CLK_deleteme_unused_clock_3    O     1 clock
// CLK_GATE_deleteme_unused_clock_3  O     1 const
// RST_N_deleteme_unused_reset    O     1 reset
// RST_N_deleteme_unused_reset_0  O     1 reset
// RST_N_deleteme_unused_reset_1  O     1 reset
// RST_N_deleteme_unused_reset_2  O     1 reset
// RST_N_deleteme_unused_reset_3  O     1 reset
// CLK                            I     1 unused
// RST_N                          I     1 unused
// DDR_Addr                      IO    15 inout
// DDR_BankAddr                  IO     3 inout
// DDR_CAS_n                     IO     1 inout
// DDR_CKE                       IO     1 inout
// DDR_CS_n                      IO     1 inout
// DDR_Clk_n                     IO     1 inout
// DDR_Clk_p                     IO     1 inout
// DDR_DM                        IO     4 inout
// DDR_DQ                        IO    32 inout
// DDR_DQS_n                     IO     4 inout
// DDR_DQS_p                     IO     4 inout
// DDR_DRSTB                     IO     1 inout
// DDR_ODT                       IO     1 inout
// DDR_RAS_n                     IO     1 inout
// FIXED_IO_ddr_vrn              IO     1 inout
// FIXED_IO_ddr_vrp              IO     1 inout
// DDR_WEB                       IO     1 inout
// FIXED_IO_mio                  IO    54 inout
// FIXED_IO_ps_clk               IO     1 inout
// FIXED_IO_ps_porb              IO     1 inout
// FIXED_IO_ps_srstb             IO     1 inout
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

(*black_box*)module mkZynqTop(CLK,
		 RST_N,

		 .DDR_Addr(ps7_ps7_foo_DDRA),
		 .DDR_BankAddr(ps7_ps7_foo_DDRBA),
		 .DDR_CAS_n(ps7_ps7_foo_DDRCASB),
		 .DDR_CKE(ps7_ps7_foo_DDRCKE),
		 .DDR_CS_n(ps7_ps7_foo_DDRCSB),
		 .DDR_Clk_n(ps7_ps7_foo_DDRCKN),
		 .DDR_Clk_p(ps7_ps7_foo_DDRCKP),
		 .DDR_DM(ps7_ps7_foo_DDRDM),
		 .DDR_DQ(ps7_ps7_foo_DDRDQ),
		 .DDR_DQS_n(ps7_ps7_foo_DDRDQSN),
		 .DDR_DQS_p(ps7_ps7_foo_DDRDQSP),
		 .DDR_DRSTB(ps7_ps7_foo_DDRDRSTB),
		 .DDR_ODT(ps7_ps7_foo_DDRODT),
		 .DDR_RAS_n(ps7_ps7_foo_DDRRASB),
		 .FIXED_IO_ddr_vrn(ps7_ps7_foo_DDRVRN),
		 .FIXED_IO_ddr_vrp(ps7_ps7_foo_DDRVRP),
		 .DDR_WEB(ps7_ps7_foo_DDRWEB),
		 .FIXED_IO_mio(ps7_ps7_foo_MIO),
		 .FIXED_IO_ps_clk(ps7_ps7_foo_PSCLK),
		 .FIXED_IO_ps_porb(ps7_ps7_foo_PSPORB),
		 .FIXED_IO_ps_srstb(ps7_ps7_foo_PSSRSTB),

		 GPIO_leds,

		 CLK_deleteme_unused_clock,
		 CLK_GATE_deleteme_unused_clock,

		 CLK_deleteme_unused_clock_0,
		 CLK_GATE_deleteme_unused_clock_0,

		 CLK_deleteme_unused_clock_1,
		 CLK_GATE_deleteme_unused_clock_1,

		 CLK_deleteme_unused_clock_2,
		 CLK_GATE_deleteme_unused_clock_2,

		 CLK_deleteme_unused_clock_3,
		 CLK_GATE_deleteme_unused_clock_3,

		 RST_N_deleteme_unused_reset,
		 RST_N_deleteme_unused_reset_0,
		 RST_N_deleteme_unused_reset_1,
		 RST_N_deleteme_unused_reset_2,
		 RST_N_deleteme_unused_reset_3);
  input  CLK;
  input  RST_N;

  inout  [14 : 0] ps7_ps7_foo_DDRA;
  inout  [2 : 0] ps7_ps7_foo_DDRBA;
  inout  ps7_ps7_foo_DDRCASB;
  inout  ps7_ps7_foo_DDRCKE;
  inout  ps7_ps7_foo_DDRCSB;
  inout  ps7_ps7_foo_DDRCKN;
  inout  ps7_ps7_foo_DDRCKP;
  inout  [3 : 0] ps7_ps7_foo_DDRDM;
  inout  [31 : 0] ps7_ps7_foo_DDRDQ;
  inout  [3 : 0] ps7_ps7_foo_DDRDQSN;
  inout  [3 : 0] ps7_ps7_foo_DDRDQSP;
  inout  ps7_ps7_foo_DDRDRSTB;
  inout  ps7_ps7_foo_DDRODT;
  inout  ps7_ps7_foo_DDRRASB;
  inout  ps7_ps7_foo_DDRVRN;
  inout  ps7_ps7_foo_DDRVRP;
  inout  ps7_ps7_foo_DDRWEB;
  inout  [53 : 0] ps7_ps7_foo_MIO;
  inout  ps7_ps7_foo_PSCLK;
  inout  ps7_ps7_foo_PSPORB;
  inout  ps7_ps7_foo_PSSRSTB;

  // value method pins_leds
  output [7 : 0] GPIO_leds;

  // oscillator and gates for output clock CLK_deleteme_unused_clock
  output CLK_deleteme_unused_clock;
  output CLK_GATE_deleteme_unused_clock;

  // oscillator and gates for output clock CLK_deleteme_unused_clock_0
  output CLK_deleteme_unused_clock_0;
  output CLK_GATE_deleteme_unused_clock_0;

  // oscillator and gates for output clock CLK_deleteme_unused_clock_1
  output CLK_deleteme_unused_clock_1;
  output CLK_GATE_deleteme_unused_clock_1;

  // oscillator and gates for output clock CLK_deleteme_unused_clock_2
  output CLK_deleteme_unused_clock_2;
  output CLK_GATE_deleteme_unused_clock_2;

  // oscillator and gates for output clock CLK_deleteme_unused_clock_3
  output CLK_deleteme_unused_clock_3;
  output CLK_GATE_deleteme_unused_clock_3;

  // output resets
  output RST_N_deleteme_unused_reset;
  output RST_N_deleteme_unused_reset_0;
  output RST_N_deleteme_unused_reset_1;
  output RST_N_deleteme_unused_reset_2;
  output RST_N_deleteme_unused_reset_3;

  // signals for module outputs
  wire [7 : 0] GPIO_leds;
  wire CLK_GATE_deleteme_unused_clock,
       CLK_GATE_deleteme_unused_clock_0,
       CLK_GATE_deleteme_unused_clock_1,
       CLK_GATE_deleteme_unused_clock_2,
       CLK_GATE_deleteme_unused_clock_3,
       CLK_deleteme_unused_clock,
       CLK_deleteme_unused_clock_0,
       CLK_deleteme_unused_clock_1,
       CLK_deleteme_unused_clock_2,
       CLK_deleteme_unused_clock_3,
       RST_N_deleteme_unused_reset,
       RST_N_deleteme_unused_reset_0,
       RST_N_deleteme_unused_reset_1,
       RST_N_deleteme_unused_reset_2,
       RST_N_deleteme_unused_reset_3;

  // inlined wires
  wire ps7_ps7_vtopmw_axi_gp_0_wires_0_whas,
       ps7_ps7_vtopmw_axi_gp_0_wires_1_whas,
       ps7_ps7_vtopmw_axi_gp_0_wires_2_whas,
       ps7_ps7_vtopmw_axi_gp_0_wires_3_whas,
       ps7_ps7_vtopmw_axi_gp_0_wires_5_whas;

  // register bscan_selectdelay
  reg bscan_selectdelay;
  wire bscan_selectdelay_D_IN, bscan_selectdelay_EN;

  // register bscan_selected_ff0
  reg bscan_selected_ff0;
  wire bscan_selected_ff0_D_IN, bscan_selected_ff0_EN;

  // register bscan_selected_ff1
  reg bscan_selected_ff1;
  wire bscan_selected_ff1_D_IN, bscan_selected_ff1_EN;

  // register bscan_selected_ff2
  reg bscan_selected_ff2;
  wire bscan_selected_ff2_D_IN, bscan_selected_ff2_EN;

  // register top_lLedController_ledsValue
  reg [7 : 0] top_lLedController_ledsValue;
  wire [7 : 0] top_lLedController_ledsValue_D_IN;
  wire top_lLedController_ledsValue_EN;

  // register top_lLedController_remainingDuration
  reg [31 : 0] top_lLedController_remainingDuration;
  wire [31 : 0] top_lLedController_remainingDuration_D_IN;
  wire top_lLedController_remainingDuration_EN;

  // register top_portalEnt_0_ctrlPort_cycle_count
  reg [63 : 0] top_portalEnt_0_ctrlPort_cycle_count;
  wire [63 : 0] top_portalEnt_0_ctrlPort_cycle_count_D_IN;
  wire top_portalEnt_0_ctrlPort_cycle_count_EN;

  // register top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg
  reg [4 : 0] top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg;
  wire [4 : 0] top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg_D_IN;
  wire top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg_EN;

  // register top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg_EN;

  // register top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg
  reg top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg;
  wire top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg_D_IN,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg_EN;

  // register top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg
  reg top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg;
  wire top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg_D_IN,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg_EN;

  // register top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg
  reg [4 : 0] top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg;
  wire [4 : 0] top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg_D_IN;
  wire top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg_EN;

  // register top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg_EN;

  // register top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg
  reg top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg;
  wire top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg_D_IN,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg_EN;

  // register top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg
  reg top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg;
  wire top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg_D_IN,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg_EN;

  // register top_portalEnt_0_ctrlPort_interruptEnableReg
  reg top_portalEnt_0_ctrlPort_interruptEnableReg;
  wire top_portalEnt_0_ctrlPort_interruptEnableReg_D_IN,
       top_portalEnt_0_ctrlPort_interruptEnableReg_EN;

  // register top_portalEnt_0_ctrlPort_num_portals_reg
  reg [31 : 0] top_portalEnt_0_ctrlPort_num_portals_reg;
  wire [31 : 0] top_portalEnt_0_ctrlPort_num_portals_reg_D_IN;
  wire top_portalEnt_0_ctrlPort_num_portals_reg_EN;

  // register top_portalEnt_0_ctrlPort_snapshot
  reg [31 : 0] top_portalEnt_0_ctrlPort_snapshot;
  wire [31 : 0] top_portalEnt_0_ctrlPort_snapshot_D_IN;
  wire top_portalEnt_0_ctrlPort_snapshot_EN;

  // register top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg
  reg [4 : 0] top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg;
  wire [4 : 0] top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg_D_IN;
  wire top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg_EN;

  // register top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg_EN;

  // register top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg
  reg top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg;
  wire top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg_D_IN,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg_EN;

  // register top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg
  reg top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg;
  wire top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg_D_IN,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg_EN;

  // register top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg
  reg [4 : 0] top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg;
  wire [4 : 0] top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg_D_IN;
  wire top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg_EN;

  // register top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg_EN;

  // register top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg
  reg top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg;
  wire top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg_D_IN,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg_EN;

  // register top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg
  reg top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg;
  wire top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg_D_IN,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg_EN;

  // ports of submodule bscan_bscan
  wire bscan_bscan_SEL, bscan_bscan_TCK, bscan_bscan_TDO;

  // ports of submodule bscan_myrst
  wire bscan_myrst_OUT_RST;

  // ports of submodule bscan_mytck
  wire bscan_mytck_O;

  // ports of submodule ps7_b2c_0
  wire ps7_b2c_0_IN1, ps7_b2c_0_IN2, ps7_b2c_0_OUT1, ps7_b2c_0_OUT2;

  // ports of submodule ps7_b2c_1
  wire ps7_b2c_1_IN1, ps7_b2c_1_IN2, ps7_b2c_1_OUT1, ps7_b2c_1_OUT2;

  // ports of submodule ps7_b2c_2
  wire ps7_b2c_2_IN1, ps7_b2c_2_IN2, ps7_b2c_2_OUT1, ps7_b2c_2_OUT2;

  // ports of submodule ps7_b2c_3
  wire ps7_b2c_3_IN1, ps7_b2c_3_IN2, ps7_b2c_3_OUT1, ps7_b2c_3_OUT2;

  // ports of submodule ps7_clockGen_clkout0buffer
  wire ps7_clockGen_clkout0buffer_O;

  // ports of submodule ps7_clockGen_pll
  wire ps7_clockGen_pll_CLKFBIN,
       ps7_clockGen_pll_CLKFBOUT,
       ps7_clockGen_pll_CLKOUT0,
       ps7_clockGen_pll_CLKOUT0B,
       ps7_clockGen_pll_CLKOUT1,
       ps7_clockGen_pll_CLKOUT1B,
       ps7_clockGen_pll_CLKOUT2,
       ps7_clockGen_pll_CLKOUT2B,
       ps7_clockGen_pll_CLKOUT3,
       ps7_clockGen_pll_CLKOUT3B,
       ps7_clockGen_pll_CLKOUT4,
       ps7_clockGen_pll_CLKOUT5,
       ps7_clockGen_pll_CLKOUT6;

  // ports of submodule ps7_clockGen_pll_clkfbbuf
  wire ps7_clockGen_pll_clkfbbuf_O;

  // ports of submodule ps7_clockGen_pll_reset
  wire ps7_clockGen_pll_reset_RESET_OUT;

  // ports of submodule ps7_clockGen_rst_n
  wire ps7_clockGen_rst_n_OUT_RST;

  // ports of submodule ps7_derived_reset_unbuffered
  wire ps7_derived_reset_unbuffered_OUT_RST;

  // ports of submodule ps7_fclk_0_c
  wire ps7_fclk_0_c_O;

  // ports of submodule ps7_fclk_1_c
  wire ps7_fclk_1_c_O;

  // ports of submodule ps7_fclk_2_c
  wire ps7_fclk_2_c_O;

  // ports of submodule ps7_fclk_3_c
  wire ps7_fclk_3_c_O;

  // ports of submodule ps7_freset_0_r
  wire ps7_freset_0_r_O;

  // ports of submodule ps7_freset_1_r
  wire ps7_freset_1_r_O;

  // ports of submodule ps7_freset_2_r
  wire ps7_freset_2_r_O;

  // ports of submodule ps7_freset_3_r
  wire ps7_freset_3_r_O;

  // ports of submodule ps7_idel_delayed
  wire ps7_idel_delayed_OUT_RST;

  // ports of submodule ps7_idel_reset
  wire ps7_idel_reset_RESET_OUT;

  // ports of submodule ps7_ps7_foo
  wire [63 : 0] ps7_ps7_foo_EMIOGPIOI,
		ps7_ps7_foo_SAXIACPWDATA,
		ps7_ps7_foo_SAXIHP0WDATA,
		ps7_ps7_foo_SAXIHP1WDATA,
		ps7_ps7_foo_SAXIHP2WDATA,
		ps7_ps7_foo_SAXIHP3WDATA;
  wire [53 : 0] ps7_ps7_foo_MIO;
  wire [31 : 0] ps7_ps7_foo_DDRDQ,
		ps7_ps7_foo_MAXIGP0ARADDR,
		ps7_ps7_foo_MAXIGP0AWADDR,
		ps7_ps7_foo_MAXIGP0RDATA,
		ps7_ps7_foo_MAXIGP0WDATA,
		ps7_ps7_foo_MAXIGP1RDATA,
		ps7_ps7_foo_SAXIACPARADDR,
		ps7_ps7_foo_SAXIACPAWADDR,
		ps7_ps7_foo_SAXIGP0ARADDR,
		ps7_ps7_foo_SAXIGP0AWADDR,
		ps7_ps7_foo_SAXIGP0WDATA,
		ps7_ps7_foo_SAXIGP1ARADDR,
		ps7_ps7_foo_SAXIGP1AWADDR,
		ps7_ps7_foo_SAXIGP1WDATA,
		ps7_ps7_foo_SAXIHP0ARADDR,
		ps7_ps7_foo_SAXIHP0AWADDR,
		ps7_ps7_foo_SAXIHP1ARADDR,
		ps7_ps7_foo_SAXIHP1AWADDR,
		ps7_ps7_foo_SAXIHP2ARADDR,
		ps7_ps7_foo_SAXIHP2AWADDR,
		ps7_ps7_foo_SAXIHP3ARADDR,
		ps7_ps7_foo_SAXIHP3AWADDR;
  wire [19 : 0] ps7_ps7_foo_IRQF2P;
  wire [14 : 0] ps7_ps7_foo_DDRA;
  wire [11 : 0] ps7_ps7_foo_MAXIGP0ARID,
		ps7_ps7_foo_MAXIGP0AWID,
		ps7_ps7_foo_MAXIGP0BID,
		ps7_ps7_foo_MAXIGP0RID,
		ps7_ps7_foo_MAXIGP0WID,
		ps7_ps7_foo_MAXIGP1BID,
		ps7_ps7_foo_MAXIGP1RID;
  wire [7 : 0] ps7_ps7_foo_SAXIACPWSTRB,
	       ps7_ps7_foo_SAXIHP0WSTRB,
	       ps7_ps7_foo_SAXIHP1WSTRB,
	       ps7_ps7_foo_SAXIHP2WSTRB,
	       ps7_ps7_foo_SAXIHP3WSTRB;
  wire [5 : 0] ps7_ps7_foo_SAXIGP0ARID,
	       ps7_ps7_foo_SAXIGP0AWID,
	       ps7_ps7_foo_SAXIGP0WID,
	       ps7_ps7_foo_SAXIGP1ARID,
	       ps7_ps7_foo_SAXIGP1AWID,
	       ps7_ps7_foo_SAXIGP1WID,
	       ps7_ps7_foo_SAXIHP0ARID,
	       ps7_ps7_foo_SAXIHP0AWID,
	       ps7_ps7_foo_SAXIHP0WID,
	       ps7_ps7_foo_SAXIHP1ARID,
	       ps7_ps7_foo_SAXIHP1AWID,
	       ps7_ps7_foo_SAXIHP1WID,
	       ps7_ps7_foo_SAXIHP2ARID,
	       ps7_ps7_foo_SAXIHP2AWID,
	       ps7_ps7_foo_SAXIHP2WID,
	       ps7_ps7_foo_SAXIHP3ARID,
	       ps7_ps7_foo_SAXIHP3AWID,
	       ps7_ps7_foo_SAXIHP3WID;
  wire [4 : 0] ps7_ps7_foo_SAXIACPARUSER, ps7_ps7_foo_SAXIACPAWUSER;
  wire [3 : 0] ps7_ps7_foo_DDRARB,
	       ps7_ps7_foo_DDRDM,
	       ps7_ps7_foo_DDRDQSN,
	       ps7_ps7_foo_DDRDQSP,
	       ps7_ps7_foo_FCLKCLK,
	       ps7_ps7_foo_FCLKCLKTRIGN,
	       ps7_ps7_foo_FCLKRESETN,
	       ps7_ps7_foo_MAXIGP0ARLEN,
	       ps7_ps7_foo_MAXIGP0AWLEN,
	       ps7_ps7_foo_SAXIACPARCACHE,
	       ps7_ps7_foo_SAXIACPARLEN,
	       ps7_ps7_foo_SAXIACPARQOS,
	       ps7_ps7_foo_SAXIACPAWCACHE,
	       ps7_ps7_foo_SAXIACPAWLEN,
	       ps7_ps7_foo_SAXIACPAWQOS,
	       ps7_ps7_foo_SAXIGP0ARCACHE,
	       ps7_ps7_foo_SAXIGP0ARLEN,
	       ps7_ps7_foo_SAXIGP0ARQOS,
	       ps7_ps7_foo_SAXIGP0AWCACHE,
	       ps7_ps7_foo_SAXIGP0AWLEN,
	       ps7_ps7_foo_SAXIGP0AWQOS,
	       ps7_ps7_foo_SAXIGP0WSTRB,
	       ps7_ps7_foo_SAXIGP1ARCACHE,
	       ps7_ps7_foo_SAXIGP1ARLEN,
	       ps7_ps7_foo_SAXIGP1ARQOS,
	       ps7_ps7_foo_SAXIGP1AWCACHE,
	       ps7_ps7_foo_SAXIGP1AWLEN,
	       ps7_ps7_foo_SAXIGP1AWQOS,
	       ps7_ps7_foo_SAXIGP1WSTRB,
	       ps7_ps7_foo_SAXIHP0ARCACHE,
	       ps7_ps7_foo_SAXIHP0ARLEN,
	       ps7_ps7_foo_SAXIHP0ARQOS,
	       ps7_ps7_foo_SAXIHP0AWCACHE,
	       ps7_ps7_foo_SAXIHP0AWLEN,
	       ps7_ps7_foo_SAXIHP0AWQOS,
	       ps7_ps7_foo_SAXIHP1ARCACHE,
	       ps7_ps7_foo_SAXIHP1ARLEN,
	       ps7_ps7_foo_SAXIHP1ARQOS,
	       ps7_ps7_foo_SAXIHP1AWCACHE,
	       ps7_ps7_foo_SAXIHP1AWLEN,
	       ps7_ps7_foo_SAXIHP1AWQOS,
	       ps7_ps7_foo_SAXIHP2ARCACHE,
	       ps7_ps7_foo_SAXIHP2ARLEN,
	       ps7_ps7_foo_SAXIHP2ARQOS,
	       ps7_ps7_foo_SAXIHP2AWCACHE,
	       ps7_ps7_foo_SAXIHP2AWLEN,
	       ps7_ps7_foo_SAXIHP2AWQOS,
	       ps7_ps7_foo_SAXIHP3ARCACHE,
	       ps7_ps7_foo_SAXIHP3ARLEN,
	       ps7_ps7_foo_SAXIHP3ARQOS,
	       ps7_ps7_foo_SAXIHP3AWCACHE,
	       ps7_ps7_foo_SAXIHP3AWLEN,
	       ps7_ps7_foo_SAXIHP3AWQOS;
  wire [2 : 0] ps7_ps7_foo_DDRBA,
	       ps7_ps7_foo_SAXIACPARID,
	       ps7_ps7_foo_SAXIACPARPROT,
	       ps7_ps7_foo_SAXIACPAWID,
	       ps7_ps7_foo_SAXIACPAWPROT,
	       ps7_ps7_foo_SAXIACPWID,
	       ps7_ps7_foo_SAXIGP0ARPROT,
	       ps7_ps7_foo_SAXIGP0AWPROT,
	       ps7_ps7_foo_SAXIGP1ARPROT,
	       ps7_ps7_foo_SAXIGP1AWPROT,
	       ps7_ps7_foo_SAXIHP0ARPROT,
	       ps7_ps7_foo_SAXIHP0AWPROT,
	       ps7_ps7_foo_SAXIHP1ARPROT,
	       ps7_ps7_foo_SAXIHP1AWPROT,
	       ps7_ps7_foo_SAXIHP2ARPROT,
	       ps7_ps7_foo_SAXIHP2AWPROT,
	       ps7_ps7_foo_SAXIHP3ARPROT,
	       ps7_ps7_foo_SAXIHP3AWPROT;
  wire [1 : 0] ps7_ps7_foo_MAXIGP0BRESP,
	       ps7_ps7_foo_MAXIGP0RRESP,
	       ps7_ps7_foo_MAXIGP1BRESP,
	       ps7_ps7_foo_MAXIGP1RRESP,
	       ps7_ps7_foo_SAXIACPARBURST,
	       ps7_ps7_foo_SAXIACPARLOCK,
	       ps7_ps7_foo_SAXIACPARSIZE,
	       ps7_ps7_foo_SAXIACPAWBURST,
	       ps7_ps7_foo_SAXIACPAWLOCK,
	       ps7_ps7_foo_SAXIACPAWSIZE,
	       ps7_ps7_foo_SAXIGP0ARBURST,
	       ps7_ps7_foo_SAXIGP0ARLOCK,
	       ps7_ps7_foo_SAXIGP0ARSIZE,
	       ps7_ps7_foo_SAXIGP0AWBURST,
	       ps7_ps7_foo_SAXIGP0AWLOCK,
	       ps7_ps7_foo_SAXIGP0AWSIZE,
	       ps7_ps7_foo_SAXIGP1ARBURST,
	       ps7_ps7_foo_SAXIGP1ARLOCK,
	       ps7_ps7_foo_SAXIGP1ARSIZE,
	       ps7_ps7_foo_SAXIGP1AWBURST,
	       ps7_ps7_foo_SAXIGP1AWLOCK,
	       ps7_ps7_foo_SAXIGP1AWSIZE,
	       ps7_ps7_foo_SAXIHP0ARBURST,
	       ps7_ps7_foo_SAXIHP0ARLOCK,
	       ps7_ps7_foo_SAXIHP0ARSIZE,
	       ps7_ps7_foo_SAXIHP0AWBURST,
	       ps7_ps7_foo_SAXIHP0AWLOCK,
	       ps7_ps7_foo_SAXIHP0AWSIZE,
	       ps7_ps7_foo_SAXIHP1ARBURST,
	       ps7_ps7_foo_SAXIHP1ARLOCK,
	       ps7_ps7_foo_SAXIHP1ARSIZE,
	       ps7_ps7_foo_SAXIHP1AWBURST,
	       ps7_ps7_foo_SAXIHP1AWLOCK,
	       ps7_ps7_foo_SAXIHP1AWSIZE,
	       ps7_ps7_foo_SAXIHP2ARBURST,
	       ps7_ps7_foo_SAXIHP2ARLOCK,
	       ps7_ps7_foo_SAXIHP2ARSIZE,
	       ps7_ps7_foo_SAXIHP2AWBURST,
	       ps7_ps7_foo_SAXIHP2AWLOCK,
	       ps7_ps7_foo_SAXIHP2AWSIZE,
	       ps7_ps7_foo_SAXIHP3ARBURST,
	       ps7_ps7_foo_SAXIHP3ARLOCK,
	       ps7_ps7_foo_SAXIHP3ARSIZE,
	       ps7_ps7_foo_SAXIHP3AWBURST,
	       ps7_ps7_foo_SAXIHP3AWLOCK,
	       ps7_ps7_foo_SAXIHP3AWSIZE;
  wire ps7_ps7_foo_DDRCASB,
       ps7_ps7_foo_DDRCKE,
       ps7_ps7_foo_DDRCKN,
       ps7_ps7_foo_DDRCKP,
       ps7_ps7_foo_DDRCSB,
       ps7_ps7_foo_DDRDRSTB,
       ps7_ps7_foo_DDRODT,
       ps7_ps7_foo_DDRRASB,
       ps7_ps7_foo_DDRVRN,
       ps7_ps7_foo_DDRVRP,
       ps7_ps7_foo_DDRWEB,
       ps7_ps7_foo_EMIOI2C0SCLI,
       ps7_ps7_foo_EMIOI2C0SDAI,
       ps7_ps7_foo_EMIOI2C1SCLI,
       ps7_ps7_foo_EMIOI2C1SDAI,
       ps7_ps7_foo_EMIOSRAMINTIN,
       ps7_ps7_foo_EVENTEVENTI,
       ps7_ps7_foo_FPGAIDLEN,
       ps7_ps7_foo_MAXIGP0ARREADY,
       ps7_ps7_foo_MAXIGP0ARVALID,
       ps7_ps7_foo_MAXIGP0AWREADY,
       ps7_ps7_foo_MAXIGP0AWVALID,
       ps7_ps7_foo_MAXIGP0BREADY,
       ps7_ps7_foo_MAXIGP0BVALID,
       ps7_ps7_foo_MAXIGP0RLAST,
       ps7_ps7_foo_MAXIGP0RREADY,
       ps7_ps7_foo_MAXIGP0RVALID,
       ps7_ps7_foo_MAXIGP0WLAST,
       ps7_ps7_foo_MAXIGP0WREADY,
       ps7_ps7_foo_MAXIGP0WVALID,
       ps7_ps7_foo_MAXIGP1ARREADY,
       ps7_ps7_foo_MAXIGP1AWREADY,
       ps7_ps7_foo_MAXIGP1BVALID,
       ps7_ps7_foo_MAXIGP1RLAST,
       ps7_ps7_foo_MAXIGP1RVALID,
       ps7_ps7_foo_MAXIGP1WREADY,
       ps7_ps7_foo_PSCLK,
       ps7_ps7_foo_PSPORB,
       ps7_ps7_foo_PSSRSTB,
       ps7_ps7_foo_SAXIACPARVALID,
       ps7_ps7_foo_SAXIACPAWVALID,
       ps7_ps7_foo_SAXIACPBREADY,
       ps7_ps7_foo_SAXIACPRREADY,
       ps7_ps7_foo_SAXIACPWLAST,
       ps7_ps7_foo_SAXIACPWVALID,
       ps7_ps7_foo_SAXIGP0ARVALID,
       ps7_ps7_foo_SAXIGP0AWVALID,
       ps7_ps7_foo_SAXIGP0BREADY,
       ps7_ps7_foo_SAXIGP0RREADY,
       ps7_ps7_foo_SAXIGP0WLAST,
       ps7_ps7_foo_SAXIGP0WVALID,
       ps7_ps7_foo_SAXIGP1ARVALID,
       ps7_ps7_foo_SAXIGP1AWVALID,
       ps7_ps7_foo_SAXIGP1BREADY,
       ps7_ps7_foo_SAXIGP1RREADY,
       ps7_ps7_foo_SAXIGP1WLAST,
       ps7_ps7_foo_SAXIGP1WVALID,
       ps7_ps7_foo_SAXIHP0ARVALID,
       ps7_ps7_foo_SAXIHP0AWVALID,
       ps7_ps7_foo_SAXIHP0BREADY,
       ps7_ps7_foo_SAXIHP0RDISSUECAP1EN,
       ps7_ps7_foo_SAXIHP0RREADY,
       ps7_ps7_foo_SAXIHP0WLAST,
       ps7_ps7_foo_SAXIHP0WRISSUECAP1EN,
       ps7_ps7_foo_SAXIHP0WVALID,
       ps7_ps7_foo_SAXIHP1ARVALID,
       ps7_ps7_foo_SAXIHP1AWVALID,
       ps7_ps7_foo_SAXIHP1BREADY,
       ps7_ps7_foo_SAXIHP1RDISSUECAP1EN,
       ps7_ps7_foo_SAXIHP1RREADY,
       ps7_ps7_foo_SAXIHP1WLAST,
       ps7_ps7_foo_SAXIHP1WRISSUECAP1EN,
       ps7_ps7_foo_SAXIHP1WVALID,
       ps7_ps7_foo_SAXIHP2ARVALID,
       ps7_ps7_foo_SAXIHP2AWVALID,
       ps7_ps7_foo_SAXIHP2BREADY,
       ps7_ps7_foo_SAXIHP2RDISSUECAP1EN,
       ps7_ps7_foo_SAXIHP2RREADY,
       ps7_ps7_foo_SAXIHP2WLAST,
       ps7_ps7_foo_SAXIHP2WRISSUECAP1EN,
       ps7_ps7_foo_SAXIHP2WVALID,
       ps7_ps7_foo_SAXIHP3ARVALID,
       ps7_ps7_foo_SAXIHP3AWVALID,
       ps7_ps7_foo_SAXIHP3BREADY,
       ps7_ps7_foo_SAXIHP3RDISSUECAP1EN,
       ps7_ps7_foo_SAXIHP3RREADY,
       ps7_ps7_foo_SAXIHP3WLAST,
       ps7_ps7_foo_SAXIHP3WRISSUECAP1EN,
       ps7_ps7_foo_SAXIHP3WVALID;

  // ports of submodule top_ctrl_mux_rv_doneFifo
  wire [5 : 0] top_ctrl_mux_rv_doneFifo_D_IN, top_ctrl_mux_rv_doneFifo_D_OUT;
  wire top_ctrl_mux_rv_doneFifo_CLR,
       top_ctrl_mux_rv_doneFifo_DEQ,
       top_ctrl_mux_rv_doneFifo_EMPTY_N,
       top_ctrl_mux_rv_doneFifo_ENQ,
       top_ctrl_mux_rv_doneFifo_FULL_N;

  // ports of submodule top_ctrl_mux_rv_readDataPipes_0_fifo
  wire [38 : 0] top_ctrl_mux_rv_readDataPipes_0_fifo_D_IN,
		top_ctrl_mux_rv_readDataPipes_0_fifo_D_OUT;
  wire top_ctrl_mux_rv_readDataPipes_0_fifo_CLR,
       top_ctrl_mux_rv_readDataPipes_0_fifo_DEQ,
       top_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N,
       top_ctrl_mux_rv_readDataPipes_0_fifo_ENQ,
       top_ctrl_mux_rv_readDataPipes_0_fifo_FULL_N;

  // ports of submodule top_ctrl_mux_rv_req_ars
  wire [25 : 0] top_ctrl_mux_rv_req_ars_D_IN, top_ctrl_mux_rv_req_ars_D_OUT;
  wire top_ctrl_mux_rv_req_ars_CLR,
       top_ctrl_mux_rv_req_ars_DEQ,
       top_ctrl_mux_rv_req_ars_EMPTY_N,
       top_ctrl_mux_rv_req_ars_ENQ,
       top_ctrl_mux_rv_req_ars_FULL_N;

  // ports of submodule top_ctrl_mux_rv_req_aws
  wire [25 : 0] top_ctrl_mux_rv_req_aws_D_IN, top_ctrl_mux_rv_req_aws_D_OUT;
  wire top_ctrl_mux_rv_req_aws_CLR,
       top_ctrl_mux_rv_req_aws_DEQ,
       top_ctrl_mux_rv_req_aws_EMPTY_N,
       top_ctrl_mux_rv_req_aws_ENQ,
       top_ctrl_mux_rv_req_aws_FULL_N;

  // ports of submodule top_ctrl_mux_rv_rs
  wire top_ctrl_mux_rv_rs_CLR,
       top_ctrl_mux_rv_rs_DEQ,
       top_ctrl_mux_rv_rs_EMPTY_N,
       top_ctrl_mux_rv_rs_ENQ,
       top_ctrl_mux_rv_rs_FULL_N;

  // ports of submodule top_ctrl_mux_rv_writeDataPipes_0_fifo
  wire [38 : 0] top_ctrl_mux_rv_writeDataPipes_0_fifo_D_IN,
		top_ctrl_mux_rv_writeDataPipes_0_fifo_D_OUT;
  wire top_ctrl_mux_rv_writeDataPipes_0_fifo_CLR,
       top_ctrl_mux_rv_writeDataPipes_0_fifo_DEQ,
       top_ctrl_mux_rv_writeDataPipes_0_fifo_EMPTY_N,
       top_ctrl_mux_rv_writeDataPipes_0_fifo_ENQ,
       top_ctrl_mux_rv_writeDataPipes_0_fifo_FULL_N;

  // ports of submodule top_ctrl_mux_rv_write_data
  wire [38 : 0] top_ctrl_mux_rv_write_data_D_IN,
		top_ctrl_mux_rv_write_data_D_OUT;
  wire top_ctrl_mux_rv_write_data_CLR,
       top_ctrl_mux_rv_write_data_DEQ,
       top_ctrl_mux_rv_write_data_EMPTY_N,
       top_ctrl_mux_rv_write_data_ENQ,
       top_ctrl_mux_rv_write_data_FULL_N;

  // ports of submodule top_ctrl_mux_rv_ws
  wire top_ctrl_mux_rv_ws_CLR,
       top_ctrl_mux_rv_ws_DEQ,
       top_ctrl_mux_rv_ws_EMPTY_N,
       top_ctrl_mux_rv_ws_ENQ,
       top_ctrl_mux_rv_ws_FULL_N;

  // ports of submodule top_lLedControllerRequestInputPipes
  wire [39 : 0] top_lLedControllerRequestInputPipes_setLeds_PipeOut_first;
  wire [31 : 0] top_lLedControllerRequestInputPipes_portalIfc_requests_0_enq_v;
  wire [15 : 0] top_lLedControllerRequestInputPipes_portalIfc_messageSize_methodNumber;
  wire top_lLedControllerRequestInputPipes_EN_portalIfc_requests_0_enq,
       top_lLedControllerRequestInputPipes_EN_setLeds_PipeOut_deq,
       top_lLedControllerRequestInputPipes_RDY_portalIfc_requests_0_enq,
       top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_deq,
       top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_first,
       top_lLedControllerRequestInputPipes_portalIfc_requests_0_notFull;

  // ports of submodule top_lLedController_ledsCmdFifo
  wire [39 : 0] top_lLedController_ledsCmdFifo_D_IN,
		top_lLedController_ledsCmdFifo_D_OUT;
  wire top_lLedController_ledsCmdFifo_CLR,
       top_lLedController_ledsCmdFifo_DEQ,
       top_lLedController_ledsCmdFifo_EMPTY_N,
       top_lLedController_ledsCmdFifo_ENQ,
       top_lLedController_ledsCmdFifo_FULL_N;

  // ports of submodule top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo
  wire [19 : 0] top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_CLR,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo
  wire [18 : 0] top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_IN,
		top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_CLR,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_DEQ,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_ENQ,
       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo
  wire [19 : 0] top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo
  wire [18 : 0] top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_IN,
		top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_CLR,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_DEQ,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_ENQ,
       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule top_portalEnt_0_ctrlPort_fifoWriteDataFifo
  wire [38 : 0] top_portalEnt_0_ctrlPort_fifoWriteDataFifo_D_IN,
		top_portalEnt_0_ctrlPort_fifoWriteDataFifo_D_OUT;
  wire top_portalEnt_0_ctrlPort_fifoWriteDataFifo_CLR,
       top_portalEnt_0_ctrlPort_fifoWriteDataFifo_DEQ,
       top_portalEnt_0_ctrlPort_fifoWriteDataFifo_EMPTY_N,
       top_portalEnt_0_ctrlPort_fifoWriteDataFifo_ENQ,
       top_portalEnt_0_ctrlPort_fifoWriteDataFifo_FULL_N;

  // ports of submodule top_portalEnt_0_ctrlPort_fifoWriteDoneFifo
  wire [5 : 0] top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_D_IN,
	       top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_D_OUT;
  wire top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_CLR,
       top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_DEQ,
       top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_EMPTY_N,
       top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_ENQ,
       top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_doneFifo
  wire [5 : 0] top_portalEnt_0_memslave_doneFifo_D_IN,
	       top_portalEnt_0_memslave_doneFifo_D_OUT;
  wire top_portalEnt_0_memslave_doneFifo_CLR,
       top_portalEnt_0_memslave_doneFifo_DEQ,
       top_portalEnt_0_memslave_doneFifo_EMPTY_N,
       top_portalEnt_0_memslave_doneFifo_ENQ,
       top_portalEnt_0_memslave_doneFifo_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo
  wire [19 : 0] top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_CLR,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo
  wire [18 : 0] top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_IN,
		top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_CLR,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_DEQ,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_ENQ,
       top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo
  wire [19 : 0] top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo
  wire [18 : 0] top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_IN,
		top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_CLR,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_DEQ,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_ENQ,
       top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_fifoWriteDoneFifo
  wire [5 : 0] top_portalEnt_0_memslave_fifoWriteDoneFifo_D_IN,
	       top_portalEnt_0_memslave_fifoWriteDoneFifo_D_OUT;
  wire top_portalEnt_0_memslave_fifoWriteDoneFifo_CLR,
       top_portalEnt_0_memslave_fifoWriteDoneFifo_DEQ,
       top_portalEnt_0_memslave_fifoWriteDoneFifo_EMPTY_N,
       top_portalEnt_0_memslave_fifoWriteDoneFifo_ENQ,
       top_portalEnt_0_memslave_fifoWriteDoneFifo_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_req_ars
  wire [18 : 0] top_portalEnt_0_memslave_req_ars_D_IN,
		top_portalEnt_0_memslave_req_ars_D_OUT;
  wire top_portalEnt_0_memslave_req_ars_CLR,
       top_portalEnt_0_memslave_req_ars_DEQ,
       top_portalEnt_0_memslave_req_ars_EMPTY_N,
       top_portalEnt_0_memslave_req_ars_ENQ,
       top_portalEnt_0_memslave_req_ars_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_req_aws
  wire [18 : 0] top_portalEnt_0_memslave_req_aws_D_IN,
		top_portalEnt_0_memslave_req_aws_D_OUT;
  wire top_portalEnt_0_memslave_req_aws_CLR,
       top_portalEnt_0_memslave_req_aws_DEQ,
       top_portalEnt_0_memslave_req_aws_EMPTY_N,
       top_portalEnt_0_memslave_req_aws_ENQ,
       top_portalEnt_0_memslave_req_aws_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_rs
  wire top_portalEnt_0_memslave_rs_CLR,
       top_portalEnt_0_memslave_rs_DEQ,
       top_portalEnt_0_memslave_rs_EMPTY_N,
       top_portalEnt_0_memslave_rs_ENQ,
       top_portalEnt_0_memslave_rs_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_rsCtrl
  wire top_portalEnt_0_memslave_rsCtrl_CLR,
       top_portalEnt_0_memslave_rsCtrl_DEQ,
       top_portalEnt_0_memslave_rsCtrl_D_IN,
       top_portalEnt_0_memslave_rsCtrl_D_OUT,
       top_portalEnt_0_memslave_rsCtrl_EMPTY_N,
       top_portalEnt_0_memslave_rsCtrl_ENQ,
       top_portalEnt_0_memslave_rsCtrl_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_ws
  wire top_portalEnt_0_memslave_ws_CLR,
       top_portalEnt_0_memslave_ws_DEQ,
       top_portalEnt_0_memslave_ws_EMPTY_N,
       top_portalEnt_0_memslave_ws_ENQ,
       top_portalEnt_0_memslave_ws_FULL_N;

  // ports of submodule top_portalEnt_0_memslave_wsCtrl
  wire top_portalEnt_0_memslave_wsCtrl_CLR,
       top_portalEnt_0_memslave_wsCtrl_DEQ,
       top_portalEnt_0_memslave_wsCtrl_D_IN,
       top_portalEnt_0_memslave_wsCtrl_D_OUT,
       top_portalEnt_0_memslave_wsCtrl_EMPTY_N,
       top_portalEnt_0_memslave_wsCtrl_ENQ,
       top_portalEnt_0_memslave_wsCtrl_FULL_N;

  // ports of submodule unused_clock_0_bc
  wire unused_clock_0_bc_O;

  // ports of submodule unused_clock_1_bc
  wire unused_clock_1_bc_O;

  // ports of submodule unused_clock_2_bc
  wire unused_clock_2_bc_O;

  // ports of submodule unused_clock_3_bc
  wire unused_clock_3_bc_O;

  // ports of submodule unused_reset_0_rc
  wire unused_reset_0_rc_OUT_RST;

  // ports of submodule unused_reset_1_rc
  wire unused_reset_1_rc_OUT_RST;

  // ports of submodule unused_reset_2_rc
  wire unused_reset_2_rc_OUT_RST;

  // ports of submodule unused_reset_3_rc
  wire unused_reset_3_rc_OUT_RST;

  // rule scheduling signals
  wire WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect,
       WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect,
       WILL_FIRE_RL_top_lLedController_updateLeds,
       WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule,
       WILL_FIRE_RL_top_portalEnt_0_memslave_req_ar,
       WILL_FIRE_RL_top_portalEnt_0_memslave_req_aw,
       WILL_FIRE_RL_top_portalEnt_0_memslave_write_done;

  // remaining internal signals
  reg [31 : 0] _theResult_____2__h68509;
  wire [31 : 0] duration__h63112, y_avValue_data__h68596;
  wire [11 : 0] x_wget__h7046, x_wget__h7096;
  wire [7 : 0] burstCount___1__h63734,
	       burstCount___1__h64377,
	       burstCount___1__h65773,
	       burstCount___1__h66416,
	       burstCount__h63699,
	       burstCount__h64342,
	       burstCount__h65738,
	       burstCount__h66381,
	       req_burstLen__h70936,
	       req_burstLen__h71823;
  wire [4 : 0] addr__h63696, addr__h64339, addr__h65735, addr__h66378;
  wire [3 : 0] x__h71022, x__h71909;
  wire IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d711,
       IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d733,
       IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d771,
       IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d793,
       top_ctrl_mux_rv_readDataPipes_0_fifo_i_notFull_ETC___d833,
       top_ctrl_mux_rv_writeDataPipes_0_fifo_i_notEmp_ETC___d884,
       top_portalEnt_0_memslave_doneFifo_i_notFull__9_ETC___d804,
       top_portalEnt_0_memslave_req_aws_i_notEmpty__1_ETC___d815,
       top_portalEnt_0_memslave_rsCtrl_i_notEmpty__19_ETC___d824;

  // oscillator and gates for output clock CLK_deleteme_unused_clock
  assign CLK_deleteme_unused_clock = ps7_fclk_0_c_O ;
  assign CLK_GATE_deleteme_unused_clock = 1'b1 ;

  // oscillator and gates for output clock CLK_deleteme_unused_clock_0
  assign CLK_deleteme_unused_clock_0 = unused_clock_0_bc_O ;
  assign CLK_GATE_deleteme_unused_clock_0 = 1'b1 ;

  // oscillator and gates for output clock CLK_deleteme_unused_clock_1
  assign CLK_deleteme_unused_clock_1 = unused_clock_1_bc_O ;
  assign CLK_GATE_deleteme_unused_clock_1 = 1'b1 ;

  // oscillator and gates for output clock CLK_deleteme_unused_clock_2
  assign CLK_deleteme_unused_clock_2 = unused_clock_2_bc_O ;
  assign CLK_GATE_deleteme_unused_clock_2 = 1'b1 ;

  // oscillator and gates for output clock CLK_deleteme_unused_clock_3
  assign CLK_deleteme_unused_clock_3 = unused_clock_3_bc_O ;
  assign CLK_GATE_deleteme_unused_clock_3 = 1'b1 ;

  // output resets
  assign RST_N_deleteme_unused_reset = ps7_freset_0_r_O ;
  assign RST_N_deleteme_unused_reset_0 = unused_reset_0_rc_OUT_RST ;
  assign RST_N_deleteme_unused_reset_1 = unused_reset_1_rc_OUT_RST ;
  assign RST_N_deleteme_unused_reset_2 = unused_reset_2_rc_OUT_RST ;
  assign RST_N_deleteme_unused_reset_3 = unused_reset_3_rc_OUT_RST ;

  // value method pins_leds
  assign GPIO_leds = top_lLedController_ledsValue ;

  // submodule bscan_bscan
  BSCANE2 #(.JTAG_CHAIN(32'd3),
	    .DISABLE_JTAG("FALSE")) bscan_bscan(.TDO(bscan_bscan_TDO),
						.RESET(),
						.CAPTURE(),
						.RUNTEST(),
						.SEL(bscan_bscan_SEL),
						.SHIFT(),
						.TDI(),
						.TMS(),
						.UPDATE(),
						.DRCK(),
						.TCK(bscan_bscan_TCK));

  // submodule bscan_myrst
  SyncResetA #(.RSTDELAY(32'd1)) bscan_myrst(.CLK(bscan_mytck_O),
					     .IN_RST(ps7_freset_0_r_O),
					     .OUT_RST(bscan_myrst_OUT_RST));

  // submodule bscan_mytck
  BUFG bscan_mytck(.I(bscan_bscan_TCK), .O(bscan_mytck_O));

  // submodule ps7_b2c_0
  CONNECTNET2 ps7_b2c_0(.IN1(ps7_b2c_0_IN1),
			.IN2(ps7_b2c_0_IN2),
			.OUT1(ps7_b2c_0_OUT1),
			.OUT2(ps7_b2c_0_OUT2));

  // submodule ps7_b2c_1
  CONNECTNET2 ps7_b2c_1(.IN1(ps7_b2c_1_IN1),
			.IN2(ps7_b2c_1_IN2),
			.OUT1(ps7_b2c_1_OUT1),
			.OUT2(ps7_b2c_1_OUT2));

  // submodule ps7_b2c_2
  CONNECTNET2 ps7_b2c_2(.IN1(ps7_b2c_2_IN1),
			.IN2(ps7_b2c_2_IN2),
			.OUT1(ps7_b2c_2_OUT1),
			.OUT2(ps7_b2c_2_OUT2));

  // submodule ps7_b2c_3
  CONNECTNET2 ps7_b2c_3(.IN1(ps7_b2c_3_IN1),
			.IN2(ps7_b2c_3_IN2),
			.OUT1(ps7_b2c_3_OUT1),
			.OUT2(ps7_b2c_3_OUT2));

  // submodule ps7_clockGen_clkout0buffer
  BUFG ps7_clockGen_clkout0buffer(.I(ps7_clockGen_pll_CLKOUT0),
				  .O(ps7_clockGen_clkout0buffer_O));

  // submodule ps7_clockGen_clkout0nbuffer
  BUFG ps7_clockGen_clkout0nbuffer(.I(ps7_clockGen_pll_CLKOUT0B), .O());

  // submodule ps7_clockGen_clkout1buffer
  BUFG ps7_clockGen_clkout1buffer(.I(ps7_clockGen_pll_CLKOUT1), .O());

  // submodule ps7_clockGen_clkout1nbuffer
  BUFG ps7_clockGen_clkout1nbuffer(.I(ps7_clockGen_pll_CLKOUT1B), .O());

  // submodule ps7_clockGen_clkout2buffer
  BUFG ps7_clockGen_clkout2buffer(.I(ps7_clockGen_pll_CLKOUT2), .O());

  // submodule ps7_clockGen_clkout2nbuffer
  BUFG ps7_clockGen_clkout2nbuffer(.I(ps7_clockGen_pll_CLKOUT2B), .O());

  // submodule ps7_clockGen_clkout3buffer
  BUFG ps7_clockGen_clkout3buffer(.I(ps7_clockGen_pll_CLKOUT3), .O());

  // submodule ps7_clockGen_clkout3nbuffer
  BUFG ps7_clockGen_clkout3nbuffer(.I(ps7_clockGen_pll_CLKOUT3B), .O());

  // submodule ps7_clockGen_clkout4buffer
  BUFG ps7_clockGen_clkout4buffer(.I(ps7_clockGen_pll_CLKOUT4), .O());

  // submodule ps7_clockGen_clkout5buffer
  BUFG ps7_clockGen_clkout5buffer(.I(ps7_clockGen_pll_CLKOUT5), .O());

  // submodule ps7_clockGen_clkout6buffer
  BUFG ps7_clockGen_clkout6buffer(.I(ps7_clockGen_pll_CLKOUT6), .O());

  // submodule ps7_clockGen_pll
  MMCME2_ADV #(.BANDWIDTH("OPTIMIZED"),
	       .CLKFBOUT_USE_FINE_PS("FALSE"),
	       .CLKOUT0_USE_FINE_PS("FALSE"),
	       .CLKOUT1_USE_FINE_PS("FALSE"),
	       .CLKOUT2_USE_FINE_PS("FALSE"),
	       .CLKOUT3_USE_FINE_PS("FALSE"),
	       .CLKOUT4_CASCADE("FALSE"),
	       .CLKOUT4_USE_FINE_PS("FALSE"),
	       .CLKOUT5_USE_FINE_PS("FALSE"),
	       .CLKOUT6_USE_FINE_PS("FALSE"),
	       .COMPENSATION("ZHOLD"),
	       .STARTUP_WAIT("FALSE"),
	       .CLKFBOUT_MULT_F(10.0),
	       .CLKFBOUT_PHASE(0.0),
	       .CLKIN1_PERIOD(10.0),
	       .CLKIN2_PERIOD(0.0),
	       .DIVCLK_DIVIDE(32'd1),
	       .CLKOUT0_DIVIDE_F(5.0),
	       .CLKOUT0_DUTY_CYCLE(0.5),
	       .CLKOUT0_PHASE(0.0),
	       .CLKOUT1_DIVIDE(32'd10),
	       .CLKOUT1_DUTY_CYCLE(0.5),
	       .CLKOUT1_PHASE(0.0),
	       .CLKOUT2_DIVIDE(32'd10),
	       .CLKOUT2_DUTY_CYCLE(0.5),
	       .CLKOUT2_PHASE(0.0),
	       .CLKOUT3_DIVIDE(32'd10),
	       .CLKOUT3_DUTY_CYCLE(0.5),
	       .CLKOUT3_PHASE(0.0),
	       .CLKOUT4_DIVIDE(32'd10),
	       .CLKOUT4_DUTY_CYCLE(0.5),
	       .CLKOUT4_PHASE(0.0),
	       .CLKOUT5_DIVIDE(32'd10),
	       .CLKOUT5_DUTY_CYCLE(0.5),
	       .CLKOUT5_PHASE(0.0),
	       .CLKOUT6_DIVIDE(32'd10),
	       .CLKOUT6_DUTY_CYCLE(0.5),
	       .CLKOUT6_PHASE(0.0),
	       .REF_JITTER1(1.0e-2),
	       .REF_JITTER2(1.0e-2)) ps7_clockGen_pll(.CLKIN1(ps7_fclk_0_c_O),
						      .RST(ps7_clockGen_pll_reset_RESET_OUT),
						      .CLKIN2(1'd0),
						      .CLKINSEL(1'd1),
						      .DADDR(7'd0),
						      .DCLK(1'd0),
						      .DEN(1'd0),
						      .DI(16'd0),
						      .DWE(1'd0),
						      .PSCLK(1'd0),
						      .PSEN(1'd0),
						      .PSINCDEC(1'd0),
						      .PWRDWN(1'd0),
						      .CLKFBIN(ps7_clockGen_pll_CLKFBIN),
						      .LOCKED(),
						      .CLKFBOUT(ps7_clockGen_pll_CLKFBOUT),
						      .CLKFBOUTB(),
						      .CLKOUT0(ps7_clockGen_pll_CLKOUT0),
						      .CLKOUT0B(ps7_clockGen_pll_CLKOUT0B),
						      .CLKOUT1(ps7_clockGen_pll_CLKOUT1),
						      .CLKOUT1B(ps7_clockGen_pll_CLKOUT1B),
						      .CLKOUT2(ps7_clockGen_pll_CLKOUT2),
						      .CLKOUT2B(ps7_clockGen_pll_CLKOUT2B),
						      .CLKOUT3(ps7_clockGen_pll_CLKOUT3),
						      .CLKOUT3B(ps7_clockGen_pll_CLKOUT3B),
						      .CLKOUT4(ps7_clockGen_pll_CLKOUT4),
						      .CLKOUT5(ps7_clockGen_pll_CLKOUT5),
						      .CLKOUT6(ps7_clockGen_pll_CLKOUT6));

  // submodule ps7_clockGen_pll_clkfbbuf
  BUFG ps7_clockGen_pll_clkfbbuf(.I(ps7_clockGen_pll_CLKFBOUT),
				 .O(ps7_clockGen_pll_clkfbbuf_O));

  // submodule ps7_clockGen_pll_reset
  ResetInverter ps7_clockGen_pll_reset(.RESET_IN(ps7_freset_0_r_O),
				       .RESET_OUT(ps7_clockGen_pll_reset_RESET_OUT));

  // submodule ps7_clockGen_rst
  ResetInverter ps7_clockGen_rst(.RESET_IN(ps7_clockGen_rst_n_OUT_RST),
				 .RESET_OUT());

  // submodule ps7_clockGen_rst_n
  SyncResetA #(.RSTDELAY(32'd2)) ps7_clockGen_rst_n(.CLK(ps7_fclk_0_c_O),
						    .IN_RST(ps7_freset_0_r_O),
						    .OUT_RST(ps7_clockGen_rst_n_OUT_RST));

  // submodule ps7_derived_reset
  BUFG ps7_derived_reset(.I(ps7_derived_reset_unbuffered_OUT_RST), .O());

  // submodule ps7_derived_reset_unbuffered
  SyncResetA #(.RSTDELAY(32'd1)) ps7_derived_reset_unbuffered(.CLK(ps7_clockGen_clkout0buffer_O),
							      .IN_RST(ps7_freset_0_r_O),
							      .OUT_RST(ps7_derived_reset_unbuffered_OUT_RST));

  // submodule ps7_fclk_0_c
  BUFG ps7_fclk_0_c(.I(ps7_b2c_0_OUT1), .O(ps7_fclk_0_c_O));

  // submodule ps7_fclk_1_c
  BUFG ps7_fclk_1_c(.I(ps7_b2c_1_OUT1), .O(ps7_fclk_1_c_O));

  // submodule ps7_fclk_2_c
  BUFG ps7_fclk_2_c(.I(ps7_b2c_2_OUT1), .O(ps7_fclk_2_c_O));

  // submodule ps7_fclk_3_c
  BUFG ps7_fclk_3_c(.I(ps7_b2c_3_OUT1), .O(ps7_fclk_3_c_O));

  // submodule ps7_freset_0_r
  BUFG ps7_freset_0_r(.I(ps7_b2c_0_OUT2), .O(ps7_freset_0_r_O));

  // submodule ps7_freset_1_r
  BUFG ps7_freset_1_r(.I(ps7_b2c_1_OUT2), .O(ps7_freset_1_r_O));

  // submodule ps7_freset_2_r
  BUFG ps7_freset_2_r(.I(ps7_b2c_2_OUT2), .O(ps7_freset_2_r_O));

  // submodule ps7_freset_3_r
  BUFG ps7_freset_3_r(.I(ps7_b2c_3_OUT2), .O(ps7_freset_3_r_O));

  // submodule ps7_idel
  IDELAYCTRL ps7_idel(.REFCLK(ps7_fclk_3_c_O),
		      .RST(ps7_idel_delayed_OUT_RST),
		      .RDY());

  // submodule ps7_idel_delayed
  SyncResetA #(.RSTDELAY(32'd1)) ps7_idel_delayed(.CLK(ps7_fclk_3_c_O),
						  .IN_RST(ps7_idel_reset_RESET_OUT),
						  .OUT_RST(ps7_idel_delayed_OUT_RST));

  // submodule ps7_idel_reset
  ResetInverter ps7_idel_reset(.RESET_IN(ps7_freset_0_r_O),
			       .RESET_OUT(ps7_idel_reset_RESET_OUT));

  // submodule ps7_ps7_foo
  PS7 ps7_ps7_foo(.MAXIGP0ACLK(ps7_fclk_0_c_O),
		  .MAXIGP1ACLK(ps7_fclk_0_c_O),
		  .SAXIACPACLK(ps7_fclk_0_c_O),
		  .SAXIGP0ACLK(ps7_fclk_0_c_O),
		  .SAXIGP1ACLK(ps7_fclk_0_c_O),
		  .SAXIHP0ACLK(ps7_fclk_0_c_O),
		  .SAXIHP1ACLK(ps7_fclk_0_c_O),
		  .SAXIHP2ACLK(ps7_fclk_0_c_O),
		  .SAXIHP3ACLK(ps7_fclk_0_c_O),
		  .DDRARB(ps7_ps7_foo_DDRARB),
		  .EMIOGPIOI(ps7_ps7_foo_EMIOGPIOI),
		  .EMIOI2C0SCLI(ps7_ps7_foo_EMIOI2C0SCLI),
		  .EMIOI2C0SDAI(ps7_ps7_foo_EMIOI2C0SDAI),
		  .EMIOI2C1SCLI(ps7_ps7_foo_EMIOI2C1SCLI),
		  .EMIOI2C1SDAI(ps7_ps7_foo_EMIOI2C1SDAI),
		  .EMIOSRAMINTIN(ps7_ps7_foo_EMIOSRAMINTIN),
		  .EVENTEVENTI(ps7_ps7_foo_EVENTEVENTI),
		  .FCLKCLKTRIGN(ps7_ps7_foo_FCLKCLKTRIGN),
		  .FPGAIDLEN(ps7_ps7_foo_FPGAIDLEN),
		  .IRQF2P(ps7_ps7_foo_IRQF2P),
		  .MAXIGP0ARREADY(ps7_ps7_foo_MAXIGP0ARREADY),
		  .MAXIGP0AWREADY(ps7_ps7_foo_MAXIGP0AWREADY),
		  .MAXIGP0BID(ps7_ps7_foo_MAXIGP0BID),
		  .MAXIGP0BRESP(ps7_ps7_foo_MAXIGP0BRESP),
		  .MAXIGP0BVALID(ps7_ps7_foo_MAXIGP0BVALID),
		  .MAXIGP0RDATA(ps7_ps7_foo_MAXIGP0RDATA),
		  .MAXIGP0RID(ps7_ps7_foo_MAXIGP0RID),
		  .MAXIGP0RLAST(ps7_ps7_foo_MAXIGP0RLAST),
		  .MAXIGP0RRESP(ps7_ps7_foo_MAXIGP0RRESP),
		  .MAXIGP0RVALID(ps7_ps7_foo_MAXIGP0RVALID),
		  .MAXIGP0WREADY(ps7_ps7_foo_MAXIGP0WREADY),
		  .MAXIGP1ARREADY(ps7_ps7_foo_MAXIGP1ARREADY),
		  .MAXIGP1AWREADY(ps7_ps7_foo_MAXIGP1AWREADY),
		  .MAXIGP1BID(ps7_ps7_foo_MAXIGP1BID),
		  .MAXIGP1BRESP(ps7_ps7_foo_MAXIGP1BRESP),
		  .MAXIGP1BVALID(ps7_ps7_foo_MAXIGP1BVALID),
		  .MAXIGP1RDATA(ps7_ps7_foo_MAXIGP1RDATA),
		  .MAXIGP1RID(ps7_ps7_foo_MAXIGP1RID),
		  .MAXIGP1RLAST(ps7_ps7_foo_MAXIGP1RLAST),
		  .MAXIGP1RRESP(ps7_ps7_foo_MAXIGP1RRESP),
		  .MAXIGP1RVALID(ps7_ps7_foo_MAXIGP1RVALID),
		  .MAXIGP1WREADY(ps7_ps7_foo_MAXIGP1WREADY),
		  .SAXIACPARADDR(ps7_ps7_foo_SAXIACPARADDR),
		  .SAXIACPARBURST(ps7_ps7_foo_SAXIACPARBURST),
		  .SAXIACPARCACHE(ps7_ps7_foo_SAXIACPARCACHE),
		  .SAXIACPARID(ps7_ps7_foo_SAXIACPARID),
		  .SAXIACPARLEN(ps7_ps7_foo_SAXIACPARLEN),
		  .SAXIACPARLOCK(ps7_ps7_foo_SAXIACPARLOCK),
		  .SAXIACPARPROT(ps7_ps7_foo_SAXIACPARPROT),
		  .SAXIACPARQOS(ps7_ps7_foo_SAXIACPARQOS),
		  .SAXIACPARSIZE(ps7_ps7_foo_SAXIACPARSIZE),
		  .SAXIACPARUSER(ps7_ps7_foo_SAXIACPARUSER),
		  .SAXIACPARVALID(ps7_ps7_foo_SAXIACPARVALID),
		  .SAXIACPAWADDR(ps7_ps7_foo_SAXIACPAWADDR),
		  .SAXIACPAWBURST(ps7_ps7_foo_SAXIACPAWBURST),
		  .SAXIACPAWCACHE(ps7_ps7_foo_SAXIACPAWCACHE),
		  .SAXIACPAWID(ps7_ps7_foo_SAXIACPAWID),
		  .SAXIACPAWLEN(ps7_ps7_foo_SAXIACPAWLEN),
		  .SAXIACPAWLOCK(ps7_ps7_foo_SAXIACPAWLOCK),
		  .SAXIACPAWPROT(ps7_ps7_foo_SAXIACPAWPROT),
		  .SAXIACPAWQOS(ps7_ps7_foo_SAXIACPAWQOS),
		  .SAXIACPAWSIZE(ps7_ps7_foo_SAXIACPAWSIZE),
		  .SAXIACPAWUSER(ps7_ps7_foo_SAXIACPAWUSER),
		  .SAXIACPAWVALID(ps7_ps7_foo_SAXIACPAWVALID),
		  .SAXIACPBREADY(ps7_ps7_foo_SAXIACPBREADY),
		  .SAXIACPRREADY(ps7_ps7_foo_SAXIACPRREADY),
		  .SAXIACPWDATA(ps7_ps7_foo_SAXIACPWDATA),
		  .SAXIACPWID(ps7_ps7_foo_SAXIACPWID),
		  .SAXIACPWLAST(ps7_ps7_foo_SAXIACPWLAST),
		  .SAXIACPWSTRB(ps7_ps7_foo_SAXIACPWSTRB),
		  .SAXIACPWVALID(ps7_ps7_foo_SAXIACPWVALID),
		  .SAXIGP0ARADDR(ps7_ps7_foo_SAXIGP0ARADDR),
		  .SAXIGP0ARBURST(ps7_ps7_foo_SAXIGP0ARBURST),
		  .SAXIGP0ARCACHE(ps7_ps7_foo_SAXIGP0ARCACHE),
		  .SAXIGP0ARID(ps7_ps7_foo_SAXIGP0ARID),
		  .SAXIGP0ARLEN(ps7_ps7_foo_SAXIGP0ARLEN),
		  .SAXIGP0ARLOCK(ps7_ps7_foo_SAXIGP0ARLOCK),
		  .SAXIGP0ARPROT(ps7_ps7_foo_SAXIGP0ARPROT),
		  .SAXIGP0ARQOS(ps7_ps7_foo_SAXIGP0ARQOS),
		  .SAXIGP0ARSIZE(ps7_ps7_foo_SAXIGP0ARSIZE),
		  .SAXIGP0ARVALID(ps7_ps7_foo_SAXIGP0ARVALID),
		  .SAXIGP0AWADDR(ps7_ps7_foo_SAXIGP0AWADDR),
		  .SAXIGP0AWBURST(ps7_ps7_foo_SAXIGP0AWBURST),
		  .SAXIGP0AWCACHE(ps7_ps7_foo_SAXIGP0AWCACHE),
		  .SAXIGP0AWID(ps7_ps7_foo_SAXIGP0AWID),
		  .SAXIGP0AWLEN(ps7_ps7_foo_SAXIGP0AWLEN),
		  .SAXIGP0AWLOCK(ps7_ps7_foo_SAXIGP0AWLOCK),
		  .SAXIGP0AWPROT(ps7_ps7_foo_SAXIGP0AWPROT),
		  .SAXIGP0AWQOS(ps7_ps7_foo_SAXIGP0AWQOS),
		  .SAXIGP0AWSIZE(ps7_ps7_foo_SAXIGP0AWSIZE),
		  .SAXIGP0AWVALID(ps7_ps7_foo_SAXIGP0AWVALID),
		  .SAXIGP0BREADY(ps7_ps7_foo_SAXIGP0BREADY),
		  .SAXIGP0RREADY(ps7_ps7_foo_SAXIGP0RREADY),
		  .SAXIGP0WDATA(ps7_ps7_foo_SAXIGP0WDATA),
		  .SAXIGP0WID(ps7_ps7_foo_SAXIGP0WID),
		  .SAXIGP0WLAST(ps7_ps7_foo_SAXIGP0WLAST),
		  .SAXIGP0WSTRB(ps7_ps7_foo_SAXIGP0WSTRB),
		  .SAXIGP0WVALID(ps7_ps7_foo_SAXIGP0WVALID),
		  .SAXIGP1ARADDR(ps7_ps7_foo_SAXIGP1ARADDR),
		  .SAXIGP1ARBURST(ps7_ps7_foo_SAXIGP1ARBURST),
		  .SAXIGP1ARCACHE(ps7_ps7_foo_SAXIGP1ARCACHE),
		  .SAXIGP1ARID(ps7_ps7_foo_SAXIGP1ARID),
		  .SAXIGP1ARLEN(ps7_ps7_foo_SAXIGP1ARLEN),
		  .SAXIGP1ARLOCK(ps7_ps7_foo_SAXIGP1ARLOCK),
		  .SAXIGP1ARPROT(ps7_ps7_foo_SAXIGP1ARPROT),
		  .SAXIGP1ARQOS(ps7_ps7_foo_SAXIGP1ARQOS),
		  .SAXIGP1ARSIZE(ps7_ps7_foo_SAXIGP1ARSIZE),
		  .SAXIGP1ARVALID(ps7_ps7_foo_SAXIGP1ARVALID),
		  .SAXIGP1AWADDR(ps7_ps7_foo_SAXIGP1AWADDR),
		  .SAXIGP1AWBURST(ps7_ps7_foo_SAXIGP1AWBURST),
		  .SAXIGP1AWCACHE(ps7_ps7_foo_SAXIGP1AWCACHE),
		  .SAXIGP1AWID(ps7_ps7_foo_SAXIGP1AWID),
		  .SAXIGP1AWLEN(ps7_ps7_foo_SAXIGP1AWLEN),
		  .SAXIGP1AWLOCK(ps7_ps7_foo_SAXIGP1AWLOCK),
		  .SAXIGP1AWPROT(ps7_ps7_foo_SAXIGP1AWPROT),
		  .SAXIGP1AWQOS(ps7_ps7_foo_SAXIGP1AWQOS),
		  .SAXIGP1AWSIZE(ps7_ps7_foo_SAXIGP1AWSIZE),
		  .SAXIGP1AWVALID(ps7_ps7_foo_SAXIGP1AWVALID),
		  .SAXIGP1BREADY(ps7_ps7_foo_SAXIGP1BREADY),
		  .SAXIGP1RREADY(ps7_ps7_foo_SAXIGP1RREADY),
		  .SAXIGP1WDATA(ps7_ps7_foo_SAXIGP1WDATA),
		  .SAXIGP1WID(ps7_ps7_foo_SAXIGP1WID),
		  .SAXIGP1WLAST(ps7_ps7_foo_SAXIGP1WLAST),
		  .SAXIGP1WSTRB(ps7_ps7_foo_SAXIGP1WSTRB),
		  .SAXIGP1WVALID(ps7_ps7_foo_SAXIGP1WVALID),
		  .SAXIHP0ARADDR(ps7_ps7_foo_SAXIHP0ARADDR),
		  .SAXIHP0ARBURST(ps7_ps7_foo_SAXIHP0ARBURST),
		  .SAXIHP0ARCACHE(ps7_ps7_foo_SAXIHP0ARCACHE),
		  .SAXIHP0ARID(ps7_ps7_foo_SAXIHP0ARID),
		  .SAXIHP0ARLEN(ps7_ps7_foo_SAXIHP0ARLEN),
		  .SAXIHP0ARLOCK(ps7_ps7_foo_SAXIHP0ARLOCK),
		  .SAXIHP0ARPROT(ps7_ps7_foo_SAXIHP0ARPROT),
		  .SAXIHP0ARQOS(ps7_ps7_foo_SAXIHP0ARQOS),
		  .SAXIHP0ARSIZE(ps7_ps7_foo_SAXIHP0ARSIZE),
		  .SAXIHP0ARVALID(ps7_ps7_foo_SAXIHP0ARVALID),
		  .SAXIHP0AWADDR(ps7_ps7_foo_SAXIHP0AWADDR),
		  .SAXIHP0AWBURST(ps7_ps7_foo_SAXIHP0AWBURST),
		  .SAXIHP0AWCACHE(ps7_ps7_foo_SAXIHP0AWCACHE),
		  .SAXIHP0AWID(ps7_ps7_foo_SAXIHP0AWID),
		  .SAXIHP0AWLEN(ps7_ps7_foo_SAXIHP0AWLEN),
		  .SAXIHP0AWLOCK(ps7_ps7_foo_SAXIHP0AWLOCK),
		  .SAXIHP0AWPROT(ps7_ps7_foo_SAXIHP0AWPROT),
		  .SAXIHP0AWQOS(ps7_ps7_foo_SAXIHP0AWQOS),
		  .SAXIHP0AWSIZE(ps7_ps7_foo_SAXIHP0AWSIZE),
		  .SAXIHP0AWVALID(ps7_ps7_foo_SAXIHP0AWVALID),
		  .SAXIHP0BREADY(ps7_ps7_foo_SAXIHP0BREADY),
		  .SAXIHP0RDISSUECAP1EN(ps7_ps7_foo_SAXIHP0RDISSUECAP1EN),
		  .SAXIHP0RREADY(ps7_ps7_foo_SAXIHP0RREADY),
		  .SAXIHP0WDATA(ps7_ps7_foo_SAXIHP0WDATA),
		  .SAXIHP0WID(ps7_ps7_foo_SAXIHP0WID),
		  .SAXIHP0WLAST(ps7_ps7_foo_SAXIHP0WLAST),
		  .SAXIHP0WRISSUECAP1EN(ps7_ps7_foo_SAXIHP0WRISSUECAP1EN),
		  .SAXIHP0WSTRB(ps7_ps7_foo_SAXIHP0WSTRB),
		  .SAXIHP0WVALID(ps7_ps7_foo_SAXIHP0WVALID),
		  .SAXIHP1ARADDR(ps7_ps7_foo_SAXIHP1ARADDR),
		  .SAXIHP1ARBURST(ps7_ps7_foo_SAXIHP1ARBURST),
		  .SAXIHP1ARCACHE(ps7_ps7_foo_SAXIHP1ARCACHE),
		  .SAXIHP1ARID(ps7_ps7_foo_SAXIHP1ARID),
		  .SAXIHP1ARLEN(ps7_ps7_foo_SAXIHP1ARLEN),
		  .SAXIHP1ARLOCK(ps7_ps7_foo_SAXIHP1ARLOCK),
		  .SAXIHP1ARPROT(ps7_ps7_foo_SAXIHP1ARPROT),
		  .SAXIHP1ARQOS(ps7_ps7_foo_SAXIHP1ARQOS),
		  .SAXIHP1ARSIZE(ps7_ps7_foo_SAXIHP1ARSIZE),
		  .SAXIHP1ARVALID(ps7_ps7_foo_SAXIHP1ARVALID),
		  .SAXIHP1AWADDR(ps7_ps7_foo_SAXIHP1AWADDR),
		  .SAXIHP1AWBURST(ps7_ps7_foo_SAXIHP1AWBURST),
		  .SAXIHP1AWCACHE(ps7_ps7_foo_SAXIHP1AWCACHE),
		  .SAXIHP1AWID(ps7_ps7_foo_SAXIHP1AWID),
		  .SAXIHP1AWLEN(ps7_ps7_foo_SAXIHP1AWLEN),
		  .SAXIHP1AWLOCK(ps7_ps7_foo_SAXIHP1AWLOCK),
		  .SAXIHP1AWPROT(ps7_ps7_foo_SAXIHP1AWPROT),
		  .SAXIHP1AWQOS(ps7_ps7_foo_SAXIHP1AWQOS),
		  .SAXIHP1AWSIZE(ps7_ps7_foo_SAXIHP1AWSIZE),
		  .SAXIHP1AWVALID(ps7_ps7_foo_SAXIHP1AWVALID),
		  .SAXIHP1BREADY(ps7_ps7_foo_SAXIHP1BREADY),
		  .SAXIHP1RDISSUECAP1EN(ps7_ps7_foo_SAXIHP1RDISSUECAP1EN),
		  .SAXIHP1RREADY(ps7_ps7_foo_SAXIHP1RREADY),
		  .SAXIHP1WDATA(ps7_ps7_foo_SAXIHP1WDATA),
		  .SAXIHP1WID(ps7_ps7_foo_SAXIHP1WID),
		  .SAXIHP1WLAST(ps7_ps7_foo_SAXIHP1WLAST),
		  .SAXIHP1WRISSUECAP1EN(ps7_ps7_foo_SAXIHP1WRISSUECAP1EN),
		  .SAXIHP1WSTRB(ps7_ps7_foo_SAXIHP1WSTRB),
		  .SAXIHP1WVALID(ps7_ps7_foo_SAXIHP1WVALID),
		  .SAXIHP2ARADDR(ps7_ps7_foo_SAXIHP2ARADDR),
		  .SAXIHP2ARBURST(ps7_ps7_foo_SAXIHP2ARBURST),
		  .SAXIHP2ARCACHE(ps7_ps7_foo_SAXIHP2ARCACHE),
		  .SAXIHP2ARID(ps7_ps7_foo_SAXIHP2ARID),
		  .SAXIHP2ARLEN(ps7_ps7_foo_SAXIHP2ARLEN),
		  .SAXIHP2ARLOCK(ps7_ps7_foo_SAXIHP2ARLOCK),
		  .SAXIHP2ARPROT(ps7_ps7_foo_SAXIHP2ARPROT),
		  .SAXIHP2ARQOS(ps7_ps7_foo_SAXIHP2ARQOS),
		  .SAXIHP2ARSIZE(ps7_ps7_foo_SAXIHP2ARSIZE),
		  .SAXIHP2ARVALID(ps7_ps7_foo_SAXIHP2ARVALID),
		  .SAXIHP2AWADDR(ps7_ps7_foo_SAXIHP2AWADDR),
		  .SAXIHP2AWBURST(ps7_ps7_foo_SAXIHP2AWBURST),
		  .SAXIHP2AWCACHE(ps7_ps7_foo_SAXIHP2AWCACHE),
		  .SAXIHP2AWID(ps7_ps7_foo_SAXIHP2AWID),
		  .SAXIHP2AWLEN(ps7_ps7_foo_SAXIHP2AWLEN),
		  .SAXIHP2AWLOCK(ps7_ps7_foo_SAXIHP2AWLOCK),
		  .SAXIHP2AWPROT(ps7_ps7_foo_SAXIHP2AWPROT),
		  .SAXIHP2AWQOS(ps7_ps7_foo_SAXIHP2AWQOS),
		  .SAXIHP2AWSIZE(ps7_ps7_foo_SAXIHP2AWSIZE),
		  .SAXIHP2AWVALID(ps7_ps7_foo_SAXIHP2AWVALID),
		  .SAXIHP2BREADY(ps7_ps7_foo_SAXIHP2BREADY),
		  .SAXIHP2RDISSUECAP1EN(ps7_ps7_foo_SAXIHP2RDISSUECAP1EN),
		  .SAXIHP2RREADY(ps7_ps7_foo_SAXIHP2RREADY),
		  .SAXIHP2WDATA(ps7_ps7_foo_SAXIHP2WDATA),
		  .SAXIHP2WID(ps7_ps7_foo_SAXIHP2WID),
		  .SAXIHP2WLAST(ps7_ps7_foo_SAXIHP2WLAST),
		  .SAXIHP2WRISSUECAP1EN(ps7_ps7_foo_SAXIHP2WRISSUECAP1EN),
		  .SAXIHP2WSTRB(ps7_ps7_foo_SAXIHP2WSTRB),
		  .SAXIHP2WVALID(ps7_ps7_foo_SAXIHP2WVALID),
		  .SAXIHP3ARADDR(ps7_ps7_foo_SAXIHP3ARADDR),
		  .SAXIHP3ARBURST(ps7_ps7_foo_SAXIHP3ARBURST),
		  .SAXIHP3ARCACHE(ps7_ps7_foo_SAXIHP3ARCACHE),
		  .SAXIHP3ARID(ps7_ps7_foo_SAXIHP3ARID),
		  .SAXIHP3ARLEN(ps7_ps7_foo_SAXIHP3ARLEN),
		  .SAXIHP3ARLOCK(ps7_ps7_foo_SAXIHP3ARLOCK),
		  .SAXIHP3ARPROT(ps7_ps7_foo_SAXIHP3ARPROT),
		  .SAXIHP3ARQOS(ps7_ps7_foo_SAXIHP3ARQOS),
		  .SAXIHP3ARSIZE(ps7_ps7_foo_SAXIHP3ARSIZE),
		  .SAXIHP3ARVALID(ps7_ps7_foo_SAXIHP3ARVALID),
		  .SAXIHP3AWADDR(ps7_ps7_foo_SAXIHP3AWADDR),
		  .SAXIHP3AWBURST(ps7_ps7_foo_SAXIHP3AWBURST),
		  .SAXIHP3AWCACHE(ps7_ps7_foo_SAXIHP3AWCACHE),
		  .SAXIHP3AWID(ps7_ps7_foo_SAXIHP3AWID),
		  .SAXIHP3AWLEN(ps7_ps7_foo_SAXIHP3AWLEN),
		  .SAXIHP3AWLOCK(ps7_ps7_foo_SAXIHP3AWLOCK),
		  .SAXIHP3AWPROT(ps7_ps7_foo_SAXIHP3AWPROT),
		  .SAXIHP3AWQOS(ps7_ps7_foo_SAXIHP3AWQOS),
		  .SAXIHP3AWSIZE(ps7_ps7_foo_SAXIHP3AWSIZE),
		  .SAXIHP3AWVALID(ps7_ps7_foo_SAXIHP3AWVALID),
		  .SAXIHP3BREADY(ps7_ps7_foo_SAXIHP3BREADY),
		  .SAXIHP3RDISSUECAP1EN(ps7_ps7_foo_SAXIHP3RDISSUECAP1EN),
		  .SAXIHP3RREADY(ps7_ps7_foo_SAXIHP3RREADY),
		  .SAXIHP3WDATA(ps7_ps7_foo_SAXIHP3WDATA),
		  .SAXIHP3WID(ps7_ps7_foo_SAXIHP3WID),
		  .SAXIHP3WLAST(ps7_ps7_foo_SAXIHP3WLAST),
		  .SAXIHP3WRISSUECAP1EN(ps7_ps7_foo_SAXIHP3WRISSUECAP1EN),
		  .SAXIHP3WSTRB(ps7_ps7_foo_SAXIHP3WSTRB),
		  .SAXIHP3WVALID(ps7_ps7_foo_SAXIHP3WVALID),
		  .EMIOGPIOO(),
		  .EMIOGPIOTN(),
		  .EMIOI2C0SCLO(),
		  .EMIOI2C0SCLTN(),
		  .EMIOI2C0SDAO(),
		  .EMIOI2C0SDATN(),
		  .EMIOI2C1SCLO(),
		  .EMIOI2C1SCLTN(),
		  .EMIOI2C1SDAO(),
		  .EMIOI2C1SDATN(),
		  .EVENTEVENTO(),
		  .EVENTSTANDBYWFE(),
		  .EVENTSTANDBYWFI(),
		  .IRQP2F(),
		  .MAXIGP0ARADDR(ps7_ps7_foo_MAXIGP0ARADDR),
		  .MAXIGP0ARBURST(),
		  .MAXIGP0ARCACHE(),
		  .MAXIGP0ARESETN(),
		  .MAXIGP0ARID(ps7_ps7_foo_MAXIGP0ARID),
		  .MAXIGP0ARLEN(ps7_ps7_foo_MAXIGP0ARLEN),
		  .MAXIGP0ARLOCK(),
		  .MAXIGP0ARPROT(),
		  .MAXIGP0ARQOS(),
		  .MAXIGP0ARSIZE(),
		  .MAXIGP0ARVALID(ps7_ps7_foo_MAXIGP0ARVALID),
		  .MAXIGP0AWADDR(ps7_ps7_foo_MAXIGP0AWADDR),
		  .MAXIGP0AWBURST(),
		  .MAXIGP0AWCACHE(),
		  .MAXIGP0AWID(ps7_ps7_foo_MAXIGP0AWID),
		  .MAXIGP0AWLEN(ps7_ps7_foo_MAXIGP0AWLEN),
		  .MAXIGP0AWLOCK(),
		  .MAXIGP0AWPROT(),
		  .MAXIGP0AWQOS(),
		  .MAXIGP0AWSIZE(),
		  .MAXIGP0AWVALID(ps7_ps7_foo_MAXIGP0AWVALID),
		  .MAXIGP0BREADY(ps7_ps7_foo_MAXIGP0BREADY),
		  .MAXIGP0RREADY(ps7_ps7_foo_MAXIGP0RREADY),
		  .MAXIGP0WDATA(ps7_ps7_foo_MAXIGP0WDATA),
		  .MAXIGP0WID(ps7_ps7_foo_MAXIGP0WID),
		  .MAXIGP0WLAST(ps7_ps7_foo_MAXIGP0WLAST),
		  .MAXIGP0WSTRB(),
		  .MAXIGP0WVALID(ps7_ps7_foo_MAXIGP0WVALID),
		  .MAXIGP1ARADDR(),
		  .MAXIGP1ARBURST(),
		  .MAXIGP1ARCACHE(),
		  .MAXIGP1ARESETN(),
		  .MAXIGP1ARID(),
		  .MAXIGP1ARLEN(),
		  .MAXIGP1ARLOCK(),
		  .MAXIGP1ARPROT(),
		  .MAXIGP1ARQOS(),
		  .MAXIGP1ARSIZE(),
		  .MAXIGP1ARVALID(),
		  .MAXIGP1AWADDR(),
		  .MAXIGP1AWBURST(),
		  .MAXIGP1AWCACHE(),
		  .MAXIGP1AWID(),
		  .MAXIGP1AWLEN(),
		  .MAXIGP1AWLOCK(),
		  .MAXIGP1AWPROT(),
		  .MAXIGP1AWQOS(),
		  .MAXIGP1AWSIZE(),
		  .MAXIGP1AWVALID(),
		  .MAXIGP1BREADY(),
		  .MAXIGP1RREADY(),
		  .MAXIGP1WDATA(),
		  .MAXIGP1WID(),
		  .MAXIGP1WLAST(),
		  .MAXIGP1WSTRB(),
		  .MAXIGP1WVALID(),
		  .SAXIACPARESETN(),
		  .SAXIACPARREADY(),
		  .SAXIACPAWREADY(),
		  .SAXIACPBID(),
		  .SAXIACPBRESP(),
		  .SAXIACPBVALID(),
		  .SAXIACPRDATA(),
		  .SAXIACPRID(),
		  .SAXIACPRLAST(),
		  .SAXIACPRRESP(),
		  .SAXIACPRVALID(),
		  .SAXIACPWREADY(),
		  .SAXIGP0ARESETN(),
		  .SAXIGP0ARREADY(),
		  .SAXIGP0AWREADY(),
		  .SAXIGP0BID(),
		  .SAXIGP0BRESP(),
		  .SAXIGP0BVALID(),
		  .SAXIGP0RDATA(),
		  .SAXIGP0RID(),
		  .SAXIGP0RLAST(),
		  .SAXIGP0RRESP(),
		  .SAXIGP0RVALID(),
		  .SAXIGP0WREADY(),
		  .SAXIGP1ARESETN(),
		  .SAXIGP1ARREADY(),
		  .SAXIGP1AWREADY(),
		  .SAXIGP1BID(),
		  .SAXIGP1BRESP(),
		  .SAXIGP1BVALID(),
		  .SAXIGP1RDATA(),
		  .SAXIGP1RID(),
		  .SAXIGP1RLAST(),
		  .SAXIGP1RRESP(),
		  .SAXIGP1RVALID(),
		  .SAXIGP1WREADY(),
		  .SAXIHP0ARESETN(),
		  .SAXIHP0ARREADY(),
		  .SAXIHP0AWREADY(),
		  .SAXIHP0BID(),
		  .SAXIHP0BRESP(),
		  .SAXIHP0BVALID(),
		  .SAXIHP0RACOUNT(),
		  .SAXIHP0RCOUNT(),
		  .SAXIHP0RDATA(),
		  .SAXIHP0RID(),
		  .SAXIHP0RLAST(),
		  .SAXIHP0RRESP(),
		  .SAXIHP0RVALID(),
		  .SAXIHP0WACOUNT(),
		  .SAXIHP0WCOUNT(),
		  .SAXIHP0WREADY(),
		  .SAXIHP1ARESETN(),
		  .SAXIHP1ARREADY(),
		  .SAXIHP1AWREADY(),
		  .SAXIHP1BID(),
		  .SAXIHP1BRESP(),
		  .SAXIHP1BVALID(),
		  .SAXIHP1RACOUNT(),
		  .SAXIHP1RCOUNT(),
		  .SAXIHP1RDATA(),
		  .SAXIHP1RID(),
		  .SAXIHP1RLAST(),
		  .SAXIHP1RRESP(),
		  .SAXIHP1RVALID(),
		  .SAXIHP1WACOUNT(),
		  .SAXIHP1WCOUNT(),
		  .SAXIHP1WREADY(),
		  .SAXIHP2ARESETN(),
		  .SAXIHP2ARREADY(),
		  .SAXIHP2AWREADY(),
		  .SAXIHP2BID(),
		  .SAXIHP2BRESP(),
		  .SAXIHP2BVALID(),
		  .SAXIHP2RACOUNT(),
		  .SAXIHP2RCOUNT(),
		  .SAXIHP2RDATA(),
		  .SAXIHP2RID(),
		  .SAXIHP2RLAST(),
		  .SAXIHP2RRESP(),
		  .SAXIHP2RVALID(),
		  .SAXIHP2WACOUNT(),
		  .SAXIHP2WCOUNT(),
		  .SAXIHP2WREADY(),
		  .SAXIHP3ARESETN(),
		  .SAXIHP3ARREADY(),
		  .SAXIHP3AWREADY(),
		  .SAXIHP3BID(),
		  .SAXIHP3BRESP(),
		  .SAXIHP3BVALID(),
		  .SAXIHP3RACOUNT(),
		  .SAXIHP3RCOUNT(),
		  .SAXIHP3RDATA(),
		  .SAXIHP3RID(),
		  .SAXIHP3RLAST(),
		  .SAXIHP3RRESP(),
		  .SAXIHP3RVALID(),
		  .SAXIHP3WACOUNT(),
		  .SAXIHP3WCOUNT(),
		  .SAXIHP3WREADY(),
		  .FCLKCLK(ps7_ps7_foo_FCLKCLK),
		  .FCLKRESETN(ps7_ps7_foo_FCLKRESETN),
		  .DDRA(ps7_ps7_foo_DDRA),
		  .DDRBA(ps7_ps7_foo_DDRBA),
		  .DDRCASB(ps7_ps7_foo_DDRCASB),
		  .DDRCKE(ps7_ps7_foo_DDRCKE),
		  .DDRCKN(ps7_ps7_foo_DDRCKN),
		  .DDRCKP(ps7_ps7_foo_DDRCKP),
		  .DDRCSB(ps7_ps7_foo_DDRCSB),
		  .DDRDM(ps7_ps7_foo_DDRDM),
		  .DDRDQ(ps7_ps7_foo_DDRDQ),
		  .DDRDQSN(ps7_ps7_foo_DDRDQSN),
		  .DDRDQSP(ps7_ps7_foo_DDRDQSP),
		  .DDRDRSTB(ps7_ps7_foo_DDRDRSTB),
		  .DDRODT(ps7_ps7_foo_DDRODT),
		  .DDRRASB(ps7_ps7_foo_DDRRASB),
		  .DDRVRN(ps7_ps7_foo_DDRVRN),
		  .DDRVRP(ps7_ps7_foo_DDRVRP),
		  .DDRWEB(ps7_ps7_foo_DDRWEB),
		  .PSCLK(ps7_ps7_foo_PSCLK),
		  .PSPORB(ps7_ps7_foo_PSPORB),
		  .PSSRSTB(ps7_ps7_foo_PSSRSTB),
		  .MIO(ps7_ps7_foo_MIO));

  // submodule top_ctrl_mux_rv_doneFifo
  FIFO1 #(.width(32'd6),
	  .guarded(32'd1)) top_ctrl_mux_rv_doneFifo(.RST(ps7_freset_0_r_O),
						    .CLK(ps7_fclk_0_c_O),
						    .D_IN(top_ctrl_mux_rv_doneFifo_D_IN),
						    .ENQ(top_ctrl_mux_rv_doneFifo_ENQ),
						    .DEQ(top_ctrl_mux_rv_doneFifo_DEQ),
						    .CLR(top_ctrl_mux_rv_doneFifo_CLR),
						    .D_OUT(top_ctrl_mux_rv_doneFifo_D_OUT),
						    .FULL_N(top_ctrl_mux_rv_doneFifo_FULL_N),
						    .EMPTY_N(top_ctrl_mux_rv_doneFifo_EMPTY_N));

  // submodule top_ctrl_mux_rv_readDataPipes_0_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) top_ctrl_mux_rv_readDataPipes_0_fifo(.RST(ps7_freset_0_r_O),
								.CLK(ps7_fclk_0_c_O),
								.D_IN(top_ctrl_mux_rv_readDataPipes_0_fifo_D_IN),
								.ENQ(top_ctrl_mux_rv_readDataPipes_0_fifo_ENQ),
								.DEQ(top_ctrl_mux_rv_readDataPipes_0_fifo_DEQ),
								.CLR(top_ctrl_mux_rv_readDataPipes_0_fifo_CLR),
								.D_OUT(top_ctrl_mux_rv_readDataPipes_0_fifo_D_OUT),
								.FULL_N(top_ctrl_mux_rv_readDataPipes_0_fifo_FULL_N),
								.EMPTY_N(top_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N));

  // submodule top_ctrl_mux_rv_req_ars
  FIFO1 #(.width(32'd26),
	  .guarded(32'd1)) top_ctrl_mux_rv_req_ars(.RST(ps7_freset_0_r_O),
						   .CLK(ps7_fclk_0_c_O),
						   .D_IN(top_ctrl_mux_rv_req_ars_D_IN),
						   .ENQ(top_ctrl_mux_rv_req_ars_ENQ),
						   .DEQ(top_ctrl_mux_rv_req_ars_DEQ),
						   .CLR(top_ctrl_mux_rv_req_ars_CLR),
						   .D_OUT(top_ctrl_mux_rv_req_ars_D_OUT),
						   .FULL_N(top_ctrl_mux_rv_req_ars_FULL_N),
						   .EMPTY_N(top_ctrl_mux_rv_req_ars_EMPTY_N));

  // submodule top_ctrl_mux_rv_req_aws
  FIFO1 #(.width(32'd26),
	  .guarded(32'd1)) top_ctrl_mux_rv_req_aws(.RST(ps7_freset_0_r_O),
						   .CLK(ps7_fclk_0_c_O),
						   .D_IN(top_ctrl_mux_rv_req_aws_D_IN),
						   .ENQ(top_ctrl_mux_rv_req_aws_ENQ),
						   .DEQ(top_ctrl_mux_rv_req_aws_DEQ),
						   .CLR(top_ctrl_mux_rv_req_aws_CLR),
						   .D_OUT(top_ctrl_mux_rv_req_aws_D_OUT),
						   .FULL_N(top_ctrl_mux_rv_req_aws_FULL_N),
						   .EMPTY_N(top_ctrl_mux_rv_req_aws_EMPTY_N));

  // submodule top_ctrl_mux_rv_rs
  FIFO10 #(.guarded(32'd1)) top_ctrl_mux_rv_rs(.RST(ps7_freset_0_r_O),
					       .CLK(ps7_fclk_0_c_O),
					       .ENQ(top_ctrl_mux_rv_rs_ENQ),
					       .DEQ(top_ctrl_mux_rv_rs_DEQ),
					       .CLR(top_ctrl_mux_rv_rs_CLR),
					       .FULL_N(top_ctrl_mux_rv_rs_FULL_N),
					       .EMPTY_N(top_ctrl_mux_rv_rs_EMPTY_N));

  // submodule top_ctrl_mux_rv_writeDataPipes_0_fifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) top_ctrl_mux_rv_writeDataPipes_0_fifo(.RST(ps7_freset_0_r_O),
								 .CLK(ps7_fclk_0_c_O),
								 .D_IN(top_ctrl_mux_rv_writeDataPipes_0_fifo_D_IN),
								 .ENQ(top_ctrl_mux_rv_writeDataPipes_0_fifo_ENQ),
								 .DEQ(top_ctrl_mux_rv_writeDataPipes_0_fifo_DEQ),
								 .CLR(top_ctrl_mux_rv_writeDataPipes_0_fifo_CLR),
								 .D_OUT(top_ctrl_mux_rv_writeDataPipes_0_fifo_D_OUT),
								 .FULL_N(top_ctrl_mux_rv_writeDataPipes_0_fifo_FULL_N),
								 .EMPTY_N(top_ctrl_mux_rv_writeDataPipes_0_fifo_EMPTY_N));

  // submodule top_ctrl_mux_rv_write_data
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) top_ctrl_mux_rv_write_data(.RST(ps7_freset_0_r_O),
						      .CLK(ps7_fclk_0_c_O),
						      .D_IN(top_ctrl_mux_rv_write_data_D_IN),
						      .ENQ(top_ctrl_mux_rv_write_data_ENQ),
						      .DEQ(top_ctrl_mux_rv_write_data_DEQ),
						      .CLR(top_ctrl_mux_rv_write_data_CLR),
						      .D_OUT(top_ctrl_mux_rv_write_data_D_OUT),
						      .FULL_N(top_ctrl_mux_rv_write_data_FULL_N),
						      .EMPTY_N(top_ctrl_mux_rv_write_data_EMPTY_N));

  // submodule top_ctrl_mux_rv_ws
  FIFO10 #(.guarded(32'd1)) top_ctrl_mux_rv_ws(.RST(ps7_freset_0_r_O),
					       .CLK(ps7_fclk_0_c_O),
					       .ENQ(top_ctrl_mux_rv_ws_ENQ),
					       .DEQ(top_ctrl_mux_rv_ws_DEQ),
					       .CLR(top_ctrl_mux_rv_ws_CLR),
					       .FULL_N(top_ctrl_mux_rv_ws_FULL_N),
					       .EMPTY_N(top_ctrl_mux_rv_ws_EMPTY_N));

  // submodule top_lLedControllerRequestInputPipes
  mkLedControllerRequestInputPipes top_lLedControllerRequestInputPipes(.CLK(ps7_fclk_0_c_O),
								       .RST_N(ps7_freset_0_r_O),
								       .portalIfc_messageSize_methodNumber(top_lLedControllerRequestInputPipes_portalIfc_messageSize_methodNumber),
								       .portalIfc_requests_0_enq_v(top_lLedControllerRequestInputPipes_portalIfc_requests_0_enq_v),
								       .EN_portalIfc_requests_0_enq(top_lLedControllerRequestInputPipes_EN_portalIfc_requests_0_enq),
								       .EN_setLeds_PipeOut_deq(top_lLedControllerRequestInputPipes_EN_setLeds_PipeOut_deq),
								       .portalIfc_messageSize(),
								       .RDY_portalIfc_messageSize(),
								       .RDY_portalIfc_requests_0_enq(top_lLedControllerRequestInputPipes_RDY_portalIfc_requests_0_enq),
								       .portalIfc_requests_0_notFull(top_lLedControllerRequestInputPipes_portalIfc_requests_0_notFull),
								       .RDY_portalIfc_requests_0_notFull(),
								       .portalIfc_intr_status(),
								       .RDY_portalIfc_intr_status(),
								       .portalIfc_intr_channel(),
								       .RDY_portalIfc_intr_channel(),
								       .setLeds_PipeOut_first(top_lLedControllerRequestInputPipes_setLeds_PipeOut_first),
								       .RDY_setLeds_PipeOut_first(top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_first),
								       .RDY_setLeds_PipeOut_deq(top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_deq),
								       .setLeds_PipeOut_notEmpty(),
								       .RDY_setLeds_PipeOut_notEmpty());

  // submodule top_lLedController_ledsCmdFifo
  SizedFIFO #(.p1width(32'd40),
	      .p2depth(32'd32),
	      .p3cntr_width(32'd5),
	      .guarded(32'd1)) top_lLedController_ledsCmdFifo(.RST(ps7_freset_0_r_O),
							      .CLK(ps7_fclk_0_c_O),
							      .D_IN(top_lLedController_ledsCmdFifo_D_IN),
							      .ENQ(top_lLedController_ledsCmdFifo_ENQ),
							      .DEQ(top_lLedController_ledsCmdFifo_DEQ),
							      .CLR(top_lLedController_ledsCmdFifo_CLR),
							      .D_OUT(top_lLedController_ledsCmdFifo_D_OUT),
							      .FULL_N(top_lLedController_ledsCmdFifo_FULL_N),
							      .EMPTY_N(top_lLedController_ledsCmdFifo_EMPTY_N));

  // submodule top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd20),
	  .guarded(32'd1)) top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo(.RST(ps7_freset_0_r_O),
										       .CLK(ps7_fclk_0_c_O),
										       .D_IN(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_IN),
										       .ENQ(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_ENQ),
										       .DEQ(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_DEQ),
										       .CLR(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_CLR),
										       .D_OUT(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
										       .FULL_N(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
										       .EMPTY_N(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd19),
	  .guarded(32'd1)) top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo(.RST(ps7_freset_0_r_O),
										      .CLK(ps7_fclk_0_c_O),
										      .D_IN(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_IN),
										      .ENQ(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_ENQ),
										      .DEQ(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_DEQ),
										      .CLR(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_CLR),
										      .D_OUT(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_OUT),
										      .FULL_N(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_FULL_N),
										      .EMPTY_N(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd20),
	  .guarded(32'd1)) top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo(.RST(ps7_freset_0_r_O),
											.CLK(ps7_fclk_0_c_O),
											.D_IN(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											.ENQ(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											.DEQ(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											.CLR(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											.D_OUT(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											.FULL_N(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											.EMPTY_N(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd19),
	  .guarded(32'd1)) top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo(.RST(ps7_freset_0_r_O),
										       .CLK(ps7_fclk_0_c_O),
										       .D_IN(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_IN),
										       .ENQ(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_ENQ),
										       .DEQ(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_DEQ),
										       .CLR(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_CLR),
										       .D_OUT(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_OUT),
										       .FULL_N(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_FULL_N),
										       .EMPTY_N(top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule top_portalEnt_0_ctrlPort_fifoWriteDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) top_portalEnt_0_ctrlPort_fifoWriteDataFifo(.RST(ps7_freset_0_r_O),
								      .CLK(ps7_fclk_0_c_O),
								      .D_IN(top_portalEnt_0_ctrlPort_fifoWriteDataFifo_D_IN),
								      .ENQ(top_portalEnt_0_ctrlPort_fifoWriteDataFifo_ENQ),
								      .DEQ(top_portalEnt_0_ctrlPort_fifoWriteDataFifo_DEQ),
								      .CLR(top_portalEnt_0_ctrlPort_fifoWriteDataFifo_CLR),
								      .D_OUT(top_portalEnt_0_ctrlPort_fifoWriteDataFifo_D_OUT),
								      .FULL_N(top_portalEnt_0_ctrlPort_fifoWriteDataFifo_FULL_N),
								      .EMPTY_N(top_portalEnt_0_ctrlPort_fifoWriteDataFifo_EMPTY_N));

  // submodule top_portalEnt_0_ctrlPort_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) top_portalEnt_0_ctrlPort_fifoWriteDoneFifo(.RST(ps7_freset_0_r_O),
								      .CLK(ps7_fclk_0_c_O),
								      .D_IN(top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_D_IN),
								      .ENQ(top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_ENQ),
								      .DEQ(top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_DEQ),
								      .CLR(top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_CLR),
								      .D_OUT(top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_D_OUT),
								      .FULL_N(top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_FULL_N),
								      .EMPTY_N(top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_EMPTY_N));

  // submodule top_portalEnt_0_memslave_doneFifo
  FIFO1 #(.width(32'd6),
	  .guarded(32'd1)) top_portalEnt_0_memslave_doneFifo(.RST(ps7_freset_0_r_O),
							     .CLK(ps7_fclk_0_c_O),
							     .D_IN(top_portalEnt_0_memslave_doneFifo_D_IN),
							     .ENQ(top_portalEnt_0_memslave_doneFifo_ENQ),
							     .DEQ(top_portalEnt_0_memslave_doneFifo_DEQ),
							     .CLR(top_portalEnt_0_memslave_doneFifo_CLR),
							     .D_OUT(top_portalEnt_0_memslave_doneFifo_D_OUT),
							     .FULL_N(top_portalEnt_0_memslave_doneFifo_FULL_N),
							     .EMPTY_N(top_portalEnt_0_memslave_doneFifo_EMPTY_N));

  // submodule top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd20),
	  .guarded(32'd1)) top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo(.RST(ps7_freset_0_r_O),
										       .CLK(ps7_fclk_0_c_O),
										       .D_IN(top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_D_IN),
										       .ENQ(top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_ENQ),
										       .DEQ(top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_DEQ),
										       .CLR(top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_CLR),
										       .D_OUT(top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
										       .FULL_N(top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
										       .EMPTY_N(top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd19),
	  .guarded(32'd1)) top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo(.RST(ps7_freset_0_r_O),
										      .CLK(ps7_fclk_0_c_O),
										      .D_IN(top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_IN),
										      .ENQ(top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_ENQ),
										      .DEQ(top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_DEQ),
										      .CLR(top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_CLR),
										      .D_OUT(top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_OUT),
										      .FULL_N(top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_FULL_N),
										      .EMPTY_N(top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd20),
	  .guarded(32'd1)) top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo(.RST(ps7_freset_0_r_O),
											.CLK(ps7_fclk_0_c_O),
											.D_IN(top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											.ENQ(top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											.DEQ(top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											.CLR(top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											.D_OUT(top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											.FULL_N(top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											.EMPTY_N(top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd19),
	  .guarded(32'd1)) top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo(.RST(ps7_freset_0_r_O),
										       .CLK(ps7_fclk_0_c_O),
										       .D_IN(top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_IN),
										       .ENQ(top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_ENQ),
										       .DEQ(top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_DEQ),
										       .CLR(top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_CLR),
										       .D_OUT(top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_OUT),
										       .FULL_N(top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_FULL_N),
										       .EMPTY_N(top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule top_portalEnt_0_memslave_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) top_portalEnt_0_memslave_fifoWriteDoneFifo(.RST(ps7_freset_0_r_O),
								      .CLK(ps7_fclk_0_c_O),
								      .D_IN(top_portalEnt_0_memslave_fifoWriteDoneFifo_D_IN),
								      .ENQ(top_portalEnt_0_memslave_fifoWriteDoneFifo_ENQ),
								      .DEQ(top_portalEnt_0_memslave_fifoWriteDoneFifo_DEQ),
								      .CLR(top_portalEnt_0_memslave_fifoWriteDoneFifo_CLR),
								      .D_OUT(top_portalEnt_0_memslave_fifoWriteDoneFifo_D_OUT),
								      .FULL_N(top_portalEnt_0_memslave_fifoWriteDoneFifo_FULL_N),
								      .EMPTY_N(top_portalEnt_0_memslave_fifoWriteDoneFifo_EMPTY_N));

  // submodule top_portalEnt_0_memslave_req_ars
  FIFO1 #(.width(32'd19),
	  .guarded(32'd1)) top_portalEnt_0_memslave_req_ars(.RST(ps7_freset_0_r_O),
							    .CLK(ps7_fclk_0_c_O),
							    .D_IN(top_portalEnt_0_memslave_req_ars_D_IN),
							    .ENQ(top_portalEnt_0_memslave_req_ars_ENQ),
							    .DEQ(top_portalEnt_0_memslave_req_ars_DEQ),
							    .CLR(top_portalEnt_0_memslave_req_ars_CLR),
							    .D_OUT(top_portalEnt_0_memslave_req_ars_D_OUT),
							    .FULL_N(top_portalEnt_0_memslave_req_ars_FULL_N),
							    .EMPTY_N(top_portalEnt_0_memslave_req_ars_EMPTY_N));

  // submodule top_portalEnt_0_memslave_req_aws
  FIFO1 #(.width(32'd19),
	  .guarded(32'd1)) top_portalEnt_0_memslave_req_aws(.RST(ps7_freset_0_r_O),
							    .CLK(ps7_fclk_0_c_O),
							    .D_IN(top_portalEnt_0_memslave_req_aws_D_IN),
							    .ENQ(top_portalEnt_0_memslave_req_aws_ENQ),
							    .DEQ(top_portalEnt_0_memslave_req_aws_DEQ),
							    .CLR(top_portalEnt_0_memslave_req_aws_CLR),
							    .D_OUT(top_portalEnt_0_memslave_req_aws_D_OUT),
							    .FULL_N(top_portalEnt_0_memslave_req_aws_FULL_N),
							    .EMPTY_N(top_portalEnt_0_memslave_req_aws_EMPTY_N));

  // submodule top_portalEnt_0_memslave_rs
  FIFO10 #(.guarded(32'd1)) top_portalEnt_0_memslave_rs(.RST(ps7_freset_0_r_O),
							.CLK(ps7_fclk_0_c_O),
							.ENQ(top_portalEnt_0_memslave_rs_ENQ),
							.DEQ(top_portalEnt_0_memslave_rs_DEQ),
							.CLR(top_portalEnt_0_memslave_rs_CLR),
							.FULL_N(top_portalEnt_0_memslave_rs_FULL_N),
							.EMPTY_N(top_portalEnt_0_memslave_rs_EMPTY_N));

  // submodule top_portalEnt_0_memslave_rsCtrl
  FIFO1 #(.width(32'd1),
	  .guarded(32'd1)) top_portalEnt_0_memslave_rsCtrl(.RST(ps7_freset_0_r_O),
							   .CLK(ps7_fclk_0_c_O),
							   .D_IN(top_portalEnt_0_memslave_rsCtrl_D_IN),
							   .ENQ(top_portalEnt_0_memslave_rsCtrl_ENQ),
							   .DEQ(top_portalEnt_0_memslave_rsCtrl_DEQ),
							   .CLR(top_portalEnt_0_memslave_rsCtrl_CLR),
							   .D_OUT(top_portalEnt_0_memslave_rsCtrl_D_OUT),
							   .FULL_N(top_portalEnt_0_memslave_rsCtrl_FULL_N),
							   .EMPTY_N(top_portalEnt_0_memslave_rsCtrl_EMPTY_N));

  // submodule top_portalEnt_0_memslave_ws
  FIFO10 #(.guarded(32'd1)) top_portalEnt_0_memslave_ws(.RST(ps7_freset_0_r_O),
							.CLK(ps7_fclk_0_c_O),
							.ENQ(top_portalEnt_0_memslave_ws_ENQ),
							.DEQ(top_portalEnt_0_memslave_ws_DEQ),
							.CLR(top_portalEnt_0_memslave_ws_CLR),
							.FULL_N(top_portalEnt_0_memslave_ws_FULL_N),
							.EMPTY_N(top_portalEnt_0_memslave_ws_EMPTY_N));

  // submodule top_portalEnt_0_memslave_wsCtrl
  FIFO1 #(.width(32'd1),
	  .guarded(32'd1)) top_portalEnt_0_memslave_wsCtrl(.RST(ps7_freset_0_r_O),
							   .CLK(ps7_fclk_0_c_O),
							   .D_IN(top_portalEnt_0_memslave_wsCtrl_D_IN),
							   .ENQ(top_portalEnt_0_memslave_wsCtrl_ENQ),
							   .DEQ(top_portalEnt_0_memslave_wsCtrl_DEQ),
							   .CLR(top_portalEnt_0_memslave_wsCtrl_CLR),
							   .D_OUT(top_portalEnt_0_memslave_wsCtrl_D_OUT),
							   .FULL_N(top_portalEnt_0_memslave_wsCtrl_FULL_N),
							   .EMPTY_N(top_portalEnt_0_memslave_wsCtrl_EMPTY_N));

  // submodule unused_clock_0_bc
  BUFG unused_clock_0_bc(.I(ps7_fclk_0_c_O), .O(unused_clock_0_bc_O));

  // submodule unused_clock_1_bc
  BUFG unused_clock_1_bc(.I(ps7_fclk_1_c_O), .O(unused_clock_1_bc_O));

  // submodule unused_clock_2_bc
  BUFG unused_clock_2_bc(.I(ps7_fclk_2_c_O), .O(unused_clock_2_bc_O));

  // submodule unused_clock_3_bc
  BUFG unused_clock_3_bc(.I(ps7_fclk_3_c_O), .O(unused_clock_3_bc_O));

  // submodule unused_reset_0_rc
  SyncResetA #(.RSTDELAY(32'd1)) unused_reset_0_rc(.CLK(ps7_fclk_0_c_O),
						   .IN_RST(ps7_freset_0_r_O),
						   .OUT_RST(unused_reset_0_rc_OUT_RST));

  // submodule unused_reset_1_rc
  SyncResetA #(.RSTDELAY(32'd1)) unused_reset_1_rc(.CLK(ps7_fclk_0_c_O),
						   .IN_RST(ps7_freset_1_r_O),
						   .OUT_RST(unused_reset_1_rc_OUT_RST));

  // submodule unused_reset_2_rc
  SyncResetA #(.RSTDELAY(32'd1)) unused_reset_2_rc(.CLK(ps7_fclk_0_c_O),
						   .IN_RST(ps7_freset_2_r_O),
						   .OUT_RST(unused_reset_2_rc_OUT_RST));

  // submodule unused_reset_3_rc
  SyncResetA #(.RSTDELAY(32'd1)) unused_reset_3_rc(.CLK(ps7_fclk_0_c_O),
						   .IN_RST(ps7_freset_3_r_O),
						   .OUT_RST(unused_reset_3_rc_OUT_RST));

  // rule RL_top_lLedController_updateLeds
  assign WILL_FIRE_RL_top_lLedController_updateLeds =
	     top_lLedController_remainingDuration != 32'd0 ||
	     top_lLedController_ledsCmdFifo_EMPTY_N ;

  // rule RL_top_portalEnt_0_memslave_req_aw
  assign WILL_FIRE_RL_top_portalEnt_0_memslave_req_aw =
	     top_portalEnt_0_memslave_wsCtrl_EMPTY_N &&
	     top_portalEnt_0_memslave_req_aws_i_notEmpty__1_ETC___d815 ;

  // rule RL_top_portalEnt_0_memslave_req_ar
  assign WILL_FIRE_RL_top_portalEnt_0_memslave_req_ar =
	     top_portalEnt_0_memslave_req_ars_EMPTY_N &&
	     top_portalEnt_0_memslave_rsCtrl_i_notEmpty__19_ETC___d824 ;

  // rule RL_top_ctrl_mux_rv_readDataPipes_0_connect
  assign WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect =
	     top_portalEnt_0_memslave_rsCtrl_EMPTY_N &&
	     top_portalEnt_0_memslave_rs_EMPTY_N &&
	     top_ctrl_mux_rv_readDataPipes_0_fifo_i_notFull_ETC___d833 ;

  // rule RL_top_portalEnt_0_ctrlPort_writeDataRule
  assign WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule =
	     top_portalEnt_0_ctrlPort_fifoWriteDataFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_FULL_N) ;

  // rule RL_top_ctrl_mux_rv_writeDataPipes_0_connect
  assign WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect =
	     top_portalEnt_0_memslave_wsCtrl_EMPTY_N &&
	     top_ctrl_mux_rv_writeDataPipes_0_fifo_i_notEmp_ETC___d884 ;

  // rule RL_top_portalEnt_0_memslave_write_done
  assign WILL_FIRE_RL_top_portalEnt_0_memslave_write_done =
	     top_portalEnt_0_memslave_wsCtrl_EMPTY_N &&
	     top_portalEnt_0_memslave_ws_EMPTY_N &&
	     top_portalEnt_0_memslave_doneFifo_i_notFull__9_ETC___d804 ;

  // inlined wires
  assign ps7_ps7_vtopmw_axi_gp_0_wires_0_whas =
	     ps7_ps7_foo_MAXIGP0ARVALID && top_ctrl_mux_rv_req_ars_FULL_N &&
	     top_ctrl_mux_rv_rs_FULL_N ;
  assign ps7_ps7_vtopmw_axi_gp_0_wires_1_whas =
	     ps7_ps7_foo_MAXIGP0AWVALID && top_ctrl_mux_rv_req_aws_FULL_N &&
	     top_ctrl_mux_rv_ws_FULL_N ;
  assign ps7_ps7_vtopmw_axi_gp_0_wires_2_whas =
	     ps7_ps7_foo_MAXIGP0RREADY && top_ctrl_mux_rv_rs_EMPTY_N &&
	     top_ctrl_mux_rv_readDataPipes_0_fifo_EMPTY_N ;
  assign ps7_ps7_vtopmw_axi_gp_0_wires_3_whas =
	     ps7_ps7_foo_MAXIGP0WVALID && top_ctrl_mux_rv_ws_EMPTY_N &&
	     top_ctrl_mux_rv_write_data_FULL_N ;
  assign ps7_ps7_vtopmw_axi_gp_0_wires_5_whas =
	     ps7_ps7_foo_MAXIGP0BREADY && top_ctrl_mux_rv_doneFifo_EMPTY_N ;

  // register bscan_selectdelay
  assign bscan_selectdelay_D_IN = bscan_selected_ff2 ;
  assign bscan_selectdelay_EN = 1'd1 ;

  // register bscan_selected_ff0
  assign bscan_selected_ff0_D_IN = bscan_bscan_SEL ;
  assign bscan_selected_ff0_EN = 1'd1 ;

  // register bscan_selected_ff1
  assign bscan_selected_ff1_D_IN = bscan_selected_ff0 ;
  assign bscan_selected_ff1_EN = 1'd1 ;

  // register bscan_selected_ff2
  assign bscan_selected_ff2_D_IN = bscan_selected_ff1 ;
  assign bscan_selected_ff2_EN = 1'd1 ;

  // register top_lLedController_ledsValue
  assign top_lLedController_ledsValue_D_IN =
	     top_lLedController_ledsCmdFifo_D_OUT[39:32] ;
  assign top_lLedController_ledsValue_EN =
	     WILL_FIRE_RL_top_lLedController_updateLeds &&
	     top_lLedController_remainingDuration == 32'd0 ;

  // register top_lLedController_remainingDuration
  assign top_lLedController_remainingDuration_D_IN =
	     (top_lLedController_remainingDuration == 32'd0) ?
	       top_lLedController_ledsCmdFifo_D_OUT[31:0] :
	       duration__h63112 ;
  assign top_lLedController_remainingDuration_EN =
	     WILL_FIRE_RL_top_lLedController_updateLeds ;

  // register top_portalEnt_0_ctrlPort_cycle_count
  assign top_portalEnt_0_ctrlPort_cycle_count_D_IN =
	     top_portalEnt_0_ctrlPort_cycle_count + 64'd1 ;
  assign top_portalEnt_0_ctrlPort_cycle_count_EN = 1'd1 ;

  // register top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h63696 + 5'd1 ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg_EN =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h63699 - 8'd1 ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg_EN =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d711 ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg_EN =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h63699 == 8'd2 ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg_EN =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h64339 + 5'd1 ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg_EN =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h64342 - 8'd1 ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg_EN =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d733 ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg_EN =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h64342 == 8'd2 ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg_EN =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_ctrlPort_interruptEnableReg
  assign top_portalEnt_0_ctrlPort_interruptEnableReg_D_IN =
	     top_portalEnt_0_ctrlPort_fifoWriteDataFifo_D_OUT[7] ;
  assign top_portalEnt_0_ctrlPort_interruptEnableReg_EN =
	     WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[19:15] ==
	     5'd4 ;

  // register top_portalEnt_0_ctrlPort_num_portals_reg
  assign top_portalEnt_0_ctrlPort_num_portals_reg_D_IN = 32'd1 ;
  assign top_portalEnt_0_ctrlPort_num_portals_reg_EN = 1'd1 ;

  // register top_portalEnt_0_ctrlPort_snapshot
  assign top_portalEnt_0_ctrlPort_snapshot_D_IN =
	     top_portalEnt_0_ctrlPort_cycle_count[31:0] ;
  assign top_portalEnt_0_ctrlPort_snapshot_EN =
	     WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect &&
	     top_portalEnt_0_memslave_rsCtrl_D_OUT &&
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_OUT[19:15] ==
	     5'h18 ;

  // register top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h65735 + 5'd1 ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg_EN =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h65738 - 8'd1 ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg_EN =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d771 ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg_EN =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h65738 == 8'd2 ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg_EN =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h66378 + 5'd1 ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg_EN =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h66381 - 8'd1 ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg_EN =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d793 ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg_EN =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h66381 == 8'd2 ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg_EN =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // submodule bscan_bscan
  assign bscan_bscan_TDO = 1'b0 ;

  // submodule ps7_b2c_0
  assign ps7_b2c_0_IN1 = ps7_ps7_foo_FCLKCLK[0] ;
  assign ps7_b2c_0_IN2 = ps7_ps7_foo_FCLKRESETN[0] ;

  // submodule ps7_b2c_1
  assign ps7_b2c_1_IN1 = ps7_ps7_foo_FCLKCLK[1] ;
  assign ps7_b2c_1_IN2 = ps7_ps7_foo_FCLKRESETN[1] ;

  // submodule ps7_b2c_2
  assign ps7_b2c_2_IN1 = ps7_ps7_foo_FCLKCLK[2] ;
  assign ps7_b2c_2_IN2 = ps7_ps7_foo_FCLKRESETN[2] ;

  // submodule ps7_b2c_3
  assign ps7_b2c_3_IN1 = ps7_ps7_foo_FCLKCLK[3] ;
  assign ps7_b2c_3_IN2 = ps7_ps7_foo_FCLKRESETN[3] ;

  // submodule ps7_clockGen_pll
  assign ps7_clockGen_pll_CLKFBIN = ps7_clockGen_pll_clkfbbuf_O ;

  // submodule ps7_ps7_foo
  assign ps7_ps7_foo_DDRARB = 4'b0 ;
  assign ps7_ps7_foo_EMIOGPIOI = 64'h0 ;
  assign ps7_ps7_foo_EMIOI2C0SCLI = 1'b0 ;
  assign ps7_ps7_foo_EMIOI2C0SDAI = 1'b0 ;
  assign ps7_ps7_foo_EMIOI2C1SCLI = 1'b0 ;
  assign ps7_ps7_foo_EMIOI2C1SDAI = 1'b0 ;
  assign ps7_ps7_foo_EMIOSRAMINTIN = 1'd0 ;
  assign ps7_ps7_foo_EVENTEVENTI = 1'b0 ;
  assign ps7_ps7_foo_FCLKCLKTRIGN = 4'd0 ;
  assign ps7_ps7_foo_FPGAIDLEN = 1'b1 ;
  assign ps7_ps7_foo_IRQF2P = 20'd0 ;
  assign ps7_ps7_foo_MAXIGP0ARREADY = ps7_ps7_vtopmw_axi_gp_0_wires_0_whas ;
  assign ps7_ps7_foo_MAXIGP0AWREADY = ps7_ps7_vtopmw_axi_gp_0_wires_1_whas ;
  assign ps7_ps7_foo_MAXIGP0BID =
	     ps7_ps7_vtopmw_axi_gp_0_wires_5_whas ? x_wget__h7096 : 12'd0 ;
  assign ps7_ps7_foo_MAXIGP0BRESP = 2'd0 ;
  assign ps7_ps7_foo_MAXIGP0BVALID = ps7_ps7_vtopmw_axi_gp_0_wires_5_whas ;
  assign ps7_ps7_foo_MAXIGP0RDATA =
	     ps7_ps7_vtopmw_axi_gp_0_wires_2_whas ?
	       top_ctrl_mux_rv_readDataPipes_0_fifo_D_OUT[38:7] :
	       32'd0 ;
  assign ps7_ps7_foo_MAXIGP0RID =
	     ps7_ps7_vtopmw_axi_gp_0_wires_2_whas ? x_wget__h7046 : 12'd0 ;
  assign ps7_ps7_foo_MAXIGP0RLAST = ps7_ps7_vtopmw_axi_gp_0_wires_2_whas ;
  assign ps7_ps7_foo_MAXIGP0RRESP = 2'd0 ;
  assign ps7_ps7_foo_MAXIGP0RVALID = ps7_ps7_vtopmw_axi_gp_0_wires_2_whas ;
  assign ps7_ps7_foo_MAXIGP0WREADY = ps7_ps7_vtopmw_axi_gp_0_wires_3_whas ;
  assign ps7_ps7_foo_MAXIGP1ARREADY = 1'b0 ;
  assign ps7_ps7_foo_MAXIGP1AWREADY = 1'b0 ;
  assign ps7_ps7_foo_MAXIGP1BID = 12'd0 ;
  assign ps7_ps7_foo_MAXIGP1BRESP = 2'd0 ;
  assign ps7_ps7_foo_MAXIGP1BVALID = 1'b0 ;
  assign ps7_ps7_foo_MAXIGP1RDATA = 32'd0 ;
  assign ps7_ps7_foo_MAXIGP1RID = 12'd0 ;
  assign ps7_ps7_foo_MAXIGP1RLAST = 1'b0 ;
  assign ps7_ps7_foo_MAXIGP1RRESP = 2'd0 ;
  assign ps7_ps7_foo_MAXIGP1RVALID = 1'b0 ;
  assign ps7_ps7_foo_MAXIGP1WREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIACPARADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIACPARBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIACPARCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIACPARID = 3'd0 ;
  assign ps7_ps7_foo_SAXIACPARLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIACPARLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIACPARPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIACPARQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIACPARSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIACPARUSER = 5'd0 ;
  assign ps7_ps7_foo_SAXIACPARVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIACPAWADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIACPAWBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIACPAWCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIACPAWID = 3'd0 ;
  assign ps7_ps7_foo_SAXIACPAWLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIACPAWLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIACPAWPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIACPAWQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIACPAWSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIACPAWUSER = 5'd0 ;
  assign ps7_ps7_foo_SAXIACPAWVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIACPBREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIACPRREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIACPWDATA = 64'd0 ;
  assign ps7_ps7_foo_SAXIACPWID = 3'd0 ;
  assign ps7_ps7_foo_SAXIACPWLAST = 1'b0 ;
  assign ps7_ps7_foo_SAXIACPWSTRB = 8'd0 ;
  assign ps7_ps7_foo_SAXIACPWVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP0ARADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARID = 6'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP0ARVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP0AWADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWID = 6'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP0AWVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP0BREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP0RREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP0WDATA = 32'd0 ;
  assign ps7_ps7_foo_SAXIGP0WID = 6'd0 ;
  assign ps7_ps7_foo_SAXIGP0WLAST = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP0WSTRB = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP0WVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP1ARADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARID = 6'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP1ARVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP1AWADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWID = 6'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIGP1AWVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP1BREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP1RREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP1WDATA = 32'd0 ;
  assign ps7_ps7_foo_SAXIGP1WID = 6'd0 ;
  assign ps7_ps7_foo_SAXIGP1WLAST = 1'b0 ;
  assign ps7_ps7_foo_SAXIGP1WSTRB = 4'd0 ;
  assign ps7_ps7_foo_SAXIGP1WVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP0ARADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP0ARVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP0AWADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP0AWVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP0BREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP0RDISSUECAP1EN = 1'd0 ;
  assign ps7_ps7_foo_SAXIHP0RREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP0WDATA = 64'd0 ;
  assign ps7_ps7_foo_SAXIHP0WID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP0WLAST = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP0WRISSUECAP1EN = 1'd0 ;
  assign ps7_ps7_foo_SAXIHP0WSTRB = 8'd0 ;
  assign ps7_ps7_foo_SAXIHP0WVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP1ARADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP1ARVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP1AWADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP1AWVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP1BREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP1RDISSUECAP1EN = 1'd0 ;
  assign ps7_ps7_foo_SAXIHP1RREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP1WDATA = 64'd0 ;
  assign ps7_ps7_foo_SAXIHP1WID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP1WLAST = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP1WRISSUECAP1EN = 1'd0 ;
  assign ps7_ps7_foo_SAXIHP1WSTRB = 8'd0 ;
  assign ps7_ps7_foo_SAXIHP1WVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP2ARADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP2ARVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP2AWADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP2AWVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP2BREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP2RDISSUECAP1EN = 1'd0 ;
  assign ps7_ps7_foo_SAXIHP2RREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP2WDATA = 64'd0 ;
  assign ps7_ps7_foo_SAXIHP2WID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP2WLAST = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP2WRISSUECAP1EN = 1'd0 ;
  assign ps7_ps7_foo_SAXIHP2WSTRB = 8'd0 ;
  assign ps7_ps7_foo_SAXIHP2WVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP3ARADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP3ARVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP3AWADDR = 32'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWBURST = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWCACHE = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWLEN = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWLOCK = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWPROT = 3'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWQOS = 4'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWSIZE = 2'd0 ;
  assign ps7_ps7_foo_SAXIHP3AWVALID = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP3BREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP3RDISSUECAP1EN = 1'd0 ;
  assign ps7_ps7_foo_SAXIHP3RREADY = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP3WDATA = 64'd0 ;
  assign ps7_ps7_foo_SAXIHP3WID = 6'd0 ;
  assign ps7_ps7_foo_SAXIHP3WLAST = 1'b0 ;
  assign ps7_ps7_foo_SAXIHP3WRISSUECAP1EN = 1'd0 ;
  assign ps7_ps7_foo_SAXIHP3WSTRB = 8'd0 ;
  assign ps7_ps7_foo_SAXIHP3WVALID = 1'b0 ;

  // submodule top_ctrl_mux_rv_doneFifo
  assign top_ctrl_mux_rv_doneFifo_D_IN =
	     top_portalEnt_0_memslave_doneFifo_D_OUT ;
  assign top_ctrl_mux_rv_doneFifo_ENQ =
	     top_ctrl_mux_rv_ws_EMPTY_N &&
	     top_portalEnt_0_memslave_doneFifo_EMPTY_N &&
	     top_ctrl_mux_rv_doneFifo_FULL_N ;
  assign top_ctrl_mux_rv_doneFifo_DEQ = ps7_ps7_vtopmw_axi_gp_0_wires_5_whas ;
  assign top_ctrl_mux_rv_doneFifo_CLR = 1'b0 ;

  // submodule top_ctrl_mux_rv_readDataPipes_0_fifo
  assign top_ctrl_mux_rv_readDataPipes_0_fifo_D_IN =
	     top_portalEnt_0_memslave_rsCtrl_D_OUT ?
	       { _theResult_____2__h68509,
		 top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } :
	       { y_avValue_data__h68596,
		 top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign top_ctrl_mux_rv_readDataPipes_0_fifo_ENQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect ;
  assign top_ctrl_mux_rv_readDataPipes_0_fifo_DEQ =
	     ps7_ps7_vtopmw_axi_gp_0_wires_2_whas ;
  assign top_ctrl_mux_rv_readDataPipes_0_fifo_CLR = 1'b0 ;

  // submodule top_ctrl_mux_rv_req_ars
  assign top_ctrl_mux_rv_req_ars_D_IN =
	     { ps7_ps7_foo_MAXIGP0ARADDR[11:0],
	       req_burstLen__h70936,
	       ps7_ps7_foo_MAXIGP0ARID[5:0] } ;
  assign top_ctrl_mux_rv_req_ars_ENQ = ps7_ps7_vtopmw_axi_gp_0_wires_0_whas ;
  assign top_ctrl_mux_rv_req_ars_DEQ =
	     top_ctrl_mux_rv_req_ars_EMPTY_N &&
	     top_portalEnt_0_memslave_req_ars_FULL_N &&
	     top_portalEnt_0_memslave_rs_FULL_N &&
	     top_portalEnt_0_memslave_rsCtrl_FULL_N ;
  assign top_ctrl_mux_rv_req_ars_CLR = 1'b0 ;

  // submodule top_ctrl_mux_rv_req_aws
  assign top_ctrl_mux_rv_req_aws_D_IN =
	     { ps7_ps7_foo_MAXIGP0AWADDR[11:0],
	       req_burstLen__h71823,
	       ps7_ps7_foo_MAXIGP0AWID[5:0] } ;
  assign top_ctrl_mux_rv_req_aws_ENQ = ps7_ps7_vtopmw_axi_gp_0_wires_1_whas ;
  assign top_ctrl_mux_rv_req_aws_DEQ =
	     top_ctrl_mux_rv_req_aws_EMPTY_N &&
	     top_portalEnt_0_memslave_req_aws_FULL_N &&
	     top_portalEnt_0_memslave_ws_FULL_N &&
	     top_portalEnt_0_memslave_wsCtrl_FULL_N ;
  assign top_ctrl_mux_rv_req_aws_CLR = 1'b0 ;

  // submodule top_ctrl_mux_rv_rs
  assign top_ctrl_mux_rv_rs_ENQ = ps7_ps7_vtopmw_axi_gp_0_wires_0_whas ;
  assign top_ctrl_mux_rv_rs_DEQ = ps7_ps7_vtopmw_axi_gp_0_wires_2_whas ;
  assign top_ctrl_mux_rv_rs_CLR = 1'b0 ;

  // submodule top_ctrl_mux_rv_writeDataPipes_0_fifo
  assign top_ctrl_mux_rv_writeDataPipes_0_fifo_D_IN =
	     top_ctrl_mux_rv_write_data_D_OUT ;
  assign top_ctrl_mux_rv_writeDataPipes_0_fifo_ENQ =
	     top_ctrl_mux_rv_write_data_EMPTY_N &&
	     top_ctrl_mux_rv_writeDataPipes_0_fifo_FULL_N ;
  assign top_ctrl_mux_rv_writeDataPipes_0_fifo_DEQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect ;
  assign top_ctrl_mux_rv_writeDataPipes_0_fifo_CLR = 1'b0 ;

  // submodule top_ctrl_mux_rv_write_data
  assign top_ctrl_mux_rv_write_data_D_IN =
	     { ps7_ps7_foo_MAXIGP0WDATA,
	       ps7_ps7_foo_MAXIGP0WID[5:0],
	       ps7_ps7_foo_MAXIGP0WLAST } ;
  assign top_ctrl_mux_rv_write_data_ENQ =
	     ps7_ps7_vtopmw_axi_gp_0_wires_3_whas ;
  assign top_ctrl_mux_rv_write_data_DEQ =
	     top_ctrl_mux_rv_write_data_EMPTY_N &&
	     top_ctrl_mux_rv_writeDataPipes_0_fifo_FULL_N ;
  assign top_ctrl_mux_rv_write_data_CLR = 1'b0 ;

  // submodule top_ctrl_mux_rv_ws
  assign top_ctrl_mux_rv_ws_ENQ = ps7_ps7_vtopmw_axi_gp_0_wires_1_whas ;
  assign top_ctrl_mux_rv_ws_DEQ =
	     top_ctrl_mux_rv_ws_EMPTY_N &&
	     top_portalEnt_0_memslave_doneFifo_EMPTY_N &&
	     top_ctrl_mux_rv_doneFifo_FULL_N ;
  assign top_ctrl_mux_rv_ws_CLR = 1'b0 ;

  // submodule top_lLedControllerRequestInputPipes
  assign top_lLedControllerRequestInputPipes_portalIfc_messageSize_methodNumber =
	     16'h0 ;
  assign top_lLedControllerRequestInputPipes_portalIfc_requests_0_enq_v =
	     top_ctrl_mux_rv_writeDataPipes_0_fifo_D_OUT[38:7] ;
  assign top_lLedControllerRequestInputPipes_EN_portalIfc_requests_0_enq =
	     WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect &&
	     !top_portalEnt_0_memslave_wsCtrl_D_OUT ;
  assign top_lLedControllerRequestInputPipes_EN_setLeds_PipeOut_deq =
	     top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_deq &&
	     top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_first &&
	     top_lLedController_ledsCmdFifo_FULL_N ;

  // submodule top_lLedController_ledsCmdFifo
  assign top_lLedController_ledsCmdFifo_D_IN =
	     top_lLedControllerRequestInputPipes_setLeds_PipeOut_first ;
  assign top_lLedController_ledsCmdFifo_ENQ =
	     top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_deq &&
	     top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_first &&
	     top_lLedController_ledsCmdFifo_FULL_N ;
  assign top_lLedController_ledsCmdFifo_DEQ =
	     WILL_FIRE_RL_top_lLedController_updateLeds &&
	     top_lLedController_remainingDuration == 32'd0 ;
  assign top_lLedController_ledsCmdFifo_CLR = 1'b0 ;

  // submodule top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h63696,
	       burstCount__h63699,
	       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d711 } ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect &&
	     top_portalEnt_0_memslave_rsCtrl_D_OUT ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_IN =
	     top_portalEnt_0_memslave_req_ars_D_OUT ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_req_ar &&
	     top_portalEnt_0_memslave_rsCtrl_D_OUT ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_DEQ =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d711 ;
  assign top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h64339,
	       burstCount__h64342,
	       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d733 } ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_IN =
	     top_portalEnt_0_memslave_req_aws_D_OUT ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_req_aw &&
	     top_portalEnt_0_memslave_wsCtrl_D_OUT ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_DEQ =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d733 ;
  assign top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule top_portalEnt_0_ctrlPort_fifoWriteDataFifo
  assign top_portalEnt_0_ctrlPort_fifoWriteDataFifo_D_IN =
	     top_ctrl_mux_rv_writeDataPipes_0_fifo_D_OUT ;
  assign top_portalEnt_0_ctrlPort_fifoWriteDataFifo_ENQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect &&
	     top_portalEnt_0_memslave_wsCtrl_D_OUT ;
  assign top_portalEnt_0_ctrlPort_fifoWriteDataFifo_DEQ =
	     WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule ;
  assign top_portalEnt_0_ctrlPort_fifoWriteDataFifo_CLR = 1'b0 ;

  // submodule top_portalEnt_0_ctrlPort_fifoWriteDoneFifo
  assign top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_D_IN =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_ENQ =
	     WILL_FIRE_RL_top_portalEnt_0_ctrlPort_writeDataRule &&
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ;
  assign top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_write_done &&
	     top_portalEnt_0_memslave_wsCtrl_D_OUT ;
  assign top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule top_portalEnt_0_memslave_doneFifo
  assign top_portalEnt_0_memslave_doneFifo_D_IN =
	     top_portalEnt_0_memslave_wsCtrl_D_OUT ?
	       top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_D_OUT :
	       top_portalEnt_0_memslave_fifoWriteDoneFifo_D_OUT ;
  assign top_portalEnt_0_memslave_doneFifo_ENQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_write_done ;
  assign top_portalEnt_0_memslave_doneFifo_DEQ =
	     top_ctrl_mux_rv_ws_EMPTY_N &&
	     top_portalEnt_0_memslave_doneFifo_EMPTY_N &&
	     top_ctrl_mux_rv_doneFifo_FULL_N ;
  assign top_portalEnt_0_memslave_doneFifo_CLR = 1'b0 ;

  // submodule top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h65735,
	       burstCount__h65738,
	       top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d771 } ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect &&
	     !top_portalEnt_0_memslave_rsCtrl_D_OUT ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_IN =
	     top_portalEnt_0_memslave_req_ars_D_OUT ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_req_ar &&
	     !top_portalEnt_0_memslave_rsCtrl_D_OUT ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_DEQ =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d771 ;
  assign top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h66378,
	       burstCount__h66381,
	       top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d793 } ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect &&
	     !top_portalEnt_0_memslave_wsCtrl_D_OUT ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_IN =
	     top_portalEnt_0_memslave_req_aws_D_OUT ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_req_aw &&
	     !top_portalEnt_0_memslave_wsCtrl_D_OUT ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_DEQ =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d793 ;
  assign top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule top_portalEnt_0_memslave_fifoWriteDoneFifo
  assign top_portalEnt_0_memslave_fifoWriteDoneFifo_D_IN =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign top_portalEnt_0_memslave_fifoWriteDoneFifo_ENQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_writeDataPipes_0_connect &&
	     !top_portalEnt_0_memslave_wsCtrl_D_OUT &&
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ;
  assign top_portalEnt_0_memslave_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_write_done &&
	     !top_portalEnt_0_memslave_wsCtrl_D_OUT ;
  assign top_portalEnt_0_memslave_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule top_portalEnt_0_memslave_req_ars
  assign top_portalEnt_0_memslave_req_ars_D_IN =
	     top_ctrl_mux_rv_req_ars_D_OUT[18:0] ;
  assign top_portalEnt_0_memslave_req_ars_ENQ =
	     top_ctrl_mux_rv_req_ars_EMPTY_N &&
	     top_portalEnt_0_memslave_req_ars_FULL_N &&
	     top_portalEnt_0_memslave_rs_FULL_N &&
	     top_portalEnt_0_memslave_rsCtrl_FULL_N ;
  assign top_portalEnt_0_memslave_req_ars_DEQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_req_ar ;
  assign top_portalEnt_0_memslave_req_ars_CLR = 1'b0 ;

  // submodule top_portalEnt_0_memslave_req_aws
  assign top_portalEnt_0_memslave_req_aws_D_IN =
	     top_ctrl_mux_rv_req_aws_D_OUT[18:0] ;
  assign top_portalEnt_0_memslave_req_aws_ENQ =
	     top_ctrl_mux_rv_req_aws_EMPTY_N &&
	     top_portalEnt_0_memslave_req_aws_FULL_N &&
	     top_portalEnt_0_memslave_ws_FULL_N &&
	     top_portalEnt_0_memslave_wsCtrl_FULL_N ;
  assign top_portalEnt_0_memslave_req_aws_DEQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_req_aw ;
  assign top_portalEnt_0_memslave_req_aws_CLR = 1'b0 ;

  // submodule top_portalEnt_0_memslave_rs
  assign top_portalEnt_0_memslave_rs_ENQ =
	     top_ctrl_mux_rv_req_ars_EMPTY_N &&
	     top_portalEnt_0_memslave_req_ars_FULL_N &&
	     top_portalEnt_0_memslave_rs_FULL_N &&
	     top_portalEnt_0_memslave_rsCtrl_FULL_N ;
  assign top_portalEnt_0_memslave_rs_DEQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect ;
  assign top_portalEnt_0_memslave_rs_CLR = 1'b0 ;

  // submodule top_portalEnt_0_memslave_rsCtrl
  assign top_portalEnt_0_memslave_rsCtrl_D_IN =
	     top_ctrl_mux_rv_req_ars_D_OUT[25:19] == 7'd0 ;
  assign top_portalEnt_0_memslave_rsCtrl_ENQ =
	     top_ctrl_mux_rv_req_ars_EMPTY_N &&
	     top_portalEnt_0_memslave_req_ars_FULL_N &&
	     top_portalEnt_0_memslave_rs_FULL_N &&
	     top_portalEnt_0_memslave_rsCtrl_FULL_N ;
  assign top_portalEnt_0_memslave_rsCtrl_DEQ =
	     WILL_FIRE_RL_top_ctrl_mux_rv_readDataPipes_0_connect ;
  assign top_portalEnt_0_memslave_rsCtrl_CLR = 1'b0 ;

  // submodule top_portalEnt_0_memslave_ws
  assign top_portalEnt_0_memslave_ws_ENQ =
	     top_ctrl_mux_rv_req_aws_EMPTY_N &&
	     top_portalEnt_0_memslave_req_aws_FULL_N &&
	     top_portalEnt_0_memslave_ws_FULL_N &&
	     top_portalEnt_0_memslave_wsCtrl_FULL_N ;
  assign top_portalEnt_0_memslave_ws_DEQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_write_done ;
  assign top_portalEnt_0_memslave_ws_CLR = 1'b0 ;

  // submodule top_portalEnt_0_memslave_wsCtrl
  assign top_portalEnt_0_memslave_wsCtrl_D_IN =
	     top_ctrl_mux_rv_req_aws_D_OUT[25:19] == 7'd0 ;
  assign top_portalEnt_0_memslave_wsCtrl_ENQ =
	     top_ctrl_mux_rv_req_aws_EMPTY_N &&
	     top_portalEnt_0_memslave_req_aws_FULL_N &&
	     top_portalEnt_0_memslave_ws_FULL_N &&
	     top_portalEnt_0_memslave_wsCtrl_FULL_N ;
  assign top_portalEnt_0_memslave_wsCtrl_DEQ =
	     WILL_FIRE_RL_top_portalEnt_0_memslave_write_done ;
  assign top_portalEnt_0_memslave_wsCtrl_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_top_portalEnt_0_ctrlPort_fifoReadAddrGenera_ETC___d711 =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg ?
	       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg ;
  assign IF_top_portalEnt_0_ctrlPort_fifoWriteAddrGener_ETC___d733 =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg ?
	       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg ;
  assign IF_top_portalEnt_0_memslave_fifoReadAddrGenera_ETC___d771 =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg ?
	       top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg ;
  assign IF_top_portalEnt_0_memslave_fifoWriteAddrGener_ETC___d793 =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg ?
	       top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg ;
  assign addr__h63696 =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg ?
	       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_OUT[18:14] :
	       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg ;
  assign addr__h64339 =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg ?
	       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_OUT[18:14] :
	       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg ;
  assign addr__h65735 =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg ?
	       top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_OUT[18:14] :
	       top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg ;
  assign addr__h66378 =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg ?
	       top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_OUT[18:14] :
	       top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg ;
  assign burstCount___1__h63734 =
	     { 2'd0,
	       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h64377 =
	     { 2'd0,
	       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h65773 =
	     { 2'd0,
	       top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h66416 =
	     { 2'd0,
	       top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount__h63699 =
	     top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h63734 :
	       top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h64342 =
	     top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h64377 :
	       top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h65738 =
	     top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h65773 :
	       top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h66381 =
	     top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h66416 :
	       top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg ;
  assign duration__h63112 = top_lLedController_remainingDuration - 32'd1 ;
  assign req_burstLen__h70936 = { 2'd0, x__h71022, 2'd0 } ;
  assign req_burstLen__h71823 = { 2'd0, x__h71909, 2'd0 } ;
  assign top_ctrl_mux_rv_readDataPipes_0_fifo_i_notFull_ETC___d833 =
	     top_ctrl_mux_rv_readDataPipes_0_fifo_FULL_N &&
	     (top_portalEnt_0_memslave_rsCtrl_D_OUT ?
		top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N :
		top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N) ;
  assign top_ctrl_mux_rv_writeDataPipes_0_fifo_i_notEmp_ETC___d884 =
	     top_ctrl_mux_rv_writeDataPipes_0_fifo_EMPTY_N &&
	     (top_portalEnt_0_memslave_wsCtrl_D_OUT ?
		top_portalEnt_0_ctrlPort_fifoWriteDataFifo_FULL_N :
		top_lLedControllerRequestInputPipes_RDY_portalIfc_requests_0_enq &&
		top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
		(!top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
		 top_portalEnt_0_memslave_fifoWriteDoneFifo_FULL_N)) ;
  assign top_portalEnt_0_memslave_doneFifo_i_notFull__9_ETC___d804 =
	     top_portalEnt_0_memslave_doneFifo_FULL_N &&
	     (top_portalEnt_0_memslave_wsCtrl_D_OUT ?
		top_portalEnt_0_ctrlPort_fifoWriteDoneFifo_EMPTY_N :
		top_portalEnt_0_memslave_fifoWriteDoneFifo_EMPTY_N) ;
  assign top_portalEnt_0_memslave_req_aws_i_notEmpty__1_ETC___d815 =
	     top_portalEnt_0_memslave_req_aws_EMPTY_N &&
	     (top_portalEnt_0_memslave_wsCtrl_D_OUT ?
		top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_requestFifo_FULL_N :
		top_portalEnt_0_memslave_fifoWriteAddrGenerator_requestFifo_FULL_N) ;
  assign top_portalEnt_0_memslave_rsCtrl_i_notEmpty__19_ETC___d824 =
	     top_portalEnt_0_memslave_rsCtrl_EMPTY_N &&
	     (top_portalEnt_0_memslave_rsCtrl_D_OUT ?
		top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_requestFifo_FULL_N :
		top_portalEnt_0_memslave_fifoReadAddrGenerator_requestFifo_FULL_N) ;
  assign x__h71022 = ps7_ps7_foo_MAXIGP0ARLEN + 4'd1 ;
  assign x__h71909 = ps7_ps7_foo_MAXIGP0AWLEN + 4'd1 ;
  assign x_wget__h7046 =
	     { 6'd0, top_ctrl_mux_rv_readDataPipes_0_fifo_D_OUT[6:1] } ;
  assign x_wget__h7096 = { 6'd0, top_ctrl_mux_rv_doneFifo_D_OUT } ;
  assign y_avValue_data__h68596 =
	     (top_portalEnt_0_memslave_fifoReadAddrGenerator_addrBeatFifo_D_OUT[19:15] ==
	      5'd4) ?
	       { 31'd0,
		 top_lLedControllerRequestInputPipes_portalIfc_requests_0_notFull } :
	       32'd0 ;
  always@(top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  top_portalEnt_0_ctrlPort_interruptEnableReg or
	  top_portalEnt_0_ctrlPort_num_portals_reg or
	  top_portalEnt_0_ctrlPort_cycle_count or
	  top_portalEnt_0_ctrlPort_snapshot)
  begin
    case (top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrBeatFifo_D_OUT[19:15])
      5'd0, 5'h0C, 5'h10: _theResult_____2__h68509 = 32'd0;
      5'd4:
	  _theResult_____2__h68509 =
	      top_portalEnt_0_ctrlPort_interruptEnableReg ? 32'd1 : 32'd0;
      5'd8: _theResult_____2__h68509 = 32'd1;
      5'h14:
	  _theResult_____2__h68509 = top_portalEnt_0_ctrlPort_num_portals_reg;
      5'h18:
	  _theResult_____2__h68509 =
	      top_portalEnt_0_ctrlPort_cycle_count[63:32];
      5'h1C: _theResult_____2__h68509 = top_portalEnt_0_ctrlPort_snapshot;
      default: _theResult_____2__h68509 = 32'h005A05A0;
    endcase
  end

  // handling of inlined registers

  always@(posedge ps7_fclk_0_c_O)
  begin
    if (ps7_freset_0_r_O == `BSV_RESET_VALUE)
      begin
        bscan_selectdelay <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bscan_selected_ff1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bscan_selected_ff2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	top_lLedController_ledsValue <= `BSV_ASSIGNMENT_DELAY 8'd0;
	top_lLedController_remainingDuration <= `BSV_ASSIGNMENT_DELAY 32'd0;
	top_portalEnt_0_ctrlPort_cycle_count <= `BSV_ASSIGNMENT_DELAY 64'd0;
	top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	top_portalEnt_0_ctrlPort_interruptEnableReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	top_portalEnt_0_ctrlPort_num_portals_reg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	top_portalEnt_0_ctrlPort_snapshot <= `BSV_ASSIGNMENT_DELAY 32'd0;
	top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
      end
    else
      begin
        if (bscan_selectdelay_EN)
	  bscan_selectdelay <= `BSV_ASSIGNMENT_DELAY bscan_selectdelay_D_IN;
	if (bscan_selected_ff1_EN)
	  bscan_selected_ff1 <= `BSV_ASSIGNMENT_DELAY bscan_selected_ff1_D_IN;
	if (bscan_selected_ff2_EN)
	  bscan_selected_ff2 <= `BSV_ASSIGNMENT_DELAY bscan_selected_ff2_D_IN;
	if (top_lLedController_ledsValue_EN)
	  top_lLedController_ledsValue <= `BSV_ASSIGNMENT_DELAY
	      top_lLedController_ledsValue_D_IN;
	if (top_lLedController_remainingDuration_EN)
	  top_lLedController_remainingDuration <= `BSV_ASSIGNMENT_DELAY
	      top_lLedController_remainingDuration_D_IN;
	if (top_portalEnt_0_ctrlPort_cycle_count_EN)
	  top_portalEnt_0_ctrlPort_cycle_count <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_cycle_count_D_IN;
	if (top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg_EN)
	  top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg_D_IN;
	if (top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg_EN)
	  top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg_EN)
	  top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg_EN)
	  top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg_D_IN;
	if (top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg_EN)
	  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg_D_IN;
	if (top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg_EN)
	  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg_EN)
	  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg_EN)
	  top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (top_portalEnt_0_ctrlPort_interruptEnableReg_EN)
	  top_portalEnt_0_ctrlPort_interruptEnableReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_interruptEnableReg_D_IN;
	if (top_portalEnt_0_ctrlPort_num_portals_reg_EN)
	  top_portalEnt_0_ctrlPort_num_portals_reg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_num_portals_reg_D_IN;
	if (top_portalEnt_0_ctrlPort_snapshot_EN)
	  top_portalEnt_0_ctrlPort_snapshot <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_ctrlPort_snapshot_D_IN;
	if (top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg_EN)
	  top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg_D_IN;
	if (top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg_EN)
	  top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg_EN)
	  top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg_EN)
	  top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg_D_IN;
	if (top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg_EN)
	  top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg_D_IN;
	if (top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg_EN)
	  top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg_EN)
	  top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg_EN)
	  top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg_D_IN;
      end
  end

  always@(posedge bscan_mytck_O)
  begin
    if (bscan_myrst_OUT_RST == `BSV_RESET_VALUE)
      begin
        bscan_selected_ff0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (bscan_selected_ff0_EN)
	  bscan_selected_ff0 <= `BSV_ASSIGNMENT_DELAY bscan_selected_ff0_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bscan_selectdelay = 1'h0;
    bscan_selected_ff0 = 1'h0;
    bscan_selected_ff1 = 1'h0;
    bscan_selected_ff2 = 1'h0;
    top_lLedController_ledsValue = 8'hAA;
    top_lLedController_remainingDuration = 32'hAAAAAAAA;
    top_portalEnt_0_ctrlPort_cycle_count = 64'hAAAAAAAAAAAAAAAA;
    top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_addrReg = 5'h0A;
    top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_burstCountReg = 8'hAA;
    top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isFirstReg = 1'h0;
    top_portalEnt_0_ctrlPort_fifoReadAddrGenerator_isLastReg = 1'h0;
    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_addrReg = 5'h0A;
    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_burstCountReg = 8'hAA;
    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    top_portalEnt_0_ctrlPort_fifoWriteAddrGenerator_isLastReg = 1'h0;
    top_portalEnt_0_ctrlPort_interruptEnableReg = 1'h0;
    top_portalEnt_0_ctrlPort_num_portals_reg = 32'hAAAAAAAA;
    top_portalEnt_0_ctrlPort_snapshot = 32'hAAAAAAAA;
    top_portalEnt_0_memslave_fifoReadAddrGenerator_addrReg = 5'h0A;
    top_portalEnt_0_memslave_fifoReadAddrGenerator_burstCountReg = 8'hAA;
    top_portalEnt_0_memslave_fifoReadAddrGenerator_isFirstReg = 1'h0;
    top_portalEnt_0_memslave_fifoReadAddrGenerator_isLastReg = 1'h0;
    top_portalEnt_0_memslave_fifoWriteAddrGenerator_addrReg = 5'h0A;
    top_portalEnt_0_memslave_fifoWriteAddrGenerator_burstCountReg = 8'hAA;
    top_portalEnt_0_memslave_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    top_portalEnt_0_memslave_fifoWriteAddrGenerator_isLastReg = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge unused_clock_0_bc_O or
	  negedge ps7_fclk_0_c_O or negedge ps7_b2c_0_OUT1)
  begin
    #0;
    if (ps7_freset_0_r_O != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_top_lLedController_updateLeds &&
	  top_lLedController_remainingDuration == 32'd0)
	$display("ledsValue <= %b",
		 top_lLedController_ledsCmdFifo_D_OUT[39:32]);
    if (ps7_freset_0_r_O != `BSV_RESET_VALUE)
      if (top_ctrl_mux_rv_req_aws_EMPTY_N &&
	  top_portalEnt_0_memslave_req_aws_FULL_N &&
	  top_portalEnt_0_memslave_ws_FULL_N &&
	  top_portalEnt_0_memslave_wsCtrl_FULL_N &&
	  top_ctrl_mux_rv_req_aws_D_OUT[13:6] > 8'd4)
	$display("**** \n\n mkMemMethodMux.writeReq len=%d \n\n ****",
		 top_ctrl_mux_rv_req_aws_D_OUT[13:6]);
    if (ps7_freset_0_r_O != `BSV_RESET_VALUE)
      if (top_ctrl_mux_rv_req_ars_EMPTY_N &&
	  top_portalEnt_0_memslave_req_ars_FULL_N &&
	  top_portalEnt_0_memslave_rs_FULL_N &&
	  top_portalEnt_0_memslave_rsCtrl_FULL_N &&
	  top_ctrl_mux_rv_req_ars_D_OUT[13:6] > 8'd4)
	$display("**** \n\n mkMemMethodMux.readReq len=%d \n\n ****",
		 top_ctrl_mux_rv_req_ars_D_OUT[13:6]);
    if (ps7_freset_0_r_O != `BSV_RESET_VALUE)
      if (top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_deq &&
	  top_lLedControllerRequestInputPipes_RDY_setLeds_PipeOut_first &&
	  top_lLedController_ledsCmdFifo_FULL_N)
	$display("Enqueing v=%d duration=%d",
		 top_lLedControllerRequestInputPipes_setLeds_PipeOut_first[39:32],
		 top_lLedControllerRequestInputPipes_setLeds_PipeOut_first[31:0]);
    if (ps7_freset_0_r_O != `BSV_RESET_VALUE)
      if (ps7_ps7_foo_MAXIGP0ARVALID && top_ctrl_mux_rv_req_ars_FULL_N &&
	  top_ctrl_mux_rv_rs_FULL_N &&
	  req_burstLen__h70936 > 8'd4)
	$display("**** \n\n mkSlaveMux.readReq len=%d \n\n ****",
		 req_burstLen__h70936);
    if (ps7_freset_0_r_O != `BSV_RESET_VALUE)
      if (ps7_ps7_foo_MAXIGP0AWVALID && top_ctrl_mux_rv_req_aws_FULL_N &&
	  top_ctrl_mux_rv_ws_FULL_N &&
	  req_burstLen__h71823 > 8'd4)
	$display("**** \n\n mkSlaveMux.writeReq len=%d \n\n ****",
		 req_burstLen__h71823);
  end
  // synopsys translate_on
endmodule  // mkZynqTop

