/* Copyright (c) 2018, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef NPU_HW_H
#define NPU_HW_H

/* -------------------------------------------------------------------------
 * Defines
 * -------------------------------------------------------------------------
 */
#define NPU_HW_VERSION (0x00100000)
#define NPU_MASTERn_IPC_IRQ_OUT(n) (0x00101004+0x1000*(n))
#define NPU_CACHE_ATTR_IDn___POR 0x00011100
#define NPU_CACHE_ATTR_IDn(n) (0x00100800+0x4*(n))
#define NPU_MASTERn_IPC_IRQ_IN_CTRL(n) (0x00101008+0x1000*(n))
#define NPU_MASTER0_IPC_IRQ_IN_CTRL__IRQ_SOURCE_SELECT___S 4
#define NPU_MASTERn_IPC_IRQ_OUT_CTRL(n) (0x00101004+0x1000*(n))
#define NPU_MASTER0_IPC_IRQ_OUT_CTRL__IRQ_TYPE_PULSE 4
#define NPU_GPR0 (0x00100100)
#define NPU_MASTERn_ERROR_IRQ_STATUS(n) (0x00101010+0x1000*(n))
#define NPU_MASTERn_ERROR_IRQ_INCLUDE(n) (0x00101014+0x1000*(n))
#define NPU_MASTERn_ERROR_IRQ_ENABLE(n) (0x00101018+0x1000*(n))
#define NPU_MASTERn_ERROR_IRQ_CLEAR(n) (0x0010101C+0x1000*(n))
#define NPU_MASTERn_ERROR_IRQ_SET(n) (0x00101020+0x1000*(n))
#define NPU_MASTERn_ERROR_IRQ_OWNER(n) (0x00107000+4*(n))
#define NPU_ERROR_IRQ_MASK 0x000000E3
#define NPU_MASTERn_WDOG_IRQ_STATUS(n) (0x00101030+0x1000*(n))
#define NPU_WDOG_BITE_IRQ_STATUS (1 << 1)
#define NPU_MASTERn_WDOG_IRQ_INCLUDE(n) (0x00101034+0x1000*(n))
#define NPU_WDOG_BITE_IRQ_INCLUDE (1 << 1)
#define NPU_MASTERn_WDOG_IRQ_OWNER(n) (0x00107010+4*(n))
#define NPU_WDOG_IRQ_MASK 0x00000002


#define NPU_GPR1 (0x00100104)
#define NPU_GPR2 (0x00100108)
#define NPU_GPR3 (0x0010010C)
#define NPU_GPR4 (0x00100110)
#define NPU_GPR13 (0x00100134)
#define NPU_GPR14 (0x00100138)
#define NPU_GPR15 (0x0010013C)

#define BWMON2_SAMPLING_WINDOW (0x001605A8)
#define BWMON2_BYTE_COUNT_THRESHOLD_HIGH (0x001605AC)
#define BWMON2_BYTE_COUNT_THRESHOLD_MEDIUM (0x001605B0)
#define BWMON2_BYTE_COUNT_THRESHOLD_LOW (0x001605B4)
#define BWMON2_ZONE_ACTIONS (0x001605B8)
#define BWMON2_ZONE_COUNT_THRESHOLD (0x001605BC)

#define CAL_DP_DMA_WR_RLD_CMD_0 (0x00580000)
#define CAL_DP_DMA_RD_RLD_CMD_0 (0x00580004)
#define CAL_DP_DMA_RD_RLD_CMD_1 (0x00580008)
#define CAL_DP_DMA_RD_RLD_CMD_2 (0x0058000C)
#define CAL_DP_DMA_RD_RLD_CMD_3 (0x00580010)
#define CAL_DP_DMA_LOC_RLD_CMD_0 (0x00580014)
#define CAL_DP_DMA_BUS_CFG (0x00580200)
#define CAL_DP_DMA_BUS_OT_CFG (0x00580204)
#define CAL_DP_DMA_WR_CFG_0 (0x00580400)
#define CAL_DP_DMA_WR_NUM_CMD_IT_0 (0x00580404)
#define CAL_DP_DMA_WR_START_ADDR_0 (0x00580408)
#define CAL_DP_DMA_WR_MAX_ADDR_0 (0x0058040C)
#define CAL_DP_DMA_WR_STRIDE_DIM0_0 (0x00580410)
#define CAL_DP_DMA_WR_STRIDE_DIM1_0 (0x00580414)
#define CAL_DP_DMA_WR_STRIDE_DIM2_0 (0x00580418)
#define CAL_DP_DMA_WR_ROW_INCR_0 (0x0058041C)
#define CAL_DP_DMA_WR_DIM0_XSIZE_0 (0x00580420)
#define CAL_DP_DMA_WR_DIM0_INCR_0 (0x00580424)
#define CAL_DP_DMA_WR_DIM0_NUM_BLK_0 (0x00580428)
#define CAL_DP_DMA_WR_DIM1_XSIZE_0 (0x0058042C)
#define CAL_DP_DMA_WR_DIM1_YSIZE_0 (0x00580430)
#define CAL_DP_DMA_WR_DIM2_XSIZE_0 (0x00580434)
#define CAL_DP_DMA_WR_DIM2_YSIZE_0 (0x00580438)
#define CAL_DP_DMA_WR_CLIENT_BLK_SIZE_CFG_0 (0x0058043C)
#define CAL_DP_DMA_WR_CLIENT_ADDR_CFG_0 (0x00580440)
#define CAL_DP_DMA_WR_CLIENT_BUFF_CFG_0 (0x00580444)
#define CAL_DP_DMA_WR_MMU_CFG_0 (0x00580448)
#define CAL_DP_DMA_RD_CFG_0 (0x00580600)
#define CAL_DP_DMA_RD_NUM_CMD_IT_0 (0x00580604)
#define CAL_DP_DMA_RD_START_ADDR_0 (0x00580608)
#define CAL_DP_DMA_RD_START_ADDR1_0 (0x0058060C)
#define CAL_DP_DMA_RD_END_ADDR0_0 (0x00580610)
#define CAL_DP_DMA_RD_MAX_ADDR_0 (0x00580614)
#define CAL_DP_DMA_RD_MAX_ADDR1_0 (0x00580618)
#define CAL_DP_DMA_RD_STRIDE_DIM0_0 (0x0058061C)
#define CAL_DP_DMA_RD_STRIDE_DIM0_FIRST_0 (0x00580620)
#define CAL_DP_DMA_RD_STRIDE_DIM1_0 (0x00580624)
#define CAL_DP_DMA_RD_STRIDE_DIM1_FIRST_0 (0x00580628)
#define CAL_DP_DMA_RD_STRIDE_DIM2_0 (0x0058062C)
#define CAL_DP_DMA_RD_STRIDE_DIM2_FIRST_0 (0x00580630)
#define CAL_DP_DMA_RD_ROW_INCR_0 (0x00580634)
#define CAL_DP_DMA_RD_DIM0_BLK_SIZE_0 (0x00580638)
#define CAL_DP_DMA_RD_DIM0_INCR_0 (0x0058063C)
#define CAL_DP_DMA_RD_DIM0_NUM_BLK_0 (0x00580640)
#define CAL_DP_DMA_RD_DIM1_BLK_SIZE_0 (0x00580644)
#define CAL_DP_DMA_RD_DIM1_STRIPE_SIZE_0 (0x00580648)
#define CAL_DP_DMA_RD_DIM2_BLK_SIZE_0 (0x0058064C)
#define CAL_DP_DMA_RD_DIM2_STRIPE_SIZE_0 (0x00580650)
#define CAL_DP_DMA_RD_DIM0_PAD_L_0 (0x00580654)
#define CAL_DP_DMA_RD_DIM0_PAD_R_0 (0x00580658)
#define CAL_DP_DMA_RD_PAD_TB_0 (0x0058065C)
#define CAL_DP_DMA_RD_DIM0_CROP_0 (0x00580660)
#define CAL_DP_DMA_RD_CLIENT_ADDR_CFG_0 (0x00580664)
#define CAL_DP_DMA_RD_CLIENT_BUFF_CFG_0 (0x00580668)
#define CAL_DP_DMA_RD_MMU_CFG_0 (0x0058066C)
#define CAL_DP_DMA_RD_PAD_VALUE_0 (0x00580670)
#define CAL_DP_DMA_RD_CFG_1 (0x00580800)
#define CAL_DP_DMA_RD_NUM_CMD_IT_1 (0x00580804)
#define CAL_DP_DMA_RD_START_ADDR_1 (0x00580808)
#define CAL_DP_DMA_RD_START_ADDR1_1 (0x0058080C)
#define CAL_DP_DMA_RD_END_ADDR0_1 (0x00580810)
#define CAL_DP_DMA_RD_MAX_ADDR_1 (0x00580814)
#define CAL_DP_DMA_RD_MAX_ADDR1_1 (0x00580818)
#define CAL_DP_DMA_RD_STRIDE_DIM0_1 (0x0058081C)
#define CAL_DP_DMA_RD_STRIDE_DIM0_FIRST_1 (0x00580820)
#define CAL_DP_DMA_RD_STRIDE_DIM1_1 (0x00580824)
#define CAL_DP_DMA_RD_STRIDE_DIM1_FIRST_1 (0x00580828)
#define CAL_DP_DMA_RD_STRIDE_DIM2_1 (0x0058082C)
#define CAL_DP_DMA_RD_STRIDE_DIM2_FIRST_1 (0x00580830)
#define CAL_DP_DMA_RD_ROW_INCR_1 (0x00580834)
#define CAL_DP_DMA_RD_DIM0_BLK_SIZE_1 (0x00580838)
#define CAL_DP_DMA_RD_DIM0_INCR_1 (0x0058083C)
#define CAL_DP_DMA_RD_DIM0_NUM_BLK_1 (0x00580840)
#define CAL_DP_DMA_RD_DIM1_BLK_SIZE_1 (0x00580844)
#define CAL_DP_DMA_RD_DIM1_STRIPE_SIZE_1 (0x00580848)
#define CAL_DP_DMA_RD_DIM2_BLK_SIZE_1 (0x0058084C)
#define CAL_DP_DMA_RD_DIM2_STRIPE_SIZE_1 (0x00580850)
#define CAL_DP_DMA_RD_DIM0_PAD_L_1 (0x00580854)
#define CAL_DP_DMA_RD_DIM0_PAD_R_1 (0x00580858)
#define CAL_DP_DMA_RD_PAD_TB_1 (0x0058085C)
#define CAL_DP_DMA_RD_DIM0_CROP_1 (0x00580860)
#define CAL_DP_DMA_RD_CLIENT_ADDR_CFG_1 (0x00580864)
#define CAL_DP_DMA_RD_CLIENT_BUFF_CFG_1 (0x00580868)
#define CAL_DP_DMA_RD_MMU_CFG_1 (0x0058086C)
#define CAL_DP_DMA_RD_PAD_VALUE_1 (0x00580870)
#define CAL_DP_DMA_RD_CFG_2 (0x00580A00)
#define CAL_DP_DMA_RD_NUM_CMD_IT_2 (0x00580A04)
#define CAL_DP_DMA_RD_START_ADDR_2 (0x00580A08)
#define CAL_DP_DMA_RD_START_ADDR1_2 (0x00580A0C)
#define CAL_DP_DMA_RD_END_ADDR0_2 (0x00580A10)
#define CAL_DP_DMA_RD_MAX_ADDR_2 (0x00580A14)
#define CAL_DP_DMA_RD_MAX_ADDR1_2 (0x00580A18)
#define CAL_DP_DMA_RD_STRIDE_DIM0_2 (0x00580A1C)
#define CAL_DP_DMA_RD_STRIDE_DIM0_FIRST_2 (0x00580A20)
#define CAL_DP_DMA_RD_STRIDE_DIM1_2 (0x00580A24)
#define CAL_DP_DMA_RD_STRIDE_DIM1_FIRST_2 (0x00580A28)
#define CAL_DP_DMA_RD_STRIDE_DIM2_2 (0x00580A2C)
#define CAL_DP_DMA_RD_STRIDE_DIM2_FIRST_2 (0x00580A30)
#define CAL_DP_DMA_RD_ROW_INCR_2 (0x00580A34)
#define CAL_DP_DMA_RD_DIM0_BLK_SIZE_2 (0x00580A38)
#define CAL_DP_DMA_RD_DIM0_INCR_2 (0x00580A3C)
#define CAL_DP_DMA_RD_DIM0_NUM_BLK_2 (0x00580A40)
#define CAL_DP_DMA_RD_DIM1_BLK_SIZE_2 (0x00580A44)
#define CAL_DP_DMA_RD_DIM1_STRIPE_SIZE_2 (0x00580A48)
#define CAL_DP_DMA_RD_DIM2_BLK_SIZE_2 (0x00580A4C)
#define CAL_DP_DMA_RD_DIM2_STRIPE_SIZE_2 (0x00580A50)
#define CAL_DP_DMA_RD_DIM0_PAD_L_2 (0x00580A54)
#define CAL_DP_DMA_RD_DIM0_PAD_R_2 (0x00580A58)
#define CAL_DP_DMA_RD_PAD_TB_2 (0x00580A5C)
#define CAL_DP_DMA_RD_DIM0_CROP_2 (0x00580A60)
#define CAL_DP_DMA_RD_CLIENT_ADDR_CFG_2 (0x00580A64)
#define CAL_DP_DMA_RD_CLIENT_BUFF_CFG_2 (0x00580A68)
#define CAL_DP_DMA_RD_MMU_CFG_2 (0x00580A6C)
#define CAL_DP_DMA_RD_PAD_VALUE_2 (0x00580A70)
#define CAL_DP_DMA_RD_CFG_3 (0x00580C00)
#define CAL_DP_DMA_RD_NUM_CMD_IT_3 (0x00580C04)
#define CAL_DP_DMA_RD_START_ADDR_3 (0x00580C08)
#define CAL_DP_DMA_RD_START_ADDR1_3 (0x00580C0C)
#define CAL_DP_DMA_RD_END_ADDR0_3 (0x00580C10)
#define CAL_DP_DMA_RD_MAX_ADDR_3 (0x00580C14)
#define CAL_DP_DMA_RD_MAX_ADDR1_3 (0x00580C18)
#define CAL_DP_DMA_RD_STRIDE_DIM0_3 (0x00580C1C)
#define CAL_DP_DMA_RD_STRIDE_DIM0_FIRST_3 (0x00580C20)
#define CAL_DP_DMA_RD_STRIDE_DIM1_3 (0x00580C24)
#define CAL_DP_DMA_RD_STRIDE_DIM1_FIRST_3 (0x00580C28)
#define CAL_DP_DMA_RD_STRIDE_DIM2_3 (0x00580C2C)
#define CAL_DP_DMA_RD_STRIDE_DIM2_FIRST_3 (0x00580C30)
#define CAL_DP_DMA_RD_ROW_INCR_3 (0x00580C34)
#define CAL_DP_DMA_RD_DIM0_BLK_SIZE_3 (0x00580C38)
#define CAL_DP_DMA_RD_DIM0_INCR_3 (0x00580C3C)
#define CAL_DP_DMA_RD_DIM0_NUM_BLK_3 (0x00580C40)
#define CAL_DP_DMA_RD_DIM1_BLK_SIZE_3 (0x00580C44)
#define CAL_DP_DMA_RD_DIM1_STRIPE_SIZE_3 (0x00580C48)
#define CAL_DP_DMA_RD_DIM2_BLK_SIZE_3 (0x00580C4C)
#define CAL_DP_DMA_RD_DIM2_STRIPE_SIZE_3 (0x00580C50)
#define CAL_DP_DMA_RD_DIM0_PAD_L_3 (0x00580C54)
#define CAL_DP_DMA_RD_DIM0_PAD_R_3 (0x00580C58)
#define CAL_DP_DMA_RD_PAD_TB_3 (0x00580C5C)
#define CAL_DP_DMA_RD_DIM0_CROP_3 (0x00580C60)
#define CAL_DP_DMA_RD_CLIENT_ADDR_CFG_3 (0x00580C64)
#define CAL_DP_DMA_RD_CLIENT_BUFF_CFG_3 (0x00580C68)
#define CAL_DP_DMA_RD_MMU_CFG_3 (0x00580C6C)
#define CAL_DP_DMA_RD_PAD_VALUE_3 (0x00580C70)
#define CAL_DP_DMA_LOC_SRC_ADDR_0 (0x00580E00)
#define CAL_DP_DMA_LOC_DEST_ADDR_0 (0x00580E04)
#define CAL_DP_DMA_LOC_DATA_SIZE_0 (0x00580E08)
#define CAL_DP_DMA_WR_ERR_STATUS_0 (0x00581000)
#define CAL_DP_DMA_WR_MAX_P_CNT_0 (0x00581004)
#define CAL_DP_DMA_WR_STATUS_0_0 (0x00581008)
#define CAL_DP_DMA_WR_STATUS_0_1 (0x0058100C)
#define CAL_DP_DMA_WR_STATUS_0_2 (0x00581010)
#define CAL_DP_DMA_WR_STATUS_0_3 (0x00581014)
#define CAL_DP_DMA_RD_ERR_STATUS_0 (0x00581200)
#define CAL_DP_DMA_RD_MAX_P_CNT_0 (0x00581204)
#define CAL_DP_DMA_RD_STATUS_0_0 (0x00581208)
#define CAL_DP_DMA_RD_STATUS_0_1 (0x0058120C)
#define CAL_DP_DMA_RD_STATUS_0_2 (0x00581210)
#define CAL_DP_DMA_RD_STATUS_0_3 (0x00581214)
#define CAL_DP_DMA_RD_STATUS_0_4 (0x00581218)
#define CAL_DP_DMA_RD_ERR_STATUS_1 (0x00581400)
#define CAL_DP_DMA_RD_MAX_P_CNT_1 (0x00581404)
#define CAL_DP_DMA_RD_STATUS_1_0 (0x00581408)
#define CAL_DP_DMA_RD_STATUS_1_1 (0x0058140C)
#define CAL_DP_DMA_RD_STATUS_1_2 (0x00581410)
#define CAL_DP_DMA_RD_STATUS_1_3 (0x00581414)
#define CAL_DP_DMA_RD_STATUS_1_4 (0x00581418)
#define CAL_DP_DMA_RD_ERR_STATUS_2 (0x00581600)
#define CAL_DP_DMA_RD_MAX_P_CNT_2 (0x00581604)
#define CAL_DP_DMA_RD_STATUS_2_0 (0x00581608)
#define CAL_DP_DMA_RD_STATUS_2_1 (0x0058160C)
#define CAL_DP_DMA_RD_STATUS_2_2 (0x00581610)
#define CAL_DP_DMA_RD_STATUS_2_3 (0x00581614)
#define CAL_DP_DMA_RD_STATUS_2_4 (0x00581618)
#define CAL_DP_DMA_RD_ERR_STATUS_3 (0x00581800)
#define CAL_DP_DMA_RD_MAX_P_CNT_3 (0x00581804)
#define CAL_DP_DMA_RD_STATUS_3_0 (0x00581808)
#define CAL_DP_DMA_RD_STATUS_3_1 (0x0058180C)
#define CAL_DP_DMA_RD_STATUS_3_2 (0x00581810)
#define CAL_DP_DMA_RD_STATUS_3_3 (0x00581814)
#define CAL_DP_DMA_LOC_ERR_STATUS_0 (0x00581A00)
#define CAL_DP_DMA_LOC_STATUS_0_0 (0x00581A04)
#define CAL_DP_DMA_LOC_STATUS_0_1 (0x00581A08)
#define CAL_DP_DMA_LOC_STATUS_0_2 (0x00581A0C)
#define CAL_DP_DMA_LOC_STATUS_0_3 (0x00581A10)
#define CAL_DP_CALDMA_ADAPT_STATUS_0_0 (0x00581C00)
#define CAL_DP_CALDMA_ADAPT_STATUS_0_1 (0x00581C04)
#define CAL_DP_SDMA_WR_STATUS_0_0 (0x00581E00)
#define CAL_DP_SDMA_WR_STATUS_0_1 (0x00581E04)
#define CAL_DP_SDMA_WR_STATUS_0_2 (0x00581E08)
#define CAL_DP_SDMA_WR_STATUS_0_3 (0x00581E0C)
#define CAL_DP_SDMA_WR_STATUS_0_4 (0x00581E10)
#define CAL_DP_SDMA_WR_STATUS_0_5 (0x00581E14)
#define CAL_DP_SDMA_WR_STATUS_0_6 (0x00581E18)
#define CAL_DP_SDMA_WR_STATUS_0_7 (0x00581E1C)
#define CAL_DP_SDMA_WR_STATUS_0_8 (0x00581E20)
#define CAL_DP_SDMA_RD_STATUS_0_0 (0x00581E24)
#define CAL_DP_SDMA_RD_STATUS_0_1 (0x00581E28)
#define CAL_DP_SDMA_RD_STATUS_0_2 (0x00581E2C)
#define CAL_DP_SDMA_RD_STATUS_0_3 (0x00581E30)
#define CAL_DP_SDMA_RD_STATUS_0_4 (0x00581E34)
#define CAL_DP_SDMA_RD_STATUS_0_5 (0x00581E38)
#define CAL_DP_SDMA_RD_STATUS_0_6 (0x00581E3C)
#define CAL_DP_SDMA_RD_STATUS_0_7 (0x00581E40)
#define CAL_DP_SDMA_RD_STATUS_0_8 (0x00581E44)
#define CAL_DP_SDMA_RD_STATUS_0_9 (0x00581E48)
#define CAL_DP_SDMA_RD_STATUS_0_10 (0x00581E4C)
#define CAL_DP_TCM_SET_CMD (0x005A0000)
#define CAL_DP_TCM_RESET_CMD (0x005A0004)
#define CAL_DP_DTSWC_INT_CLR (0x005A0008)
#define CAL_DP_TCM_INT_CLR (0x005A000C)
#define CAL_DP_DTSWC_INT_SET (0x005A0010)
#define CAL_DP_TCM_INT_SET (0x005A0014)
#define CAL_DP_WD_RSS_CMD (0x005A0018)
#define CAL_DP_RESET_CMD (0x005A001C)
#define CAL_DP_PERF_CNT_CMD (0x005A0020)
#define CAL_DP_DBUF_TRANSFER_CMD (0x005A0024)
#define CAL_DP_CAL_EN_CTRL (0x005B0000)
#define CAL_DP_EN_INT_CTRL (0x005B0004)
#define CAL_DP_EN_TCM_INT_CTRL (0x005B0008)
#define CAL_DP_TCM_VAL_CTRL (0x005B000C)
#define CAL_DP_WD_COUNT_LO (0x005B0010)
#define CAL_DP_WD_COUNT_HI (0x005B0014)
#define CAL_DP_RSS_SEL_CTRL (0x005B0018)
#define CAL_DP_CAL_CFG_W0 (0x005B001C)
#define CAL_DP_CAL_CFG_W1 (0x005B0020)
#define CAL_DP_CAL_CFG_W2 (0x005B0024)
#define CAL_DP_CAL_CFG_W3 (0x005B0028)
#define CAL_DP_PERF_CNT_START_SEL (0x005B002C)
#define CAL_DP_PERF_CNT_STOP_SEL (0x005B0030)
#define CAL_DP_PERF_CNT_EVENT_SEL (0x005B0034)
#define CAL_DP_DBUF_RD_SEL (0x005B0038)
#define CAL_DP_LM_CTRL (0x005B003C)
#define CAL_DP_LM_LOOK_AHEAD (0x005B0040)
#define CAL_DP_LM_CUB_TIMER (0x005B0044)
#define CAL_DP_SIGB_STATUS (0x005C0000)
#define CAL_DP_CAL_EN_WD_RSS_STATUS (0x005C0004)
#define CAL_DP_EN_TCM_FLAGS_STATUS (0x005C0008)
#define CAL_DP_VERSION_STATUS (0x005C000C)
#define CAL_DP_CFG_STATUS (0x005C0010)
#define CAL_DP_CUB_SAT_DTCT_STATUS (0x005C0014)
#define CAL_DP_AHB_ERR_ADDR_STATUS (0x005C0018)
#define CAL_DP_WD_STATUS_LO (0x005C001C)
#define CAL_DP_WD_STATUS_HI (0x005C0020)
#define CAL_DP_DTSWC_INT_STATUS (0x005C0024)
#define CAL_DP_DTSWC_TCM_INT_STATUS (0x005C0028)
#define CAL_DP_DTSWC_UM_INT_STATUS (0x005C002C)
#define CAL_DP_DTSWC_TCM_UM_INT_STATUS (0x005C0030)
#define CAL_DP_RSS_STATUS (0x005C0034)
#define CAL_DP_RSS_STATUS_1 (0x005C0038)
#define CAL_DP_RSS_STATUS_2 (0x005C003C)
#define CAL_DP_RSS_STATUS_3 (0x005C0040)
#define CAL_DP_RSS_STATUS_4 (0x005C0044)
#define CAL_DP_RSS_STATUS_5 (0x005C0048)
#define CAL_DP_RSS_STATUS_6 (0x005C004C)
#define CAL_DP_RSS_STATUS_7 (0x005C0050)
#define CAL_DP_PERF_CNT0 (0x005C0054)
#define CAL_DP_PERF_CNT1 (0x005C0058)
#define CAL_DP_PERF_CNT2 (0x005C005C)
#define CAL_DP_PERF_CNT3 (0x005C0060)
#define CAL_DP_FINAL_MIN (0x005C0064)
#define CAL_DP_FINAL_MAX (0x005C0068)
#define CAL_DP_LM_STATUS (0x005C006C)

#endif /* NPU_HW_H */
