# This is the template file for creating symbols with tragesym
# every line starting with '#' is a comment line.

[options]
# wordswap swaps labels if the pin is on the right side an looks like this:
#   "PB1 (CLK)". That's useful for micro controller port labels
# rotate_labels rotates the pintext of top and bottom pins
#   this is useful for large symbols like FPGAs with more than 100 pins
# sort_labels will sort the pins by it's labels
#   useful for address ports, busses, ...
wordswap=yes
rotate_labels=no
sort_labels=no
generate_pinseq=yes
sym_width=2500
pinwidthvertical=500
pinwidthhorizontal=500

[geda_attr]
# name will be printed in the top of the symbol
# name is only some graphical text, not an attribute
# version specifies a gschem version.
# if you have a device with slots, you'll have to use slot= and slotdef=
# use comment= if there are special information you want to add
version=20060113 1
name=TLC6C5816QPWPRQ1
device=TLC6C5816QPWPRQ1
refdes=U?
footprint=HTSSOP-28-9.70x4.40-0.65x5.60-0.25x1.55-9.70x3.40
description=
documentation=
author=
dist-license=
use-license=
numslots=0
#slot=1
#slotdef=1:
#slotdef=2:
#slotdef=3:
#slotdef=4:
#comment=
#comment=
#comment=

[pins]
# tabseparated list of pin descriptions
# ----------------------------------------
# pinnr is the physical number of the pin
# seq is the pinseq= attribute, leave it blank if it doesn't matter
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)
# style can be (line,dot,clk,dotclk,none). none if only want to add a net
# posit. can be (l,r,t,b) or empty for nets
# net specifies the name of the net. Vcc or GND for example.
# label represents the pinlabel.
#	negation lines can be added with "\_" example: \_enable\_ 
#	if you want to write a "\" use "\\" as escape sequence
#-----------------------------------------------------
#pinnr	seq	type	style	posit.	net	label	
#-----------------------------------------------------
0		pwr	line	b		PAD
1		pwr	line	t		VCC
2		i	line	l		\_G1\_
3		i	line	l		\_G2\_
13		i	line	l		\_CLR\_
14		i	line	l		\_EN\_
12		i	line	l		SER_IN
17		i	line	l		SRCK
16		i	line	l		RCK
15		p	line	l		SER_OUT
4		o	line	r		DRAIN0
5		io	line	r		DRAIN1/DIAG0
6		o	line	r		DRAIN2
7		io	line	r		DRAIN3/DIAG2
8		o	line	r		DRAIN4
9		io	line	r		DRAIN5/DIAG4
10		o	line	r		DRAIN6
11		io	line	r		DRAIN7/DIAG6
18		o	line	r		DRAIN8
19		io	line	r		DRAIN9/DIAG8
20		o	line	r		DRAIN10
21		io	line	r		DRAIN11/DIAG10
22		o	line	r		DRAIN12
23		io	line	r		DRAIN13/DIAG12
24		o	line	r		DRAIN14
25		io	line	r		DRAIN15/DIAG14
26		pas	line	l		NC
27		o	line	l		\_ERR\_
28		pwr	line	b		GND
