\hypertarget{group__UART}{}\doxysection{U\+A\+RT}
\label{group__UART}\index{UART@{UART}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__UART_gad430fbd4dcccfc37e6a75aac3ed1b407}{A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+O\+\_\+\+R\+E\+G\+\_\+\+A\+D\+DR}}~(0x20215040)
\item 
\#define \mbox{\hyperlink{group__UART_gab7f0b281001eba1983b44e5bd3de3624}{A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+E\+R\+\_\+\+A\+D\+DR}}~(0x20215044)
\begin{DoxyCompactList}\small\item\em Mini Uart Interrupt Enable, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_ga671559e30e80a6d003fcb46ac99d7723}{A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+I\+R\+\_\+\+A\+D\+DR}}~(0x20215048)
\begin{DoxyCompactList}\small\item\em Mini Uart Interrupt Identify, 8 bits The data sheet totally fucked up this register, see \href{https://elinux.org/BCM2835_datasheet_errata\#p12}{\texttt{ https\+://elinux.\+org/\+B\+C\+M2835\+\_\+datasheet\+\_\+errata\#p12}} \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_gaaed9b3cea1302e02eb4ac7cf34e4e166}{A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+C\+R\+\_\+\+A\+D\+DR}}~(0x2021504C)
\begin{DoxyCompactList}\small\item\em Mini Uart Line Control, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_ga76017c2dd6557c4d387828112f1335fe}{A\+U\+X\+\_\+\+M\+U\+\_\+\+M\+C\+R\+\_\+\+A\+D\+DR}}~(0x20215050)
\begin{DoxyCompactList}\small\item\em Mini Uart Modem Control, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_ga118983fa3b92ba87e7d341722fa0bc31}{A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+S\+R\+\_\+\+A\+D\+DR}}~(0x20215054)
\begin{DoxyCompactList}\small\item\em Mini Uart Line Status, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_gad7e37af940a9ff96e6aba9d307b926be}{A\+U\+X\+\_\+\+M\+U\+\_\+\+M\+S\+R\+\_\+\+A\+D\+DR}}~(0x20215058)
\begin{DoxyCompactList}\small\item\em Mini Uart Modem Status, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_ga34eb1e827236c566957962b30be74496}{A\+U\+X\+\_\+\+M\+U\+\_\+\+S\+C\+R\+A\+T\+C\+H\+\_\+\+A\+D\+DR}}~(0x2021505C)
\begin{DoxyCompactList}\small\item\em Mini Uart Scratch, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_ga9c3d11375873d03e2bb8b93d3ae970fb}{A\+U\+X\+\_\+\+M\+U\+\_\+\+C\+N\+T\+L\+\_\+\+A\+D\+DR}}~(0x20215060)
\begin{DoxyCompactList}\small\item\em Mini Uart Extra Control, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_ga3ab600905dcef74e8756dcc8d54c6ef9}{A\+U\+X\+\_\+\+M\+U\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR}}~(0x20215064)
\begin{DoxyCompactList}\small\item\em Mini Uart Extra Status, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_ga8430fd87ed60df61a2cf173f54c15549}{A\+U\+X\+\_\+\+M\+U\+\_\+\+B\+A\+U\+D\+\_\+\+A\+D\+DR}}~(0x20215068)
\begin{DoxyCompactList}\small\item\em Mini Uart Baudrate, 16 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UART_ga6f6edde868a1d549c62943049dca35b8}{\+\_\+\+A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+S\+R\+\_\+\+T\+R\+A\+N\+S\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+M\+A\+SK}}~(0x20)
\begin{DoxyCompactList}\small\item\em This bit is set if the transmit F\+I\+FO can accept at least one byte. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Mini Uart I/O Data, 8 bits ~\newline
 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__UART_ga6f6edde868a1d549c62943049dca35b8}\label{group__UART_ga6f6edde868a1d549c62943049dca35b8}} 
\index{UART@{UART}!\_AUX\_MU\_LSR\_TRANS\_EMPTY\_MASK@{\_AUX\_MU\_LSR\_TRANS\_EMPTY\_MASK}}
\index{\_AUX\_MU\_LSR\_TRANS\_EMPTY\_MASK@{\_AUX\_MU\_LSR\_TRANS\_EMPTY\_MASK}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{\_AUX\_MU\_LSR\_TRANS\_EMPTY\_MASK}{\_AUX\_MU\_LSR\_TRANS\_EMPTY\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+S\+R\+\_\+\+T\+R\+A\+N\+S\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+M\+A\+SK~(0x20)}



This bit is set if the transmit F\+I\+FO can accept at least one byte. 



Definition at line 155 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_ga8430fd87ed60df61a2cf173f54c15549}\label{group__UART_ga8430fd87ed60df61a2cf173f54c15549}} 
\index{UART@{UART}!AUX\_MU\_BAUD\_ADDR@{AUX\_MU\_BAUD\_ADDR}}
\index{AUX\_MU\_BAUD\_ADDR@{AUX\_MU\_BAUD\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_BAUD\_ADDR}{AUX\_MU\_BAUD\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+B\+A\+U\+D\+\_\+\+A\+D\+DR~(0x20215068)}



Mini Uart Baudrate, 16 bits. 



Definition at line 152 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_ga9c3d11375873d03e2bb8b93d3ae970fb}\label{group__UART_ga9c3d11375873d03e2bb8b93d3ae970fb}} 
\index{UART@{UART}!AUX\_MU\_CNTL\_ADDR@{AUX\_MU\_CNTL\_ADDR}}
\index{AUX\_MU\_CNTL\_ADDR@{AUX\_MU\_CNTL\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_CNTL\_ADDR}{AUX\_MU\_CNTL\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+C\+N\+T\+L\+\_\+\+A\+D\+DR~(0x20215060)}



Mini Uart Extra Control, 8 bits. 



Definition at line 146 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_gab7f0b281001eba1983b44e5bd3de3624}\label{group__UART_gab7f0b281001eba1983b44e5bd3de3624}} 
\index{UART@{UART}!AUX\_MU\_IER\_ADDR@{AUX\_MU\_IER\_ADDR}}
\index{AUX\_MU\_IER\_ADDR@{AUX\_MU\_IER\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_IER\_ADDR}{AUX\_MU\_IER\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+E\+R\+\_\+\+A\+D\+DR~(0x20215044)}



Mini Uart Interrupt Enable, 8 bits. 



Definition at line 124 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_ga671559e30e80a6d003fcb46ac99d7723}\label{group__UART_ga671559e30e80a6d003fcb46ac99d7723}} 
\index{UART@{UART}!AUX\_MU\_IIR\_ADDR@{AUX\_MU\_IIR\_ADDR}}
\index{AUX\_MU\_IIR\_ADDR@{AUX\_MU\_IIR\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_IIR\_ADDR}{AUX\_MU\_IIR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+I\+R\+\_\+\+A\+D\+DR~(0x20215048)}



Mini Uart Interrupt Identify, 8 bits The data sheet totally fucked up this register, see \href{https://elinux.org/BCM2835_datasheet_errata\#p12}{\texttt{ https\+://elinux.\+org/\+B\+C\+M2835\+\_\+datasheet\+\_\+errata\#p12}} 



Definition at line 128 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_gad430fbd4dcccfc37e6a75aac3ed1b407}\label{group__UART_gad430fbd4dcccfc37e6a75aac3ed1b407}} 
\index{UART@{UART}!AUX\_MU\_IO\_REG\_ADDR@{AUX\_MU\_IO\_REG\_ADDR}}
\index{AUX\_MU\_IO\_REG\_ADDR@{AUX\_MU\_IO\_REG\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_IO\_REG\_ADDR}{AUX\_MU\_IO\_REG\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+O\+\_\+\+R\+E\+G\+\_\+\+A\+D\+DR~(0x20215040)}



Definition at line 121 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_gaaed9b3cea1302e02eb4ac7cf34e4e166}\label{group__UART_gaaed9b3cea1302e02eb4ac7cf34e4e166}} 
\index{UART@{UART}!AUX\_MU\_LCR\_ADDR@{AUX\_MU\_LCR\_ADDR}}
\index{AUX\_MU\_LCR\_ADDR@{AUX\_MU\_LCR\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_LCR\_ADDR}{AUX\_MU\_LCR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+C\+R\+\_\+\+A\+D\+DR~(0x2021504C)}



Mini Uart Line Control, 8 bits. 



Definition at line 131 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_ga118983fa3b92ba87e7d341722fa0bc31}\label{group__UART_ga118983fa3b92ba87e7d341722fa0bc31}} 
\index{UART@{UART}!AUX\_MU\_LSR\_ADDR@{AUX\_MU\_LSR\_ADDR}}
\index{AUX\_MU\_LSR\_ADDR@{AUX\_MU\_LSR\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_LSR\_ADDR}{AUX\_MU\_LSR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+S\+R\+\_\+\+A\+D\+DR~(0x20215054)}



Mini Uart Line Status, 8 bits. 



Definition at line 137 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_ga76017c2dd6557c4d387828112f1335fe}\label{group__UART_ga76017c2dd6557c4d387828112f1335fe}} 
\index{UART@{UART}!AUX\_MU\_MCR\_ADDR@{AUX\_MU\_MCR\_ADDR}}
\index{AUX\_MU\_MCR\_ADDR@{AUX\_MU\_MCR\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_MCR\_ADDR}{AUX\_MU\_MCR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+M\+C\+R\+\_\+\+A\+D\+DR~(0x20215050)}



Mini Uart Modem Control, 8 bits. 



Definition at line 134 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_gad7e37af940a9ff96e6aba9d307b926be}\label{group__UART_gad7e37af940a9ff96e6aba9d307b926be}} 
\index{UART@{UART}!AUX\_MU\_MSR\_ADDR@{AUX\_MU\_MSR\_ADDR}}
\index{AUX\_MU\_MSR\_ADDR@{AUX\_MU\_MSR\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_MSR\_ADDR}{AUX\_MU\_MSR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+M\+S\+R\+\_\+\+A\+D\+DR~(0x20215058)}



Mini Uart Modem Status, 8 bits. 



Definition at line 140 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_ga34eb1e827236c566957962b30be74496}\label{group__UART_ga34eb1e827236c566957962b30be74496}} 
\index{UART@{UART}!AUX\_MU\_SCRATCH\_ADDR@{AUX\_MU\_SCRATCH\_ADDR}}
\index{AUX\_MU\_SCRATCH\_ADDR@{AUX\_MU\_SCRATCH\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_SCRATCH\_ADDR}{AUX\_MU\_SCRATCH\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+S\+C\+R\+A\+T\+C\+H\+\_\+\+A\+D\+DR~(0x2021505C)}



Mini Uart Scratch, 8 bits. 



Definition at line 143 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__UART_ga3ab600905dcef74e8756dcc8d54c6ef9}\label{group__UART_ga3ab600905dcef74e8756dcc8d54c6ef9}} 
\index{UART@{UART}!AUX\_MU\_STAT\_ADDR@{AUX\_MU\_STAT\_ADDR}}
\index{AUX\_MU\_STAT\_ADDR@{AUX\_MU\_STAT\_ADDR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_STAT\_ADDR}{AUX\_MU\_STAT\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR~(0x20215064)}



Mini Uart Extra Status, 32 bits. 



Definition at line 149 of file B\+C\+M2835.\+h.

