{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697542250119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697542250128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 08:30:49 2023 " "Processing started: Tue Oct 17 08:30:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697542250128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697542250128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697542250128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697542251008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-ctrl_arch " "Found design unit 1: controller-ctrl_arch" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542251902 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542251902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542251902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697542252128 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "T controller.vhd(18) " "VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"T\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1697542252130 "|controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset controller.vhd(26) " "VHDL Signal Declaration warning at controller.vhd(26): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1697542252161 "|controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "multiplier controller.vhd(34) " "VHDL Signal Declaration warning at controller.vhd(34): used explicit default value for signal \"multiplier\" because signal was never assigned a value" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1697542252162 "|controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "avg controller.vhd(35) " "VHDL Signal Declaration warning at controller.vhd(35): used explicit default value for signal \"avg\" because signal was never assigned a value" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1697542252162 "|controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delta_t controller.vhd(38) " "Verilog HDL or VHDL warning at controller.vhd(38): object \"delta_t\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697542252162 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st controller.vhd(61) " "VHDL Process Statement warning at controller.vhd(61): signal \"st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252164 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blk controller.vhd(64) " "VHDL Process Statement warning at controller.vhd(64): signal \"blk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252164 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(65) " "VHDL Process Statement warning at controller.vhd(65): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252166 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn controller.vhd(70) " "VHDL Process Statement warning at controller.vhd(70): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252166 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blk controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): signal \"blk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252166 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(76) " "VHDL Process Statement warning at controller.vhd(76): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252166 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(79) " "VHDL Process Statement warning at controller.vhd(79): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252167 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(80) " "VHDL Process Statement warning at controller.vhd(80): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252168 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(80) " "VHDL Process Statement warning at controller.vhd(80): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252168 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(81) " "VHDL Process Statement warning at controller.vhd(81): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252168 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(83) " "VHDL Process Statement warning at controller.vhd(83): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252168 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(84) " "VHDL Process Statement warning at controller.vhd(84): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252168 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(84) " "VHDL Process Statement warning at controller.vhd(84): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252169 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(85) " "VHDL Process Statement warning at controller.vhd(85): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252169 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(87) " "VHDL Process Statement warning at controller.vhd(87): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252169 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(88) " "VHDL Process Statement warning at controller.vhd(88): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252169 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(88) " "VHDL Process Statement warning at controller.vhd(88): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252170 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(89) " "VHDL Process Statement warning at controller.vhd(89): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252170 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(91) " "VHDL Process Statement warning at controller.vhd(91): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252170 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(92) " "VHDL Process Statement warning at controller.vhd(92): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252170 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(96) " "VHDL Process Statement warning at controller.vhd(96): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252170 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(97) " "VHDL Process Statement warning at controller.vhd(97): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252171 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(97) " "VHDL Process Statement warning at controller.vhd(97): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252171 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(98) " "VHDL Process Statement warning at controller.vhd(98): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252171 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(100) " "VHDL Process Statement warning at controller.vhd(100): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252171 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(101) " "VHDL Process Statement warning at controller.vhd(101): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252171 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(101) " "VHDL Process Statement warning at controller.vhd(101): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252172 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(102) " "VHDL Process Statement warning at controller.vhd(102): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252172 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(104) " "VHDL Process Statement warning at controller.vhd(104): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252172 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(105) " "VHDL Process Statement warning at controller.vhd(105): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252172 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(105) " "VHDL Process Statement warning at controller.vhd(105): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252172 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(106) " "VHDL Process Statement warning at controller.vhd(106): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252172 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252173 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(111) " "VHDL Process Statement warning at controller.vhd(111): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252173 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(112) " "VHDL Process Statement warning at controller.vhd(112): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252173 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(112) " "VHDL Process Statement warning at controller.vhd(112): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252173 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(113) " "VHDL Process Statement warning at controller.vhd(113): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252173 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(115) " "VHDL Process Statement warning at controller.vhd(115): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252173 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(116) " "VHDL Process Statement warning at controller.vhd(116): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252174 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(116) " "VHDL Process Statement warning at controller.vhd(116): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252174 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(117) " "VHDL Process Statement warning at controller.vhd(117): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252174 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(119) " "VHDL Process Statement warning at controller.vhd(119): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252174 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(120) " "VHDL Process Statement warning at controller.vhd(120): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252174 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(120) " "VHDL Process Statement warning at controller.vhd(120): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252174 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(121) " "VHDL Process Statement warning at controller.vhd(121): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252174 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(123) " "VHDL Process Statement warning at controller.vhd(123): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252175 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(126) " "VHDL Process Statement warning at controller.vhd(126): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252175 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(127) " "VHDL Process Statement warning at controller.vhd(127): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252175 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(128) " "VHDL Process Statement warning at controller.vhd(128): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252175 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(131) " "VHDL Process Statement warning at controller.vhd(131): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252175 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(132) " "VHDL Process Statement warning at controller.vhd(132): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252175 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(132) " "VHDL Process Statement warning at controller.vhd(132): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252175 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(133) " "VHDL Process Statement warning at controller.vhd(133): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252176 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(135) " "VHDL Process Statement warning at controller.vhd(135): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252176 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(136) " "VHDL Process Statement warning at controller.vhd(136): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252176 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252176 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr controller.vhd(140) " "VHDL Process Statement warning at controller.vhd(140): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252176 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn controller.vhd(144) " "VHDL Process Statement warning at controller.vhd(144): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1697542252176 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ev controller.vhd(59) " "VHDL Process Statement warning at controller.vhd(59): inferring latch(es) for signal or variable \"ev\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1697542252179 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blk controller.vhd(59) " "VHDL Process Statement warning at controller.vhd(59): inferring latch(es) for signal or variable \"blk\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1697542252179 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cv controller.vhd(59) " "VHDL Process Statement warning at controller.vhd(59): inferring latch(es) for signal or variable \"cv\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1697542252180 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sat controller.vhd(59) " "VHDL Process Statement warning at controller.vhd(59): inferring latch(es) for signal or variable \"sat\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1697542252180 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[0\] controller.vhd(59) " "Inferred latch for \"sat\[0\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252188 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[1\] controller.vhd(59) " "Inferred latch for \"sat\[1\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252190 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[2\] controller.vhd(59) " "Inferred latch for \"sat\[2\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252190 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[3\] controller.vhd(59) " "Inferred latch for \"sat\[3\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252190 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[4\] controller.vhd(59) " "Inferred latch for \"sat\[4\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[5\] controller.vhd(59) " "Inferred latch for \"sat\[5\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[6\] controller.vhd(59) " "Inferred latch for \"sat\[6\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[7\] controller.vhd(59) " "Inferred latch for \"sat\[7\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252191 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[8\] controller.vhd(59) " "Inferred latch for \"sat\[8\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[9\] controller.vhd(59) " "Inferred latch for \"sat\[9\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[0\] controller.vhd(59) " "Inferred latch for \"cv\[0\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[1\] controller.vhd(59) " "Inferred latch for \"cv\[1\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[2\] controller.vhd(59) " "Inferred latch for \"cv\[2\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252192 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[3\] controller.vhd(59) " "Inferred latch for \"cv\[3\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[4\] controller.vhd(59) " "Inferred latch for \"cv\[4\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[5\] controller.vhd(59) " "Inferred latch for \"cv\[5\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[6\] controller.vhd(59) " "Inferred latch for \"cv\[6\]\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252193 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blk controller.vhd(59) " "Inferred latch for \"blk\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S15 controller.vhd(59) " "Inferred latch for \"ev.S15\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S14 controller.vhd(59) " "Inferred latch for \"ev.S14\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S13 controller.vhd(59) " "Inferred latch for \"ev.S13\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S12 controller.vhd(59) " "Inferred latch for \"ev.S12\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S11 controller.vhd(59) " "Inferred latch for \"ev.S11\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S10 controller.vhd(59) " "Inferred latch for \"ev.S10\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S9 controller.vhd(59) " "Inferred latch for \"ev.S9\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252194 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S8 controller.vhd(59) " "Inferred latch for \"ev.S8\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S7 controller.vhd(59) " "Inferred latch for \"ev.S7\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S6 controller.vhd(59) " "Inferred latch for \"ev.S6\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S5 controller.vhd(59) " "Inferred latch for \"ev.S5\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S4 controller.vhd(59) " "Inferred latch for \"ev.S4\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S3 controller.vhd(59) " "Inferred latch for \"ev.S3\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252195 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S2 controller.vhd(59) " "Inferred latch for \"ev.S2\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S1 controller.vhd(59) " "Inferred latch for \"ev.S1\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252196 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ev.S0 controller.vhd(59) " "Inferred latch for \"ev.S0\" at controller.vhd(59)" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1697542252196 "|controller"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "controller.vhd" "Div1" { Text "F:/Data/Save/Controller/controller.vhd" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697542253664 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "controller.vhd" "Div0" { Text "F:/Data/Save/Controller/controller.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697542253664 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1697542253664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697542253793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542253794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542253794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542253794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542253794 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697542253794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "F:/Data/Save/Controller/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542253915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542253915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "F:/Data/Save/Controller/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542253966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542253966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "F:/Data/Save/Controller/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542254056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542254056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/Data/Save/Controller/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542254210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542254210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/Data/Save/Controller/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542254358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542254358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697542254398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542254398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542254398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542254398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542254398 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697542254398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "F:/Data/Save/Controller/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542254529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542254529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "F:/Data/Save/Controller/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542254588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542254588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "F:/Data/Save/Controller/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697542254659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697542254659 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cv\[6\] cv\[5\] " "Duplicate LATCH primitive \"cv\[6\]\" merged with LATCH primitive \"cv\[5\]\"" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697542255576 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1697542255576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[0\] " "Latch sat\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sat\[0\] " "Ports D and ENA on the latch are fed by the same signal sat\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255583 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[1\] " "Latch sat\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255583 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[2\] " "Latch sat\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255583 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[3\] " "Latch sat\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255586 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[4\] " "Latch sat\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255586 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[5\] " "Latch sat\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255586 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[6\] " "Latch sat\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255586 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[7\] " "Latch sat\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255586 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[8\] " "Latch sat\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255586 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[9\] " "Latch sat\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CR\[0\] " "Ports D and ENA on the latch are fed by the same signal CR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255586 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ev.S1_2295 " "Latch ev.S1_2295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA st.S1 " "Ports D and ENA on the latch are fed by the same signal st.S1" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255588 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blk " "Latch blk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn " "Ports D and ENA on the latch are fed by the same signal btn" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255588 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cv\[1\] " "Latch cv\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LR\[0\] " "Ports D and ENA on the latch are fed by the same signal LR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255588 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cv\[2\] " "Latch cv\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LR\[0\] " "Ports D and ENA on the latch are fed by the same signal LR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255588 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cv\[3\] " "Latch cv\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LR\[0\] " "Ports D and ENA on the latch are fed by the same signal LR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255588 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cv\[5\] " "Latch cv\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LR\[0\] " "Ports D and ENA on the latch are fed by the same signal LR\[0\]" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255588 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ev.S0_2315 " "Latch ev.S0_2315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA st.S1 " "Ports D and ENA on the latch are fed by the same signal st.S1" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1697542255588 ""}  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1697542255588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DC\[1\] GND " "Pin \"DC\[1\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|DC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DC\[2\] GND " "Pin \"DC\[2\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|DC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DC\[3\] GND " "Pin \"DC\[3\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|DC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[0\] GND " "Pin \"MC\[0\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[1\] GND " "Pin \"MC\[1\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[2\] GND " "Pin \"MC\[2\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[3\] GND " "Pin \"MC\[3\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[4\] GND " "Pin \"MC\[4\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[5\] GND " "Pin \"MC\[5\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[6\] GND " "Pin \"MC\[6\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[7\] GND " "Pin \"MC\[7\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[8\] GND " "Pin \"MC\[8\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MC\[9\] GND " "Pin \"MC\[9\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|MC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[0\] GND " "Pin \"T\[0\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[1\] GND " "Pin \"T\[1\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[2\] GND " "Pin \"T\[2\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[3\] GND " "Pin \"T\[3\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[4\] GND " "Pin \"T\[4\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[5\] GND " "Pin \"T\[5\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[6\] GND " "Pin \"T\[6\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[7\] GND " "Pin \"T\[7\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[8\] GND " "Pin \"T\[8\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[9\] GND " "Pin \"T\[9\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[10\] GND " "Pin \"T\[10\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[11\] GND " "Pin \"T\[11\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[12\] GND " "Pin \"T\[12\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[13\] GND " "Pin \"T\[13\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[14\] GND " "Pin \"T\[14\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[15\] GND " "Pin \"T\[15\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|T[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[0\] GND " "Pin \"M\[0\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[1\] GND " "Pin \"M\[1\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[2\] GND " "Pin \"M\[2\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[3\] GND " "Pin \"M\[3\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[4\] GND " "Pin \"M\[4\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[5\] GND " "Pin \"M\[5\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[6\] GND " "Pin \"M\[6\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[7\] GND " "Pin \"M\[7\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[8\] GND " "Pin \"M\[8\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[9\] GND " "Pin \"M\[9\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "F:/Data/Save/Controller/controller.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697542255966 "|controller|M[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1697542255966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1697542256259 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1697542257302 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add12~10 " "Logic cell \"Add12~10\"" {  } { { "controller.vhd" "Add12~10" { Text "F:/Data/Save/Controller/controller.vhd" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697542257327 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add12~12 " "Logic cell \"Add12~12\"" {  } { { "controller.vhd" "Add12~12" { Text "F:/Data/Save/Controller/controller.vhd" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697542257327 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1697542257327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697542258068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697542258068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "727 " "Implemented 727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697542258578 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697542258578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "644 " "Implemented 644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1697542258578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697542258578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697542258767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 08:30:58 2023 " "Processing ended: Tue Oct 17 08:30:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697542258767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697542258767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697542258767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697542258767 ""}
