<!DOCTYPE html>

<html lang="en" data-content_root="../../../../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chipsec.modules.tools.vmm.pcie_fuzz &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../../../../_static/classic.css?v=f40a2feb" />
    
    <script src="../../../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../../../_static/doctools.js?v=888ff710"></script>
    <script src="../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    
    <link rel="icon" href="../../../../../_static/chipsec_favicon.jpg"/>
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.modules.tools.vmm.pcie_fuzz</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for chipsec.modules.tools.vmm.pcie_fuzz</h1><div class="highlight"><pre>
<span></span><span class="c1"># CHIPSEC: Platform Security Assessment Framework</span>
<span class="c1"># Copyright (c) 2010-2020, Intel Corporation</span>
<span class="c1">#</span>
<span class="c1"># This program is free software; you can redistribute it and/or</span>
<span class="c1"># modify it under the terms of the GNU General Public License</span>
<span class="c1"># as published by the Free Software Foundation; Version 2.</span>
<span class="c1">#</span>
<span class="c1"># This program is distributed in the hope that it will be useful,</span>
<span class="c1"># but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1"># MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1"># GNU General Public License for more details.</span>
<span class="c1">#</span>
<span class="c1"># You should have received a copy of the GNU General Public License</span>
<span class="c1"># along with this program; if not, write to the Free Software</span>
<span class="c1"># Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="c1">#</span>
<span class="c1"># Contact information:</span>
<span class="c1"># chipsec@intel.com</span>
<span class="c1">#</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Simple PCIe device Memory-Mapped I/O (MMIO) and I/O ranges VMM emulation fuzzer</span>

<span class="sd">Usage:</span>
<span class="sd">    ``chipsec_main -m tools.vmm.pcie_fuzz [-a &lt;bus&gt; &lt;dev&gt; &lt;fun&gt;]``</span>

<span class="sd">    - ``&lt;bus&gt;`` : Bus # to fuzz (in hex)</span>
<span class="sd">    - ``&lt;dev&gt;`` : Device # to fuzz (in hex)</span>
<span class="sd">    - ``&lt;fun&gt;`` : Function # to fuzz (in hex)</span>

<span class="sd">Where:</span>
<span class="sd">    - ``[]``: optional line</span>

<span class="sd">Examples:</span>
<span class="sd">    &gt;&gt;&gt; chipsec_main.py -i -m tools.vmm.pcie_fuzz</span>
<span class="sd">    &gt;&gt;&gt; chipsec_main.py -i -m tools.vmm.pcie_fuzz -l log.txt</span>
<span class="sd">    &gt;&gt;&gt; chipsec_main.py -i -m tools.vmm.pcie_fuzz -a 0 1f 0</span>

<span class="sd">Additional options set within the module:</span>
<span class="sd">    - ``IO_FUZZ``       : Set to fuzz IO BARs</span>
<span class="sd">    - ``CALC_BAR_SIZE`` : Set to calculate BAR sizes</span>
<span class="sd">    - ``TIMEOUT``       : Timeout between memory writes (seconds)</span>
<span class="sd">    - ``ACTIVE_RANGE``  : Set to fuzz MMIO BAR in Active range</span>
<span class="sd">    - ``BIT_FLIP``      : Set to fuzz using bit flips</span>
<span class="sd">    - ``_EXCLUDE_BAR``  : BARs to exclude (list)</span>

<span class="sd">.. note::</span>
<span class="sd">    - Returns a Warning by default</span>
<span class="sd">    - System may be in an unknown state, further evaluation may be needed</span>

<span class="sd">.. important::</span>
<span class="sd">    - This module is designed to run in a VM environment</span>
<span class="sd">    - Behavior on physical HW is undefined</span>

<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">import</span> <span class="nn">time</span>
<span class="kn">import</span> <span class="nn">random</span>

<span class="kn">from</span> <span class="nn">chipsec.module_common</span> <span class="kn">import</span> <span class="n">BaseModule</span><span class="p">,</span> <span class="n">ModuleResult</span>
<span class="kn">from</span> <span class="nn">chipsec.hal.pci</span> <span class="kn">import</span> <span class="n">print_pci_devices</span>


<span class="c1">#################################################################</span>
<span class="c1"># Fuzzing configuration</span>
<span class="c1">#################################################################</span>
<span class="c1">#</span>
<span class="n">IO_FUZZ</span> <span class="o">=</span> <span class="mi">0</span>
<span class="n">CALC_BAR_SIZE</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">TIMEOUT</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">ACTIVE_RANGE</span> <span class="o">=</span> <span class="mi">0</span>
<span class="n">BIT_FLIP</span> <span class="o">=</span> <span class="mi">1</span>

<span class="n">_EXCLUDE_BAR</span> <span class="o">=</span> <span class="p">[]</span>


<div class="viewcode-block" id="pcie_fuzz">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz">[docs]</a>
<span class="k">class</span> <span class="nc">pcie_fuzz</span><span class="p">(</span><span class="n">BaseModule</span><span class="p">):</span>
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">BaseModule</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span> <span class="o">=</span> <span class="n">ModuleResult</span><span class="p">(</span><span class="mh">0x61c1431</span><span class="p">,</span> <span class="s1">&#39;https://chipsec.github.io/modules/chipsec.modules.tools.vmm.pcie_fuzz.html&#39;</span><span class="p">)</span>

<div class="viewcode-block" id="pcie_fuzz.fuzz_io_bar">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_io_bar">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_io_bar</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mh">0x100</span><span class="p">):</span>
        <span class="n">port_off</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="c1"># Issue 8/16/32-bit I/O requests with various values to all I/O ports (aligned and unaligned)</span>
        <span class="k">for</span> <span class="n">port_off</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">size</span><span class="p">):</span>
            <span class="n">port_value</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">read_port_byte</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">write_port_byte</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">,</span> <span class="n">port_value</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">write_port_byte</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">,</span> <span class="o">~</span><span class="n">port_value</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">write_port_byte</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">write_port_byte</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">write_port_word</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">write_port_word</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">write_port_dword</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">write_port_dword</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">port_off</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.fuzz_offset">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_offset">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_offset</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">reg_value</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">write_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">reg_value</span><span class="p">)</span>  <span class="c1"># same value</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">write_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="o">~</span><span class="n">reg_value</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">write_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">write_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="mh">0x5A5A5A5A</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">write_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.fuzz_unaligned">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_unaligned">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_unaligned</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">):</span>
        <span class="n">dummy</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">read_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span>
        <span class="c1"># @TODO: crosses the reg boundary</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mem</span><span class="o">.</span><span class="n">write_physical_mem_word</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">reg_off</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mem</span><span class="o">.</span><span class="n">write_physical_mem_byte</span><span class="p">(</span><span class="n">bar</span> <span class="o">+</span> <span class="n">reg_off</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.fuzz_mmio_bar">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_mmio_bar">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_mmio_bar</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mh">0x1000</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[*] Fuzzing MMIO BAR 0x</span><span class="si">{</span><span class="n">bar</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">, size = 0x</span><span class="si">{</span><span class="n">size</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">..&#39;</span><span class="p">)</span>
        <span class="n">reg_off</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="c1"># Issue aligned 32-bit MMIO requests with various values to all MMIO registers</span>
        <span class="k">for</span> <span class="n">reg_off</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="mi">4</span><span class="p">):</span>
            <span class="n">reg_value</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">read_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_offset</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">reg_value</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_unaligned</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">)</span>
            <span class="c1"># restore the original value</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">write_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">reg_value</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.fuzz_mmio_bar_random">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_mmio_bar_random">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_mmio_bar_random</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mh">0x1000</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[*] Fuzzing MMIO BAR in random mode 0x</span><span class="si">{</span><span class="n">bar</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">, size = 0x</span><span class="si">{</span><span class="n">size</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">..&#39;</span><span class="p">)</span>
        <span class="n">reg_off</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">while</span> <span class="mi">1</span><span class="p">:</span>
            <span class="n">rand</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">size</span> <span class="o">/</span> <span class="mi">4</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_offset</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">rand</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_offset</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">rand</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_unaligned</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">rand</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.fuzz_mmio_bar_in_active_range">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_mmio_bar_in_active_range">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_mmio_bar_in_active_range</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="nb">list</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[*] Fuzzing MMIO BAR in Active range 0x</span><span class="si">{</span><span class="n">bar</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">, size of range = 0x</span><span class="si">{</span><span class="nb">len</span><span class="p">(</span><span class="nb">list</span><span class="p">)</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">..&#39;</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">reg_off</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">:</span>
            <span class="n">rand</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">255</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_offset</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">rand</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_unaligned</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.fuzz_mmio_bar_in_active_range_random">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_mmio_bar_in_active_range_random">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_mmio_bar_in_active_range_random</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="nb">list</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[*] Fuzzing MMIO BAR in Active range 0x</span><span class="si">{</span><span class="n">bar</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1"> in random mode, size of range = 0x</span><span class="si">{</span><span class="nb">len</span><span class="p">(</span><span class="nb">list</span><span class="p">)</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">..&#39;</span><span class="p">)</span>
        <span class="n">reg_off</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_unaligned</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">)</span>
        <span class="k">while</span> <span class="mi">1</span><span class="p">:</span>
            <span class="n">rand</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="nb">list</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_offset</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="nb">list</span><span class="p">[</span><span class="n">rand</span><span class="p">],</span> <span class="n">is64bit</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.fuzz_mmio_bar_in_active_range_bit_flip">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_mmio_bar_in_active_range_bit_flip">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_mmio_bar_in_active_range_bit_flip</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="nb">list</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[*] Fuzzing (bit flipping) MMIO BAR in Active range 0x</span><span class="si">{</span><span class="n">bar</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">, size of range = 0x</span><span class="si">{</span><span class="nb">len</span><span class="p">(</span><span class="nb">list</span><span class="p">)</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">..&#39;</span><span class="p">)</span>
        <span class="n">reg_off</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">while</span> <span class="mi">1</span><span class="p">:</span>
            <span class="n">rand_index</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="nb">list</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
            <span class="n">reg_value</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">read_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="nb">list</span><span class="p">[</span><span class="n">rand_index</span><span class="p">])</span>

            <span class="n">rand_offset</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span>
            <span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">rand_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">reg_value</span><span class="p">:</span>
                <span class="n">reg_value</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">rand_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span> <span class="o">&amp;</span> <span class="n">reg_value</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">reg_value</span> <span class="o">=</span> <span class="n">reg_value</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">rand_offset</span><span class="p">)</span>

            <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">write_MMIO_reg</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">reg_off</span><span class="p">,</span> <span class="n">reg_value</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.find_active_range">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.find_active_range">[docs]</a>
    <span class="k">def</span> <span class="nf">find_active_range</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">bar</span><span class="p">,</span> <span class="n">size</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[*] Determine MMIO BAR Active range 0x</span><span class="si">{</span><span class="n">bar</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">, size  0x</span><span class="si">{</span><span class="n">size</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">..&#39;</span><span class="p">)</span>
        <span class="n">one</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mem</span><span class="o">.</span><span class="n">read_physical_mem</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">size</span><span class="p">)</span>
        <span class="n">time</span><span class="o">.</span><span class="n">sleep</span><span class="p">(</span><span class="n">TIMEOUT</span><span class="p">)</span>
        <span class="n">two</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">mem</span><span class="o">.</span><span class="n">read_physical_mem</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">size</span><span class="p">)</span>
        <span class="n">diff_index</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="n">one</span><span class="p">)</span> <span class="o">//</span> <span class="mi">4</span> <span class="o">-</span> <span class="mi">1</span><span class="p">):</span>
            <span class="n">j</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span>
            <span class="k">if</span> <span class="p">(</span><span class="n">one</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">!=</span> <span class="n">two</span><span class="p">[</span><span class="n">j</span><span class="p">])</span> <span class="ow">or</span> <span class="p">(</span><span class="n">one</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="n">two</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">])</span> <span class="ow">or</span> <span class="p">(</span><span class="n">one</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span> <span class="o">!=</span> <span class="n">two</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">2</span><span class="p">])</span> <span class="ow">or</span> <span class="p">(</span><span class="n">one</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">!=</span> <span class="n">two</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]):</span>
                <span class="n">diff_index</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">j</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">diff_index</span></div>


<div class="viewcode-block" id="pcie_fuzz.fuzz_pcie_device">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.fuzz_pcie_device">[docs]</a>
    <span class="k">def</span> <span class="nf">fuzz_pcie_device</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">f</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;[*] Discovering MMIO and I/O BARs of the device..&quot;</span><span class="p">)</span>
        <span class="n">device_bars</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">pci</span><span class="o">.</span><span class="n">get_device_bars</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">f</span><span class="p">,</span> <span class="n">bCalcSize</span><span class="o">=</span><span class="n">CALC_BAR_SIZE</span><span class="p">)</span>
        <span class="k">for</span> <span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">isMMIO</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="n">bar_off</span><span class="p">,</span> <span class="n">bar_reg</span><span class="p">,</span> <span class="n">size</span><span class="p">)</span> <span class="ow">in</span> <span class="n">device_bars</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">bar</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">_EXCLUDE_BAR</span><span class="p">:</span>
                <span class="c1"># Fuzzing MMIO registers of the PCIe device</span>
                <span class="k">if</span> <span class="n">isMMIO</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[*] + 0x</span><span class="si">{</span><span class="n">bar_off</span><span class="si">:</span><span class="s1">02X</span><span class="si">}</span><span class="s1"> (</span><span class="si">{</span><span class="n">bar_reg</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">): MMIO BAR at 0x</span><span class="si">{</span><span class="n">bar</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1"> (64-bit? </span><span class="si">{</span><span class="n">is64bit</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">) with size: 0x</span><span class="si">{</span><span class="n">size</span><span class="si">:</span><span class="s1">08X</span><span class="si">}</span><span class="s1">. Fuzzing..&#39;</span><span class="p">)</span>
                    <span class="k">if</span> <span class="n">ACTIVE_RANGE</span> <span class="ow">and</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="mh">0x1000</span><span class="p">):</span>
                        <span class="nb">list</span> <span class="o">=</span> <span class="p">[]</span>
                        <span class="nb">list</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">find_active_range</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">size</span><span class="p">)</span>
                        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">list</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
                            <span class="k">if</span> <span class="n">BIT_FLIP</span><span class="p">:</span>
                                <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_mmio_bar_in_active_range_bit_flip</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="nb">list</span><span class="p">)</span>
                            <span class="k">else</span><span class="p">:</span>
                                <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_mmio_bar_in_active_range</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="nb">list</span><span class="p">)</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="k">if</span> <span class="n">size</span> <span class="o">&gt;=</span> <span class="mh">0x2000000</span><span class="p">:</span>
                            <span class="n">size</span> <span class="o">=</span> <span class="mh">0x2000000</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_mmio_bar</span><span class="p">(</span><span class="n">bar</span><span class="p">,</span> <span class="n">is64bit</span><span class="p">,</span> <span class="n">size</span><span class="p">)</span>
                <span class="c1"># Fuzzing I/O registers of the PCIe device</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="k">if</span> <span class="n">IO_FUZZ</span><span class="p">:</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;[*] + 0x</span><span class="si">{bar_off:02X}</span><span class="s1">: I/O BAR at 0x</span><span class="si">{bar:08X}</span><span class="s1">. Fuzzing..&#39;</span><span class="p">)</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_io_bar</span><span class="p">(</span><span class="n">bar</span><span class="p">)</span></div>


<div class="viewcode-block" id="pcie_fuzz.run">
<a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.pcie_fuzz.html#chipsec.modules.tools.vmm.pcie_fuzz.pcie_fuzz.run">[docs]</a>
    <span class="k">def</span> <span class="nf">run</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">module_argv</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">start_test</span><span class="p">(</span><span class="s1">&#39;PCIe device fuzzer (pass-through devices)&#39;</span><span class="p">)</span>

        <span class="n">pcie_devices</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">module_argv</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">2</span><span class="p">:</span>
            <span class="n">_bus</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">module_argv</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
            <span class="n">_dev</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">module_argv</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
            <span class="n">_fun</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">module_argv</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mi">16</span><span class="p">)</span>
            <span class="n">pcie_devices</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">_bus</span><span class="p">,</span> <span class="n">_dev</span><span class="p">,</span> <span class="n">_fun</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;[*] Enumerating available PCIe devices..&#39;</span><span class="p">)</span>
            <span class="n">pcie_devices</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">pci</span><span class="o">.</span><span class="n">enumerate_devices</span><span class="p">()</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;[*] About to fuzz the following PCIe devices..&#39;</span><span class="p">)</span>
        <span class="n">print_pci_devices</span><span class="p">(</span><span class="n">pcie_devices</span><span class="p">)</span>

        <span class="k">for</span> <span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">f</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">)</span> <span class="ow">in</span> <span class="n">pcie_devices</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[+] Fuzzing device </span><span class="si">{</span><span class="n">b</span><span class="si">:</span><span class="s1">02X</span><span class="si">}</span><span class="s1">:</span><span class="si">{</span><span class="n">d</span><span class="si">:</span><span class="s1">02X</span><span class="si">}</span><span class="s1">.</span><span class="si">{</span><span class="n">f</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_pcie_device</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">f</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_information</span><span class="p">(</span><span class="s1">&#39;Module completed&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_warning</span><span class="p">(</span><span class="s1">&#39;System may be in an unknown state, further evaluation may be needed.&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">setStatusBit</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">status</span><span class="o">.</span><span class="n">VERIFY</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">res</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">rc_res</span><span class="o">.</span><span class="n">getReturnCode</span><span class="p">(</span><span class="n">ModuleResult</span><span class="o">.</span><span class="n">WARNING</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">res</span></div>
</div>

</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../../../index.html">
              <img class="logo" src="../../../../../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<h3><a href="../../../../../index.html">Table of Contents</a></h3>
<p class="caption" role="heading"><span class="caption-text">Start here</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../start/Contact.html">Contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../start/Download.html">Download CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Installation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../installation/InstallLinux.html">Linux Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../installation/InstallWinDAL.html">DAL Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../installation/InstallWindows.html">Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../installation/USBwithUEFIShell.html">Building a Bootable USB drive with UEFI Shell (x64)</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Using CHIPSEC</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../usage/Interpreting-Results.html">Interpreting results</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../usage/Running-Chipsec.html">Running CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Architecture and Modules</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Architecture-Overview.html">Architecture Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Configuration-Files.html">Configuration Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Developing.html">Writing Your Own Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/OS-Helpers-and-Drivers.html">OS Helpers and Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Platform-Detection.html">Methods for Platform Detection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Sample-Module-Code.html">Sample module code template</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../development/Vulnerabilities-and-CHIPSEC-Modules.html">CHIPSEC Modules</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Contribution Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html">Python Version</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#python-coding-style-guide">Python Coding Style Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#f-strings">f-Strings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#type-hints">Type Hints</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#underscores-in-numeric-literals">Underscores in Numeric Literals</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#walrus-operator">Walrus Operator (:=)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../contribution/code-style-python.html#deprecate-distutils-module-support">Deprecate distutils module support</a></li>
</ul>

<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.modules.tools.vmm.pcie_fuzz</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Dec 21, 2023.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 7.2.6.
    </div>
  </body>
</html>