* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 1 2022 18:01:21

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1162/1280
Used Logic Tile: 157/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 221
Fanout to Tile: 90


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   8 8 0 0 8 8 8 8 8 0 8 0   
15|   8 8 0 8 6 8 8 8 8 0 8 8   
14|   8 8 0 8 8 8 6 8 7 0 8 6   
13|   3 6 0 8 8 8 8 7 8 0 8 7   
12|   7 8 0 8 8 8 8 8 8 0 7 8   
11|   8 8 0 8 8 4 8 8 7 0 8 8   
10|   8 8 0 8 8 8 7 8 8 0 8 8   
 9|   8 8 0 8 8 8 8 8 6 0 8 8   
 8|   8 7 0 8 8 6 8 7 8 0 5 4   
 7|   8 8 0 8 7 8 7 5 8 0 8 2   
 6|   8 8 0 8 6 8 1 8 8 0 8 8   
 5|   8 8 0 4 8 4 8 8 6 0 8 8   
 4|   8 8 0 2 8 6 8 0 7 0 8 8   
 3|   8 8 0 8 8 7 8 8 8 0 8 8   
 2|   8 8 0 8 8 3 8 8 8 0 8 7   
 1|   8 8 0 8 8 7 8 8 4 0 8 2   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.40

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     9 13  0  0 16 19 17 15 18  0 17  0    
15|    16 20  0 10 12 17 18 15 17  0 15 17    
14|    17 22  0 21 18 19 13 16 16  0 18 13    
13|     3 16  0 17 15 14 14 16 21  0 13 12    
12|    12 16  0 14 20 17 16 13 20  0 10 16    
11|    12 13  0 16 18  5 16 24 13  0 18 17    
10|    19 17  0 11 14 13 10 24 16  0 16 17    
 9|    17 14  0 15 16  9 16  9  6  0 16 16    
 8|    10 12  0  9 17 19 18 10 18  0 12  4    
 7|    16 18  0 11 13 12 11  6 16  0 14  6    
 6|    15 17  0 11 14  8  2 18 16  0 10 17    
 5|    15 13  0  4 15 16 16 15 17  0  9 17    
 4|    17 12  0  2 16 15 17  0 10  0 15 10    
 3|    16 12  0 12 16 18 13 17 14  0 18 14    
 2|    14 19  0 17 16  4 14 16 12  0 17 15    
 1|    13 13  0 11 13 12 13 13  4  0 12  5    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.18

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    16 19  0  0 26 26 32 32 26  0 30  0    
15|    22 27  0 16 24 25 32 29 31  0 29 27    
14|    23 27  0 29 28 32 20 24 16  0 28 21    
13|     3 20  0 28 27 28 24 24 24  0 21 16    
12|    19 26  0 24 29 28 20 15 23  0 11 20    
11|    22 22  0 24 31  6 20 24 18  0 20 20    
10|    25 29  0 28 29 20 12 24 20  0 20 20    
 9|    23 23  0 21 22 16 20 10  6  0 20 20    
 8|    19 18  0 16 23 19 21 14 21  0 15  4    
 7|    26 21  0 28 18 26 20  6 20  0 24  6    
 6|    26 21  0 22 18  8  2 21 20  0 19 19    
 5|    27 30  0  4 18 16 22 29 19  0 20 18    
 4|    21 29  0  2 16 20 25  0 19  0 23 19    
 3|    18 20  0 25 16 24 18 18 24  0 22 24    
 2|    30 30  0 25 16  5 25 19 18  0 19 26    
 1|    19 22  0 24 26 21 19 19  4  0 29  5    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 20.96

***** Run Time Info *****
Run Time:  1
