../../run-sniper -v -n 1 -c donuts-test --roi -- ./fft -p 1
[SNIPER] Running ['/home/kleber.kruger/donuts/sniper/record-trace', '-o', '/tmp/tmpT6UdBR/run_benchmarks', '-v', '--roi', '-e', '1', '-s', '0', '-r', '1', '--follow', '--routine-tracing', '--', './fft', '-p', '1']
[SNIPER] Start
[SNIPER] Running ['bash', '-c', '/home/kleber.kruger/donuts/sniper/lib/sniper -c /home/kleber.kruger/donuts/sniper/config/base.cfg --general/total_cores=1 --general/output_dir=/home/kleber.kruger/donuts/sniper/test/fft --config=/home/kleber.kruger/donuts/sniper/config/paper-base.cfg --config=/home/kleber.kruger/donuts/sniper/config/paper-picl.cfg --config=/home/kleber.kruger/donuts/sniper/config/donuts.cfg --config=/home/kleber.kruger/donuts/sniper/config/donuts-test.cfg -g --general/magic=true -g --traceinput/stop_with_first_app=true -g --traceinput/restart_apps=false -g --traceinput/stop_with_first_app=false -g --traceinput/enabled=true -g --traceinput/emulate_syscalls=true -g --traceinput/num_apps=1 -g --traceinput/trace_prefix=/tmp/tmpT6UdBR/run_benchmarks']
[RECORD-TRACE] Using the Pin frontend (sift/recorder)
[SIFT_RECORDER] Running /home/kleber.kruger/donuts/sniper/pin_kit/pin -mt -injection child -xyzzy -ifeellucky -follow_execv 1  -t /home/kleber.kruger/donuts/sniper/sift/recorder/obj-intel64/sift_recorder -verbose 1 -debug 0 -roi 1 -roi-mpi 0 -f 0 -d 0 -b 0 -o /tmp/tmpT6UdBR/run_benchmarks -e 1 -s 0 -r 1 -pa 0 -rtntrace 1 -stop 0    -- ./fft -p 1
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using SIFT/trace-driven frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 45) = 170
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 45) = 170
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 45) = 170
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 45) = 170
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 45) = 170
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
flushWriteBuffer | now: 122591
flushWriteBuffer | empty!
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 45) = 170
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
LOAD | (1) latency: (125 + 0) = 125
ENDING EPOCH [1]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (76.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
   1 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] 
   2 [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] 
   3 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   4 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   5 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   6 [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] [  0] 
   7 [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] [  0] 
   8 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   9 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
  10 [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] [  0] 
  11 [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] [  0] 
  12 [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  13 [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  14 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  15 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
============================================================
scanning set 1: 100.0%
scanning set 0: 87.5%
scanning set 2: 87.5%
scanning set 14: 87.5%
scanning set 15: 87.5%
scanning set 3: 75.0%
scanning set 4: 75.0%
scanning set 5: 75.0%
scanning set 8: 75.0%
scanning set 9: 75.0%
scanning set 12: 75.0%
scanning set 13: 75.0%
scanning set 6: 62.5%
scanning set 7: 62.5%
scanning set 10: 62.5%
scanning set 11: 62.5%
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
EPOCH [1] PERSISTED.
STARTING [2]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
   1 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] 
   2 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] 
   3 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   4 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   5 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   6 [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] [  0] 
   7 [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] [  0] 
   8 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   9 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
  10 [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] [  0] 
  11 [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] [  0] 
  12 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  13 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  14 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  15 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
============================================================
STORE | (2) latency = 370
STORE | (2) latency = 375
STORE | (2) latency = 380
STORE | (2) latency = 385
STORE | (2) latency = 390
STORE | (2) latency = 395
STORE | (2) latency = 400
STORE | (2) latency = 405
STORE | (2) latency = 410
STORE | (2) latency = 415
STORE | (2) latency = 420
STORE | (2) latency = 425
STORE | (2) latency = 430
STORE | (2) latency = 435
STORE | (2) latency = 440
STORE | (2) latency = 445
STORE | (2) latency = 450
STORE | (2) latency = 455
STORE | (2) latency = 460
STORE | (2) latency = 465
STORE | (2) latency = 470
STORE | (2) latency = 475
STORE | (2) latency = 480
STORE | (2) latency = 485
STORE | (2) latency = 490
STORE | (2) latency = 495
STORE | (2) latency = 500
STORE | (2) latency = 505
STORE | (2) latency = 510
STORE | (2) latency = 515
STORE | (2) latency = 520
STORE | (2) latency = 525
STORE | (2) latency = 530
STORE | (2) latency = 535
STORE | (2) latency = 540
STORE | (2) latency = 545
STORE | (2) latency = 550
STORE | (2) latency = 555
STORE | (2) latency = 560
STORE | (2) latency = 565
STORE | (2) latency = 570
STORE | (2) latency = 575
STORE | (2) latency = 580
STORE | (2) latency = 585
STORE | (2) latency = 590
STORE | (2) latency = 595
STORE | (2) latency = 600
STORE | (2) latency = 605
STORE | (2) latency = 610
STORE | (2) latency = 615
STORE | (2) latency = 620
STORE | (2) latency = 625
STORE | (2) latency = 630
STORE | (2) latency = 635
STORE | (2) latency = 640
STORE | (2) latency = 645
STORE | (2) latency = 650
STORE | (2) latency = 655
STORE | (2) latency = 660
STORE | (2) latency = 665
STORE | (2) latency = 670
STORE | (2) latency = 675
STORE | (2) latency = 680
STORE | (2) latency = 685
STORE | (2) latency = 690
STORE | (2) latency = 695
STORE | (2) latency = 700
STORE | (2) latency = 705
STORE | (2) latency = 710
STORE | (2) latency = 715
STORE | (2) latency = 720
STORE | (2) latency = 725
STORE | (2) latency = 730
STORE | (2) latency = 735
STORE | (2) latency = 740
STORE | (2) latency = 745
STORE | (2) latency = 750
STORE | (2) latency = 755
STORE | (2) latency = 760
STORE | (2) latency = 765
STORE | (2) latency = 770
STORE | (2) latency = 775
STORE | (2) latency = 780
STORE | (2) latency = 785
STORE | (2) latency = 790
STORE | (2) latency = 795
STORE | (2) latency = 800
STORE | (2) latency = 805
STORE | (2) latency = 810
STORE | (2) latency = 815
STORE | (2) latency = 820
STORE | (2) latency = 825
STORE | (2) latency = 830
STORE | (2) latency = 835
STORE | (2) latency = 840
STORE | (2) latency = 845
STORE | (2) latency = 850
STORE | (2) latency = 855
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 45) = 170
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 45) = 170
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 45) = 170
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
LOAD | (2) latency: (125 + 0) = 125
ENDING EPOCH [2]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (27.34%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 2] [S 0] [M 2] [S 0] [S 1] [S 1] [S 1] [M 2] 
   1 [M 2] [M 2] [S 0] [M 2] [M 2] [S 1] [S 1] [S 1] 
   2 [S 0] [M 2] [M 2] [S 0] [S 0] [S 0] [M 2] [M 2] 
   3 [M 2] [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] 
   4 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] 
   5 [M 2] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] [M 2] 
   6 [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] [M 2] 
   7 [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] [M 2] 
   8 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] [  0] 
   9 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] [S 0] 
  10 [S 0] [S 1] [S 1] [S 1] [S 1] [M 2] [S 0] [M 2] 
  11 [S 0] [M 2] [S 0] [S 1] [S 1] [M 2] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 2] [S 1] [S 1] [S 1] [M 2] 
  13 [S 0] [S 0] [M 2] [S 1] [S 1] [S 1] [S 1] [M 2] 
  14 [S 0] [S 0] [M 2] [S 1] [S 1] [S 1] [S 1] [S 0] 
  15 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 3: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 8: 12.5%
scanning set 9: 12.5%
scanning set 14: 12.5%
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
EPOCH [2] PERSISTED.
STARTING [3]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 2] [S 0] [S 2] [S 0] [S 1] [S 1] [S 1] [S 2] 
   1 [S 2] [S 2] [S 0] [S 2] [S 2] [S 1] [S 1] [S 1] 
   2 [S 0] [S 2] [S 2] [S 0] [S 0] [S 0] [S 2] [S 2] 
   3 [S 2] [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] 
   4 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] 
   5 [S 2] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] [S 2] 
   6 [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] [S 2] 
   7 [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] [S 2] 
   8 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] [  0] 
   9 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] [S 0] 
  10 [S 0] [S 1] [S 1] [S 1] [S 1] [S 2] [S 0] [S 2] 
  11 [S 0] [S 2] [S 0] [S 1] [S 1] [S 2] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 2] [S 1] [S 1] [S 1] [S 2] 
  13 [S 0] [S 0] [S 2] [S 1] [S 1] [S 1] [S 1] [S 2] 
  14 [S 0] [S 0] [S 2] [S 1] [S 1] [S 1] [S 1] [S 0] 
  15 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] 
============================================================
STORE | (3) latency = 370
STORE | (3) latency = 375
STORE | (3) latency = 380
STORE | (3) latency = 385
STORE | (3) latency = 390
STORE | (3) latency = 395
STORE | (3) latency = 400
STORE | (3) latency = 405
STORE | (3) latency = 410
STORE | (3) latency = 415
STORE | (3) latency = 420
STORE | (3) latency = 425
STORE | (3) latency = 430
STORE | (3) latency = 435
STORE | (3) latency = 440
STORE | (3) latency = 445
STORE | (3) latency = 450
STORE | (3) latency = 455
STORE | (3) latency = 460
STORE | (3) latency = 465
STORE | (3) latency = 470
STORE | (3) latency = 475
STORE | (3) latency = 480
STORE | (3) latency = 485
STORE | (3) latency = 490
STORE | (3) latency = 495
STORE | (3) latency = 500
STORE | (3) latency = 505
STORE | (3) latency = 510
STORE | (3) latency = 515
STORE | (3) latency = 520
STORE | (3) latency = 525
STORE | (3) latency = 530
STORE | (3) latency = 535
STORE | (3) latency = 540
LOAD | (3) latency: (154 + 0) = 154
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 45) = 170
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 45) = 170
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 45) = 170
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 45) = 170
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 45) = 170
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
LOAD | (3) latency: (125 + 0) = 125
ENDING EPOCH [3]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (33.59%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 2] [S 0] [M 3] [M 3] [S 0] [M 3] 
   1 [M 3] [M 3] [S 0] [S 0] [M 3] [M 3] [S 0] [S 0] 
   2 [S 0] [M 3] [S 0] [M 3] [M 3] [S 0] [S 0] [S 0] 
   3 [S 2] [S 0] [M 3] [S 0] [S 0] [M 3] [S 2] [S 2] 
   4 [S 0] [M 3] [S 0] [M 3] [M 3] [S 0] [S 2] [S 2] 
   5 [S 2] [M 3] [S 0] [M 3] [S 0] [M 3] [S 0] [S 2] 
   6 [M 3] [S 0] [S 0] [S 0] [M 3] [S 2] [S 2] [S 2] 
   7 [M 3] [S 0] [S 0] [M 3] [S 1] [S 2] [S 2] [S 2] 
   8 [S 0] [M 3] [S 0] [S 0] [M 3] [S 1] [S 2] [M 3] 
   9 [M 3] [S 0] [S 0] [M 3] [S 0] [M 3] [S 2] [S 0] 
  10 [S 0] [S 0] [M 3] [S 0] [M 3] [S 0] [S 0] [S 2] 
  11 [S 0] [S 2] [S 0] [S 0] [M 3] [S 0] [M 3] [S 0] 
  12 [S 0] [S 0] [M 3] [S 2] [S 0] [S 0] [M 3] [S 0] 
  13 [S 0] [S 0] [S 2] [S 0] [S 0] [M 3] [M 3] [S 0] 
  14 [S 0] [M 3] [S 2] [S 0] [M 3] [M 3] [S 0] [S 0] 
  15 [M 3] [S 0] [M 3] [M 3] [M 3] [S 1] [S 1] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 15: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 14: 37.5%
scanning set 3: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
EPOCH [3] PERSISTED.
STARTING [4]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 2] [S 0] [S 3] [S 3] [S 0] [S 3] 
   1 [S 3] [S 3] [S 0] [S 0] [S 3] [S 3] [S 0] [S 0] 
   2 [S 0] [S 3] [S 0] [S 3] [S 3] [S 0] [S 0] [S 0] 
   3 [S 2] [S 0] [S 3] [S 0] [S 0] [S 3] [S 2] [S 2] 
   4 [S 0] [S 3] [S 0] [S 3] [S 3] [S 0] [S 2] [S 2] 
   5 [S 2] [S 3] [S 0] [S 3] [S 0] [S 3] [S 0] [S 2] 
   6 [S 3] [S 0] [S 0] [S 0] [S 3] [S 2] [S 2] [S 2] 
   7 [S 3] [S 0] [S 0] [S 3] [S 1] [S 2] [S 2] [S 2] 
   8 [S 0] [S 3] [S 0] [S 0] [S 3] [S 1] [S 2] [S 3] 
   9 [S 3] [S 0] [S 0] [S 3] [S 0] [S 3] [S 2] [S 0] 
  10 [S 0] [S 0] [S 3] [S 0] [S 3] [S 0] [S 0] [S 2] 
  11 [S 0] [S 2] [S 0] [S 0] [S 3] [S 0] [S 3] [S 0] 
  12 [S 0] [S 0] [S 3] [S 2] [S 0] [S 0] [S 3] [S 0] 
  13 [S 0] [S 0] [S 2] [S 0] [S 0] [S 3] [S 3] [S 0] 
  14 [S 0] [S 3] [S 2] [S 0] [S 3] [S 3] [S 0] [S 0] 
  15 [S 3] [S 0] [S 3] [S 3] [S 3] [S 1] [S 1] [S 0] 
============================================================
STORE | (4) latency = 370
STORE | (4) latency = 375
STORE | (4) latency = 380
STORE | (4) latency = 385
STORE | (4) latency = 390
STORE | (4) latency = 395
STORE | (4) latency = 400
STORE | (4) latency = 405
STORE | (4) latency = 410
STORE | (4) latency = 415
STORE | (4) latency = 420
STORE | (4) latency = 425
STORE | (4) latency = 430
STORE | (4) latency = 435
STORE | (4) latency = 440
STORE | (4) latency = 445
STORE | (4) latency = 450
STORE | (4) latency = 455
STORE | (4) latency = 460
STORE | (4) latency = 465
STORE | (4) latency = 470
STORE | (4) latency = 475
STORE | (4) latency = 480
STORE | (4) latency = 485
STORE | (4) latency = 490
STORE | (4) latency = 495
STORE | (4) latency = 500
STORE | (4) latency = 505
STORE | (4) latency = 510
STORE | (4) latency = 515
STORE | (4) latency = 520
STORE | (4) latency = 525
STORE | (4) latency = 530
STORE | (4) latency = 535
STORE | (4) latency = 540
STORE | (4) latency = 545
STORE | (4) latency = 550
STORE | (4) latency = 555
STORE | (4) latency = 560
STORE | (4) latency = 565
STORE | (4) latency = 570
STORE | (4) latency = 575
STORE | (4) latency = 580
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 45) = 170
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 45) = 170
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 45) = 170
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
LOAD | (4) latency: (125 + 0) = 125
ENDING EPOCH [4]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (31.25%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 4] [S 0] [M 4] [M 4] [S 0] [S 3] 
   1 [M 4] [M 4] [S 0] [S 0] [M 4] [M 4] [S 0] [S 0] 
   2 [S 0] [M 4] [S 0] [M 4] [M 4] [S 0] [S 0] [S 0] 
   3 [S 2] [S 0] [S 3] [S 0] [S 0] [S 3] [M 4] [M 4] 
   4 [S 0] [S 3] [S 0] [S 3] [S 3] [S 0] [M 4] [M 4] 
   5 [M 4] [S 3] [S 0] [S 3] [S 0] [S 3] [M 4] [S 0] 
   6 [S 3] [S 0] [S 0] [S 0] [S 3] [M 4] [M 4] [M 4] 
   7 [S 3] [S 0] [S 0] [S 3] [M 4] [S 0] [M 4] [M 4] 
   8 [S 0] [S 3] [S 0] [S 0] [S 3] [M 4] [M 4] [S 3] 
   9 [S 3] [S 0] [S 0] [S 3] [S 0] [S 3] [M 4] [M 4] 
  10 [M 4] [S 0] [S 0] [S 0] [M 4] [S 0] [S 0] [M 4] 
  11 [M 4] [S 0] [M 4] [S 0] [S 0] [S 0] [M 4] [S 0] 
  12 [S 0] [S 0] [S 0] [M 4] [S 0] [S 0] [S 0] [M 4] 
  13 [S 0] [S 0] [M 4] [M 4] [S 0] [S 3] [S 3] [S 0] 
  14 [S 0] [S 3] [S 0] [S 0] [M 4] [M 4] [S 0] [S 0] 
  15 [S 3] [S 0] [S 3] [S 3] [S 3] [S 0] [M 4] [M 4] 
============================================================
scanning set 1: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 3: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
EPOCH [4] PERSISTED.
STARTING [5]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 4] [S 0] [S 4] [S 4] [S 0] [S 3] 
   1 [S 4] [S 4] [S 0] [S 0] [S 4] [S 4] [S 0] [S 0] 
   2 [S 0] [S 4] [S 0] [S 4] [S 4] [S 0] [S 0] [S 0] 
   3 [S 2] [S 0] [S 3] [S 0] [S 0] [S 3] [S 4] [S 4] 
   4 [S 0] [S 3] [S 0] [S 3] [S 3] [S 0] [S 4] [S 4] 
   5 [S 4] [S 3] [S 0] [S 3] [S 0] [S 3] [S 4] [S 0] 
   6 [S 3] [S 0] [S 0] [S 0] [S 3] [S 4] [S 4] [S 4] 
   7 [S 3] [S 0] [S 0] [S 3] [S 4] [S 0] [S 4] [S 4] 
   8 [S 0] [S 3] [S 0] [S 0] [S 3] [S 4] [S 4] [S 3] 
   9 [S 3] [S 0] [S 0] [S 3] [S 0] [S 3] [S 4] [S 4] 
  10 [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] [S 0] [S 4] 
  11 [S 4] [S 0] [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] 
  12 [S 0] [S 0] [S 0] [S 4] [S 0] [S 0] [S 0] [S 4] 
  13 [S 0] [S 0] [S 4] [S 4] [S 0] [S 3] [S 3] [S 0] 
  14 [S 0] [S 3] [S 0] [S 0] [S 4] [S 4] [S 0] [S 0] 
  15 [S 3] [S 0] [S 3] [S 3] [S 3] [S 0] [S 4] [S 4] 
============================================================
STORE | (5) latency = 370
STORE | (5) latency = 375
STORE | (5) latency = 380
STORE | (5) latency = 385
STORE | (5) latency = 390
STORE | (5) latency = 395
STORE | (5) latency = 400
STORE | (5) latency = 405
STORE | (5) latency = 410
STORE | (5) latency = 415
STORE | (5) latency = 420
STORE | (5) latency = 425
STORE | (5) latency = 430
STORE | (5) latency = 435
STORE | (5) latency = 440
STORE | (5) latency = 445
STORE | (5) latency = 450
STORE | (5) latency = 455
STORE | (5) latency = 460
STORE | (5) latency = 465
STORE | (5) latency = 470
STORE | (5) latency = 475
STORE | (5) latency = 480
STORE | (5) latency = 485
STORE | (5) latency = 490
STORE | (5) latency = 495
STORE | (5) latency = 500
STORE | (5) latency = 505
STORE | (5) latency = 510
STORE | (5) latency = 515
STORE | (5) latency = 520
STORE | (5) latency = 525
STORE | (5) latency = 530
STORE | (5) latency = 535
STORE | (5) latency = 540
STORE | (5) latency = 545
STORE | (5) latency = 550
STORE | (5) latency = 555
STORE | (5) latency = 560
STORE | (5) latency = 565
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 45) = 170
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 45) = 170
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
LOAD | (5) latency: (125 + 0) = 125
ENDING EPOCH [5]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (23.44%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 4] [S 0] [S 4] [S 4] [S 0] [M 5] 
   1 [S 4] [M 5] [S 0] [S 0] [M 5] [M 5] [S 0] [S 0] 
   2 [S 0] [M 5] [S 0] [M 5] [M 5] [S 0] [S 0] [M 5] 
   3 [M 5] [S 0] [M 5] [S 0] [S 0] [S 3] [S 4] [S 4] 
   4 [M 5] [S 0] [M 5] [S 0] [S 3] [S 0] [S 4] [S 4] 
   5 [S 4] [M 5] [S 0] [M 5] [S 0] [S 3] [S 4] [S 0] 
   6 [M 5] [S 0] [S 0] [S 0] [S 3] [S 4] [S 4] [S 4] 
   7 [M 5] [S 0] [S 0] [S 3] [S 4] [S 0] [S 4] [S 4] 
   8 [S 0] [M 5] [S 0] [S 0] [S 3] [S 4] [S 4] [M 5] 
   9 [M 5] [S 0] [S 0] [M 5] [S 0] [S 3] [S 4] [S 4] 
  10 [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] [S 0] [M 5] 
  11 [M 5] [S 0] [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] 
  12 [S 0] [S 0] [S 0] [M 5] [S 0] [S 0] [S 0] [M 5] 
  13 [S 0] [S 0] [M 5] [S 4] [M 5] [S 0] [S 0] [S 0] 
  14 [S 0] [M 5] [S 0] [S 0] [S 4] [S 4] [M 5] [S 0] 
  15 [S 0] [S 0] [M 5] [M 5] [S 3] [S 0] [S 4] [S 4] 
============================================================
scanning set 2: 50.0%
scanning set 1: 37.5%
scanning set 3: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
scanning set 0: 12.5%
scanning set 6: 12.5%
scanning set 7: 12.5%
scanning set 10: 12.5%
scanning set 11: 12.5%
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
EPOCH [5] PERSISTED.
STARTING [6]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 4] [S 0] [S 4] [S 4] [S 0] [S 5] 
   1 [S 4] [S 5] [S 0] [S 0] [S 5] [S 5] [S 0] [S 0] 
   2 [S 0] [S 5] [S 0] [S 5] [S 5] [S 0] [S 0] [S 5] 
   3 [S 5] [S 0] [S 5] [S 0] [S 0] [S 3] [S 4] [S 4] 
   4 [S 5] [S 0] [S 5] [S 0] [S 3] [S 0] [S 4] [S 4] 
   5 [S 4] [S 5] [S 0] [S 5] [S 0] [S 3] [S 4] [S 0] 
   6 [S 5] [S 0] [S 0] [S 0] [S 3] [S 4] [S 4] [S 4] 
   7 [S 5] [S 0] [S 0] [S 3] [S 4] [S 0] [S 4] [S 4] 
   8 [S 0] [S 5] [S 0] [S 0] [S 3] [S 4] [S 4] [S 5] 
   9 [S 5] [S 0] [S 0] [S 5] [S 0] [S 3] [S 4] [S 4] 
  10 [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] [S 0] [S 5] 
  11 [S 5] [S 0] [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] 
  12 [S 0] [S 0] [S 0] [S 5] [S 0] [S 0] [S 0] [S 5] 
  13 [S 0] [S 0] [S 5] [S 4] [S 5] [S 0] [S 0] [S 0] 
  14 [S 0] [S 5] [S 0] [S 0] [S 4] [S 4] [S 5] [S 0] 
  15 [S 0] [S 0] [S 5] [S 5] [S 3] [S 0] [S 4] [S 4] 
============================================================
STORE | (6) latency = 370
STORE | (6) latency = 375
STORE | (6) latency = 380
STORE | (6) latency = 385
STORE | (6) latency = 390
STORE | (6) latency = 395
STORE | (6) latency = 400
STORE | (6) latency = 405
STORE | (6) latency = 410
STORE | (6) latency = 415
STORE | (6) latency = 420
STORE | (6) latency = 425
STORE | (6) latency = 430
STORE | (6) latency = 435
STORE | (6) latency = 440
STORE | (6) latency = 445
STORE | (6) latency = 450
STORE | (6) latency = 455
STORE | (6) latency = 460
STORE | (6) latency = 465
STORE | (6) latency = 470
STORE | (6) latency = 475
STORE | (6) latency = 480
STORE | (6) latency = 485
STORE | (6) latency = 490
STORE | (6) latency = 495
STORE | (6) latency = 500
STORE | (6) latency = 505
STORE | (6) latency = 510
STORE | (6) latency = 515
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 45) = 170
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 45) = 170
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 45) = 170
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 45) = 170
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
LOAD | (6) latency: (125 + 0) = 125
ENDING EPOCH [6]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 6] [S 0] [M 6] [M 6] [S 0] [S 5] 
   1 [M 6] [M 6] [S 0] [S 0] [M 6] [M 6] [S 0] [S 0] 
   2 [S 0] [M 6] [M 6] [M 6] [S 0] [S 0] [S 0] [M 6] 
   3 [S 5] [S 0] [S 5] [M 6] [S 0] [M 6] [S 0] [M 6] 
   4 [S 5] [S 0] [S 5] [S 0] [M 6] [S 0] [M 6] [M 6] 
   5 [M 6] [S 5] [S 0] [S 5] [M 6] [S 0] [M 6] [S 0] 
   6 [S 5] [S 0] [S 0] [M 6] [M 6] [M 6] [S 0] [S 4] 
   7 [S 5] [S 0] [S 0] [M 6] [M 6] [M 6] [S 4] [S 4] 
   8 [S 0] [S 5] [M 6] [M 6] [S 0] [M 6] [S 0] [S 5] 
   9 [S 5] [S 0] [M 6] [S 5] [S 0] [M 6] [M 6] [S 4] 
  10 [M 6] [S 0] [M 6] [S 0] [M 6] [S 0] [S 0] [M 6] 
  11 [M 6] [M 6] [S 0] [S 0] [M 6] [S 0] [M 6] [S 0] 
  12 [S 0] [S 0] [M 6] [M 6] [S 0] [S 0] [S 0] [S 5] 
  13 [S 0] [S 0] [S 5] [M 6] [M 6] [S 0] [S 0] [S 0] 
  14 [S 0] [M 6] [S 0] [M 6] [S 0] [S 0] [S 5] [S 0] 
  15 [S 0] [S 0] [S 5] [S 5] [M 6] [S 0] [M 6] [S 4] 
============================================================
scanning set 1: 50.0%
scanning set 2: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 0: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
EPOCH [6] PERSISTED.
STARTING [7]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 6] [S 0] [S 6] [S 6] [S 0] [S 5] 
   1 [S 6] [S 6] [S 0] [S 0] [S 6] [S 6] [S 0] [S 0] 
   2 [S 0] [S 6] [S 6] [S 6] [S 0] [S 0] [S 0] [S 6] 
   3 [S 5] [S 0] [S 5] [S 6] [S 0] [S 6] [S 0] [S 6] 
   4 [S 5] [S 0] [S 5] [S 0] [S 6] [S 0] [S 6] [S 6] 
   5 [S 6] [S 5] [S 0] [S 5] [S 6] [S 0] [S 6] [S 0] 
   6 [S 5] [S 0] [S 0] [S 6] [S 6] [S 6] [S 0] [S 4] 
   7 [S 5] [S 0] [S 0] [S 6] [S 6] [S 6] [S 4] [S 4] 
   8 [S 0] [S 5] [S 6] [S 6] [S 0] [S 6] [S 0] [S 5] 
   9 [S 5] [S 0] [S 6] [S 5] [S 0] [S 6] [S 6] [S 4] 
  10 [S 6] [S 0] [S 6] [S 0] [S 6] [S 0] [S 0] [S 6] 
  11 [S 6] [S 6] [S 0] [S 0] [S 6] [S 0] [S 6] [S 0] 
  12 [S 0] [S 0] [S 6] [S 6] [S 0] [S 0] [S 0] [S 5] 
  13 [S 0] [S 0] [S 5] [S 6] [S 6] [S 0] [S 0] [S 0] 
  14 [S 0] [S 6] [S 0] [S 6] [S 0] [S 0] [S 5] [S 0] 
  15 [S 0] [S 0] [S 5] [S 5] [S 6] [S 0] [S 6] [S 4] 
============================================================
STORE | (7) latency = 370
STORE | (7) latency = 375
STORE | (7) latency = 380
STORE | (7) latency = 385
STORE | (7) latency = 390
STORE | (7) latency = 395
STORE | (7) latency = 400
STORE | (7) latency = 405
STORE | (7) latency = 410
STORE | (7) latency = 415
STORE | (7) latency = 420
STORE | (7) latency = 425
STORE | (7) latency = 430
STORE | (7) latency = 435
STORE | (7) latency = 440
STORE | (7) latency = 445
STORE | (7) latency = 450
STORE | (7) latency = 455
STORE | (7) latency = 460
STORE | (7) latency = 465
STORE | (7) latency = 470
STORE | (7) latency = 475
STORE | (7) latency = 480
STORE | (7) latency = 485
STORE | (7) latency = 490
STORE | (7) latency = 495
STORE | (7) latency = 500
STORE | (7) latency = 505
STORE | (7) latency = 510
STORE | (7) latency = 515
STORE | (7) latency = 520
STORE | (7) latency = 525
STORE | (7) latency = 530
STORE | (7) latency = 535
STORE | (7) latency = 540
STORE | (7) latency = 545
STORE | (7) latency = 550
STORE | (7) latency = 555
STORE | (7) latency = 560
STORE | (7) latency = 565
STORE | (7) latency = 570
STORE | (7) latency = 575
STORE | (7) latency = 580
STORE | (7) latency = 585
STORE | (7) latency = 590
STORE | (7) latency = 595
STORE | (7) latency = 600
STORE | (7) latency = 605
LOAD | (7) latency: (138 + 0) = 138
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 45) = 170
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 45) = 170
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 0) = 125
LOAD | (7) latency: (125 + 45) = 170
ENDING EPOCH [7]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (27.34%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 7] [S 0] [S 6] [S 6] [S 0] [M 7] 
   1 [M 7] [M 7] [S 0] [S 0] [M 7] [S 6] [S 0] [S 0] 
   2 [S 0] [M 7] [M 7] [M 7] [S 0] [S 0] [M 7] [S 0] 
   3 [M 7] [S 0] [S 0] [M 7] [M 7] [S 6] [S 0] [S 6] 
   4 [M 7] [S 0] [S 5] [S 0] [S 6] [S 0] [S 6] [S 6] 
   5 [S 6] [M 7] [S 0] [S 5] [S 6] [S 0] [S 6] [S 0] 
   6 [M 7] [S 0] [S 0] [S 6] [S 6] [S 6] [S 0] [M 7] 
   7 [M 7] [S 0] [S 0] [S 6] [S 6] [S 6] [M 7] [S 0] 
   8 [M 7] [S 0] [S 6] [S 6] [S 0] [S 6] [S 0] [M 7] 
   9 [M 7] [S 0] [S 6] [S 0] [M 7] [S 0] [S 6] [S 0] 
  10 [S 0] [S 0] [S 6] [S 0] [M 7] [S 0] [S 0] [S 6] 
  11 [M 7] [S 0] [M 7] [S 0] [S 6] [S 0] [S 6] [S 0] 
  12 [S 0] [S 0] [M 7] [M 7] [S 0] [S 0] [S 0] [M 7] 
  13 [S 0] [S 0] [M 7] [M 7] [M 7] [S 0] [S 0] [S 0] 
  14 [S 0] [S 6] [S 0] [S 0] [M 7] [S 0] [M 7] [S 0] 
  15 [S 0] [S 0] [M 7] [S 0] [S 6] [S 0] [S 6] [M 7] 
============================================================
scanning set 2: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
scanning set 4: 12.5%
scanning set 5: 12.5%
scanning set 10: 12.5%
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
EPOCH [7] PERSISTED.
STARTING [8]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 7] [S 0] [S 6] [S 6] [S 0] [S 7] 
   1 [S 7] [S 7] [S 0] [S 0] [S 7] [S 6] [S 0] [S 0] 
   2 [S 0] [S 7] [S 7] [S 7] [S 0] [S 0] [S 7] [S 0] 
   3 [S 7] [S 0] [S 0] [S 7] [S 7] [S 6] [S 0] [S 6] 
   4 [S 7] [S 0] [S 5] [S 0] [S 6] [S 0] [S 6] [S 6] 
   5 [S 6] [S 7] [S 0] [S 5] [S 6] [S 0] [S 6] [S 0] 
   6 [S 7] [S 0] [S 0] [S 6] [S 6] [S 6] [S 0] [S 7] 
   7 [S 7] [S 0] [S 0] [S 6] [S 6] [S 6] [S 7] [S 0] 
   8 [S 7] [S 0] [S 6] [S 6] [S 0] [S 6] [S 0] [S 7] 
   9 [S 7] [S 0] [S 6] [S 0] [S 7] [S 0] [S 6] [S 0] 
  10 [S 0] [S 0] [S 6] [S 0] [S 7] [S 0] [S 0] [S 6] 
  11 [S 7] [S 0] [S 7] [S 0] [S 6] [S 0] [S 6] [S 0] 
  12 [S 0] [S 0] [S 7] [S 7] [S 0] [S 0] [S 0] [S 7] 
  13 [S 0] [S 0] [S 7] [S 7] [S 7] [S 0] [S 0] [S 0] 
  14 [S 0] [S 6] [S 0] [S 0] [S 7] [S 0] [S 7] [S 0] 
  15 [S 0] [S 0] [S 7] [S 0] [S 6] [S 0] [S 6] [S 7] 
============================================================
STORE | (8) latency = 370
STORE | (8) latency = 375
STORE | (8) latency = 380
STORE | (8) latency = 385
STORE | (8) latency = 390
STORE | (8) latency = 395
STORE | (8) latency = 400
STORE | (8) latency = 405
STORE | (8) latency = 410
STORE | (8) latency = 415
STORE | (8) latency = 420
STORE | (8) latency = 425
STORE | (8) latency = 430
STORE | (8) latency = 435
STORE | (8) latency = 440
STORE | (8) latency = 445
STORE | (8) latency = 450
STORE | (8) latency = 455
STORE | (8) latency = 460
STORE | (8) latency = 465
STORE | (8) latency = 470
STORE | (8) latency = 475
STORE | (8) latency = 480
STORE | (8) latency = 485
STORE | (8) latency = 490
STORE | (8) latency = 495
STORE | (8) latency = 500
STORE | (8) latency = 505
STORE | (8) latency = 510
STORE | (8) latency = 515
STORE | (8) latency = 520
STORE | (8) latency = 525
STORE | (8) latency = 530
STORE | (8) latency = 535
STORE | (8) latency = 540
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 45) = 170
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
flushWriteBuffer | now: 309304
flushWriteBuffer | empty!
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 45) = 170
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 45) = 170
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
LOAD | (8) latency: (125 + 0) = 125
ENDING EPOCH [8]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 7] [S 0] [M 8] [M 8] [S 0] [S 7] 
   1 [S 7] [M 8] [S 0] [M 8] [S 0] [M 8] [S 0] [S 0] 
   2 [S 0] [M 8] [M 8] [S 0] [S 0] [S 0] [M 8] [S 0] 
   3 [S 7] [M 8] [S 0] [M 8] [S 7] [M 8] [S 0] [S 6] 
   4 [S 7] [M 8] [M 8] [S 0] [S 0] [S 0] [M 8] [M 8] 
   5 [S 6] [S 7] [S 0] [M 8] [M 8] [S 0] [M 8] [M 8] 
   6 [S 7] [S 0] [S 0] [M 8] [M 8] [M 8] [S 0] [S 7] 
   7 [S 7] [S 0] [M 8] [M 8] [M 8] [S 6] [S 7] [S 0] 
   8 [S 7] [S 0] [M 8] [M 8] [S 0] [M 8] [S 0] [S 7] 
   9 [M 8] [M 8] [S 0] [S 0] [S 7] [S 0] [M 8] [S 0] 
  10 [S 0] [S 0] [M 8] [S 0] [S 0] [S 0] [M 8] [M 8] 
  11 [M 8] [S 0] [S 7] [M 8] [S 0] [S 0] [M 8] [S 0] 
  12 [S 0] [S 0] [M 8] [S 0] [S 0] [M 8] [S 0] [M 8] 
  13 [S 0] [S 0] [M 8] [M 8] [S 7] [S 0] [S 0] [S 0] 
  14 [S 0] [M 8] [S 0] [S 0] [M 8] [S 0] [M 8] [S 0] 
  15 [S 0] [S 0] [S 7] [S 0] [M 8] [S 0] [M 8] [M 8] 
============================================================
scanning set 4: 50.0%
scanning set 5: 50.0%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 13: 25.0%
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
EPOCH [8] PERSISTED.
STARTING [9]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 7] [S 0] [S 8] [S 8] [S 0] [S 7] 
   1 [S 7] [S 8] [S 0] [S 8] [S 0] [S 8] [S 0] [S 0] 
   2 [S 0] [S 8] [S 8] [S 0] [S 0] [S 0] [S 8] [S 0] 
   3 [S 7] [S 8] [S 0] [S 8] [S 7] [S 8] [S 0] [S 6] 
   4 [S 7] [S 8] [S 8] [S 0] [S 0] [S 0] [S 8] [S 8] 
   5 [S 6] [S 7] [S 0] [S 8] [S 8] [S 0] [S 8] [S 8] 
   6 [S 7] [S 0] [S 0] [S 8] [S 8] [S 8] [S 0] [S 7] 
   7 [S 7] [S 0] [S 8] [S 8] [S 8] [S 6] [S 7] [S 0] 
   8 [S 7] [S 0] [S 8] [S 8] [S 0] [S 8] [S 0] [S 7] 
   9 [S 8] [S 8] [S 0] [S 0] [S 7] [S 0] [S 8] [S 0] 
  10 [S 0] [S 0] [S 8] [S 0] [S 0] [S 0] [S 8] [S 8] 
  11 [S 8] [S 0] [S 7] [S 8] [S 0] [S 0] [S 8] [S 0] 
  12 [S 0] [S 0] [S 8] [S 0] [S 0] [S 8] [S 0] [S 8] 
  13 [S 0] [S 0] [S 8] [S 8] [S 7] [S 0] [S 0] [S 0] 
  14 [S 0] [S 8] [S 0] [S 0] [S 8] [S 0] [S 8] [S 0] 
  15 [S 0] [S 0] [S 7] [S 0] [S 8] [S 0] [S 8] [S 8] 
============================================================
STORE | (9) latency = 370
STORE | (9) latency = 375
STORE | (9) latency = 380
STORE | (9) latency = 385
STORE | (9) latency = 390
STORE | (9) latency = 395
STORE | (9) latency = 400
STORE | (9) latency = 405
STORE | (9) latency = 410
STORE | (9) latency = 415
STORE | (9) latency = 420
STORE | (9) latency = 425
STORE | (9) latency = 430
STORE | (9) latency = 435
STORE | (9) latency = 440
STORE | (9) latency = 445
STORE | (9) latency = 450
STORE | (9) latency = 455
STORE | (9) latency = 460
STORE | (9) latency = 465
STORE | (9) latency = 470
STORE | (9) latency = 475
STORE | (9) latency = 480
STORE | (9) latency = 485
STORE | (9) latency = 490
STORE | (9) latency = 495
STORE | (9) latency = 500
STORE | (9) latency = 505
STORE | (9) latency = 510
STORE | (9) latency = 515
STORE | (9) latency = 520
STORE | (9) latency = 525
STORE | (9) latency = 530
STORE | (9) latency = 535
STORE | (9) latency = 540
STORE | (9) latency = 545
STORE | (9) latency = 550
STORE | (9) latency = 555
STORE | (9) latency = 560
STORE | (9) latency = 565
STORE | (9) latency = 570
STORE | (9) latency = 575
STORE | (9) latency = 580
STORE | (9) latency = 585
STORE | (9) latency = 590
STORE | (9) latency = 595
STORE | (9) latency = 600
STORE | (9) latency = 605
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 45) = 170
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
flushWriteBuffer | now: 338192
flushWriteBuffer | empty!
flushWriteBuffer | now: 339192
flushWriteBuffer | empty!
flushWriteBuffer | now: 340192
flushWriteBuffer | empty!
flushWriteBuffer | now: 341192
flushWriteBuffer | empty!
flushWriteBuffer | now: 342192
flushWriteBuffer | empty!
flushWriteBuffer | now: 343192
flushWriteBuffer | empty!
flushWriteBuffer | now: 344192
flushWriteBuffer | empty!
flushWriteBuffer | now: 345192
flushWriteBuffer | empty!
flushWriteBuffer | now: 346192
flushWriteBuffer | empty!
flushWriteBuffer | now: 347192
flushWriteBuffer | empty!
flushWriteBuffer | now: 348192
flushWriteBuffer | empty!
flushWriteBuffer | now: 349192
flushWriteBuffer | empty!
flushWriteBuffer | now: 350192
flushWriteBuffer | empty!
flushWriteBuffer | now: 351192
flushWriteBuffer | empty!
flushWriteBuffer | now: 352192
flushWriteBuffer | empty!
flushWriteBuffer | now: 353192
flushWriteBuffer | empty!
flushWriteBuffer | now: 354192
flushWriteBuffer | empty!
flushWriteBuffer | now: 355192
flushWriteBuffer | empty!
flushWriteBuffer | now: 356192
flushWriteBuffer | empty!
flushWriteBuffer | now: 357192
flushWriteBuffer | empty!
flushWriteBuffer | now: 358192
flushWriteBuffer | empty!
flushWriteBuffer | now: 359192
flushWriteBuffer | empty!
flushWriteBuffer | now: 360192
flushWriteBuffer | empty!
flushWriteBuffer | now: 361192
flushWriteBuffer | empty!
flushWriteBuffer | now: 362192
flushWriteBuffer | empty!
flushWriteBuffer | now: 363192
flushWriteBuffer | empty!
flushWriteBuffer | now: 364192
flushWriteBuffer | empty!
flushWriteBuffer | now: 365192
flushWriteBuffer | empty!
flushWriteBuffer | now: 366192
flushWriteBuffer | empty!
flushWriteBuffer | now: 367192
flushWriteBuffer | empty!
flushWriteBuffer | now: 368192
flushWriteBuffer | empty!
flushWriteBuffer | now: 369192
flushWriteBuffer | empty!
flushWriteBuffer | now: 370192
flushWriteBuffer | empty!
flushWriteBuffer | now: 371192
flushWriteBuffer | empty!
flushWriteBuffer | now: 372192
flushWriteBuffer | empty!
flushWriteBuffer | now: 373192
flushWriteBuffer | empty!
flushWriteBuffer | now: 374192
flushWriteBuffer | empty!
flushWriteBuffer | now: 375192
flushWriteBuffer | empty!
flushWriteBuffer | now: 376192
flushWriteBuffer | empty!
flushWriteBuffer | now: 377192
flushWriteBuffer | empty!
flushWriteBuffer | now: 378192
flushWriteBuffer | empty!
flushWriteBuffer | now: 379192
flushWriteBuffer | empty!
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (130 + 0) = 130
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (129 + 0) = 129
LOAD | (9) latency: (134 + 0) = 134
LOAD | (9) latency: (130 + 0) = 130
LOAD | (9) latency: (150 + 45) = 195
LOAD | (9) latency: (155 + 0) = 155
LOAD | (9) latency: (160 + 0) = 160
LOAD | (9) latency: (165 + 0) = 165
LOAD | (9) latency: (170 + 0) = 170
LOAD | (9) latency: (160 + 0) = 160
LOAD | (9) latency: (165 + 0) = 165
LOAD | (9) latency: (185 + 0) = 185
LOAD | (9) latency: (190 + 0) = 190
LOAD | (9) latency: (195 + 0) = 195
LOAD | (9) latency: (200 + 0) = 200
LOAD | (9) latency: (205 + 0) = 205
LOAD | (9) latency: (210 + 0) = 210
LOAD | (9) latency: (215 + 0) = 215
LOAD | (9) latency: (205 + 0) = 205
LOAD | (9) latency: (225 + 0) = 225
LOAD | (9) latency: (230 + 45) = 275
LOAD | (9) latency: (235 + 0) = 235
LOAD | (9) latency: (240 + 0) = 240
LOAD | (9) latency: (230 + 0) = 230
flushWriteBuffer | now: 380192
flushWriteBuffer | empty!
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (128 + 0) = 128
LOAD | (9) latency: (142 + 0) = 142
LOAD | (9) latency: (147 + 0) = 147
LOAD | (9) latency: (152 + 0) = 152
LOAD | (9) latency: (157 + 0) = 157
LOAD | (9) latency: (161 + 0) = 161
LOAD | (9) latency: (151 + 0) = 151
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (129 + 0) = 129
LOAD | (9) latency: (141 + 45) = 186
LOAD | (9) latency: (145 + 0) = 145
LOAD | (9) latency: (149 + 0) = 149
LOAD | (9) latency: (154 + 0) = 154
LOAD | (9) latency: (158 + 0) = 158
LOAD | (9) latency: (163 + 0) = 163
LOAD | (9) latency: (167 + 0) = 167
LOAD | (9) latency: (171 + 0) = 171
LOAD | (9) latency: (174 + 0) = 174
LOAD | (9) latency: (178 + 0) = 178
LOAD | (9) latency: (182 + 0) = 182
LOAD | (9) latency: (187 + 0) = 187
LOAD | (9) latency: (176 + 0) = 176
LOAD | (9) latency: (195 + 0) = 195
LOAD | (9) latency: (200 + 0) = 200
LOAD | (9) latency: (204 + 0) = 204
LOAD | (9) latency: (125 + 45) = 170
LOAD | (9) latency: (128 + 0) = 128
LOAD | (9) latency: (133 + 0) = 133
LOAD | (9) latency: (138 + 0) = 138
LOAD | (9) latency: (143 + 0) = 143
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (125 + 0) = 125
LOAD | (9) latency: (127 + 0) = 127
LOAD | (9) latency: (141 + 0) = 141
LOAD | (9) latency: (142 + 0) = 142
LOAD | (9) latency: (147 + 0) = 147
LOAD | (9) latency: (150 + 0) = 150
LOAD | (9) latency: (155 + 0) = 155
LOAD | (9) latency: (158 + 0) = 158
LOAD | (9) latency: (163 + 0) = 163
LOAD | (9) latency: (165 + 0) = 165
ENDING EPOCH [9]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (27.34%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 9] [S 0] [M 9] [S 0] [M 9] [M 9] 
   1 [M 9] [M 9] [S 0] [S 8] [S 0] [M 9] [S 0] [S 0] 
   2 [S 0] [M 9] [S 0] [S 0] [M 9] [M 9] [S 0] [S 0] 
   3 [S 0] [S 8] [S 0] [S 8] [M 9] [S 8] [S 0] [M 9] 
   4 [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 8] [S 8] 
   5 [M 9] [S 0] [S 0] [S 0] [S 8] [S 0] [S 8] [S 8] 
   6 [S 0] [S 0] [S 0] [S 0] [S 0] [S 8] [S 0] [M 9] 
   7 [S 0] [M 9] [S 8] [S 0] [S 0] [S 0] [M 9] [S 0] 
   8 [S 0] [S 0] [S 8] [S 0] [S 0] [M 9] [S 0] [M 9] 
   9 [S 8] [S 0] [S 0] [S 0] [M 9] [S 0] [S 8] [S 0] 
  10 [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 9] 
  11 [S 8] [S 0] [S 0] [S 8] [M 9] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [M 9] [M 9] [M 9] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [M 9] [M 9] [M 9] [S 0] [S 0] [S 0] 
  14 [S 0] [M 9] [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 9] [M 9] [M 9] [S 0] [M 9] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 3: 25.0%
scanning set 7: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 14: 25.0%
scanning set 4: 12.5%
scanning set 5: 12.5%
scanning set 6: 12.5%
scanning set 9: 12.5%
scanning set 11: 12.5%
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
EPOCH [9] PERSISTED.
STARTING [10]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 9] [S 0] [S 9] [S 0] [S 9] [S 9] 
   1 [S 9] [S 9] [S 0] [S 8] [S 0] [S 9] [S 0] [S 0] 
   2 [S 0] [S 9] [S 0] [S 0] [S 9] [S 9] [S 0] [S 0] 
   3 [S 0] [S 8] [S 0] [S 8] [S 9] [S 8] [S 0] [S 9] 
   4 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 8] [S 8] 
   5 [S 9] [S 0] [S 0] [S 0] [S 8] [S 0] [S 8] [S 8] 
   6 [S 0] [S 0] [S 0] [S 0] [S 0] [S 8] [S 0] [S 9] 
   7 [S 0] [S 9] [S 8] [S 0] [S 0] [S 0] [S 9] [S 0] 
   8 [S 0] [S 0] [S 8] [S 0] [S 0] [S 9] [S 0] [S 9] 
   9 [S 8] [S 0] [S 0] [S 0] [S 9] [S 0] [S 8] [S 0] 
  10 [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] 
  11 [S 8] [S 0] [S 0] [S 8] [S 9] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 9] [S 9] [S 9] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 9] [S 9] [S 9] [S 0] [S 0] [S 0] 
  14 [S 0] [S 9] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 9] [S 9] [S 9] [S 0] [S 9] [S 0] 
============================================================
STORE | (10) latency = 410
STORE | (10) latency = 415
STORE | (10) latency = 420
STORE | (10) latency = 425
STORE | (10) latency = 430
STORE | (10) latency = 435
STORE | (10) latency = 440
STORE | (10) latency = 445
STORE | (10) latency = 450
STORE | (10) latency = 455
STORE | (10) latency = 460
STORE | (10) latency = 465
STORE | (10) latency = 470
STORE | (10) latency = 475
STORE | (10) latency = 480
STORE | (10) latency = 485
STORE | (10) latency = 490
STORE | (10) latency = 495
STORE | (10) latency = 500
STORE | (10) latency = 505
STORE | (10) latency = 510
STORE | (10) latency = 515
STORE | (10) latency = 520
STORE | (10) latency = 525
STORE | (10) latency = 530
STORE | (10) latency = 535
STORE | (10) latency = 540
STORE | (10) latency = 545
STORE | (10) latency = 550
STORE | (10) latency = 555
STORE | (10) latency = 560
STORE | (10) latency = 565
STORE | (10) latency = 570
STORE | (10) latency = 575
STORE | (10) latency = 580
LOAD | (10) latency: (344 + 45) = 389
LOAD | (10) latency: (349 + 0) = 349
LOAD | (10) latency: (354 + 0) = 354
LOAD | (10) latency: (358 + 0) = 358
flushWriteBuffer | now: 381192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (130 + 0) = 130
LOAD | (10) latency: (132 + 0) = 132
LOAD | (10) latency: (137 + 0) = 137
LOAD | (10) latency: (141 + 0) = 141
LOAD | (10) latency: (144 + 0) = 144
flushWriteBuffer | now: 382192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (132 + 0) = 132
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (142 + 0) = 142
LOAD | (10) latency: (130 + 0) = 130
LOAD | (10) latency: (148 + 0) = 148
LOAD | (10) latency: (150 + 0) = 150
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 383192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 384192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 385192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 386192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 387192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 388192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 389192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 390192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 391192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 392192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 393192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 394192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 395192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 396192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 397192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
flushWriteBuffer | now: 398192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 399192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 400192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 401192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
flushWriteBuffer | now: 402192
flushWriteBuffer | empty!
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 403192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
flushWriteBuffer | now: 404192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 405192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 406192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 407192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 408192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 409192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 410192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
flushWriteBuffer | now: 411192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 412192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 413192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
flushWriteBuffer | now: 414192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 415192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 416192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 417192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 418192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 419192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 420192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 421192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 422192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 423192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
flushWriteBuffer | now: 424192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 425192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 426192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 427192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 428192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 429192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 430192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 431192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 432192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 45) = 171
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
flushWriteBuffer | now: 433192
flushWriteBuffer | empty!
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 45) = 172
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
flushWriteBuffer | now: 434192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (126 + 0) = 126
LOAD | (10) latency: (127 + 0) = 127
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (129 + 0) = 129
LOAD | (10) latency: (134 + 0) = 134
LOAD | (10) latency: (137 + 45) = 182
LOAD | (10) latency: (140 + 0) = 140
LOAD | (10) latency: (144 + 0) = 144
LOAD | (10) latency: (146 + 0) = 146
LOAD | (10) latency: (151 + 0) = 151
LOAD | (10) latency: (155 + 0) = 155
LOAD | (10) latency: (159 + 0) = 159
LOAD | (10) latency: (162 + 0) = 162
LOAD | (10) latency: (166 + 0) = 166
LOAD | (10) latency: (169 + 0) = 169
LOAD | (10) latency: (174 + 0) = 174
LOAD | (10) latency: (178 + 0) = 178
LOAD | (10) latency: (181 + 0) = 181
LOAD | (10) latency: (163 + 0) = 163
flushWriteBuffer | now: 435192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (129 + 0) = 129
LOAD | (10) latency: (133 + 45) = 178
LOAD | (10) latency: (135 + 0) = 135
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (129 + 0) = 129
LOAD | (10) latency: (134 + 0) = 134
LOAD | (10) latency: (139 + 0) = 139
LOAD | (10) latency: (143 + 0) = 143
LOAD | (10) latency: (147 + 0) = 147
LOAD | (10) latency: (152 + 0) = 152
LOAD | (10) latency: (153 + 0) = 153
LOAD | (10) latency: (152 + 0) = 152
LOAD | (10) latency: (156 + 0) = 156
LOAD | (10) latency: (159 + 0) = 159
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (134 + 0) = 134
LOAD | (10) latency: (139 + 0) = 139
LOAD | (10) latency: (143 + 0) = 143
LOAD | (10) latency: (144 + 0) = 144
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (129 + 0) = 129
LOAD | (10) latency: (134 + 0) = 134
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (144 + 0) = 144
LOAD | (10) latency: (148 + 0) = 148
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (129 + 0) = 129
LOAD | (10) latency: (133 + 0) = 133
flushWriteBuffer | now: 436192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 0) = 125
flushWriteBuffer | now: 437192
flushWriteBuffer | empty!
LOAD | (10) latency: (125 + 45) = 170
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (129 + 0) = 129
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (125 + 0) = 125
LOAD | (10) latency: (130 + 0) = 130
ENDING EPOCH [10]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (22.66%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 10] [M 10] [S 0] [M 10] [S 0] [S 0] [M 10] 
   1 [S 0] [M 10] [M 10] [S 0] [S 0] [S 0] [S 0] [M 10] 
   2 [M 10] [S 0] [M 10] [S 0] [S 0] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 10] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 0] [M 10] [S 0] [S 0] [S 0] [M 10] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 10] [S 0] 
   6 [M 10] [S 0] [S 0] [S 0] [S 0] [M 10] [S 0] [S 0] 
   7 [M 10] [M 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 10] [M 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [M 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [M 10] [S 0] [M 10] [S 0] [S 0] [S 0] 
  11 [S 0] [M 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 10] [S 0] [S 0] [S 0] [S 0] 
  13 [S 0] [M 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 0] [S 0] [S 0] [S 0] [M 10] [S 0] [M 10] [S 0] 
  15 [S 0] [S 0] [S 0] [M 10] [M 10] [S 0] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 1: 37.5%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
scanning set 3: 12.5%
scanning set 5: 12.5%
scanning set 9: 12.5%
scanning set 11: 12.5%
scanning set 12: 12.5%
scanning set 13: 12.5%
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
EPOCH [10] PERSISTED.
STARTING [11]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 10] [S 10] [S 0] [S 10] [S 0] [S 0] [S 10] 
   1 [S 0] [S 10] [S 10] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [S 10] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 10] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 10] [S 0] 
   6 [S 10] [S 0] [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] 
   7 [S 10] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 10] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 10] [S 0] [S 10] [S 0] [S 0] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 0] [S 0] [S 0] [S 0] [S 10] [S 0] [S 10] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 10] [S 0] [S 0] [S 0] 
============================================================
STORE | (11) latency = 375
STORE | (11) latency = 380
STORE | (11) latency = 385
STORE | (11) latency = 390
STORE | (11) latency = 395
STORE | (11) latency = 400
STORE | (11) latency = 405
STORE | (11) latency = 410
STORE | (11) latency = 415
STORE | (11) latency = 420
STORE | (11) latency = 425
STORE | (11) latency = 430
STORE | (11) latency = 435
STORE | (11) latency = 440
STORE | (11) latency = 445
STORE | (11) latency = 450
STORE | (11) latency = 455
STORE | (11) latency = 460
STORE | (11) latency = 465
STORE | (11) latency = 470
STORE | (11) latency = 475
STORE | (11) latency = 480
STORE | (11) latency = 485
STORE | (11) latency = 490
STORE | (11) latency = 495
STORE | (11) latency = 500
STORE | (11) latency = 505
STORE | (11) latency = 510
STORE | (11) latency = 515
LOAD | (11) latency: (268 + 0) = 268
LOAD | (11) latency: (262 + 0) = 262
flushWriteBuffer | now: 438192
flushWriteBuffer | empty!
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (130 + 0) = 130
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 45) = 170
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (130 + 0) = 130
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (130 + 0) = 130
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (130 + 0) = 130
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 45) = 170
LOAD | (11) latency: (130 + 0) = 130
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
flushWriteBuffer | now: 439192
flushWriteBuffer | empty!
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
LOAD | (11) latency: (125 + 0) = 125
ENDING EPOCH [11]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 11] [M 11] [S 0] [M 11] [S 0] [S 0] [M 11] 
   1 [S 0] [S 10] [S 10] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [M 11] [S 0] [M 11] [M 11] [S 0] [S 0] [M 11] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [M 11] [M 11] [M 11] [S 0] [S 0] [S 0] [M 11] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 11] [S 0] [M 11] [S 0] [M 11] [M 11] [S 0] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 11] [M 11] [S 0] [M 11] [M 11] [S 0] [M 11] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 11] [M 11] [M 11] [S 0] [S 10] [S 0] [M 11] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [M 11] [S 0] [M 11] [S 0] [M 11] [S 0] [M 11] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [M 11] [S 0] [M 11] [M 11] [S 10] [S 0] [M 11] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 10] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
EPOCH [11] PERSISTED.
STARTING [12]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 11] [S 11] [S 0] [S 11] [S 0] [S 0] [S 11] 
   1 [S 0] [S 10] [S 10] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [S 11] [S 0] [S 11] [S 11] [S 0] [S 0] [S 11] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 11] [S 11] [S 11] [S 0] [S 0] [S 0] [S 11] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 11] [S 0] [S 11] [S 0] [S 11] [S 11] [S 0] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 11] [S 11] [S 0] [S 11] [S 11] [S 0] [S 11] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 11] [S 11] [S 11] [S 0] [S 10] [S 0] [S 11] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [S 11] [S 0] [S 11] [S 0] [S 11] [S 0] [S 11] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 11] [S 0] [S 11] [S 11] [S 10] [S 0] [S 11] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 10] [S 0] [S 0] [S 0] 
============================================================
STORE | (12) latency = 370
STORE | (12) latency = 375
STORE | (12) latency = 380
STORE | (12) latency = 385
STORE | (12) latency = 390
STORE | (12) latency = 395
STORE | (12) latency = 400
STORE | (12) latency = 405
STORE | (12) latency = 410
STORE | (12) latency = 415
STORE | (12) latency = 420
STORE | (12) latency = 425
STORE | (12) latency = 430
STORE | (12) latency = 435
STORE | (12) latency = 440
STORE | (12) latency = 445
STORE | (12) latency = 450
STORE | (12) latency = 455
STORE | (12) latency = 460
STORE | (12) latency = 465
STORE | (12) latency = 470
STORE | (12) latency = 475
STORE | (12) latency = 480
STORE | (12) latency = 485
STORE | (12) latency = 490
STORE | (12) latency = 495
STORE | (12) latency = 500
STORE | (12) latency = 505
STORE | (12) latency = 510
STORE | (12) latency = 515
STORE | (12) latency = 520
STORE | (12) latency = 525
STORE | (12) latency = 530
LOAD | (12) latency: (125 + 0) = 125
LOAD | (12) latency: (125 + 0) = 125
LOAD | (12) latency: (125 + 0) = 125
flushWriteBuffer | now: 440192
flushWriteBuffer | empty!
LOAD | (12) latency: (125 + 0) = 125
LOAD | (12) latency: (125 + 0) = 125
LOAD | (12) latency: (125 + 0) = 125
LOAD | (12) latency: (125 + 0) = 125
LOAD | (12) latency: (125 + 0) = 125
ENDING EPOCH [12]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 12] [M 12] [S 0] [M 12] [S 0] [S 0] [M 12] 
   1 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [M 12] [S 0] [M 12] [M 12] [S 0] [S 0] [M 12] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [M 12] [M 12] [M 12] [S 0] [S 0] [S 0] [M 12] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 12] [S 0] [M 12] [S 0] [M 12] [M 12] [S 0] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 12] [M 12] [S 0] [M 12] [M 12] [S 0] [M 12] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 12] [M 12] [M 12] [S 0] [S 10] [S 0] [M 12] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [M 12] [S 0] [M 12] [S 0] [M 12] [S 0] [M 12] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [M 12] [S 0] [M 12] [M 12] [S 0] [S 0] [M 12] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
EPOCH [12] PERSISTED.
STARTING [13]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 12] [S 12] [S 0] [S 12] [S 0] [S 0] [S 12] 
   1 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [S 12] [S 0] [S 12] [S 12] [S 0] [S 0] [S 12] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 12] [S 12] [S 12] [S 0] [S 0] [S 0] [S 12] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 12] [S 0] [S 12] [S 0] [S 12] [S 12] [S 0] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 12] [S 12] [S 0] [S 12] [S 12] [S 0] [S 12] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 12] [S 12] [S 12] [S 0] [S 10] [S 0] [S 12] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [S 12] [S 0] [S 12] [S 0] [S 12] [S 0] [S 12] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 12] [S 0] [S 12] [S 12] [S 0] [S 0] [S 12] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] 
============================================================
STORE | (13) latency = 370
STORE | (13) latency = 375
STORE | (13) latency = 380
STORE | (13) latency = 385
STORE | (13) latency = 390
STORE | (13) latency = 395
STORE | (13) latency = 400
STORE | (13) latency = 405
STORE | (13) latency = 410
STORE | (13) latency = 415
STORE | (13) latency = 420
STORE | (13) latency = 425
STORE | (13) latency = 430
STORE | (13) latency = 435
STORE | (13) latency = 440
STORE | (13) latency = 445
STORE | (13) latency = 450
STORE | (13) latency = 455
STORE | (13) latency = 460
STORE | (13) latency = 465
STORE | (13) latency = 470
STORE | (13) latency = 475
STORE | (13) latency = 480
STORE | (13) latency = 485
STORE | (13) latency = 490
STORE | (13) latency = 495
STORE | (13) latency = 500
STORE | (13) latency = 505
STORE | (13) latency = 510
STORE | (13) latency = 515
STORE | (13) latency = 520
STORE | (13) latency = 525
STORE | (13) latency = 530
flushWriteBuffer | now: 441192
flushWriteBuffer | empty!
LOAD | (13) latency: (125 + 0) = 125
LOAD | (13) latency: (125 + 45) = 170
LOAD | (13) latency: (125 + 0) = 125
LOAD | (13) latency: (125 + 0) = 125
LOAD | (13) latency: (125 + 0) = 125
flushWriteBuffer | now: 442192
flushWriteBuffer | empty!
LOAD | (13) latency: (125 + 0) = 125
LOAD | (13) latency: (125 + 0) = 125
LOAD | (13) latency: (125 + 0) = 125
LOAD | (13) latency: (125 + 0) = 125
ENDING EPOCH [13]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 13] [M 13] [S 0] [M 13] [S 0] [S 0] [M 13] 
   1 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [M 13] [S 0] [M 13] [M 13] [S 0] [S 0] [M 13] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [M 13] [M 13] [M 13] [S 0] [S 0] [S 0] [M 13] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [M 13] [S 0] [M 13] [S 0] [M 13] [M 13] [S 0] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 13] [M 13] [S 0] [M 13] [M 13] [S 0] [M 13] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 13] [M 13] [M 13] [S 0] [S 10] [S 0] [M 13] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [M 13] [S 0] [M 13] [S 0] [M 13] [S 0] [M 13] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [M 13] [S 0] [M 13] [M 13] [S 0] [S 0] [M 13] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
EPOCH [13] PERSISTED.
STARTING [14]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 13] [S 0] [S 13] [S 0] [S 0] [S 13] 
   1 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [S 13] [S 0] [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 13] [S 13] [S 13] [S 0] [S 0] [S 0] [S 13] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 13] [S 0] [S 13] [S 0] [S 13] [S 13] [S 0] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 13] [S 13] [S 0] [S 13] [S 13] [S 0] [S 13] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 13] [S 13] [S 13] [S 0] [S 10] [S 0] [S 13] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [S 13] [S 0] [S 13] [S 0] [S 13] [S 0] [S 13] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 13] [S 0] [S 13] [S 13] [S 0] [S 0] [S 13] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] 
============================================================
STORE | (14) latency = 370
STORE | (14) latency = 375
STORE | (14) latency = 380
STORE | (14) latency = 385
STORE | (14) latency = 390
STORE | (14) latency = 395
STORE | (14) latency = 400
STORE | (14) latency = 405
STORE | (14) latency = 410
STORE | (14) latency = 415
STORE | (14) latency = 420
STORE | (14) latency = 425
STORE | (14) latency = 430
STORE | (14) latency = 435
STORE | (14) latency = 440
STORE | (14) latency = 445
STORE | (14) latency = 450
STORE | (14) latency = 455
STORE | (14) latency = 460
STORE | (14) latency = 465
STORE | (14) latency = 470
STORE | (14) latency = 475
STORE | (14) latency = 480
STORE | (14) latency = 485
STORE | (14) latency = 490
STORE | (14) latency = 495
STORE | (14) latency = 500
STORE | (14) latency = 505
STORE | (14) latency = 510
STORE | (14) latency = 515
STORE | (14) latency = 520
STORE | (14) latency = 525
STORE | (14) latency = 530
LOAD | (14) latency: (295 + 0) = 295
LOAD | (14) latency: (295 + 0) = 295
LOAD | (14) latency: (125 + 0) = 125
flushWriteBuffer | now: 443192
flushWriteBuffer | empty!
LOAD | (14) latency: (125 + 0) = 125
LOAD | (14) latency: (125 + 0) = 125
LOAD | (14) latency: (125 + 0) = 125
LOAD | (14) latency: (125 + 0) = 125
LOAD | (14) latency: (125 + 0) = 125
ENDING EPOCH [14]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (19.53%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [M 14] [S 0] [M 14] [S 0] [S 0] [M 14] 
   1 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [S 13] [S 0] [M 14] [M 14] [S 0] [S 0] [M 14] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [M 14] [M 14] [S 13] [S 0] [S 0] [S 0] [M 14] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 13] [S 0] [M 14] [S 0] [M 14] [M 14] [S 0] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 14] [S 13] [S 0] [M 14] [M 14] [S 0] [M 14] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 14] [M 14] [S 13] [S 0] [S 10] [S 0] [M 14] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [M 14] [S 0] [S 13] [S 0] [M 14] [S 0] [M 14] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [M 14] [S 0] [M 14] [M 14] [S 0] [S 0] [S 13] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
EPOCH [14] PERSISTED.
STARTING [15]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 10] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 14] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 10] [S 0] [S 14] [S 0] 
  11 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 13] [S 0] 
  15 [S 0] [S 0] [S 0] [S 10] [S 0] [S 0] [S 0] [S 0] 
============================================================
STORE | (15) latency = 370
STORE | (15) latency = 375
STORE | (15) latency = 380
STORE | (15) latency = 385
STORE | (15) latency = 390
STORE | (15) latency = 395
STORE | (15) latency = 400
STORE | (15) latency = 405
STORE | (15) latency = 410
STORE | (15) latency = 415
STORE | (15) latency = 420
STORE | (15) latency = 425
STORE | (15) latency = 430
STORE | (15) latency = 435
STORE | (15) latency = 440
STORE | (15) latency = 445
STORE | (15) latency = 450
STORE | (15) latency = 455
STORE | (15) latency = 460
STORE | (15) latency = 465
STORE | (15) latency = 470
STORE | (15) latency = 475
STORE | (15) latency = 480
STORE | (15) latency = 485
STORE | (15) latency = 490
LOAD | (15) latency: (254 + 45) = 299
LOAD | (15) latency: (248 + 0) = 248
LOAD | (15) latency: (241 + 0) = 241
flushWriteBuffer | now: 444192
flushWriteBuffer | empty!
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (129 + 0) = 129
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (130 + 0) = 130
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (129 + 0) = 129
LOAD | (15) latency: (125 + 45) = 170
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (129 + 0) = 129
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (130 + 0) = 130
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
flushWriteBuffer | now: 445192
flushWriteBuffer | empty!
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (130 + 0) = 130
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 45) = 170
LOAD | (15) latency: (125 + 0) = 125
LOAD | (15) latency: (125 + 0) = 125
ENDING EPOCH [15]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (22.66%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [M 15] [S 0] [S 0] [S 0] [M 15] [M 15] [M 15] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [M 15] [S 0] [M 15] [S 0] [M 15] [S 0] [S 0] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [M 15] [M 15] [M 15] [S 0] [M 15] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [M 15] [S 0] [S 0] [M 15] [S 0] [M 15] 
   8 [M 15] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [M 15] [M 15] [M 15] [S 0] [S 0] [S 0] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] [S 0] 
  11 [S 0] [S 10] [M 15] [M 15] [M 15] [M 15] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 10] [S 0] [M 15] [S 0] [S 0] [M 15] [M 15] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 13] [S 0] 
  15 [M 15] [S 0] [M 15] [M 15] [S 0] [S 0] [M 15] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 5: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 3: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 8: 12.5%
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
EPOCH [15] PERSISTED.
STARTING [16]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [S 15] [S 0] [S 0] [S 0] [S 15] [S 15] [S 15] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [S 15] [S 0] [S 15] [S 0] [S 15] [S 0] [S 0] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [S 15] [S 15] [S 15] [S 0] [S 15] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [S 15] [S 0] [S 0] [S 15] [S 0] [S 15] 
   8 [S 15] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [S 15] [S 15] [S 15] [S 0] [S 0] [S 0] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] [S 0] 
  11 [S 0] [S 10] [S 15] [S 15] [S 15] [S 15] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 10] [S 0] [S 15] [S 0] [S 0] [S 15] [S 15] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 13] [S 0] 
  15 [S 15] [S 0] [S 15] [S 15] [S 0] [S 0] [S 15] [S 0] 
============================================================
STORE | (16) latency = 370
STORE | (16) latency = 375
STORE | (16) latency = 380
STORE | (16) latency = 385
STORE | (16) latency = 390
STORE | (16) latency = 395
STORE | (16) latency = 400
STORE | (16) latency = 405
STORE | (16) latency = 410
STORE | (16) latency = 415
STORE | (16) latency = 420
STORE | (16) latency = 425
STORE | (16) latency = 430
STORE | (16) latency = 435
STORE | (16) latency = 440
STORE | (16) latency = 445
STORE | (16) latency = 450
STORE | (16) latency = 455
STORE | (16) latency = 460
STORE | (16) latency = 465
STORE | (16) latency = 470
STORE | (16) latency = 475
STORE | (16) latency = 480
STORE | (16) latency = 485
STORE | (16) latency = 490
STORE | (16) latency = 495
STORE | (16) latency = 500
STORE | (16) latency = 505
STORE | (16) latency = 510
LOAD | (16) latency: (275 + 0) = 275
LOAD | (16) latency: (268 + 0) = 268
LOAD | (16) latency: (262 + 0) = 262
LOAD | (16) latency: (125 + 0) = 125
LOAD | (16) latency: (125 + 0) = 125
LOAD | (16) latency: (125 + 0) = 125
LOAD | (16) latency: (125 + 0) = 125
flushWriteBuffer | now: 446192
flushWriteBuffer | empty!
LOAD | (16) latency: (125 + 0) = 125
LOAD | (16) latency: (125 + 0) = 125
LOAD | (16) latency: (125 + 0) = 125
LOAD | (16) latency: (125 + 0) = 125
LOAD | (16) latency: (125 + 0) = 125
ENDING EPOCH [16]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [M 16] [S 0] [S 0] [S 0] [M 16] [M 16] [M 16] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [M 16] [S 0] [M 16] [S 0] [M 16] [S 0] [M 16] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [M 16] [M 16] [M 16] [S 0] [M 16] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [M 16] [S 0] [S 0] [M 16] [M 16] [M 16] 
   8 [M 16] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [M 16] [M 16] [M 16] [S 0] [S 0] [M 16] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] [S 0] 
  11 [S 0] [S 10] [M 16] [M 16] [M 16] [M 16] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 10] [S 0] [M 16] [M 16] [S 0] [M 16] [M 16] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 13] [S 0] 
  15 [M 16] [S 0] [M 16] [M 16] [S 0] [S 0] [M 16] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
EPOCH [16] PERSISTED.
STARTING [17]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [S 16] [S 0] [S 0] [S 0] [S 16] [S 16] [S 16] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [S 16] [S 0] [S 16] [S 0] [S 16] [S 0] [S 16] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [S 16] [S 16] [S 16] [S 0] [S 16] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [S 16] [S 0] [S 0] [S 16] [S 16] [S 16] 
   8 [S 16] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [S 16] [S 16] [S 16] [S 0] [S 0] [S 16] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] [S 0] 
  11 [S 0] [S 10] [S 16] [S 16] [S 16] [S 16] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 10] [S 0] [S 16] [S 16] [S 0] [S 16] [S 16] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 13] [S 0] 
  15 [S 16] [S 0] [S 16] [S 16] [S 0] [S 0] [S 16] [S 0] 
============================================================
STORE | (17) latency = 370
STORE | (17) latency = 375
STORE | (17) latency = 380
STORE | (17) latency = 385
STORE | (17) latency = 390
STORE | (17) latency = 395
STORE | (17) latency = 400
STORE | (17) latency = 405
STORE | (17) latency = 410
STORE | (17) latency = 415
STORE | (17) latency = 420
STORE | (17) latency = 425
STORE | (17) latency = 430
STORE | (17) latency = 435
STORE | (17) latency = 440
STORE | (17) latency = 445
STORE | (17) latency = 450
STORE | (17) latency = 455
STORE | (17) latency = 460
STORE | (17) latency = 465
STORE | (17) latency = 470
STORE | (17) latency = 475
STORE | (17) latency = 480
STORE | (17) latency = 485
STORE | (17) latency = 490
STORE | (17) latency = 495
STORE | (17) latency = 500
STORE | (17) latency = 505
STORE | (17) latency = 510
STORE | (17) latency = 515
STORE | (17) latency = 520
STORE | (17) latency = 525
STORE | (17) latency = 530
flushWriteBuffer | now: 447192
flushWriteBuffer | empty!
LOAD | (17) latency: (125 + 0) = 125
LOAD | (17) latency: (125 + 45) = 170
LOAD | (17) latency: (125 + 0) = 125
LOAD | (17) latency: (125 + 0) = 125
LOAD | (17) latency: (125 + 0) = 125
flushWriteBuffer | now: 448192
flushWriteBuffer | empty!
LOAD | (17) latency: (125 + 0) = 125
LOAD | (17) latency: (125 + 0) = 125
LOAD | (17) latency: (125 + 0) = 125
ENDING EPOCH [17]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [M 17] [S 0] [S 0] [S 0] [M 17] [M 17] [M 17] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [M 17] [S 0] [M 17] [S 0] [M 17] [S 0] [M 17] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [M 17] [M 17] [M 17] [S 0] [M 17] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [M 17] [S 0] [S 0] [M 17] [M 17] [M 17] 
   8 [M 17] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [M 17] [M 17] [M 17] [S 0] [S 0] [M 17] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] [S 0] 
  11 [S 0] [S 10] [M 17] [M 17] [M 17] [M 17] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 0] [S 0] [M 17] [M 17] [S 0] [M 17] [M 17] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 0] [S 0] 
  15 [M 17] [S 0] [M 17] [M 17] [S 0] [S 0] [M 17] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
EPOCH [17] PERSISTED.
STARTING [18]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [S 17] [S 0] [S 0] [S 0] [S 17] [S 17] [S 17] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [S 17] [S 0] [S 17] [S 0] [S 17] [S 0] [S 17] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [S 17] [S 17] [S 17] [S 0] [S 17] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [S 17] [S 0] [S 0] [S 17] [S 17] [S 17] 
   8 [S 17] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [S 17] [S 17] [S 17] [S 0] [S 0] [S 17] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] [S 0] 
  11 [S 0] [S 10] [S 17] [S 17] [S 17] [S 17] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 0] [S 0] [S 17] [S 17] [S 0] [S 17] [S 17] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 0] [S 0] 
  15 [S 17] [S 0] [S 17] [S 17] [S 0] [S 0] [S 17] [S 0] 
============================================================
STORE | (18) latency = 370
STORE | (18) latency = 375
STORE | (18) latency = 380
STORE | (18) latency = 385
STORE | (18) latency = 390
STORE | (18) latency = 395
STORE | (18) latency = 400
STORE | (18) latency = 405
STORE | (18) latency = 410
STORE | (18) latency = 415
STORE | (18) latency = 420
STORE | (18) latency = 425
STORE | (18) latency = 430
STORE | (18) latency = 435
STORE | (18) latency = 440
STORE | (18) latency = 445
STORE | (18) latency = 450
STORE | (18) latency = 455
STORE | (18) latency = 460
STORE | (18) latency = 465
STORE | (18) latency = 470
STORE | (18) latency = 475
STORE | (18) latency = 480
STORE | (18) latency = 485
STORE | (18) latency = 490
STORE | (18) latency = 495
STORE | (18) latency = 500
STORE | (18) latency = 505
STORE | (18) latency = 510
STORE | (18) latency = 515
STORE | (18) latency = 520
STORE | (18) latency = 525
STORE | (18) latency = 530
LOAD | (18) latency: (125 + 0) = 125
LOAD | (18) latency: (125 + 0) = 125
flushWriteBuffer | now: 449192
flushWriteBuffer | empty!
LOAD | (18) latency: (125 + 0) = 125
LOAD | (18) latency: (125 + 0) = 125
LOAD | (18) latency: (125 + 0) = 125
LOAD | (18) latency: (125 + 0) = 125
LOAD | (18) latency: (125 + 0) = 125
flushWriteBuffer | now: 450192
flushWriteBuffer | empty!
LOAD | (18) latency: (125 + 0) = 125
ENDING EPOCH [18]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [M 18] [S 0] [S 0] [S 0] [M 18] [M 18] [M 18] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [M 18] [S 0] [M 18] [S 0] [M 18] [S 0] [M 18] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [M 18] [M 18] [M 18] [S 0] [M 18] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [M 18] [S 0] [S 0] [M 18] [M 18] [M 18] 
   8 [M 18] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [M 18] [M 18] [M 18] [S 0] [S 0] [M 18] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] [S 0] 
  11 [S 0] [S 0] [M 18] [M 18] [M 18] [M 18] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 0] [S 0] [M 18] [M 18] [S 0] [M 18] [M 18] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 0] [S 0] 
  15 [M 18] [S 0] [M 18] [M 18] [S 0] [S 0] [M 18] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
EPOCH [18] PERSISTED.
STARTING [19]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [S 13] [S 0] [S 14] [S 14] [S 0] [S 0] [S 14] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] 
   4 [S 0] [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [S 13] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   7 [S 10] [S 0] [S 18] [S 0] [S 0] [S 18] [S 18] [S 18] 
   8 [S 18] [S 13] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   9 [S 10] [S 18] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
  10 [S 14] [S 14] [S 13] [S 0] [S 0] [S 0] [S 14] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [S 14] [S 0] [S 13] [S 0] [S 14] [S 0] [S 14] 
  13 [S 0] [S 0] [S 0] [S 18] [S 18] [S 0] [S 18] [S 18] 
  14 [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
STORE | (19) latency = 370
STORE | (19) latency = 375
STORE | (19) latency = 380
STORE | (19) latency = 385
STORE | (19) latency = 390
STORE | (19) latency = 395
STORE | (19) latency = 400
STORE | (19) latency = 405
STORE | (19) latency = 410
STORE | (19) latency = 415
STORE | (19) latency = 420
STORE | (19) latency = 425
STORE | (19) latency = 430
STORE | (19) latency = 435
STORE | (19) latency = 440
STORE | (19) latency = 445
STORE | (19) latency = 450
STORE | (19) latency = 455
STORE | (19) latency = 460
STORE | (19) latency = 465
STORE | (19) latency = 470
STORE | (19) latency = 475
STORE | (19) latency = 480
STORE | (19) latency = 485
STORE | (19) latency = 490
STORE | (19) latency = 495
STORE | (19) latency = 500
STORE | (19) latency = 505
STORE | (19) latency = 510
STORE | (19) latency = 515
STORE | (19) latency = 520
STORE | (19) latency = 525
STORE | (19) latency = 530
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (130 + 45) = 175
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (130 + 0) = 130
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (130 + 0) = 130
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (130 + 0) = 130
LOAD | (19) latency: (125 + 45) = 170
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (130 + 0) = 130
flushWriteBuffer | now: 451192
flushWriteBuffer | empty!
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (130 + 0) = 130
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (129 + 0) = 129
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 45) = 170
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (130 + 0) = 130
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
LOAD | (19) latency: (125 + 0) = 125
ENDING EPOCH [19]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 19] [S 0] [M 19] [S 0] [M 19] [S 0] [S 0] [M 19] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [M 19] [S 0] [M 19] [M 19] [S 0] [S 0] [M 19] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [M 19] [S 0] 
   4 [S 0] [M 19] [M 19] [M 19] [S 0] [S 0] [S 0] [M 19] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [M 19] [S 0] [S 0] [M 19] [S 14] [M 19] [M 19] [S 0] 
   7 [S 10] [S 0] [S 18] [S 0] [S 0] [S 18] [M 19] [S 18] 
   8 [M 19] [M 19] [S 0] [S 14] [M 19] [S 0] [M 19] [S 0] 
   9 [S 10] [S 18] [S 18] [S 18] [S 0] [S 0] [M 19] [S 0] 
  10 [M 19] [M 19] [M 19] [S 0] [S 0] [S 0] [M 19] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [M 19] [S 0] [M 19] [S 0] [M 19] [M 19] [S 14] 
  13 [S 0] [S 0] [S 0] [S 18] [M 19] [S 0] [S 18] [S 18] 
  14 [M 19] [S 0] [M 19] [M 19] [M 19] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 9: 12.5%
scanning set 13: 12.5%
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
EPOCH [19] PERSISTED.
STARTING [20]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 19] [S 0] [S 19] [S 0] [S 19] [S 0] [S 0] [S 19] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [S 19] [S 0] [S 19] [S 19] [S 0] [S 0] [S 19] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 19] [S 0] 
   4 [S 0] [S 19] [S 19] [S 19] [S 0] [S 0] [S 0] [S 19] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [S 19] [S 0] [S 0] [S 19] [S 14] [S 19] [S 19] [S 0] 
   7 [S 10] [S 0] [S 18] [S 0] [S 0] [S 18] [S 19] [S 18] 
   8 [S 19] [S 19] [S 0] [S 14] [S 19] [S 0] [S 19] [S 0] 
   9 [S 10] [S 18] [S 18] [S 18] [S 0] [S 0] [S 19] [S 0] 
  10 [S 19] [S 19] [S 19] [S 0] [S 0] [S 0] [S 19] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [S 19] [S 0] [S 19] [S 0] [S 19] [S 19] [S 14] 
  13 [S 0] [S 0] [S 0] [S 18] [S 19] [S 0] [S 18] [S 18] 
  14 [S 19] [S 0] [S 19] [S 19] [S 19] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
STORE | (20) latency = 370
STORE | (20) latency = 375
STORE | (20) latency = 380
STORE | (20) latency = 385
STORE | (20) latency = 390
STORE | (20) latency = 395
STORE | (20) latency = 400
STORE | (20) latency = 405
STORE | (20) latency = 410
STORE | (20) latency = 415
STORE | (20) latency = 420
STORE | (20) latency = 425
STORE | (20) latency = 430
STORE | (20) latency = 435
STORE | (20) latency = 440
STORE | (20) latency = 445
STORE | (20) latency = 450
STORE | (20) latency = 455
STORE | (20) latency = 460
STORE | (20) latency = 465
STORE | (20) latency = 470
STORE | (20) latency = 475
STORE | (20) latency = 480
STORE | (20) latency = 485
STORE | (20) latency = 490
STORE | (20) latency = 495
STORE | (20) latency = 500
STORE | (20) latency = 505
STORE | (20) latency = 510
STORE | (20) latency = 515
STORE | (20) latency = 520
STORE | (20) latency = 525
STORE | (20) latency = 530
STORE | (20) latency = 535
STORE | (20) latency = 540
STORE | (20) latency = 545
LOAD | (20) latency: (295 + 0) = 295
flushWriteBuffer | now: 452192
flushWriteBuffer | empty!
LOAD | (20) latency: (125 + 0) = 125
LOAD | (20) latency: (125 + 0) = 125
LOAD | (20) latency: (125 + 0) = 125
LOAD | (20) latency: (125 + 0) = 125
LOAD | (20) latency: (125 + 0) = 125
flushWriteBuffer | now: 453192
flushWriteBuffer | empty!
LOAD | (20) latency: (125 + 0) = 125
LOAD | (20) latency: (125 + 0) = 125
LOAD | (20) latency: (125 + 0) = 125
ENDING EPOCH [20]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 20] [S 0] [M 20] [S 0] [M 20] [S 0] [S 0] [M 20] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [M 20] [S 0] [M 20] [M 20] [S 0] [S 0] [M 20] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 19] [S 0] 
   4 [S 0] [M 20] [M 20] [M 20] [S 0] [S 0] [S 0] [M 20] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [M 20] [S 0] [S 0] [M 20] [S 14] [M 20] [M 20] [S 0] 
   7 [S 10] [S 0] [S 18] [S 0] [S 0] [S 18] [S 19] [S 18] 
   8 [M 20] [M 20] [S 0] [M 20] [M 20] [S 0] [M 20] [S 0] 
   9 [S 10] [S 18] [S 18] [S 18] [S 0] [S 0] [S 19] [S 0] 
  10 [M 20] [M 20] [M 20] [S 0] [S 0] [S 0] [M 20] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [M 20] [S 0] [M 20] [S 0] [M 20] [M 20] [S 0] 
  13 [S 0] [S 0] [S 0] [S 18] [S 19] [S 0] [S 18] [S 18] 
  14 [M 20] [S 0] [M 20] [M 20] [M 20] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
EPOCH [20] PERSISTED.
STARTING [21]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 20] [S 0] [S 20] [S 0] [S 20] [S 0] [S 0] [S 20] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [S 20] [S 0] [S 20] [S 20] [S 0] [S 0] [S 20] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 19] [S 0] 
   4 [S 0] [S 20] [S 20] [S 20] [S 0] [S 0] [S 0] [S 20] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [S 20] [S 0] [S 0] [S 20] [S 14] [S 20] [S 20] [S 0] 
   7 [S 10] [S 0] [S 18] [S 0] [S 0] [S 18] [S 19] [S 18] 
   8 [S 20] [S 20] [S 0] [S 20] [S 20] [S 0] [S 20] [S 0] 
   9 [S 10] [S 18] [S 18] [S 18] [S 0] [S 0] [S 19] [S 0] 
  10 [S 20] [S 20] [S 20] [S 0] [S 0] [S 0] [S 20] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [S 20] [S 0] [S 20] [S 0] [S 20] [S 20] [S 0] 
  13 [S 0] [S 0] [S 0] [S 18] [S 19] [S 0] [S 18] [S 18] 
  14 [S 20] [S 0] [S 20] [S 20] [S 20] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
STORE | (21) latency = 370
STORE | (21) latency = 375
STORE | (21) latency = 380
STORE | (21) latency = 385
STORE | (21) latency = 390
STORE | (21) latency = 395
STORE | (21) latency = 400
STORE | (21) latency = 405
STORE | (21) latency = 410
STORE | (21) latency = 415
STORE | (21) latency = 420
STORE | (21) latency = 425
STORE | (21) latency = 430
STORE | (21) latency = 435
STORE | (21) latency = 440
STORE | (21) latency = 445
STORE | (21) latency = 450
STORE | (21) latency = 455
STORE | (21) latency = 460
STORE | (21) latency = 465
STORE | (21) latency = 470
STORE | (21) latency = 475
STORE | (21) latency = 480
STORE | (21) latency = 485
STORE | (21) latency = 490
STORE | (21) latency = 495
STORE | (21) latency = 500
STORE | (21) latency = 505
STORE | (21) latency = 510
STORE | (21) latency = 515
STORE | (21) latency = 520
STORE | (21) latency = 525
STORE | (21) latency = 530
LOAD | (21) latency: (125 + 45) = 170
LOAD | (21) latency: (125 + 0) = 125
flushWriteBuffer | now: 454192
flushWriteBuffer | empty!
LOAD | (21) latency: (125 + 0) = 125
LOAD | (21) latency: (125 + 0) = 125
LOAD | (21) latency: (125 + 0) = 125
LOAD | (21) latency: (125 + 0) = 125
LOAD | (21) latency: (125 + 0) = 125
flushWriteBuffer | now: 455192
flushWriteBuffer | empty!
LOAD | (21) latency: (125 + 0) = 125
ENDING EPOCH [21]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 21] [S 0] [M 21] [S 0] [M 21] [S 0] [S 0] [M 21] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [M 21] [S 0] [M 21] [M 21] [S 0] [S 0] [M 21] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 19] [S 0] 
   4 [S 0] [M 21] [M 21] [M 21] [S 0] [S 0] [S 0] [M 21] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [M 21] [S 0] [S 0] [M 21] [S 0] [M 21] [M 21] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 18] [S 19] [S 18] 
   8 [M 21] [M 21] [S 0] [M 21] [M 21] [S 0] [M 21] [S 0] 
   9 [S 0] [S 18] [S 18] [S 18] [S 0] [S 0] [S 19] [S 0] 
  10 [M 21] [M 21] [M 21] [S 0] [S 0] [S 0] [M 21] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [M 21] [S 0] [M 21] [S 0] [M 21] [M 21] [S 0] 
  13 [S 0] [S 0] [S 0] [S 18] [S 19] [S 0] [S 18] [S 18] 
  14 [M 21] [S 0] [M 21] [M 21] [M 21] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
EPOCH [21] PERSISTED.
STARTING [22]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 21] [S 0] [S 21] [S 0] [S 21] [S 0] [S 0] [S 21] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] [S 21] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 19] [S 0] 
   4 [S 0] [S 21] [S 21] [S 21] [S 0] [S 0] [S 0] [S 21] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [S 21] [S 0] [S 0] [S 21] [S 0] [S 21] [S 21] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 18] [S 19] [S 18] 
   8 [S 21] [S 21] [S 0] [S 21] [S 21] [S 0] [S 21] [S 0] 
   9 [S 0] [S 18] [S 18] [S 18] [S 0] [S 0] [S 19] [S 0] 
  10 [S 21] [S 21] [S 21] [S 0] [S 0] [S 0] [S 21] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [S 21] [S 0] [S 21] [S 0] [S 21] [S 21] [S 0] 
  13 [S 0] [S 0] [S 0] [S 18] [S 19] [S 0] [S 18] [S 18] 
  14 [S 21] [S 0] [S 21] [S 21] [S 21] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
STORE | (22) latency = 370
STORE | (22) latency = 375
STORE | (22) latency = 380
STORE | (22) latency = 385
STORE | (22) latency = 390
STORE | (22) latency = 395
STORE | (22) latency = 400
STORE | (22) latency = 405
STORE | (22) latency = 410
STORE | (22) latency = 415
STORE | (22) latency = 420
STORE | (22) latency = 425
STORE | (22) latency = 430
STORE | (22) latency = 435
STORE | (22) latency = 440
STORE | (22) latency = 445
STORE | (22) latency = 450
STORE | (22) latency = 455
STORE | (22) latency = 460
STORE | (22) latency = 465
STORE | (22) latency = 470
STORE | (22) latency = 475
STORE | (22) latency = 480
STORE | (22) latency = 485
STORE | (22) latency = 490
STORE | (22) latency = 495
STORE | (22) latency = 500
STORE | (22) latency = 505
STORE | (22) latency = 510
STORE | (22) latency = 515
STORE | (22) latency = 520
STORE | (22) latency = 525
STORE | (22) latency = 530
LOAD | (22) latency: (125 + 0) = 125
LOAD | (22) latency: (125 + 0) = 125
LOAD | (22) latency: (125 + 0) = 125
LOAD | (22) latency: (125 + 0) = 125
flushWriteBuffer | now: 456192
flushWriteBuffer | empty!
LOAD | (22) latency: (125 + 0) = 125
LOAD | (22) latency: (125 + 0) = 125
LOAD | (22) latency: (125 + 0) = 125
LOAD | (22) latency: (125 + 0) = 125
ENDING EPOCH [22]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 22] [S 0] [M 22] [S 0] [M 22] [S 0] [S 0] [M 22] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [M 22] [S 0] [M 22] [M 22] [S 0] [S 0] [M 22] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 19] [S 0] 
   4 [S 0] [M 22] [M 22] [M 22] [S 0] [S 0] [S 0] [M 22] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [M 22] [S 0] [S 0] [M 22] [S 0] [M 22] [M 22] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 18] [S 19] [S 18] 
   8 [M 22] [M 22] [S 0] [M 22] [M 22] [S 0] [M 22] [S 0] 
   9 [S 0] [S 18] [S 18] [S 18] [S 0] [S 0] [S 19] [S 0] 
  10 [M 22] [M 22] [M 22] [S 0] [S 0] [S 0] [M 22] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [M 22] [S 0] [M 22] [S 0] [M 22] [M 22] [S 0] 
  13 [S 0] [S 0] [S 0] [S 18] [S 19] [S 0] [S 18] [S 18] 
  14 [M 22] [S 0] [M 22] [M 22] [M 22] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
EPOCH [22] PERSISTED.
STARTING [23]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 22] [S 0] [S 22] [S 0] [S 22] [S 0] [S 0] [S 22] 
   1 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   2 [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] [S 0] 
   3 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 19] [S 0] 
   4 [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] 
   5 [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] [S 0] [S 18] 
   6 [S 22] [S 0] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
   7 [S 10] [S 0] [S 0] [S 0] [S 0] [S 18] [S 19] [S 18] 
   8 [S 22] [S 22] [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] 
   9 [S 0] [S 18] [S 18] [S 18] [S 0] [S 0] [S 19] [S 0] 
  10 [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] [S 0] 
  11 [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
  13 [S 0] [S 0] [S 0] [S 18] [S 19] [S 0] [S 18] [S 18] 
  14 [S 22] [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] 
  15 [S 18] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] [S 0] 
============================================================
STORE | (23) latency = 370
STORE | (23) latency = 375
STORE | (23) latency = 380
STORE | (23) latency = 385
STORE | (23) latency = 390
STORE | (23) latency = 395
STORE | (23) latency = 400
STORE | (23) latency = 405
STORE | (23) latency = 410
STORE | (23) latency = 415
STORE | (23) latency = 420
STORE | (23) latency = 425
STORE | (23) latency = 430
STORE | (23) latency = 435
STORE | (23) latency = 440
STORE | (23) latency = 445
STORE | (23) latency = 450
STORE | (23) latency = 455
STORE | (23) latency = 460
STORE | (23) latency = 465
STORE | (23) latency = 470
STORE | (23) latency = 475
STORE | (23) latency = 480
STORE | (23) latency = 485
STORE | (23) latency = 490
STORE | (23) latency = 495
STORE | (23) latency = 500
STORE | (23) latency = 505
STORE | (23) latency = 510
STORE | (23) latency = 515
STORE | (23) latency = 520
STORE | (23) latency = 525
STORE | (23) latency = 530
LOAD | (23) latency: (294 + 45) = 339
LOAD | (23) latency: (269 + 0) = 269
LOAD | (23) latency: (259 + 0) = 259
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (130 + 0) = 130
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
flushWriteBuffer | now: 457192
flushWriteBuffer | empty!
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (129 + 0) = 129
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (130 + 0) = 130
LOAD | (23) latency: (125 + 45) = 170
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (130 + 0) = 130
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (130 + 0) = 130
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (130 + 0) = 130
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 45) = 170
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (130 + 0) = 130
LOAD | (23) latency: (125 + 0) = 125
flushWriteBuffer | now: 458192
flushWriteBuffer | empty!
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
LOAD | (23) latency: (125 + 0) = 125
ENDING EPOCH [23]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 22] [S 0] [S 22] [S 0] [S 22] [S 0] [S 0] [S 22] 
   1 [S 0] [M 23] [S 0] [S 0] [S 0] [M 23] [M 23] [M 23] 
   2 [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] [S 0] 
   3 [M 23] [S 0] [M 23] [S 0] [M 23] [S 0] [S 19] [M 23] 
   4 [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] 
   5 [S 0] [S 0] [S 0] [M 23] [M 23] [M 23] [S 0] [M 23] 
   6 [S 22] [S 0] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
   7 [S 10] [S 0] [S 0] [M 23] [S 0] [M 23] [M 23] [M 23] 
   8 [M 23] [S 22] [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] 
   9 [S 0] [M 23] [M 23] [M 23] [M 23] [S 0] [S 19] [S 0] 
  10 [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] [S 0] 
  11 [M 23] [S 0] [M 23] [S 0] [M 23] [M 23] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
  13 [M 23] [S 0] [S 0] [M 23] [M 23] [S 0] [S 0] [M 23] 
  14 [S 22] [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 23] [M 23] [S 0] [S 0] [M 23] [M 23] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
EPOCH [23] PERSISTED.
STARTING [24]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 22] [S 0] [S 22] [S 0] [S 22] [S 0] [S 0] [S 22] 
   1 [S 0] [S 23] [S 0] [S 0] [S 0] [S 23] [S 23] [S 23] 
   2 [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] [S 0] 
   3 [S 23] [S 0] [S 23] [S 0] [S 23] [S 0] [S 19] [S 23] 
   4 [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] 
   5 [S 0] [S 0] [S 0] [S 23] [S 23] [S 23] [S 0] [S 23] 
   6 [S 22] [S 0] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
   7 [S 10] [S 0] [S 0] [S 23] [S 0] [S 23] [S 23] [S 23] 
   8 [S 23] [S 22] [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] 
   9 [S 0] [S 23] [S 23] [S 23] [S 23] [S 0] [S 19] [S 0] 
  10 [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] [S 0] 
  11 [S 23] [S 0] [S 23] [S 0] [S 23] [S 23] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
  13 [S 23] [S 0] [S 0] [S 23] [S 23] [S 0] [S 0] [S 23] 
  14 [S 22] [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 23] [S 23] [S 0] [S 0] [S 23] [S 23] 
============================================================
STORE | (24) latency = 370
STORE | (24) latency = 375
STORE | (24) latency = 380
STORE | (24) latency = 385
STORE | (24) latency = 390
STORE | (24) latency = 395
STORE | (24) latency = 400
STORE | (24) latency = 405
STORE | (24) latency = 410
STORE | (24) latency = 415
STORE | (24) latency = 420
STORE | (24) latency = 425
STORE | (24) latency = 430
STORE | (24) latency = 435
STORE | (24) latency = 440
STORE | (24) latency = 445
STORE | (24) latency = 450
STORE | (24) latency = 455
STORE | (24) latency = 460
STORE | (24) latency = 465
STORE | (24) latency = 470
STORE | (24) latency = 475
STORE | (24) latency = 480
STORE | (24) latency = 485
STORE | (24) latency = 490
STORE | (24) latency = 495
STORE | (24) latency = 500
STORE | (24) latency = 505
STORE | (24) latency = 510
STORE | (24) latency = 515
STORE | (24) latency = 520
STORE | (24) latency = 525
STORE | (24) latency = 530
LOAD | (24) latency: (125 + 0) = 125
LOAD | (24) latency: (125 + 0) = 125
LOAD | (24) latency: (125 + 0) = 125
flushWriteBuffer | now: 459192
flushWriteBuffer | empty!
LOAD | (24) latency: (125 + 0) = 125
LOAD | (24) latency: (125 + 0) = 125
LOAD | (24) latency: (125 + 0) = 125
LOAD | (24) latency: (125 + 0) = 125
LOAD | (24) latency: (125 + 45) = 170
ENDING EPOCH [24]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 22] [S 0] [S 22] [S 0] [S 22] [S 0] [S 0] [S 22] 
   1 [S 0] [M 24] [S 0] [S 0] [S 0] [M 24] [M 24] [M 24] 
   2 [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] [S 0] 
   3 [M 24] [S 0] [M 24] [S 0] [M 24] [S 0] [S 0] [M 24] 
   4 [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] 
   5 [S 0] [S 0] [S 0] [M 24] [M 24] [M 24] [S 0] [M 24] 
   6 [S 22] [S 0] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
   7 [S 10] [S 0] [S 0] [M 24] [S 0] [M 24] [M 24] [M 24] 
   8 [M 24] [S 22] [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] 
   9 [S 0] [M 24] [M 24] [M 24] [M 24] [S 0] [S 0] [S 0] 
  10 [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] [S 0] 
  11 [M 24] [S 0] [M 24] [S 0] [M 24] [M 24] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
  13 [M 24] [S 0] [S 0] [M 24] [M 24] [S 0] [S 0] [M 24] 
  14 [S 22] [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 24] [M 24] [S 0] [S 0] [M 24] [M 24] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
EPOCH [24] PERSISTED.
STARTING [25]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 22] [S 0] [S 22] [S 0] [S 22] [S 0] [S 0] [S 22] 
   1 [S 0] [S 24] [S 0] [S 0] [S 0] [S 24] [S 24] [S 24] 
   2 [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] [S 0] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 0] [S 0] [S 24] 
   4 [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] 
   5 [S 0] [S 0] [S 0] [S 24] [S 24] [S 24] [S 0] [S 24] 
   6 [S 22] [S 0] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
   7 [S 10] [S 0] [S 0] [S 24] [S 0] [S 24] [S 24] [S 24] 
   8 [S 24] [S 22] [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] 
   9 [S 0] [S 24] [S 24] [S 24] [S 24] [S 0] [S 0] [S 0] 
  10 [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] [S 0] 
  11 [S 24] [S 0] [S 24] [S 0] [S 24] [S 24] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
  13 [S 24] [S 0] [S 0] [S 24] [S 24] [S 0] [S 0] [S 24] 
  14 [S 22] [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 24] [S 24] [S 0] [S 0] [S 24] [S 24] 
============================================================
STORE | (25) latency = 370
STORE | (25) latency = 375
STORE | (25) latency = 380
STORE | (25) latency = 385
STORE | (25) latency = 390
STORE | (25) latency = 395
STORE | (25) latency = 400
STORE | (25) latency = 405
STORE | (25) latency = 410
STORE | (25) latency = 415
STORE | (25) latency = 420
STORE | (25) latency = 425
STORE | (25) latency = 430
STORE | (25) latency = 435
STORE | (25) latency = 440
STORE | (25) latency = 445
STORE | (25) latency = 450
STORE | (25) latency = 455
STORE | (25) latency = 460
STORE | (25) latency = 465
STORE | (25) latency = 470
STORE | (25) latency = 475
STORE | (25) latency = 480
STORE | (25) latency = 485
STORE | (25) latency = 490
STORE | (25) latency = 495
STORE | (25) latency = 500
STORE | (25) latency = 505
STORE | (25) latency = 510
STORE | (25) latency = 515
STORE | (25) latency = 520
STORE | (25) latency = 525
STORE | (25) latency = 530
flushWriteBuffer | now: 460192
flushWriteBuffer | empty!
LOAD | (25) latency: (125 + 0) = 125
LOAD | (25) latency: (125 + 0) = 125
LOAD | (25) latency: (125 + 0) = 125
LOAD | (25) latency: (125 + 0) = 125
LOAD | (25) latency: (125 + 0) = 125
flushWriteBuffer | now: 461192
flushWriteBuffer | empty!
LOAD | (25) latency: (125 + 0) = 125
LOAD | (25) latency: (125 + 0) = 125
LOAD | (25) latency: (125 + 0) = 125
ENDING EPOCH [25]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 22] [S 0] [S 22] [S 0] [S 22] [S 0] [S 0] [S 22] 
   1 [S 0] [M 25] [S 0] [S 0] [S 0] [M 25] [M 25] [M 25] 
   2 [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] [S 0] 
   3 [M 25] [S 0] [M 25] [S 0] [M 25] [S 0] [S 0] [M 25] 
   4 [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] 
   5 [S 0] [S 0] [S 0] [M 25] [M 25] [M 25] [S 0] [M 25] 
   6 [S 22] [S 0] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
   7 [S 10] [S 0] [S 0] [M 25] [S 0] [M 25] [M 25] [M 25] 
   8 [M 25] [S 22] [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] 
   9 [S 0] [M 25] [M 25] [M 25] [M 25] [S 0] [S 0] [S 0] 
  10 [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] [S 0] 
  11 [M 25] [S 0] [M 25] [S 0] [M 25] [M 25] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
  13 [M 25] [S 0] [S 0] [M 25] [M 25] [S 0] [S 0] [M 25] 
  14 [S 22] [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 25] [M 25] [S 0] [S 0] [M 25] [M 25] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
EPOCH [25] PERSISTED.
STARTING [26]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 22] [S 0] [S 22] [S 0] [S 22] [S 0] [S 0] [S 22] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 25] [S 25] 
   2 [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] [S 0] 
   3 [S 25] [S 0] [S 25] [S 0] [S 25] [S 0] [S 0] [S 25] 
   4 [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] 
   5 [S 0] [S 0] [S 0] [S 25] [S 25] [S 25] [S 0] [S 25] 
   6 [S 22] [S 0] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
   7 [S 10] [S 0] [S 0] [S 25] [S 0] [S 25] [S 25] [S 25] 
   8 [S 25] [S 22] [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] 
   9 [S 0] [S 25] [S 25] [S 25] [S 25] [S 0] [S 0] [S 0] 
  10 [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] [S 22] [S 0] 
  11 [S 25] [S 0] [S 25] [S 0] [S 25] [S 25] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] 
  13 [S 25] [S 0] [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] 
  14 [S 22] [S 0] [S 22] [S 22] [S 22] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 25] [S 25] [S 0] [S 0] [S 25] [S 25] 
============================================================
STORE | (26) latency = 370
STORE | (26) latency = 375
STORE | (26) latency = 380
STORE | (26) latency = 385
STORE | (26) latency = 390
STORE | (26) latency = 395
STORE | (26) latency = 400
STORE | (26) latency = 405
STORE | (26) latency = 410
STORE | (26) latency = 415
STORE | (26) latency = 420
STORE | (26) latency = 425
STORE | (26) latency = 430
STORE | (26) latency = 435
STORE | (26) latency = 440
STORE | (26) latency = 445
STORE | (26) latency = 450
STORE | (26) latency = 455
STORE | (26) latency = 460
STORE | (26) latency = 465
STORE | (26) latency = 470
STORE | (26) latency = 475
STORE | (26) latency = 480
STORE | (26) latency = 485
STORE | (26) latency = 490
STORE | (26) latency = 495
STORE | (26) latency = 500
STORE | (26) latency = 505
STORE | (26) latency = 510
STORE | (26) latency = 515
STORE | (26) latency = 520
STORE | (26) latency = 525
STORE | (26) latency = 530
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
flushWriteBuffer | now: 462192
flushWriteBuffer | empty!
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (129 + 45) = 174
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (129 + 0) = 129
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
flushWriteBuffer | now: 463192
flushWriteBuffer | empty!
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (130 + 0) = 130
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (129 + 0) = 129
LOAD | (26) latency: (125 + 45) = 170
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (130 + 0) = 130
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
LOAD | (26) latency: (125 + 0) = 125
ENDING EPOCH [26]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (38.28%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 26] [S 0] [M 26] [S 0] [S 0] [S 0] [S 0] [S 22] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [M 26] [M 26] [M 26] 
   2 [M 26] [S 0] [M 26] [S 22] [S 0] [S 0] [M 26] [S 0] 
   3 [M 26] [S 0] [M 26] [S 0] [M 26] [S 0] [S 0] [S 25] 
   4 [M 26] [S 22] [S 22] [M 26] [S 0] [S 0] [M 26] [S 0] 
   5 [S 0] [S 0] [S 0] [M 26] [M 26] [M 26] [S 0] [M 26] 
   6 [M 26] [S 0] [S 0] [S 22] [S 0] [S 22] [M 26] [S 0] 
   7 [S 10] [S 0] [S 0] [M 26] [S 0] [S 25] [M 26] [M 26] 
   8 [M 26] [M 26] [S 0] [S 22] [M 26] [S 0] [M 26] [S 0] 
   9 [S 0] [M 26] [M 26] [M 26] [M 26] [S 0] [S 0] [S 0] 
  10 [S 22] [S 22] [M 26] [S 0] [S 0] [S 0] [M 26] [S 0] 
  11 [M 26] [S 0] [M 26] [S 0] [M 26] [M 26] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [M 26] [S 0] [S 22] [M 26] [S 0] 
  13 [M 26] [S 0] [S 0] [S 25] [M 26] [S 0] [S 0] [M 26] 
  14 [M 26] [S 0] [M 26] [M 26] [S 22] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 26] [M 26] [S 0] [S 0] [M 26] [M 26] 
============================================================
scanning set 5: 50.0%
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 7: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 0: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
EPOCH [26] PERSISTED.
STARTING [27]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 26] [S 0] [S 26] [S 0] [S 0] [S 0] [S 0] [S 22] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] 
   2 [S 26] [S 0] [S 26] [S 22] [S 0] [S 0] [S 26] [S 0] 
   3 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 0] [S 25] 
   4 [S 26] [S 22] [S 22] [S 26] [S 0] [S 0] [S 26] [S 0] 
   5 [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] [S 0] [S 26] 
   6 [S 26] [S 0] [S 0] [S 22] [S 0] [S 22] [S 26] [S 0] 
   7 [S 10] [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 26] 
   8 [S 26] [S 26] [S 0] [S 22] [S 26] [S 0] [S 26] [S 0] 
   9 [S 0] [S 26] [S 26] [S 26] [S 26] [S 0] [S 0] [S 0] 
  10 [S 22] [S 22] [S 26] [S 0] [S 0] [S 0] [S 26] [S 0] 
  11 [S 26] [S 0] [S 26] [S 0] [S 26] [S 26] [S 0] [S 0] 
  12 [S 0] [S 22] [S 0] [S 26] [S 0] [S 22] [S 26] [S 0] 
  13 [S 26] [S 0] [S 0] [S 25] [S 26] [S 0] [S 0] [S 26] 
  14 [S 26] [S 0] [S 26] [S 26] [S 22] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 26] [S 26] [S 0] [S 0] [S 26] [S 26] 
============================================================
STORE | (27) latency = 370
STORE | (27) latency = 375
STORE | (27) latency = 380
STORE | (27) latency = 385
STORE | (27) latency = 390
STORE | (27) latency = 395
STORE | (27) latency = 400
STORE | (27) latency = 405
STORE | (27) latency = 410
STORE | (27) latency = 415
STORE | (27) latency = 420
STORE | (27) latency = 425
STORE | (27) latency = 430
STORE | (27) latency = 435
STORE | (27) latency = 440
STORE | (27) latency = 445
STORE | (27) latency = 450
STORE | (27) latency = 455
STORE | (27) latency = 460
STORE | (27) latency = 465
STORE | (27) latency = 470
STORE | (27) latency = 475
STORE | (27) latency = 480
STORE | (27) latency = 485
STORE | (27) latency = 490
STORE | (27) latency = 495
STORE | (27) latency = 500
STORE | (27) latency = 505
STORE | (27) latency = 510
STORE | (27) latency = 515
STORE | (27) latency = 520
STORE | (27) latency = 525
STORE | (27) latency = 530
STORE | (27) latency = 535
STORE | (27) latency = 540
STORE | (27) latency = 545
STORE | (27) latency = 550
STORE | (27) latency = 555
STORE | (27) latency = 560
STORE | (27) latency = 565
STORE | (27) latency = 570
STORE | (27) latency = 575
STORE | (27) latency = 580
STORE | (27) latency = 585
STORE | (27) latency = 590
STORE | (27) latency = 595
STORE | (27) latency = 600
STORE | (27) latency = 605
STORE | (27) latency = 610
LOAD | (27) latency: (375 + 0) = 375
LOAD | (27) latency: (368 + 0) = 368
LOAD | (27) latency: (362 + 0) = 362
LOAD | (27) latency: (215 + 0) = 215
LOAD | (27) latency: (209 + 0) = 209
LOAD | (27) latency: (213 + 0) = 213
LOAD | (27) latency: (186 + 0) = 186
LOAD | (27) latency: (179 + 45) = 224
flushWriteBuffer | now: 464192
flushWriteBuffer | empty!
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (130 + 0) = 130
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
flushWriteBuffer | now: 465192
flushWriteBuffer | empty!
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
LOAD | (27) latency: (125 + 0) = 125
ENDING EPOCH [27]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 27] [S 0] [M 27] [S 0] [S 0] [M 27] [S 0] [M 27] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] 
   2 [M 27] [S 0] [M 27] [M 27] [S 0] [S 0] [M 27] [S 0] 
   3 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 0] [S 25] 
   4 [M 27] [M 27] [S 22] [M 27] [S 0] [S 0] [M 27] [S 0] 
   5 [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] [S 0] [S 26] 
   6 [M 27] [S 0] [S 0] [M 27] [S 0] [M 27] [M 27] [S 0] 
   7 [S 10] [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 26] 
   8 [M 27] [M 27] [S 0] [M 27] [M 27] [S 0] [M 27] [S 0] 
   9 [S 0] [S 26] [S 26] [S 26] [S 26] [S 0] [S 0] [S 0] 
  10 [M 27] [M 27] [M 27] [S 0] [S 0] [S 0] [M 27] [S 0] 
  11 [S 26] [S 0] [S 26] [S 0] [S 26] [S 26] [S 0] [S 0] 
  12 [S 0] [M 27] [S 0] [M 27] [S 0] [M 27] [M 27] [S 0] 
  13 [S 26] [S 0] [S 0] [S 25] [S 26] [S 0] [S 0] [S 26] 
  14 [M 27] [S 0] [M 27] [M 27] [M 27] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 26] [S 26] [S 0] [S 0] [S 26] [S 26] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
EPOCH [27] PERSISTED.
STARTING [28]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 27] [S 0] [S 27] [S 0] [S 0] [S 27] [S 0] [S 27] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] 
   2 [S 27] [S 0] [S 27] [S 27] [S 0] [S 0] [S 27] [S 0] 
   3 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 0] [S 25] 
   4 [S 27] [S 27] [S 22] [S 27] [S 0] [S 0] [S 27] [S 0] 
   5 [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] [S 0] [S 26] 
   6 [S 27] [S 0] [S 0] [S 27] [S 0] [S 27] [S 27] [S 0] 
   7 [S 10] [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 26] 
   8 [S 27] [S 27] [S 0] [S 27] [S 27] [S 0] [S 27] [S 0] 
   9 [S 0] [S 26] [S 26] [S 26] [S 26] [S 0] [S 0] [S 0] 
  10 [S 27] [S 27] [S 27] [S 0] [S 0] [S 0] [S 27] [S 0] 
  11 [S 26] [S 0] [S 26] [S 0] [S 26] [S 26] [S 0] [S 0] 
  12 [S 0] [S 27] [S 0] [S 27] [S 0] [S 27] [S 27] [S 0] 
  13 [S 26] [S 0] [S 0] [S 25] [S 26] [S 0] [S 0] [S 26] 
  14 [S 27] [S 0] [S 27] [S 27] [S 27] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 26] [S 26] [S 0] [S 0] [S 26] [S 26] 
============================================================
STORE | (28) latency = 370
STORE | (28) latency = 375
STORE | (28) latency = 380
STORE | (28) latency = 385
STORE | (28) latency = 390
STORE | (28) latency = 395
STORE | (28) latency = 400
STORE | (28) latency = 405
STORE | (28) latency = 410
STORE | (28) latency = 415
STORE | (28) latency = 420
STORE | (28) latency = 425
STORE | (28) latency = 430
STORE | (28) latency = 435
STORE | (28) latency = 440
STORE | (28) latency = 445
STORE | (28) latency = 450
STORE | (28) latency = 455
STORE | (28) latency = 460
STORE | (28) latency = 465
STORE | (28) latency = 470
STORE | (28) latency = 475
STORE | (28) latency = 480
STORE | (28) latency = 485
STORE | (28) latency = 490
STORE | (28) latency = 495
STORE | (28) latency = 500
STORE | (28) latency = 505
STORE | (28) latency = 510
STORE | (28) latency = 515
STORE | (28) latency = 520
STORE | (28) latency = 525
STORE | (28) latency = 530
LOAD | (28) latency: (125 + 0) = 125
LOAD | (28) latency: (125 + 0) = 125
flushWriteBuffer | now: 466192
flushWriteBuffer | empty!
LOAD | (28) latency: (125 + 45) = 170
LOAD | (28) latency: (125 + 0) = 125
LOAD | (28) latency: (125 + 0) = 125
LOAD | (28) latency: (125 + 0) = 125
ENDING EPOCH [28]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (19.53%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 28] [S 0] [M 28] [S 0] [S 0] [M 28] [S 0] [S 27] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] 
   2 [M 28] [S 0] [M 28] [M 28] [S 0] [S 0] [S 27] [S 0] 
   3 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 0] [S 25] 
   4 [S 27] [M 28] [S 0] [M 28] [S 0] [S 0] [M 28] [S 0] 
   5 [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] [S 0] [S 26] 
   6 [M 28] [S 0] [S 0] [M 28] [S 0] [S 27] [M 28] [S 0] 
   7 [S 10] [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 26] 
   8 [M 28] [M 28] [S 0] [M 28] [M 28] [S 0] [S 27] [S 0] 
   9 [S 0] [S 26] [S 26] [S 26] [S 26] [S 0] [S 0] [S 0] 
  10 [M 28] [S 27] [M 28] [S 0] [S 0] [S 0] [M 28] [S 0] 
  11 [S 26] [S 0] [S 26] [S 0] [S 26] [S 26] [S 0] [S 0] 
  12 [S 0] [S 27] [S 0] [M 28] [S 0] [M 28] [M 28] [S 0] 
  13 [S 26] [S 0] [S 0] [S 25] [S 26] [S 0] [S 0] [S 26] 
  14 [S 27] [S 0] [M 28] [M 28] [M 28] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 26] [S 26] [S 0] [S 0] [S 26] [S 26] 
============================================================
scanning set 8: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
EPOCH [28] PERSISTED.
STARTING [29]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 28] [S 0] [S 28] [S 0] [S 0] [S 28] [S 0] [S 27] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] 
   2 [S 28] [S 0] [S 28] [S 28] [S 0] [S 0] [S 27] [S 0] 
   3 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 0] [S 25] 
   4 [S 27] [S 28] [S 0] [S 28] [S 0] [S 0] [S 28] [S 0] 
   5 [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] [S 0] [S 26] 
   6 [S 28] [S 0] [S 0] [S 28] [S 0] [S 27] [S 28] [S 0] 
   7 [S 10] [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 26] 
   8 [S 28] [S 28] [S 0] [S 28] [S 28] [S 0] [S 27] [S 0] 
   9 [S 0] [S 26] [S 26] [S 26] [S 26] [S 0] [S 0] [S 0] 
  10 [S 28] [S 27] [S 28] [S 0] [S 0] [S 0] [S 28] [S 0] 
  11 [S 26] [S 0] [S 26] [S 0] [S 26] [S 26] [S 0] [S 0] 
  12 [S 0] [S 27] [S 0] [S 28] [S 0] [S 28] [S 28] [S 0] 
  13 [S 26] [S 0] [S 0] [S 25] [S 26] [S 0] [S 0] [S 26] 
  14 [S 27] [S 0] [S 28] [S 28] [S 28] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 26] [S 26] [S 0] [S 0] [S 26] [S 26] 
============================================================
STORE | (29) latency = 370
STORE | (29) latency = 375
STORE | (29) latency = 380
STORE | (29) latency = 385
STORE | (29) latency = 390
STORE | (29) latency = 395
STORE | (29) latency = 400
STORE | (29) latency = 405
STORE | (29) latency = 410
STORE | (29) latency = 415
STORE | (29) latency = 420
STORE | (29) latency = 425
STORE | (29) latency = 430
STORE | (29) latency = 435
STORE | (29) latency = 440
STORE | (29) latency = 445
STORE | (29) latency = 450
STORE | (29) latency = 455
STORE | (29) latency = 460
STORE | (29) latency = 465
STORE | (29) latency = 470
STORE | (29) latency = 475
STORE | (29) latency = 480
STORE | (29) latency = 485
STORE | (29) latency = 490
LOAD | (29) latency: (125 + 0) = 125
flushWriteBuffer | now: 467192
flushWriteBuffer | empty!
LOAD | (29) latency: (125 + 0) = 125
LOAD | (29) latency: (125 + 0) = 125
LOAD | (29) latency: (125 + 0) = 125
LOAD | (29) latency: (125 + 0) = 125
LOAD | (29) latency: (125 + 0) = 125
flushWriteBuffer | now: 468192
flushWriteBuffer | empty!
LOAD | (29) latency: (125 + 0) = 125
LOAD | (29) latency: (125 + 0) = 125
ENDING EPOCH [29]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 29] [S 0] [M 29] [S 0] [S 0] [M 29] [S 0] [M 29] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] 
   2 [M 29] [S 0] [M 29] [M 29] [S 0] [S 0] [M 29] [S 0] 
   3 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 0] [S 25] 
   4 [M 29] [M 29] [S 0] [M 29] [S 0] [S 0] [M 29] [S 0] 
   5 [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] [S 0] [S 26] 
   6 [M 29] [S 0] [S 0] [M 29] [S 0] [M 29] [M 29] [S 0] 
   7 [S 10] [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 26] 
   8 [M 29] [M 29] [S 0] [M 29] [M 29] [S 0] [M 29] [S 0] 
   9 [S 0] [S 26] [S 26] [S 26] [S 26] [S 0] [S 0] [S 0] 
  10 [M 29] [M 29] [M 29] [S 0] [S 0] [S 0] [M 29] [S 0] 
  11 [S 26] [S 0] [S 26] [S 0] [S 26] [S 26] [S 0] [S 0] 
  12 [S 0] [M 29] [S 0] [M 29] [S 0] [M 29] [M 29] [S 0] 
  13 [S 26] [S 0] [S 0] [S 25] [S 26] [S 0] [S 0] [S 26] 
  14 [M 29] [S 0] [M 29] [M 29] [M 29] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 26] [S 26] [S 0] [S 0] [S 0] [S 26] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
EPOCH [29] PERSISTED.
STARTING [30]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] [S 29] 
   1 [S 0] [S 25] [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] 
   2 [S 29] [S 0] [S 29] [S 29] [S 0] [S 0] [S 29] [S 0] 
   3 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 0] [S 25] 
   4 [S 29] [S 29] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] [S 0] [S 26] 
   6 [S 29] [S 0] [S 0] [S 29] [S 0] [S 29] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [S 26] [S 0] [S 25] [S 26] [S 26] 
   8 [S 29] [S 29] [S 0] [S 29] [S 29] [S 0] [S 29] [S 0] 
   9 [S 0] [S 26] [S 26] [S 26] [S 26] [S 0] [S 0] [S 0] 
  10 [S 29] [S 29] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [S 26] [S 0] [S 26] [S 0] [S 26] [S 26] [S 0] [S 0] 
  12 [S 0] [S 29] [S 0] [S 29] [S 0] [S 29] [S 29] [S 0] 
  13 [S 26] [S 0] [S 0] [S 25] [S 26] [S 0] [S 0] [S 26] 
  14 [S 29] [S 0] [S 29] [S 29] [S 29] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 26] [S 26] [S 0] [S 0] [S 0] [S 26] 
============================================================
STORE | (30) latency = 370
STORE | (30) latency = 375
STORE | (30) latency = 380
STORE | (30) latency = 385
STORE | (30) latency = 390
STORE | (30) latency = 395
STORE | (30) latency = 400
STORE | (30) latency = 405
STORE | (30) latency = 410
STORE | (30) latency = 415
STORE | (30) latency = 420
STORE | (30) latency = 425
STORE | (30) latency = 430
STORE | (30) latency = 435
STORE | (30) latency = 440
STORE | (30) latency = 445
STORE | (30) latency = 450
STORE | (30) latency = 455
STORE | (30) latency = 460
STORE | (30) latency = 465
STORE | (30) latency = 470
STORE | (30) latency = 475
STORE | (30) latency = 480
STORE | (30) latency = 485
STORE | (30) latency = 490
STORE | (30) latency = 495
STORE | (30) latency = 500
STORE | (30) latency = 505
STORE | (30) latency = 510
STORE | (30) latency = 515
STORE | (30) latency = 520
STORE | (30) latency = 525
STORE | (30) latency = 530
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (130 + 45) = 175
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
flushWriteBuffer | now: 469192
flushWriteBuffer | empty!
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (130 + 0) = 130
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (130 + 0) = 130
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (130 + 0) = 130
LOAD | (30) latency: (125 + 45) = 170
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (130 + 0) = 130
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (130 + 0) = 130
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
flushWriteBuffer | now: 470192
flushWriteBuffer | empty!
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (130 + 0) = 130
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 45) = 170
LOAD | (30) latency: (125 + 0) = 125
LOAD | (30) latency: (125 + 0) = 125
ENDING EPOCH [30]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [M 30] [S 0] [M 30] 
   1 [S 0] [M 30] [S 0] [S 0] [S 0] [M 30] [S 26] [M 30] 
   2 [S 29] [S 0] [S 29] [M 30] [S 0] [S 0] [M 30] [S 0] 
   3 [M 30] [S 0] [S 26] [M 30] [M 30] [S 0] [S 0] [M 30] 
   4 [M 30] [M 30] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [M 30] [M 30] [M 30] [M 30] [S 0] [S 26] 
   6 [S 29] [S 0] [S 0] [M 30] [S 0] [M 30] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [M 30] [S 0] [S 25] [M 30] [M 30] 
   8 [M 30] [S 29] [S 0] [M 30] [S 29] [S 0] [M 30] [S 0] 
   9 [S 0] [M 30] [M 30] [M 30] [S 0] [S 0] [S 0] [M 30] 
  10 [M 30] [M 30] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [M 30] [S 0] [M 30] [S 0] [S 26] [M 30] [S 0] [S 0] 
  12 [S 0] [M 30] [S 0] [S 29] [S 0] [M 30] [S 29] [S 0] 
  13 [M 30] [S 0] [S 0] [S 25] [M 30] [S 0] [S 0] [M 30] 
  14 [M 30] [S 0] [S 29] [S 29] [M 30] [S 0] [S 0] [S 0] 
  15 [M 30] [S 0] [M 30] [M 30] [S 0] [S 0] [S 0] [M 30] 
============================================================
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
EPOCH [30] PERSISTED.
STARTING [31]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] 
   1 [S 0] [S 30] [S 0] [S 0] [S 0] [S 30] [S 26] [S 30] 
   2 [S 29] [S 0] [S 29] [S 30] [S 0] [S 0] [S 30] [S 0] 
   3 [S 30] [S 0] [S 26] [S 30] [S 30] [S 0] [S 0] [S 30] 
   4 [S 30] [S 30] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [S 30] [S 30] [S 30] [S 30] [S 0] [S 26] 
   6 [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [S 30] [S 0] [S 25] [S 30] [S 30] 
   8 [S 30] [S 29] [S 0] [S 30] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [S 30] [S 30] [S 30] [S 0] [S 0] [S 0] [S 30] 
  10 [S 30] [S 30] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [S 30] [S 0] [S 30] [S 0] [S 26] [S 30] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [S 29] [S 0] [S 30] [S 29] [S 0] 
  13 [S 30] [S 0] [S 0] [S 25] [S 30] [S 0] [S 0] [S 30] 
  14 [S 30] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] [S 0] 
  15 [S 30] [S 0] [S 30] [S 30] [S 0] [S 0] [S 0] [S 30] 
============================================================
STORE | (31) latency = 370
STORE | (31) latency = 375
STORE | (31) latency = 380
STORE | (31) latency = 385
STORE | (31) latency = 390
STORE | (31) latency = 395
STORE | (31) latency = 400
STORE | (31) latency = 405
STORE | (31) latency = 410
STORE | (31) latency = 415
STORE | (31) latency = 420
STORE | (31) latency = 425
STORE | (31) latency = 430
STORE | (31) latency = 435
STORE | (31) latency = 440
STORE | (31) latency = 445
STORE | (31) latency = 450
STORE | (31) latency = 455
STORE | (31) latency = 460
STORE | (31) latency = 465
STORE | (31) latency = 470
STORE | (31) latency = 475
STORE | (31) latency = 480
STORE | (31) latency = 485
STORE | (31) latency = 490
STORE | (31) latency = 495
STORE | (31) latency = 500
STORE | (31) latency = 505
STORE | (31) latency = 510
STORE | (31) latency = 515
STORE | (31) latency = 520
STORE | (31) latency = 525
STORE | (31) latency = 530
STORE | (31) latency = 535
STORE | (31) latency = 540
STORE | (31) latency = 545
STORE | (31) latency = 550
STORE | (31) latency = 555
STORE | (31) latency = 560
STORE | (31) latency = 565
STORE | (31) latency = 570
STORE | (31) latency = 575
STORE | (31) latency = 580
STORE | (31) latency = 585
STORE | (31) latency = 590
LOAD | (31) latency: (355 + 0) = 355
LOAD | (31) latency: (348 + 0) = 348
LOAD | (31) latency: (342 + 0) = 342
LOAD | (31) latency: (195 + 0) = 195
LOAD | (31) latency: (186 + 0) = 186
LOAD | (31) latency: (125 + 0) = 125
LOAD | (31) latency: (125 + 0) = 125
flushWriteBuffer | now: 471192
flushWriteBuffer | empty!
LOAD | (31) latency: (125 + 0) = 125
LOAD | (31) latency: (125 + 0) = 125
LOAD | (31) latency: (125 + 0) = 125
LOAD | (31) latency: (125 + 0) = 125
LOAD | (31) latency: (125 + 0) = 125
ENDING EPOCH [31]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] 
   1 [S 0] [M 31] [S 0] [S 0] [S 0] [M 31] [M 31] [M 31] 
   2 [S 29] [S 0] [S 29] [S 30] [S 0] [S 0] [S 30] [S 0] 
   3 [M 31] [S 0] [S 0] [M 31] [M 31] [S 0] [S 0] [M 31] 
   4 [S 30] [S 30] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [M 31] [M 31] [M 31] [M 31] [S 0] [S 0] 
   6 [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [M 31] [S 0] [M 31] [M 31] [M 31] 
   8 [M 31] [S 29] [S 0] [S 30] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [M 31] [M 31] [M 31] [S 0] [S 0] [S 0] [M 31] 
  10 [S 30] [S 30] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [M 31] [S 0] [M 31] [S 0] [M 31] [M 31] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [S 29] [S 0] [S 30] [S 29] [S 0] 
  13 [M 31] [S 0] [S 0] [M 31] [M 31] [S 0] [S 0] [M 31] 
  14 [S 30] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] [S 0] 
  15 [M 31] [S 0] [M 31] [M 31] [S 0] [S 0] [S 0] [M 31] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
EPOCH [31] PERSISTED.
STARTING [32]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] 
   1 [S 0] [S 31] [S 0] [S 0] [S 0] [S 31] [S 31] [S 31] 
   2 [S 29] [S 0] [S 29] [S 30] [S 0] [S 0] [S 30] [S 0] 
   3 [S 31] [S 0] [S 0] [S 31] [S 31] [S 0] [S 0] [S 31] 
   4 [S 30] [S 30] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [S 31] [S 31] [S 31] [S 31] [S 0] [S 0] 
   6 [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [S 31] [S 0] [S 31] [S 31] [S 31] 
   8 [S 31] [S 29] [S 0] [S 30] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [S 31] [S 31] [S 31] [S 0] [S 0] [S 0] [S 31] 
  10 [S 30] [S 30] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [S 31] [S 0] [S 31] [S 0] [S 31] [S 31] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [S 29] [S 0] [S 30] [S 29] [S 0] 
  13 [S 31] [S 0] [S 0] [S 31] [S 31] [S 0] [S 0] [S 31] 
  14 [S 30] [S 0] [S 29] [S 29] [S 30] [S 0] [S 0] [S 0] 
  15 [S 31] [S 0] [S 31] [S 31] [S 0] [S 0] [S 0] [S 31] 
============================================================
STORE | (32) latency = 370
STORE | (32) latency = 375
STORE | (32) latency = 380
STORE | (32) latency = 385
STORE | (32) latency = 390
STORE | (32) latency = 395
STORE | (32) latency = 400
STORE | (32) latency = 405
STORE | (32) latency = 410
STORE | (32) latency = 415
STORE | (32) latency = 420
STORE | (32) latency = 425
STORE | (32) latency = 430
STORE | (32) latency = 435
STORE | (32) latency = 440
STORE | (32) latency = 445
STORE | (32) latency = 450
STORE | (32) latency = 455
STORE | (32) latency = 460
STORE | (32) latency = 465
STORE | (32) latency = 470
STORE | (32) latency = 475
STORE | (32) latency = 480
STORE | (32) latency = 485
STORE | (32) latency = 490
STORE | (32) latency = 495
STORE | (32) latency = 500
STORE | (32) latency = 505
STORE | (32) latency = 510
STORE | (32) latency = 515
STORE | (32) latency = 520
STORE | (32) latency = 525
STORE | (32) latency = 530
LOAD | (32) latency: (125 + 0) = 125
flushWriteBuffer | now: 472192
flushWriteBuffer | empty!
LOAD | (32) latency: (125 + 45) = 170
LOAD | (32) latency: (125 + 0) = 125
LOAD | (32) latency: (125 + 0) = 125
LOAD | (32) latency: (125 + 0) = 125
LOAD | (32) latency: (125 + 0) = 125
flushWriteBuffer | now: 473192
flushWriteBuffer | empty!
LOAD | (32) latency: (125 + 0) = 125
LOAD | (32) latency: (125 + 0) = 125
ENDING EPOCH [32]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] 
   1 [S 0] [M 32] [S 0] [S 0] [S 0] [M 32] [M 32] [M 32] 
   2 [S 29] [S 0] [S 29] [S 30] [S 0] [S 0] [S 30] [S 0] 
   3 [M 32] [S 0] [S 0] [M 32] [M 32] [S 0] [S 0] [M 32] 
   4 [S 30] [S 30] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [M 32] [M 32] [M 32] [M 32] [S 0] [S 0] 
   6 [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [M 32] [S 0] [M 32] [M 32] [M 32] 
   8 [M 32] [S 29] [S 0] [S 30] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [M 32] [M 32] [M 32] [S 0] [S 0] [S 0] [M 32] 
  10 [S 30] [S 30] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [M 32] [S 0] [M 32] [S 0] [M 32] [M 32] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [S 29] [S 0] [S 30] [S 29] [S 0] 
  13 [M 32] [S 0] [S 0] [M 32] [M 32] [S 0] [S 0] [M 32] 
  14 [S 30] [S 0] [S 29] [S 0] [S 30] [S 0] [S 0] [S 0] 
  15 [M 32] [S 0] [M 32] [M 32] [S 0] [S 0] [S 0] [M 32] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
EPOCH [32] PERSISTED.
STARTING [33]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] 
   1 [S 0] [S 32] [S 0] [S 0] [S 0] [S 32] [S 32] [S 32] 
   2 [S 29] [S 0] [S 29] [S 30] [S 0] [S 0] [S 30] [S 0] 
   3 [S 32] [S 0] [S 0] [S 32] [S 32] [S 0] [S 0] [S 32] 
   4 [S 30] [S 30] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [S 32] [S 32] [S 32] [S 32] [S 0] [S 0] 
   6 [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [S 32] [S 0] [S 32] [S 32] [S 32] 
   8 [S 32] [S 29] [S 0] [S 30] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [S 32] [S 32] [S 32] [S 0] [S 0] [S 0] [S 32] 
  10 [S 30] [S 30] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [S 32] [S 0] [S 32] [S 0] [S 32] [S 32] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [S 29] [S 0] [S 30] [S 29] [S 0] 
  13 [S 32] [S 0] [S 0] [S 32] [S 32] [S 0] [S 0] [S 32] 
  14 [S 30] [S 0] [S 29] [S 0] [S 30] [S 0] [S 0] [S 0] 
  15 [S 32] [S 0] [S 32] [S 32] [S 0] [S 0] [S 0] [S 32] 
============================================================
STORE | (33) latency = 370
STORE | (33) latency = 375
STORE | (33) latency = 380
STORE | (33) latency = 385
STORE | (33) latency = 390
STORE | (33) latency = 395
STORE | (33) latency = 400
STORE | (33) latency = 405
STORE | (33) latency = 410
STORE | (33) latency = 415
STORE | (33) latency = 420
STORE | (33) latency = 425
STORE | (33) latency = 430
STORE | (33) latency = 435
STORE | (33) latency = 440
STORE | (33) latency = 445
STORE | (33) latency = 450
STORE | (33) latency = 455
STORE | (33) latency = 460
STORE | (33) latency = 465
STORE | (33) latency = 470
STORE | (33) latency = 475
STORE | (33) latency = 480
STORE | (33) latency = 485
STORE | (33) latency = 490
STORE | (33) latency = 495
STORE | (33) latency = 500
STORE | (33) latency = 505
STORE | (33) latency = 510
STORE | (33) latency = 515
STORE | (33) latency = 520
STORE | (33) latency = 525
STORE | (33) latency = 530
LOAD | (33) latency: (125 + 0) = 125
LOAD | (33) latency: (125 + 0) = 125
LOAD | (33) latency: (125 + 0) = 125
flushWriteBuffer | now: 474192
flushWriteBuffer | empty!
LOAD | (33) latency: (125 + 0) = 125
LOAD | (33) latency: (125 + 0) = 125
LOAD | (33) latency: (125 + 0) = 125
LOAD | (33) latency: (125 + 0) = 125
LOAD | (33) latency: (125 + 0) = 125
ENDING EPOCH [33]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] 
   1 [S 0] [M 33] [S 0] [S 0] [S 0] [M 33] [M 33] [M 33] 
   2 [S 29] [S 0] [S 29] [S 30] [S 0] [S 0] [S 30] [S 0] 
   3 [M 33] [S 0] [S 0] [M 33] [M 33] [S 0] [S 0] [M 33] 
   4 [S 30] [S 30] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [M 33] [M 33] [M 33] [M 33] [S 0] [S 0] 
   6 [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [M 33] [S 0] [M 33] [M 33] [M 33] 
   8 [M 33] [S 29] [S 0] [S 30] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [M 33] [M 33] [M 33] [S 0] [S 0] [S 0] [M 33] 
  10 [S 30] [S 30] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [M 33] [S 0] [M 33] [S 0] [M 33] [M 33] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [S 29] [S 0] [S 30] [S 29] [S 0] 
  13 [M 33] [S 0] [S 0] [M 33] [M 33] [S 0] [S 0] [M 33] 
  14 [S 30] [S 0] [S 29] [S 0] [S 30] [S 0] [S 0] [S 0] 
  15 [M 33] [S 0] [M 33] [M 33] [S 0] [S 0] [S 0] [M 33] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
EPOCH [33] PERSISTED.
STARTING [34]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 29] [S 0] [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] [S 33] 
   2 [S 29] [S 0] [S 29] [S 30] [S 0] [S 0] [S 30] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [S 30] [S 30] [S 0] [S 29] [S 0] [S 0] [S 29] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [S 29] [S 0] [S 0] [S 30] [S 0] [S 30] [S 29] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [S 33] [S 33] [S 33] 
   8 [S 33] [S 29] [S 0] [S 30] [S 29] [S 0] [S 30] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [S 30] [S 30] [S 29] [S 0] [S 0] [S 0] [S 29] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [S 29] [S 0] [S 30] [S 29] [S 0] 
  13 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
  14 [S 30] [S 0] [S 29] [S 0] [S 30] [S 0] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
STORE | (34) latency = 370
STORE | (34) latency = 375
STORE | (34) latency = 380
STORE | (34) latency = 385
STORE | (34) latency = 390
STORE | (34) latency = 395
STORE | (34) latency = 400
STORE | (34) latency = 405
STORE | (34) latency = 410
STORE | (34) latency = 415
STORE | (34) latency = 420
STORE | (34) latency = 425
STORE | (34) latency = 430
STORE | (34) latency = 435
STORE | (34) latency = 440
STORE | (34) latency = 445
STORE | (34) latency = 450
STORE | (34) latency = 455
STORE | (34) latency = 460
STORE | (34) latency = 465
STORE | (34) latency = 470
STORE | (34) latency = 475
STORE | (34) latency = 480
STORE | (34) latency = 485
STORE | (34) latency = 490
STORE | (34) latency = 495
STORE | (34) latency = 500
STORE | (34) latency = 505
STORE | (34) latency = 510
STORE | (34) latency = 515
STORE | (34) latency = 520
STORE | (34) latency = 525
STORE | (34) latency = 530
flushWriteBuffer | now: 475192
flushWriteBuffer | empty!
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (130 + 45) = 175
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (130 + 0) = 130
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (130 + 0) = 130
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (130 + 0) = 130
LOAD | (34) latency: (125 + 45) = 170
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (130 + 0) = 130
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (130 + 0) = 130
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
flushWriteBuffer | now: 476192
flushWriteBuffer | empty!
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (130 + 0) = 130
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 45) = 170
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (125 + 0) = 125
LOAD | (34) latency: (130 + 0) = 130
LOAD | (34) latency: (125 + 0) = 125
ENDING EPOCH [34]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 34] [S 0] [M 34] [S 0] [S 0] [M 34] [S 0] [M 34] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [M 34] [S 33] 
   2 [S 0] [M 34] [M 34] [S 30] [S 0] [M 34] [S 30] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [M 34] [M 34] [S 0] [M 34] [S 0] [S 0] [M 34] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [M 34] [S 0] [M 34] [S 0] [S 0] [M 34] [M 34] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [M 34] [S 33] [S 33] 
   8 [M 34] [M 34] [S 0] [S 30] [M 34] [S 0] [M 34] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [M 34] [S 30] [M 34] [M 34] [S 0] [S 0] [M 34] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [M 34] [S 33] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [M 34] [S 0] [M 34] [M 34] [S 0] 
  13 [S 33] [S 0] [S 0] [M 34] [S 33] [S 0] [S 0] [S 33] 
  14 [M 34] [S 0] [M 34] [S 0] [M 34] [M 34] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 14: 50.0%
scanning set 2: 37.5%
scanning set 12: 37.5%
scanning set 1: 12.5%
scanning set 7: 12.5%
scanning set 11: 12.5%
scanning set 13: 12.5%
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
EPOCH [34] PERSISTED.
STARTING [35]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 34] [S 0] [S 34] [S 0] [S 0] [S 34] [S 0] [S 34] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 34] [S 33] 
   2 [S 0] [S 34] [S 34] [S 30] [S 0] [S 34] [S 30] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [S 34] [S 34] [S 0] [S 34] [S 0] [S 0] [S 34] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [S 34] [S 0] [S 34] [S 0] [S 0] [S 34] [S 34] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [S 34] [S 33] [S 33] 
   8 [S 34] [S 34] [S 0] [S 30] [S 34] [S 0] [S 34] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [S 34] [S 30] [S 34] [S 34] [S 0] [S 0] [S 34] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] [S 0] 
  12 [S 0] [S 30] [S 0] [S 34] [S 0] [S 34] [S 34] [S 0] 
  13 [S 33] [S 0] [S 0] [S 34] [S 33] [S 0] [S 0] [S 33] 
  14 [S 34] [S 0] [S 34] [S 0] [S 34] [S 34] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
STORE | (35) latency = 370
STORE | (35) latency = 375
STORE | (35) latency = 380
STORE | (35) latency = 385
STORE | (35) latency = 390
STORE | (35) latency = 395
STORE | (35) latency = 400
STORE | (35) latency = 405
STORE | (35) latency = 410
STORE | (35) latency = 415
STORE | (35) latency = 420
STORE | (35) latency = 425
STORE | (35) latency = 430
STORE | (35) latency = 435
STORE | (35) latency = 440
STORE | (35) latency = 445
STORE | (35) latency = 450
STORE | (35) latency = 455
STORE | (35) latency = 460
STORE | (35) latency = 465
STORE | (35) latency = 470
STORE | (35) latency = 475
STORE | (35) latency = 480
STORE | (35) latency = 485
STORE | (35) latency = 490
STORE | (35) latency = 495
STORE | (35) latency = 500
STORE | (35) latency = 505
STORE | (35) latency = 510
STORE | (35) latency = 515
STORE | (35) latency = 520
STORE | (35) latency = 525
STORE | (35) latency = 530
STORE | (35) latency = 535
LOAD | (35) latency: (288 + 0) = 288
LOAD | (35) latency: (142 + 0) = 142
LOAD | (35) latency: (132 + 0) = 132
LOAD | (35) latency: (125 + 0) = 125
LOAD | (35) latency: (125 + 0) = 125
flushWriteBuffer | now: 477192
flushWriteBuffer | empty!
LOAD | (35) latency: (125 + 0) = 125
LOAD | (35) latency: (125 + 0) = 125
LOAD | (35) latency: (125 + 0) = 125
LOAD | (35) latency: (125 + 0) = 125
LOAD | (35) latency: (125 + 0) = 125
flushWriteBuffer | now: 478192
flushWriteBuffer | empty!
LOAD | (35) latency: (125 + 0) = 125
ENDING EPOCH [35]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 35] [S 0] [M 35] [S 0] [S 0] [M 35] [S 0] [M 35] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 34] [S 33] 
   2 [S 0] [M 35] [M 35] [S 30] [S 0] [M 35] [M 35] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [M 35] [M 35] [S 0] [M 35] [S 0] [S 0] [M 35] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [M 35] [S 0] [M 35] [S 0] [S 0] [M 35] [M 35] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [S 34] [S 33] [S 33] 
   8 [M 35] [M 35] [S 0] [M 35] [M 35] [S 0] [M 35] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [M 35] [S 0] [M 35] [M 35] [S 0] [S 0] [M 35] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 35] [S 0] [M 35] [M 35] [M 35] 
  13 [S 33] [S 0] [S 0] [S 34] [S 33] [S 0] [S 0] [S 33] 
  14 [M 35] [S 0] [M 35] [S 0] [M 35] [M 35] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
EPOCH [35] PERSISTED.
STARTING [36]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 35] [S 0] [S 35] [S 0] [S 0] [S 35] [S 0] [S 35] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 34] [S 33] 
   2 [S 0] [S 35] [S 35] [S 30] [S 0] [S 35] [S 35] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [S 35] [S 35] [S 0] [S 35] [S 0] [S 0] [S 35] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [S 35] [S 0] [S 35] [S 0] [S 0] [S 35] [S 35] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [S 34] [S 33] [S 33] 
   8 [S 35] [S 35] [S 0] [S 35] [S 35] [S 0] [S 35] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [S 35] [S 0] [S 35] [S 35] [S 0] [S 0] [S 35] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 35] [S 0] [S 35] [S 35] [S 35] 
  13 [S 33] [S 0] [S 0] [S 34] [S 33] [S 0] [S 0] [S 33] 
  14 [S 35] [S 0] [S 35] [S 0] [S 35] [S 35] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
STORE | (36) latency = 370
STORE | (36) latency = 375
STORE | (36) latency = 380
STORE | (36) latency = 385
STORE | (36) latency = 390
STORE | (36) latency = 395
STORE | (36) latency = 400
STORE | (36) latency = 405
STORE | (36) latency = 410
STORE | (36) latency = 415
STORE | (36) latency = 420
STORE | (36) latency = 425
STORE | (36) latency = 430
STORE | (36) latency = 435
STORE | (36) latency = 440
STORE | (36) latency = 445
STORE | (36) latency = 450
STORE | (36) latency = 455
STORE | (36) latency = 460
STORE | (36) latency = 465
STORE | (36) latency = 470
STORE | (36) latency = 475
STORE | (36) latency = 480
STORE | (36) latency = 485
STORE | (36) latency = 490
STORE | (36) latency = 495
STORE | (36) latency = 500
STORE | (36) latency = 505
STORE | (36) latency = 510
STORE | (36) latency = 515
STORE | (36) latency = 520
STORE | (36) latency = 525
STORE | (36) latency = 530
LOAD | (36) latency: (125 + 45) = 170
LOAD | (36) latency: (125 + 0) = 125
LOAD | (36) latency: (125 + 0) = 125
LOAD | (36) latency: (125 + 0) = 125
LOAD | (36) latency: (125 + 0) = 125
flushWriteBuffer | now: 479192
flushWriteBuffer | empty!
LOAD | (36) latency: (125 + 0) = 125
LOAD | (36) latency: (125 + 0) = 125
LOAD | (36) latency: (125 + 0) = 125
ENDING EPOCH [36]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 36] [S 0] [M 36] [S 0] [S 0] [M 36] [S 0] [M 36] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 34] [S 33] 
   2 [S 0] [M 36] [M 36] [S 30] [S 0] [M 36] [M 36] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [M 36] [M 36] [S 0] [M 36] [S 0] [S 0] [M 36] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [M 36] [S 0] [M 36] [S 0] [S 0] [M 36] [M 36] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] 
   8 [M 36] [M 36] [S 0] [M 36] [M 36] [S 0] [M 36] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [M 36] [S 0] [M 36] [M 36] [S 0] [S 0] [M 36] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 36] [S 0] [M 36] [M 36] [M 36] 
  13 [S 33] [S 0] [S 0] [S 34] [S 33] [S 0] [S 0] [S 33] 
  14 [M 36] [S 0] [M 36] [S 0] [M 36] [M 36] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
EPOCH [36] PERSISTED.
STARTING [37]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] [S 0] [S 36] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 34] [S 33] 
   2 [S 0] [S 36] [S 36] [S 30] [S 0] [S 36] [S 36] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] 
   8 [S 36] [S 36] [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [S 36] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 36] [S 0] [S 36] [S 36] [S 36] 
  13 [S 33] [S 0] [S 0] [S 34] [S 33] [S 0] [S 0] [S 33] 
  14 [S 36] [S 0] [S 36] [S 0] [S 36] [S 36] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
STORE | (37) latency = 370
STORE | (37) latency = 375
STORE | (37) latency = 380
STORE | (37) latency = 385
STORE | (37) latency = 390
STORE | (37) latency = 395
STORE | (37) latency = 400
STORE | (37) latency = 405
STORE | (37) latency = 410
STORE | (37) latency = 415
STORE | (37) latency = 420
STORE | (37) latency = 425
STORE | (37) latency = 430
STORE | (37) latency = 435
STORE | (37) latency = 440
STORE | (37) latency = 445
STORE | (37) latency = 450
STORE | (37) latency = 455
STORE | (37) latency = 460
STORE | (37) latency = 465
STORE | (37) latency = 470
STORE | (37) latency = 475
STORE | (37) latency = 480
STORE | (37) latency = 485
STORE | (37) latency = 490
STORE | (37) latency = 495
STORE | (37) latency = 500
STORE | (37) latency = 505
STORE | (37) latency = 510
STORE | (37) latency = 515
STORE | (37) latency = 520
STORE | (37) latency = 525
STORE | (37) latency = 530
LOAD | (37) latency: (125 + 0) = 125
LOAD | (37) latency: (125 + 0) = 125
flushWriteBuffer | now: 480192
flushWriteBuffer | empty!
LOAD | (37) latency: (125 + 0) = 125
LOAD | (37) latency: (125 + 0) = 125
LOAD | (37) latency: (125 + 0) = 125
LOAD | (37) latency: (125 + 0) = 125
LOAD | (37) latency: (125 + 0) = 125
flushWriteBuffer | now: 481192
flushWriteBuffer | empty!
LOAD | (37) latency: (125 + 0) = 125
ENDING EPOCH [37]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 37] [S 0] [M 37] [S 0] [S 0] [M 37] [S 0] [M 37] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 34] [S 33] 
   2 [S 0] [M 37] [M 37] [S 0] [S 0] [M 37] [M 37] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [M 37] [M 37] [S 0] [M 37] [S 0] [S 0] [M 37] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [M 37] [S 0] [M 37] [S 0] [S 0] [M 37] [M 37] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] 
   8 [M 37] [M 37] [S 0] [M 37] [M 37] [S 0] [M 37] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [M 37] [S 0] [M 37] [M 37] [S 0] [S 0] [M 37] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 37] [S 0] [M 37] [M 37] [M 37] 
  13 [S 33] [S 0] [S 0] [S 34] [S 33] [S 0] [S 0] [S 33] 
  14 [M 37] [S 0] [M 37] [S 0] [M 37] [M 37] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
EPOCH [37] PERSISTED.
STARTING [38]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 34] [S 33] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [S 0] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] 
   8 [S 37] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [S 33] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 33] [S 0] [S 33] [S 0] [S 34] [S 33] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [S 33] [S 0] [S 0] [S 34] [S 33] [S 0] [S 0] [S 33] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [S 33] [S 0] [S 33] [S 33] [S 0] [S 0] [S 0] [S 33] 
============================================================
STORE | (38) latency = 370
STORE | (38) latency = 375
STORE | (38) latency = 380
STORE | (38) latency = 385
STORE | (38) latency = 390
STORE | (38) latency = 395
STORE | (38) latency = 400
STORE | (38) latency = 405
STORE | (38) latency = 410
STORE | (38) latency = 415
STORE | (38) latency = 420
STORE | (38) latency = 425
STORE | (38) latency = 430
STORE | (38) latency = 435
STORE | (38) latency = 440
STORE | (38) latency = 445
STORE | (38) latency = 450
STORE | (38) latency = 455
STORE | (38) latency = 460
STORE | (38) latency = 465
STORE | (38) latency = 470
STORE | (38) latency = 475
STORE | (38) latency = 480
STORE | (38) latency = 485
STORE | (38) latency = 490
STORE | (38) latency = 495
STORE | (38) latency = 500
STORE | (38) latency = 505
STORE | (38) latency = 510
STORE | (38) latency = 515
STORE | (38) latency = 520
STORE | (38) latency = 525
STORE | (38) latency = 530
LOAD | (38) latency: (295 + 45) = 340
LOAD | (38) latency: (288 + 0) = 288
LOAD | (38) latency: (282 + 0) = 282
LOAD | (38) latency: (135 + 0) = 135
LOAD | (38) latency: (129 + 0) = 129
LOAD | (38) latency: (134 + 0) = 134
LOAD | (38) latency: (127 + 0) = 127
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (130 + 0) = 130
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (130 + 0) = 130
LOAD | (38) latency: (125 + 45) = 170
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (130 + 0) = 130
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
flushWriteBuffer | now: 482192
flushWriteBuffer | empty!
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (130 + 0) = 130
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (130 + 0) = 130
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 45) = 170
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (130 + 0) = 130
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
LOAD | (38) latency: (125 + 0) = 125
ENDING EPOCH [38]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [M 38] [S 0] [S 0] [S 0] [M 38] [M 38] [M 38] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 33] [M 38] [S 0] [M 38] [M 38] [S 0] [S 0] [M 38] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [M 38] [M 38] [M 38] [M 38] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [M 38] [S 0] [M 38] [S 0] [M 38] [M 38] [S 0] 
   8 [M 38] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [M 38] [M 38] [S 33] [M 38] [S 0] [S 0] [M 38] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 0] [S 0] [M 38] [M 38] [M 38] [M 38] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [M 38] [S 0] [S 0] [M 38] [M 38] [S 0] [S 0] [M 38] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [M 38] [S 0] [M 38] [M 38] [M 38] [S 0] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
EPOCH [38] PERSISTED.
STARTING [39]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [S 38] [S 0] [S 0] [S 0] [S 38] [S 38] [S 38] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 33] [S 38] [S 0] [S 38] [S 38] [S 0] [S 0] [S 38] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 38] [S 38] [S 38] [S 38] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [S 38] [S 0] [S 38] [S 0] [S 38] [S 38] [S 0] 
   8 [S 38] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [S 38] [S 38] [S 33] [S 38] [S 0] [S 0] [S 38] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 0] [S 0] [S 38] [S 38] [S 38] [S 38] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [S 38] [S 0] [S 0] [S 38] [S 38] [S 0] [S 0] [S 38] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [S 38] [S 0] [S 38] [S 38] [S 38] [S 0] [S 0] [S 0] 
============================================================
STORE | (39) latency = 370
STORE | (39) latency = 375
STORE | (39) latency = 380
STORE | (39) latency = 385
STORE | (39) latency = 390
STORE | (39) latency = 395
STORE | (39) latency = 400
STORE | (39) latency = 405
STORE | (39) latency = 410
STORE | (39) latency = 415
STORE | (39) latency = 420
STORE | (39) latency = 425
STORE | (39) latency = 430
STORE | (39) latency = 435
STORE | (39) latency = 440
STORE | (39) latency = 445
STORE | (39) latency = 450
STORE | (39) latency = 455
STORE | (39) latency = 460
STORE | (39) latency = 465
STORE | (39) latency = 470
STORE | (39) latency = 475
STORE | (39) latency = 480
STORE | (39) latency = 485
STORE | (39) latency = 490
STORE | (39) latency = 495
STORE | (39) latency = 500
STORE | (39) latency = 505
STORE | (39) latency = 510
STORE | (39) latency = 515
STORE | (39) latency = 520
STORE | (39) latency = 525
STORE | (39) latency = 530
LOAD | (39) latency: (125 + 0) = 125
flushWriteBuffer | now: 483192
flushWriteBuffer | empty!
LOAD | (39) latency: (125 + 0) = 125
LOAD | (39) latency: (125 + 0) = 125
LOAD | (39) latency: (125 + 0) = 125
LOAD | (39) latency: (125 + 0) = 125
LOAD | (39) latency: (125 + 0) = 125
flushWriteBuffer | now: 484192
flushWriteBuffer | empty!
LOAD | (39) latency: (125 + 0) = 125
LOAD | (39) latency: (125 + 45) = 170
ENDING EPOCH [39]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [M 39] [S 0] [S 0] [S 0] [M 39] [M 39] [M 39] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 0] [M 39] [S 0] [M 39] [M 39] [S 0] [S 0] [M 39] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [M 39] [M 39] [M 39] [M 39] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [M 39] [S 0] [M 39] [S 0] [M 39] [M 39] [S 0] 
   8 [M 39] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [M 39] [M 39] [S 0] [M 39] [S 0] [S 0] [M 39] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 0] [S 0] [M 39] [M 39] [M 39] [M 39] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [M 39] [S 0] [S 0] [M 39] [M 39] [S 0] [S 0] [M 39] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [M 39] [S 0] [M 39] [M 39] [M 39] [S 0] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
EPOCH [39] PERSISTED.
STARTING [40]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [S 39] [S 0] [S 0] [S 0] [S 39] [S 39] [S 39] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 0] [S 39] [S 0] [S 39] [S 39] [S 0] [S 0] [S 39] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 39] [S 39] [S 39] [S 39] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [S 39] [S 0] [S 39] [S 0] [S 39] [S 39] [S 0] 
   8 [S 39] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [S 39] [S 39] [S 0] [S 39] [S 0] [S 0] [S 39] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 0] [S 0] [S 39] [S 39] [S 39] [S 39] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [S 39] [S 0] [S 0] [S 39] [S 39] [S 0] [S 0] [S 39] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [S 39] [S 0] [S 39] [S 39] [S 39] [S 0] [S 0] [S 0] 
============================================================
STORE | (40) latency = 370
STORE | (40) latency = 375
STORE | (40) latency = 380
STORE | (40) latency = 385
STORE | (40) latency = 390
STORE | (40) latency = 395
STORE | (40) latency = 400
STORE | (40) latency = 405
STORE | (40) latency = 410
STORE | (40) latency = 415
STORE | (40) latency = 420
STORE | (40) latency = 425
STORE | (40) latency = 430
STORE | (40) latency = 435
STORE | (40) latency = 440
STORE | (40) latency = 445
STORE | (40) latency = 450
STORE | (40) latency = 455
STORE | (40) latency = 460
STORE | (40) latency = 465
STORE | (40) latency = 470
STORE | (40) latency = 475
STORE | (40) latency = 480
STORE | (40) latency = 485
STORE | (40) latency = 490
STORE | (40) latency = 495
STORE | (40) latency = 500
STORE | (40) latency = 505
STORE | (40) latency = 510
STORE | (40) latency = 515
STORE | (40) latency = 520
STORE | (40) latency = 525
STORE | (40) latency = 530
LOAD | (40) latency: (125 + 0) = 125
LOAD | (40) latency: (125 + 0) = 125
LOAD | (40) latency: (125 + 0) = 125
flushWriteBuffer | now: 485192
flushWriteBuffer | empty!
LOAD | (40) latency: (125 + 0) = 125
LOAD | (40) latency: (125 + 0) = 125
LOAD | (40) latency: (125 + 0) = 125
LOAD | (40) latency: (125 + 0) = 125
LOAD | (40) latency: (125 + 0) = 125
ENDING EPOCH [40]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [M 40] [S 0] [S 0] [S 0] [M 40] [M 40] [M 40] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 0] [M 40] [S 0] [M 40] [M 40] [S 0] [S 0] [M 40] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [M 40] [M 40] [M 40] [M 40] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [M 40] [S 0] [M 40] [S 0] [M 40] [M 40] [S 0] 
   8 [M 40] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [M 40] [M 40] [S 0] [M 40] [S 0] [S 0] [M 40] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 0] [S 0] [M 40] [M 40] [M 40] [M 40] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [M 40] [S 0] [S 0] [M 40] [M 40] [S 0] [S 0] [M 40] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [M 40] [S 0] [M 40] [M 40] [M 40] [S 0] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
EPOCH [40] PERSISTED.
STARTING [41]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [S 40] [S 0] [S 0] [S 0] [S 40] [S 40] [S 40] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 0] [S 40] [S 0] [S 40] [S 40] [S 0] [S 0] [S 40] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 40] [S 40] [S 40] [S 40] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [S 40] [S 0] [S 40] [S 0] [S 40] [S 40] [S 0] 
   8 [S 40] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [S 40] [S 40] [S 0] [S 40] [S 0] [S 0] [S 40] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 0] [S 0] [S 40] [S 40] [S 40] [S 40] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [S 40] [S 0] [S 0] [S 40] [S 40] [S 0] [S 0] [S 40] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [S 40] [S 0] [S 40] [S 40] [S 40] [S 0] [S 0] [S 0] 
============================================================
STORE | (41) latency = 370
STORE | (41) latency = 375
STORE | (41) latency = 380
STORE | (41) latency = 385
STORE | (41) latency = 390
STORE | (41) latency = 395
STORE | (41) latency = 400
STORE | (41) latency = 405
STORE | (41) latency = 410
STORE | (41) latency = 415
STORE | (41) latency = 420
STORE | (41) latency = 425
STORE | (41) latency = 430
STORE | (41) latency = 435
STORE | (41) latency = 440
STORE | (41) latency = 445
STORE | (41) latency = 450
STORE | (41) latency = 455
STORE | (41) latency = 460
STORE | (41) latency = 465
STORE | (41) latency = 470
STORE | (41) latency = 475
STORE | (41) latency = 480
STORE | (41) latency = 485
STORE | (41) latency = 490
STORE | (41) latency = 495
STORE | (41) latency = 500
STORE | (41) latency = 505
STORE | (41) latency = 510
STORE | (41) latency = 515
STORE | (41) latency = 520
STORE | (41) latency = 525
STORE | (41) latency = 530
flushWriteBuffer | now: 486192
flushWriteBuffer | empty!
LOAD | (41) latency: (125 + 0) = 125
LOAD | (41) latency: (125 + 0) = 125
LOAD | (41) latency: (125 + 0) = 125
LOAD | (41) latency: (125 + 0) = 125
LOAD | (41) latency: (125 + 0) = 125
LOAD | (41) latency: (125 + 0) = 125
flushWriteBuffer | now: 487192
flushWriteBuffer | empty!
LOAD | (41) latency: (125 + 0) = 125
LOAD | (41) latency: (127 + 45) = 172
ENDING EPOCH [41]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (22.66%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [S 40] [S 0] [S 0] [S 0] [M 41] [M 41] [M 41] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 0] [M 41] [S 0] [M 41] [M 41] [S 0] [S 0] [M 41] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 40] [M 41] [M 41] [M 41] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [M 41] [S 0] [M 41] [S 0] [M 41] [S 40] [S 0] 
   8 [M 41] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [M 41] [M 41] [S 0] [M 41] [S 0] [S 0] [M 41] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 0] [S 0] [M 41] [M 41] [M 41] [S 40] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [M 41] [S 0] [S 0] [M 41] [M 41] [S 0] [S 0] [M 41] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [M 41] [S 0] [M 41] [M 41] [M 41] [S 0] [S 0] [S 0] 
============================================================
scanning set 3: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 8: 12.5%
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
EPOCH [41] PERSISTED.
STARTING [42]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] [S 37] 
   1 [S 0] [S 40] [S 0] [S 0] [S 0] [S 41] [S 41] [S 41] 
   2 [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   3 [S 0] [S 41] [S 0] [S 41] [S 41] [S 0] [S 0] [S 41] 
   4 [S 37] [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 0] 
   5 [S 0] [S 0] [S 40] [S 41] [S 41] [S 41] [S 0] [S 0] 
   6 [S 37] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] [S 0] 
   7 [S 10] [S 41] [S 0] [S 41] [S 0] [S 41] [S 40] [S 0] 
   8 [S 41] [S 37] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   9 [S 0] [S 41] [S 41] [S 0] [S 41] [S 0] [S 0] [S 41] 
  10 [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] [S 37] [S 0] 
  11 [S 0] [S 0] [S 41] [S 41] [S 41] [S 40] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 37] [S 0] [S 37] [S 37] [S 37] 
  13 [S 41] [S 0] [S 0] [S 41] [S 41] [S 0] [S 0] [S 41] 
  14 [S 37] [S 0] [S 37] [S 0] [S 37] [S 37] [S 0] [S 0] 
  15 [S 41] [S 0] [S 41] [S 41] [S 41] [S 0] [S 0] [S 0] 
============================================================
STORE | (42) latency = 372
STORE | (42) latency = 377
STORE | (42) latency = 382
STORE | (42) latency = 387
STORE | (42) latency = 392
STORE | (42) latency = 397
STORE | (42) latency = 402
STORE | (42) latency = 407
STORE | (42) latency = 412
STORE | (42) latency = 417
STORE | (42) latency = 422
STORE | (42) latency = 427
STORE | (42) latency = 432
STORE | (42) latency = 437
STORE | (42) latency = 442
STORE | (42) latency = 447
STORE | (42) latency = 452
STORE | (42) latency = 457
STORE | (42) latency = 462
STORE | (42) latency = 467
STORE | (42) latency = 472
STORE | (42) latency = 477
STORE | (42) latency = 482
STORE | (42) latency = 487
STORE | (42) latency = 492
STORE | (42) latency = 497
STORE | (42) latency = 502
STORE | (42) latency = 507
STORE | (42) latency = 512
LOAD | (42) latency: (277 + 0) = 277
LOAD | (42) latency: (281 + 0) = 281
LOAD | (42) latency: (286 + 0) = 286
LOAD | (42) latency: (290 + 0) = 290
LOAD | (42) latency: (294 + 0) = 294
LOAD | (42) latency: (298 + 0) = 298
LOAD | (42) latency: (302 + 0) = 302
LOAD | (42) latency: (306 + 0) = 306
LOAD | (42) latency: (310 + 0) = 310
LOAD | (42) latency: (314 + 0) = 314
LOAD | (42) latency: (316 + 0) = 316
LOAD | (42) latency: (320 + 0) = 320
LOAD | (42) latency: (322 + 0) = 322
LOAD | (42) latency: (326 + 0) = 326
LOAD | (42) latency: (331 + 0) = 331
LOAD | (42) latency: (335 + 45) = 380
LOAD | (42) latency: (338 + 0) = 338
LOAD | (42) latency: (342 + 0) = 342
LOAD | (42) latency: (346 + 0) = 346
flushWriteBuffer | now: 488192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (129 + 0) = 129
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (129 + 0) = 129
LOAD | (42) latency: (131 + 0) = 131
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 489192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (129 + 0) = 129
LOAD | (42) latency: (130 + 45) = 175
LOAD | (42) latency: (130 + 0) = 130
LOAD | (42) latency: (131 + 0) = 131
LOAD | (42) latency: (136 + 0) = 136
LOAD | (42) latency: (138 + 0) = 138
LOAD | (42) latency: (140 + 0) = 140
LOAD | (42) latency: (141 + 0) = 141
flushWriteBuffer | now: 490192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 491192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 492192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 493192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 494192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 45) = 170
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (128 + 0) = 128
LOAD | (42) latency: (131 + 0) = 131
LOAD | (42) latency: (135 + 0) = 135
LOAD | (42) latency: (137 + 0) = 137
LOAD | (42) latency: (141 + 0) = 141
LOAD | (42) latency: (143 + 0) = 143
LOAD | (42) latency: (145 + 0) = 145
flushWriteBuffer | now: 495192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 496192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 45) = 170
LOAD | (42) latency: (127 + 0) = 127
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 497192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 498192
flushWriteBuffer | empty!
flushWriteBuffer | now: 499192
flushWriteBuffer | empty!
flushWriteBuffer | now: 500192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 501192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 502192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 45) = 170
LOAD | (42) latency: (128 + 0) = 128
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 503192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 504192
flushWriteBuffer | empty!
flushWriteBuffer | now: 505192
flushWriteBuffer | empty!
flushWriteBuffer | now: 506192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 507192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 508192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 45) = 170
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (128 + 0) = 128
LOAD | (42) latency: (130 + 0) = 130
flushWriteBuffer | now: 509192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 510192
flushWriteBuffer | empty!
flushWriteBuffer | now: 511192
flushWriteBuffer | empty!
flushWriteBuffer | now: 512192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
flushWriteBuffer | now: 513192
flushWriteBuffer | empty!
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
LOAD | (42) latency: (125 + 0) = 125
ENDING EPOCH [42]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 42] [M 42] [M 42] [M 42] [S 0] [S 0] [S 0] [S 0] 
   1 [M 42] [S 0] [S 0] [S 0] [M 42] [S 0] [M 42] [S 0] 
   2 [M 42] [S 0] [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [M 42] [M 42] [S 0] [S 0] 
   4 [S 0] [M 42] [S 0] [M 42] [M 42] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [M 42] [M 42] [M 42] [S 0] [M 42] [S 0] 
   6 [S 0] [M 42] [M 42] [S 0] [S 0] [S 0] [M 42] [S 0] 
   7 [M 42] [S 0] [S 0] [S 0] [M 42] [S 0] [M 42] [S 0] 
   8 [M 42] [S 0] [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 0] [S 41] [S 0] [M 42] [M 42] [S 0] [S 0] 
  10 [S 0] [S 0] [M 42] [M 42] [S 0] [S 0] [S 0] [M 42] 
  11 [S 0] [S 0] [S 0] [M 42] [S 41] [M 42] [S 0] [S 0] 
  12 [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] [M 42] [S 0] 
  13 [M 42] [S 0] [S 0] [S 41] [S 41] [M 42] [S 0] [S 0] 
  14 [S 0] [M 42] [S 0] [S 0] [M 42] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] [M 42] 
============================================================
scanning set 0: 50.0%
scanning set 5: 50.0%
scanning set 1: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 10: 37.5%
scanning set 2: 25.0%
scanning set 3: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
EPOCH [42] PERSISTED.
STARTING [43]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 42] [S 42] [S 42] [S 42] [S 0] [S 0] [S 0] [S 0] 
   1 [S 42] [S 0] [S 0] [S 0] [S 42] [S 0] [S 42] [S 0] 
   2 [S 42] [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 42] [S 42] [S 0] [S 0] 
   4 [S 0] [S 42] [S 0] [S 42] [S 42] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 42] [S 42] [S 42] [S 0] [S 42] [S 0] 
   6 [S 0] [S 42] [S 42] [S 0] [S 0] [S 0] [S 42] [S 0] 
   7 [S 42] [S 0] [S 0] [S 0] [S 42] [S 0] [S 42] [S 0] 
   8 [S 42] [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 0] [S 41] [S 0] [S 42] [S 42] [S 0] [S 0] 
  10 [S 0] [S 0] [S 42] [S 42] [S 0] [S 0] [S 0] [S 42] 
  11 [S 0] [S 0] [S 0] [S 42] [S 41] [S 42] [S 0] [S 0] 
  12 [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] [S 42] [S 0] 
  13 [S 42] [S 0] [S 0] [S 41] [S 41] [S 42] [S 0] [S 0] 
  14 [S 0] [S 42] [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] [S 42] 
============================================================
STORE | (43) latency = 370
STORE | (43) latency = 375
STORE | (43) latency = 380
STORE | (43) latency = 385
STORE | (43) latency = 390
STORE | (43) latency = 395
STORE | (43) latency = 400
STORE | (43) latency = 405
STORE | (43) latency = 410
STORE | (43) latency = 415
STORE | (43) latency = 420
STORE | (43) latency = 425
STORE | (43) latency = 430
STORE | (43) latency = 435
STORE | (43) latency = 440
STORE | (43) latency = 445
STORE | (43) latency = 450
STORE | (43) latency = 455
STORE | (43) latency = 460
STORE | (43) latency = 465
STORE | (43) latency = 470
STORE | (43) latency = 475
STORE | (43) latency = 480
STORE | (43) latency = 485
STORE | (43) latency = 490
STORE | (43) latency = 495
STORE | (43) latency = 500
STORE | (43) latency = 505
STORE | (43) latency = 510
STORE | (43) latency = 515
STORE | (43) latency = 520
STORE | (43) latency = 525
STORE | (43) latency = 530
STORE | (43) latency = 535
STORE | (43) latency = 540
STORE | (43) latency = 545
STORE | (43) latency = 550
STORE | (43) latency = 555
STORE | (43) latency = 560
STORE | (43) latency = 565
STORE | (43) latency = 570
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 514192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 45) = 170
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 515192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (127 + 0) = 127
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 516192
flushWriteBuffer | empty!
flushWriteBuffer | now: 517192
flushWriteBuffer | empty!
flushWriteBuffer | now: 518192
flushWriteBuffer | empty!
flushWriteBuffer | now: 519192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 520192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 45) = 170
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 521192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (128 + 0) = 128
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 522192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 523192
flushWriteBuffer | empty!
flushWriteBuffer | now: 524192
flushWriteBuffer | empty!
flushWriteBuffer | now: 525192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 526192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 45) = 170
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 527192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (127 + 0) = 127
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 528192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 529192
flushWriteBuffer | empty!
flushWriteBuffer | now: 530192
flushWriteBuffer | empty!
flushWriteBuffer | now: 531192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 532192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 45) = 170
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 533192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (127 + 0) = 127
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 534192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
flushWriteBuffer | now: 535192
flushWriteBuffer | empty!
flushWriteBuffer | now: 536192
flushWriteBuffer | empty!
flushWriteBuffer | now: 537192
flushWriteBuffer | empty!
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
LOAD | (43) latency: (125 + 0) = 125
ENDING EPOCH [43]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.94%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 42] [M 43] [M 43] [S 0] [S 0] [S 0] [S 0] 
   1 [M 43] [S 0] [S 0] [S 0] [M 43] [S 0] [S 42] [S 0] 
   2 [M 43] [S 0] [S 0] [M 43] [S 0] [S 0] [S 0] [M 43] 
   3 [M 43] [S 0] [S 0] [S 0] [M 43] [M 43] [S 0] [S 0] 
   4 [M 43] [S 0] [S 0] [S 0] [M 43] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 0] [M 43] [S 0] [S 0] [M 43] [M 43] 
   6 [S 0] [M 43] [M 43] [S 0] [S 0] [S 0] [M 43] [S 0] 
   7 [M 43] [S 0] [S 0] [S 0] [M 43] [S 0] [M 43] [S 0] 
   8 [M 43] [S 0] [M 43] [S 0] [S 0] [M 43] [S 0] [M 43] 
   9 [S 0] [M 43] [M 43] [S 0] [S 0] [M 43] [M 43] [S 0] 
  10 [S 0] [M 43] [M 43] [S 0] [S 0] [M 43] [S 0] [S 42] 
  11 [S 0] [S 0] [S 0] [M 43] [M 43] [S 42] [S 0] [S 0] 
  12 [M 43] [S 0] [S 0] [S 0] [M 43] [S 0] [M 43] [M 43] 
  13 [M 43] [S 0] [M 43] [S 0] [M 43] [M 43] [S 0] [S 0] 
  14 [S 0] [S 42] [S 0] [M 43] [M 43] [S 0] [S 0] [S 0] 
  15 [S 0] [M 43] [M 43] [S 0] [S 0] [S 0] [S 0] [S 42] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 12: 50.0%
scanning set 13: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 10: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
EPOCH [43] PERSISTED.
STARTING [44]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 42] [S 43] [S 43] [S 0] [S 0] [S 0] [S 0] 
   1 [S 43] [S 0] [S 0] [S 0] [S 43] [S 0] [S 42] [S 0] 
   2 [S 43] [S 0] [S 0] [S 43] [S 0] [S 0] [S 0] [S 43] 
   3 [S 43] [S 0] [S 0] [S 0] [S 43] [S 43] [S 0] [S 0] 
   4 [S 43] [S 0] [S 0] [S 0] [S 43] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 0] [S 43] [S 0] [S 0] [S 43] [S 43] 
   6 [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] [S 43] [S 0] 
   7 [S 43] [S 0] [S 0] [S 0] [S 43] [S 0] [S 43] [S 0] 
   8 [S 43] [S 0] [S 43] [S 0] [S 0] [S 43] [S 0] [S 43] 
   9 [S 0] [S 43] [S 43] [S 0] [S 0] [S 43] [S 43] [S 0] 
  10 [S 0] [S 43] [S 43] [S 0] [S 0] [S 43] [S 0] [S 42] 
  11 [S 0] [S 0] [S 0] [S 43] [S 43] [S 42] [S 0] [S 0] 
  12 [S 43] [S 0] [S 0] [S 0] [S 43] [S 0] [S 43] [S 43] 
  13 [S 43] [S 0] [S 43] [S 0] [S 43] [S 43] [S 0] [S 0] 
  14 [S 0] [S 42] [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] 
  15 [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] [S 0] [S 42] 
============================================================
STORE | (44) latency = 370
STORE | (44) latency = 375
STORE | (44) latency = 380
STORE | (44) latency = 385
STORE | (44) latency = 390
STORE | (44) latency = 395
STORE | (44) latency = 400
STORE | (44) latency = 405
STORE | (44) latency = 410
STORE | (44) latency = 415
STORE | (44) latency = 420
STORE | (44) latency = 425
STORE | (44) latency = 430
STORE | (44) latency = 435
STORE | (44) latency = 440
STORE | (44) latency = 445
STORE | (44) latency = 450
STORE | (44) latency = 455
STORE | (44) latency = 460
STORE | (44) latency = 465
STORE | (44) latency = 470
STORE | (44) latency = 475
STORE | (44) latency = 480
STORE | (44) latency = 485
STORE | (44) latency = 490
STORE | (44) latency = 495
STORE | (44) latency = 500
STORE | (44) latency = 505
STORE | (44) latency = 510
STORE | (44) latency = 515
STORE | (44) latency = 520
STORE | (44) latency = 525
STORE | (44) latency = 530
STORE | (44) latency = 535
STORE | (44) latency = 540
STORE | (44) latency = 545
STORE | (44) latency = 550
STORE | (44) latency = 555
STORE | (44) latency = 560
STORE | (44) latency = 565
STORE | (44) latency = 570
STORE | (44) latency = 575
STORE | (44) latency = 580
STORE | (44) latency = 585
STORE | (44) latency = 590
STORE | (44) latency = 595
flushWriteBuffer | now: 538192
flushWriteBuffer | empty!
LOAD | (44) latency: (146 + 0) = 146
LOAD | (44) latency: (125 + 45) = 170
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 539192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (129 + 0) = 129
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (128 + 0) = 128
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 540192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 541192
flushWriteBuffer | empty!
flushWriteBuffer | now: 542192
flushWriteBuffer | empty!
flushWriteBuffer | now: 543192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 45) = 170
flushWriteBuffer | now: 544192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 545192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (127 + 0) = 127
flushWriteBuffer | now: 546192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 547192
flushWriteBuffer | empty!
flushWriteBuffer | now: 548192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 45) = 170
flushWriteBuffer | now: 549192
flushWriteBuffer | empty!
flushWriteBuffer | now: 550192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 551192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 552192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (128 + 0) = 128
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 553192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 45) = 170
flushWriteBuffer | now: 554192
flushWriteBuffer | empty!
flushWriteBuffer | now: 555192
flushWriteBuffer | empty!
flushWriteBuffer | now: 556192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
flushWriteBuffer | now: 557192
flushWriteBuffer | empty!
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
LOAD | (44) latency: (125 + 0) = 125
ENDING EPOCH [44]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 43] [S 0] [M 44] [S 0] [M 44] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 43] [S 0] [M 44] [M 44] 
   2 [S 43] [S 0] [S 0] [M 44] [S 0] [S 0] [S 0] [S 43] 
   3 [S 43] [S 0] [S 0] [S 0] [M 44] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [M 44] [M 44] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 0] [M 44] [M 44] [S 0] [M 44] [S 0] 
   6 [S 0] [S 0] [M 44] [S 0] [S 0] [S 0] [M 44] [M 44] 
   7 [M 44] [M 44] [S 0] [S 0] [M 44] [S 0] [S 0] [S 0] 
   8 [M 44] [S 0] [S 0] [S 0] [S 0] [M 44] [S 0] [M 44] 
   9 [S 0] [M 44] [S 0] [M 44] [S 0] [M 44] [S 0] [S 0] 
  10 [S 0] [M 44] [M 44] [M 44] [M 44] [S 0] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [M 44] [M 44] [M 44] [S 0] [S 0] 
  12 [S 0] [S 0] [M 44] [S 0] [S 0] [S 0] [M 44] [M 44] 
  13 [M 44] [S 0] [S 43] [S 0] [M 44] [S 0] [M 44] [S 0] 
  14 [S 0] [M 44] [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] 
  15 [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] [S 0] [M 44] 
============================================================
scanning set 10: 50.0%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 2: 12.5%
scanning set 3: 12.5%
scanning set 14: 12.5%
scanning set 15: 12.5%
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
EPOCH [44] PERSISTED.
STARTING [45]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 43] [S 0] [S 44] [S 0] [S 44] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 43] [S 0] [S 44] [S 44] 
   2 [S 43] [S 0] [S 0] [S 44] [S 0] [S 0] [S 0] [S 43] 
   3 [S 43] [S 0] [S 0] [S 0] [S 44] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 44] [S 44] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 0] [S 44] [S 44] [S 0] [S 44] [S 0] 
   6 [S 0] [S 0] [S 44] [S 0] [S 0] [S 0] [S 44] [S 44] 
   7 [S 44] [S 44] [S 0] [S 0] [S 44] [S 0] [S 0] [S 0] 
   8 [S 44] [S 0] [S 0] [S 0] [S 0] [S 44] [S 0] [S 44] 
   9 [S 0] [S 44] [S 0] [S 44] [S 0] [S 44] [S 0] [S 0] 
  10 [S 0] [S 44] [S 44] [S 44] [S 44] [S 0] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 44] [S 44] [S 44] [S 0] [S 0] 
  12 [S 0] [S 0] [S 44] [S 0] [S 0] [S 0] [S 44] [S 44] 
  13 [S 44] [S 0] [S 43] [S 0] [S 44] [S 0] [S 44] [S 0] 
  14 [S 0] [S 44] [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] 
  15 [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] [S 0] [S 44] 
============================================================
STORE | (45) latency = 370
STORE | (45) latency = 375
STORE | (45) latency = 380
STORE | (45) latency = 385
STORE | (45) latency = 390
STORE | (45) latency = 395
STORE | (45) latency = 400
STORE | (45) latency = 405
STORE | (45) latency = 410
STORE | (45) latency = 415
STORE | (45) latency = 420
STORE | (45) latency = 425
STORE | (45) latency = 430
STORE | (45) latency = 435
STORE | (45) latency = 440
STORE | (45) latency = 445
STORE | (45) latency = 450
STORE | (45) latency = 455
STORE | (45) latency = 460
STORE | (45) latency = 465
STORE | (45) latency = 470
STORE | (45) latency = 475
STORE | (45) latency = 480
STORE | (45) latency = 485
STORE | (45) latency = 490
STORE | (45) latency = 495
STORE | (45) latency = 500
STORE | (45) latency = 505
STORE | (45) latency = 510
STORE | (45) latency = 515
STORE | (45) latency = 520
STORE | (45) latency = 525
STORE | (45) latency = 530
STORE | (45) latency = 535
STORE | (45) latency = 540
STORE | (45) latency = 545
STORE | (45) latency = 550
STORE | (45) latency = 555
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 558192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (128 + 0) = 128
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 559192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 45) = 170
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 560192
flushWriteBuffer | empty!
flushWriteBuffer | now: 561192
flushWriteBuffer | empty!
flushWriteBuffer | now: 562192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 563192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 564192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (127 + 0) = 127
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 565192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 45) = 170
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 566192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 567192
flushWriteBuffer | empty!
flushWriteBuffer | now: 568192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 569192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 570192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (128 + 0) = 128
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 571192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 45) = 170
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 572192
flushWriteBuffer | empty!
flushWriteBuffer | now: 573192
flushWriteBuffer | empty!
flushWriteBuffer | now: 574192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 575192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 576192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (127 + 0) = 127
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 577192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 45) = 170
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 578192
flushWriteBuffer | empty!
flushWriteBuffer | now: 579192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 580192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 581192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 582192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (127 + 0) = 127
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 583192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 45) = 170
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 584192
flushWriteBuffer | empty!
flushWriteBuffer | now: 585192
flushWriteBuffer | empty!
flushWriteBuffer | now: 586192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
flushWriteBuffer | now: 587192
flushWriteBuffer | empty!
LOAD | (45) latency: (125 + 0) = 125
LOAD | (45) latency: (125 + 0) = 125
ENDING EPOCH [45]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (39.06%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 45] [S 0] [S 44] [S 0] [M 45] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [M 45] [S 0] [M 45] [S 44] 
   2 [M 45] [S 0] [S 0] [S 0] [S 0] [S 0] [M 45] [M 45] 
   3 [M 45] [S 0] [S 0] [S 0] [M 45] [S 0] [S 0] [M 45] 
   4 [S 0] [M 45] [S 0] [S 0] [M 45] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [M 45] [S 0] [S 0] [S 0] [M 45] [M 45] 
   6 [S 0] [S 0] [M 45] [S 0] [S 0] [S 0] [M 45] [M 45] 
   7 [M 45] [S 0] [S 0] [S 0] [M 45] [S 0] [M 45] [S 0] 
   8 [M 45] [S 0] [M 45] [M 45] [S 0] [S 0] [S 0] [M 45] 
   9 [S 0] [S 0] [M 45] [S 0] [M 45] [M 45] [M 45] [S 0] 
  10 [S 0] [M 45] [M 45] [M 45] [M 45] [S 0] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [M 45] [M 45] [M 45] [S 0] [S 0] 
  12 [M 45] [M 45] [S 0] [S 0] [M 45] [S 0] [M 45] [S 0] 
  13 [M 45] [S 0] [M 45] [S 0] [M 45] [S 0] [M 45] [S 0] 
  14 [S 0] [M 45] [S 0] [M 45] [M 45] [S 0] [S 0] [S 0] 
  15 [S 0] [M 45] [S 0] [S 0] [S 0] [M 45] [S 0] [M 45] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 13: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
EPOCH [45] PERSISTED.
STARTING [46]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 45] [S 0] [S 44] [S 0] [S 45] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 45] [S 0] [S 45] [S 44] 
   2 [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] [S 45] 
   3 [S 45] [S 0] [S 0] [S 0] [S 45] [S 0] [S 0] [S 45] 
   4 [S 0] [S 45] [S 0] [S 0] [S 45] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 45] [S 0] [S 0] [S 0] [S 45] [S 45] 
   6 [S 0] [S 0] [S 45] [S 0] [S 0] [S 0] [S 45] [S 45] 
   7 [S 45] [S 0] [S 0] [S 0] [S 45] [S 0] [S 45] [S 0] 
   8 [S 45] [S 0] [S 45] [S 45] [S 0] [S 0] [S 0] [S 45] 
   9 [S 0] [S 0] [S 45] [S 0] [S 45] [S 45] [S 45] [S 0] 
  10 [S 0] [S 45] [S 45] [S 45] [S 45] [S 0] [S 0] [S 0] 
  11 [S 0] [S 0] [S 0] [S 45] [S 45] [S 45] [S 0] [S 0] 
  12 [S 45] [S 45] [S 0] [S 0] [S 45] [S 0] [S 45] [S 0] 
  13 [S 45] [S 0] [S 45] [S 0] [S 45] [S 0] [S 45] [S 0] 
  14 [S 0] [S 45] [S 0] [S 45] [S 45] [S 0] [S 0] [S 0] 
  15 [S 0] [S 45] [S 0] [S 0] [S 0] [S 45] [S 0] [S 45] 
============================================================
STORE | (46) latency = 370
STORE | (46) latency = 375
STORE | (46) latency = 380
STORE | (46) latency = 385
STORE | (46) latency = 390
STORE | (46) latency = 395
STORE | (46) latency = 400
STORE | (46) latency = 405
STORE | (46) latency = 410
STORE | (46) latency = 415
STORE | (46) latency = 420
STORE | (46) latency = 425
STORE | (46) latency = 430
STORE | (46) latency = 435
STORE | (46) latency = 440
STORE | (46) latency = 445
STORE | (46) latency = 450
STORE | (46) latency = 455
STORE | (46) latency = 460
STORE | (46) latency = 465
STORE | (46) latency = 470
STORE | (46) latency = 475
STORE | (46) latency = 480
STORE | (46) latency = 485
STORE | (46) latency = 490
STORE | (46) latency = 495
STORE | (46) latency = 500
STORE | (46) latency = 505
STORE | (46) latency = 510
STORE | (46) latency = 515
STORE | (46) latency = 520
STORE | (46) latency = 525
STORE | (46) latency = 530
STORE | (46) latency = 535
STORE | (46) latency = 540
STORE | (46) latency = 545
STORE | (46) latency = 550
STORE | (46) latency = 555
STORE | (46) latency = 560
STORE | (46) latency = 565
STORE | (46) latency = 570
STORE | (46) latency = 575
STORE | (46) latency = 580
STORE | (46) latency = 585
STORE | (46) latency = 590
STORE | (46) latency = 595
STORE | (46) latency = 600
STORE | (46) latency = 605
STORE | (46) latency = 610
STORE | (46) latency = 615
LOAD | (46) latency: (166 + 0) = 166
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 588192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (129 + 0) = 129
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (128 + 0) = 128
flushWriteBuffer | now: 589192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 45) = 170
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 590192
flushWriteBuffer | empty!
flushWriteBuffer | now: 591192
flushWriteBuffer | empty!
flushWriteBuffer | now: 592192
flushWriteBuffer | empty!
flushWriteBuffer | now: 593192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 594192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 595192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 45) = 170
LOAD | (46) latency: (127 + 0) = 127
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 596192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 597192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 598192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 599192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 600192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 601192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 45) = 170
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (128 + 0) = 128
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 602192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 603192
flushWriteBuffer | empty!
flushWriteBuffer | now: 604192
flushWriteBuffer | empty!
flushWriteBuffer | now: 605192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 606192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 0) = 125
flushWriteBuffer | now: 607192
flushWriteBuffer | empty!
LOAD | (46) latency: (125 + 0) = 125
LOAD | (46) latency: (125 + 45) = 170
ENDING EPOCH [46]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 0] [M 46] [M 46] [S 0] [S 45] [S 0] 
   1 [S 0] [S 0] [M 46] [S 0] [S 0] [S 0] [S 45] [M 46] 
   2 [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] [M 46] 
   3 [M 46] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] 
   4 [M 46] [S 0] [M 46] [S 0] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [M 46] [S 0] [M 46] [S 0] [M 46] [S 0] 
   6 [S 0] [M 46] [M 46] [S 0] [S 0] [S 0] [M 46] [S 0] 
   7 [M 46] [S 0] [M 46] [S 0] [M 46] [S 0] [S 0] [S 0] 
   8 [M 46] [S 0] [S 0] [M 46] [S 0] [S 0] [S 0] [M 46] 
   9 [S 0] [M 46] [S 0] [S 0] [S 0] [M 46] [M 46] [S 0] 
  10 [S 0] [S 0] [M 46] [M 46] [M 46] [S 0] [S 0] [M 46] 
  11 [S 0] [S 0] [S 0] [M 46] [M 46] [M 46] [S 0] [S 0] 
  12 [M 46] [S 0] [S 0] [S 0] [S 0] [S 0] [M 46] [M 46] 
  13 [S 45] [S 0] [M 46] [M 46] [M 46] [S 0] [S 0] [S 0] 
  14 [S 0] [S 45] [S 0] [M 46] [S 45] [S 0] [S 0] [S 0] 
  15 [S 0] [M 46] [S 0] [S 0] [S 0] [S 45] [S 0] [S 45] 
============================================================
scanning set 10: 50.0%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 2: 12.5%
scanning set 3: 12.5%
scanning set 14: 12.5%
scanning set 15: 12.5%
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
EPOCH [46] PERSISTED.
STARTING [47]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 0] [S 46] [S 46] [S 0] [S 45] [S 0] 
   1 [S 0] [S 0] [S 46] [S 0] [S 0] [S 0] [S 45] [S 46] 
   2 [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] [S 46] 
   3 [S 46] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] 
   4 [S 46] [S 0] [S 46] [S 0] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 46] [S 0] [S 46] [S 0] [S 46] [S 0] 
   6 [S 0] [S 46] [S 46] [S 0] [S 0] [S 0] [S 46] [S 0] 
   7 [S 46] [S 0] [S 46] [S 0] [S 46] [S 0] [S 0] [S 0] 
   8 [S 46] [S 0] [S 0] [S 46] [S 0] [S 0] [S 0] [S 46] 
   9 [S 0] [S 46] [S 0] [S 0] [S 0] [S 46] [S 46] [S 0] 
  10 [S 0] [S 0] [S 46] [S 46] [S 46] [S 0] [S 0] [S 46] 
  11 [S 0] [S 0] [S 0] [S 46] [S 46] [S 46] [S 0] [S 0] 
  12 [S 46] [S 0] [S 0] [S 0] [S 0] [S 0] [S 46] [S 46] 
  13 [S 45] [S 0] [S 46] [S 46] [S 46] [S 0] [S 0] [S 0] 
  14 [S 0] [S 45] [S 0] [S 46] [S 45] [S 0] [S 0] [S 0] 
  15 [S 0] [S 46] [S 0] [S 0] [S 0] [S 45] [S 0] [S 45] 
============================================================
STORE | (47) latency = 370
STORE | (47) latency = 375
STORE | (47) latency = 380
STORE | (47) latency = 385
STORE | (47) latency = 390
STORE | (47) latency = 395
STORE | (47) latency = 400
STORE | (47) latency = 405
STORE | (47) latency = 410
STORE | (47) latency = 415
STORE | (47) latency = 420
STORE | (47) latency = 425
STORE | (47) latency = 430
STORE | (47) latency = 435
STORE | (47) latency = 440
STORE | (47) latency = 445
STORE | (47) latency = 450
STORE | (47) latency = 455
STORE | (47) latency = 460
STORE | (47) latency = 465
STORE | (47) latency = 470
STORE | (47) latency = 475
STORE | (47) latency = 480
STORE | (47) latency = 485
STORE | (47) latency = 490
STORE | (47) latency = 495
STORE | (47) latency = 500
STORE | (47) latency = 505
STORE | (47) latency = 510
STORE | (47) latency = 515
STORE | (47) latency = 520
STORE | (47) latency = 525
STORE | (47) latency = 530
STORE | (47) latency = 535
STORE | (47) latency = 540
STORE | (47) latency = 545
STORE | (47) latency = 550
STORE | (47) latency = 555
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (128 + 0) = 128
flushWriteBuffer | now: 608192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 609192
flushWriteBuffer | empty!
flushWriteBuffer | now: 610192
flushWriteBuffer | empty!
flushWriteBuffer | now: 611192
flushWriteBuffer | empty!
flushWriteBuffer | now: 612192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 613192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 45) = 170
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 614192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (127 + 0) = 127
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 615192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 616192
flushWriteBuffer | empty!
flushWriteBuffer | now: 617192
flushWriteBuffer | empty!
flushWriteBuffer | now: 618192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 619192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 45) = 170
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 620192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (128 + 0) = 128
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 621192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 622192
flushWriteBuffer | empty!
flushWriteBuffer | now: 623192
flushWriteBuffer | empty!
flushWriteBuffer | now: 624192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 625192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 45) = 170
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 626192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (127 + 0) = 127
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 627192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 628192
flushWriteBuffer | empty!
flushWriteBuffer | now: 629192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 630192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 631192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 45) = 170
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 632192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (127 + 0) = 127
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 633192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 634192
flushWriteBuffer | empty!
flushWriteBuffer | now: 635192
flushWriteBuffer | empty!
flushWriteBuffer | now: 636192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
LOAD | (47) latency: (125 + 0) = 125
flushWriteBuffer | now: 637192
flushWriteBuffer | empty!
LOAD | (47) latency: (125 + 0) = 125
ENDING EPOCH [47]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (39.06%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 0] [S 46] [M 47] [S 0] [M 47] [S 0] 
   1 [S 0] [S 0] [S 46] [S 0] [S 0] [S 0] [M 47] [M 47] 
   2 [M 47] [S 0] [S 0] [S 0] [M 47] [S 0] [M 47] [S 0] 
   3 [M 47] [S 0] [S 0] [S 0] [S 0] [M 47] [S 0] [M 47] 
   4 [S 0] [M 47] [S 0] [M 47] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 0] [M 47] [S 0] [S 0] [M 47] [M 47] 
   6 [S 0] [M 47] [M 47] [S 0] [S 0] [S 0] [M 47] [S 0] 
   7 [M 47] [S 0] [S 0] [S 0] [M 47] [S 0] [M 47] [S 0] 
   8 [M 47] [S 0] [M 47] [S 0] [S 0] [M 47] [S 0] [M 47] 
   9 [S 0] [S 0] [M 47] [M 47] [M 47] [M 47] [S 0] [S 0] 
  10 [S 0] [S 0] [M 47] [M 47] [M 47] [S 0] [S 0] [M 47] 
  11 [S 0] [S 0] [S 0] [M 47] [M 47] [M 47] [S 0] [S 0] 
  12 [S 0] [M 47] [M 47] [S 0] [M 47] [S 0] [M 47] [S 0] 
  13 [M 47] [S 0] [M 47] [M 47] [M 47] [S 0] [S 0] [S 0] 
  14 [S 0] [M 47] [S 0] [M 47] [M 47] [S 0] [S 0] [S 0] 
  15 [M 47] [M 47] [S 0] [S 0] [S 0] [M 47] [S 0] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 13: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
EPOCH [47] PERSISTED.
STARTING [48]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 0] [S 46] [S 47] [S 0] [S 47] [S 0] 
   1 [S 0] [S 0] [S 46] [S 0] [S 0] [S 0] [S 47] [S 47] 
   2 [S 47] [S 0] [S 0] [S 0] [S 47] [S 0] [S 47] [S 0] 
   3 [S 47] [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] [S 47] 
   4 [S 0] [S 47] [S 0] [S 47] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 0] [S 47] [S 0] [S 0] [S 47] [S 47] 
   6 [S 0] [S 47] [S 47] [S 0] [S 0] [S 0] [S 47] [S 0] 
   7 [S 47] [S 0] [S 0] [S 0] [S 47] [S 0] [S 47] [S 0] 
   8 [S 47] [S 0] [S 47] [S 0] [S 0] [S 47] [S 0] [S 47] 
   9 [S 0] [S 0] [S 47] [S 47] [S 47] [S 47] [S 0] [S 0] 
  10 [S 0] [S 0] [S 47] [S 47] [S 47] [S 0] [S 0] [S 47] 
  11 [S 0] [S 0] [S 0] [S 47] [S 47] [S 47] [S 0] [S 0] 
  12 [S 0] [S 47] [S 47] [S 0] [S 47] [S 0] [S 47] [S 0] 
  13 [S 47] [S 0] [S 47] [S 47] [S 47] [S 0] [S 0] [S 0] 
  14 [S 0] [S 47] [S 0] [S 47] [S 47] [S 0] [S 0] [S 0] 
  15 [S 47] [S 47] [S 0] [S 0] [S 0] [S 47] [S 0] [S 0] 
============================================================
STORE | (48) latency = 370
STORE | (48) latency = 375
STORE | (48) latency = 380
STORE | (48) latency = 385
STORE | (48) latency = 390
STORE | (48) latency = 395
STORE | (48) latency = 400
STORE | (48) latency = 405
STORE | (48) latency = 410
STORE | (48) latency = 415
STORE | (48) latency = 420
STORE | (48) latency = 425
STORE | (48) latency = 430
STORE | (48) latency = 435
STORE | (48) latency = 440
STORE | (48) latency = 445
STORE | (48) latency = 450
STORE | (48) latency = 455
STORE | (48) latency = 460
STORE | (48) latency = 465
STORE | (48) latency = 470
STORE | (48) latency = 475
STORE | (48) latency = 480
STORE | (48) latency = 485
STORE | (48) latency = 490
STORE | (48) latency = 495
STORE | (48) latency = 500
STORE | (48) latency = 505
STORE | (48) latency = 510
STORE | (48) latency = 515
STORE | (48) latency = 520
STORE | (48) latency = 525
STORE | (48) latency = 530
STORE | (48) latency = 535
STORE | (48) latency = 540
STORE | (48) latency = 545
STORE | (48) latency = 550
STORE | (48) latency = 555
STORE | (48) latency = 560
STORE | (48) latency = 565
STORE | (48) latency = 570
STORE | (48) latency = 575
STORE | (48) latency = 580
STORE | (48) latency = 585
STORE | (48) latency = 590
STORE | (48) latency = 595
STORE | (48) latency = 600
STORE | (48) latency = 605
STORE | (48) latency = 610
STORE | (48) latency = 615
LOAD | (48) latency: (165 + 45) = 210
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 638192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (129 + 0) = 129
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (128 + 0) = 128
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 639192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 640192
flushWriteBuffer | empty!
flushWriteBuffer | now: 641192
flushWriteBuffer | empty!
flushWriteBuffer | now: 642192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 45) = 170
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 643192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 644192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 645192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (127 + 0) = 127
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 45) = 170
flushWriteBuffer | now: 646192
flushWriteBuffer | empty!
flushWriteBuffer | now: 647192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 648192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 649192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 650192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 651192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (128 + 0) = 128
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 652192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 45) = 170
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 653192
flushWriteBuffer | empty!
flushWriteBuffer | now: 654192
flushWriteBuffer | empty!
flushWriteBuffer | now: 655192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
flushWriteBuffer | now: 656192
flushWriteBuffer | empty!
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
LOAD | (48) latency: (125 + 0) = 125
ENDING EPOCH [48]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 48] [S 0] [S 0] [M 48] [S 47] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [M 48] [S 0] [S 0] [M 48] [S 0] [S 47] 
   2 [M 48] [S 0] [S 0] [S 0] [S 47] [S 0] [S 47] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] [M 48] 
   4 [M 48] [S 0] [S 0] [S 0] [M 48] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 0] [M 48] [M 48] [S 0] [M 48] [S 0] 
   6 [S 0] [S 0] [M 48] [S 0] [S 0] [S 0] [M 48] [M 48] 
   7 [M 48] [S 0] [S 0] [S 0] [M 48] [S 0] [S 0] [M 48] 
   8 [M 48] [S 0] [S 0] [S 0] [S 0] [M 48] [S 0] [M 48] 
   9 [S 0] [S 0] [M 48] [S 0] [S 0] [M 48] [M 48] [S 0] 
  10 [S 0] [S 0] [M 48] [M 48] [S 0] [M 48] [S 0] [M 48] 
  11 [S 0] [S 0] [S 0] [M 48] [M 48] [M 48] [S 0] [S 0] 
  12 [M 48] [S 0] [S 0] [S 0] [M 48] [S 0] [M 48] [S 0] 
  13 [M 48] [M 48] [M 48] [S 0] [S 47] [S 0] [S 0] [S 0] 
  14 [S 0] [S 47] [S 0] [S 47] [M 48] [S 0] [S 0] [S 0] 
  15 [S 47] [S 47] [S 0] [S 0] [S 0] [M 48] [S 0] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 2: 12.5%
scanning set 3: 12.5%
scanning set 14: 12.5%
scanning set 15: 12.5%
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
EPOCH [48] PERSISTED.
STARTING [49]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 48] [S 0] [S 0] [S 48] [S 47] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 48] [S 0] [S 0] [S 48] [S 0] [S 47] 
   2 [S 48] [S 0] [S 0] [S 0] [S 47] [S 0] [S 47] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] [S 48] 
   4 [S 48] [S 0] [S 0] [S 0] [S 48] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 0] [S 48] [S 48] [S 0] [S 48] [S 0] 
   6 [S 0] [S 0] [S 48] [S 0] [S 0] [S 0] [S 48] [S 48] 
   7 [S 48] [S 0] [S 0] [S 0] [S 48] [S 0] [S 0] [S 48] 
   8 [S 48] [S 0] [S 0] [S 0] [S 0] [S 48] [S 0] [S 48] 
   9 [S 0] [S 0] [S 48] [S 0] [S 0] [S 48] [S 48] [S 0] 
  10 [S 0] [S 0] [S 48] [S 48] [S 0] [S 48] [S 0] [S 48] 
  11 [S 0] [S 0] [S 0] [S 48] [S 48] [S 48] [S 0] [S 0] 
  12 [S 48] [S 0] [S 0] [S 0] [S 48] [S 0] [S 48] [S 0] 
  13 [S 48] [S 48] [S 48] [S 0] [S 47] [S 0] [S 0] [S 0] 
  14 [S 0] [S 47] [S 0] [S 47] [S 48] [S 0] [S 0] [S 0] 
  15 [S 47] [S 47] [S 0] [S 0] [S 0] [S 48] [S 0] [S 0] 
============================================================
STORE | (49) latency = 370
STORE | (49) latency = 375
STORE | (49) latency = 380
STORE | (49) latency = 385
STORE | (49) latency = 390
STORE | (49) latency = 395
STORE | (49) latency = 400
STORE | (49) latency = 405
STORE | (49) latency = 410
STORE | (49) latency = 415
STORE | (49) latency = 420
STORE | (49) latency = 425
STORE | (49) latency = 430
STORE | (49) latency = 435
STORE | (49) latency = 440
STORE | (49) latency = 445
STORE | (49) latency = 450
STORE | (49) latency = 455
STORE | (49) latency = 460
STORE | (49) latency = 465
STORE | (49) latency = 470
STORE | (49) latency = 475
STORE | (49) latency = 480
STORE | (49) latency = 485
STORE | (49) latency = 490
STORE | (49) latency = 495
STORE | (49) latency = 500
STORE | (49) latency = 505
STORE | (49) latency = 510
STORE | (49) latency = 515
STORE | (49) latency = 520
STORE | (49) latency = 525
STORE | (49) latency = 530
STORE | (49) latency = 535
STORE | (49) latency = 540
STORE | (49) latency = 545
STORE | (49) latency = 550
STORE | (49) latency = 555
flushWriteBuffer | now: 657192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (128 + 0) = 128
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 658192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 45) = 170
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 659192
flushWriteBuffer | empty!
flushWriteBuffer | now: 660192
flushWriteBuffer | empty!
flushWriteBuffer | now: 661192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 662192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 663192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (127 + 0) = 127
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 664192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 45) = 170
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 665192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 666192
flushWriteBuffer | empty!
flushWriteBuffer | now: 667192
flushWriteBuffer | empty!
flushWriteBuffer | now: 668192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 669192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (128 + 0) = 128
flushWriteBuffer | now: 670192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 45) = 170
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 671192
flushWriteBuffer | empty!
flushWriteBuffer | now: 672192
flushWriteBuffer | empty!
flushWriteBuffer | now: 673192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 674192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 675192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (127 + 0) = 127
flushWriteBuffer | now: 676192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 45) = 170
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 677192
flushWriteBuffer | empty!
flushWriteBuffer | now: 678192
flushWriteBuffer | empty!
flushWriteBuffer | now: 679192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 680192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 681192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 682192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (127 + 0) = 127
LOAD | (49) latency: (125 + 45) = 170
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 683192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
flushWriteBuffer | now: 684192
flushWriteBuffer | empty!
flushWriteBuffer | now: 685192
flushWriteBuffer | empty!
flushWriteBuffer | now: 686192
flushWriteBuffer | empty!
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
LOAD | (49) latency: (125 + 0) = 125
ENDING EPOCH [49]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (39.06%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 48] [S 0] [S 0] [M 49] [M 49] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [M 49] [S 0] [S 0] [S 48] [S 0] [M 49] 
   2 [S 0] [M 49] [S 0] [S 0] [M 49] [S 0] [M 49] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [M 49] [M 49] [S 0] [M 49] 
   4 [S 0] [S 0] [M 49] [M 49] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [M 49] [S 0] [S 0] [S 0] [M 49] [M 49] 
   6 [S 0] [S 0] [M 49] [S 0] [S 0] [S 0] [M 49] [M 49] 
   7 [M 49] [S 0] [S 0] [S 0] [M 49] [S 0] [M 49] [S 0] 
   8 [M 49] [S 0] [M 49] [M 49] [S 0] [S 0] [S 0] [M 49] 
   9 [S 0] [M 49] [S 0] [M 49] [M 49] [M 49] [S 0] [S 0] 
  10 [S 0] [S 0] [M 49] [M 49] [S 0] [M 49] [S 0] [M 49] 
  11 [S 0] [S 0] [S 0] [M 49] [M 49] [M 49] [S 0] [S 0] 
  12 [S 0] [M 49] [M 49] [S 0] [S 0] [S 0] [M 49] [M 49] 
  13 [M 49] [M 49] [M 49] [S 0] [M 49] [S 0] [S 0] [S 0] 
  14 [S 0] [M 49] [S 0] [M 49] [M 49] [S 0] [S 0] [S 0] 
  15 [M 49] [S 0] [S 0] [S 0] [M 49] [M 49] [S 0] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 13: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 4: 25.0%
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
EPOCH [49] PERSISTED.
STARTING [50]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 48] [S 0] [S 0] [S 49] [S 49] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [S 48] [S 0] [S 49] 
   2 [S 0] [S 49] [S 0] [S 0] [S 49] [S 0] [S 49] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] [S 0] [S 49] 
   4 [S 0] [S 0] [S 49] [S 49] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] [S 49] [S 49] 
   7 [S 49] [S 0] [S 0] [S 0] [S 49] [S 0] [S 49] [S 0] 
   8 [S 49] [S 0] [S 49] [S 49] [S 0] [S 0] [S 0] [S 49] 
   9 [S 0] [S 49] [S 0] [S 49] [S 49] [S 49] [S 0] [S 0] 
  10 [S 0] [S 0] [S 49] [S 49] [S 0] [S 49] [S 0] [S 49] 
  11 [S 0] [S 0] [S 0] [S 49] [S 49] [S 49] [S 0] [S 0] 
  12 [S 0] [S 49] [S 49] [S 0] [S 0] [S 0] [S 49] [S 49] 
  13 [S 49] [S 49] [S 49] [S 0] [S 49] [S 0] [S 0] [S 0] 
  14 [S 0] [S 49] [S 0] [S 49] [S 49] [S 0] [S 0] [S 0] 
  15 [S 49] [S 0] [S 0] [S 0] [S 49] [S 49] [S 0] [S 0] 
============================================================
STORE | (50) latency = 370
STORE | (50) latency = 375
STORE | (50) latency = 380
STORE | (50) latency = 385
STORE | (50) latency = 390
STORE | (50) latency = 395
STORE | (50) latency = 400
STORE | (50) latency = 405
STORE | (50) latency = 410
STORE | (50) latency = 415
STORE | (50) latency = 420
STORE | (50) latency = 425
STORE | (50) latency = 430
STORE | (50) latency = 435
STORE | (50) latency = 440
STORE | (50) latency = 445
STORE | (50) latency = 450
STORE | (50) latency = 455
STORE | (50) latency = 460
STORE | (50) latency = 465
STORE | (50) latency = 470
STORE | (50) latency = 475
STORE | (50) latency = 480
STORE | (50) latency = 485
STORE | (50) latency = 490
STORE | (50) latency = 495
STORE | (50) latency = 500
STORE | (50) latency = 505
STORE | (50) latency = 510
STORE | (50) latency = 515
STORE | (50) latency = 520
STORE | (50) latency = 525
STORE | (50) latency = 530
STORE | (50) latency = 535
STORE | (50) latency = 540
STORE | (50) latency = 545
STORE | (50) latency = 550
STORE | (50) latency = 555
STORE | (50) latency = 560
STORE | (50) latency = 565
STORE | (50) latency = 570
STORE | (50) latency = 575
STORE | (50) latency = 580
STORE | (50) latency = 585
STORE | (50) latency = 590
STORE | (50) latency = 595
STORE | (50) latency = 600
STORE | (50) latency = 605
STORE | (50) latency = 610
STORE | (50) latency = 615
flushWriteBuffer | now: 687192
flushWriteBuffer | empty!
LOAD | (50) latency: (166 + 0) = 166
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
flushWriteBuffer | now: 688192
flushWriteBuffer | empty!
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (129 + 0) = 129
LOAD | (50) latency: (132 + 45) = 177
LOAD | (50) latency: (136 + 0) = 136
LOAD | (50) latency: (141 + 0) = 141
LOAD | (50) latency: (144 + 0) = 144
LOAD | (50) latency: (147 + 0) = 147
LOAD | (50) latency: (151 + 0) = 151
LOAD | (50) latency: (154 + 0) = 154
LOAD | (50) latency: (158 + 0) = 158
LOAD | (50) latency: (163 + 0) = 163
LOAD | (50) latency: (166 + 0) = 166
LOAD | (50) latency: (171 + 0) = 171
LOAD | (50) latency: (174 + 0) = 174
LOAD | (50) latency: (178 + 0) = 178
LOAD | (50) latency: (181 + 0) = 181
LOAD | (50) latency: (185 + 0) = 185
LOAD | (50) latency: (189 + 0) = 189
LOAD | (50) latency: (192 + 45) = 237
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (127 + 0) = 127
LOAD | (50) latency: (130 + 0) = 130
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (127 + 0) = 127
LOAD | (50) latency: (129 + 0) = 129
LOAD | (50) latency: (130 + 0) = 130
LOAD | (50) latency: (134 + 0) = 134
LOAD | (50) latency: (139 + 0) = 139
LOAD | (50) latency: (142 + 0) = 142
LOAD | (50) latency: (146 + 0) = 146
LOAD | (50) latency: (150 + 0) = 150
LOAD | (50) latency: (150 + 0) = 150
LOAD | (50) latency: (153 + 0) = 153
LOAD | (50) latency: (141 + 0) = 141
LOAD | (50) latency: (146 + 45) = 191
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (130 + 0) = 130
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (130 + 0) = 130
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
flushWriteBuffer | now: 689192
flushWriteBuffer | empty!
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (130 + 0) = 130
LOAD | (50) latency: (125 + 45) = 170
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (125 + 0) = 125
LOAD | (50) latency: (130 + 0) = 130
LOAD | (50) latency: (125 + 0) = 125
ENDING EPOCH [50]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 50] [S 0] [S 0] [M 50] [S 0] [M 50] [S 0] [M 50] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [M 50] [S 0] [S 0] 
   2 [S 0] [S 49] [S 0] [S 0] [M 50] [S 0] [M 50] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] 
   4 [S 0] [S 0] [S 0] [M 50] [S 0] [S 0] [S 0] [M 50] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [M 50] [S 0] [S 0] [S 0] [S 0] [S 0] [M 50] [S 49] 
   7 [M 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   8 [M 50] [S 0] [M 50] [S 0] [S 0] [M 50] [S 0] [M 50] 
   9 [S 0] [S 0] [S 0] [S 49] [M 50] [M 50] [S 0] [S 0] 
  10 [S 0] [M 50] [M 50] [M 50] [S 0] [S 0] [S 0] [M 50] 
  11 [S 0] [S 0] [S 0] [M 50] [S 49] [M 50] [S 0] [S 0] 
  12 [M 50] [M 50] [S 0] [M 50] [S 0] [S 0] [M 50] [S 0] 
  13 [M 50] [S 0] [S 0] [S 0] [S 0] [M 50] [S 0] [S 0] 
  14 [M 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [M 50] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 14: 25.0%
scanning set 1: 12.5%
scanning set 7: 12.5%
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
EPOCH [50] PERSISTED.
STARTING [51]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 50] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 50] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [S 50] [S 0] [S 0] 
   2 [S 0] [S 49] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] 
   4 [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] [S 49] 
   7 [S 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   8 [S 50] [S 0] [S 50] [S 0] [S 0] [S 50] [S 0] [S 50] 
   9 [S 0] [S 0] [S 0] [S 49] [S 50] [S 50] [S 0] [S 0] 
  10 [S 0] [S 50] [S 50] [S 50] [S 0] [S 0] [S 0] [S 50] 
  11 [S 0] [S 0] [S 0] [S 50] [S 49] [S 50] [S 0] [S 0] 
  12 [S 50] [S 50] [S 0] [S 50] [S 0] [S 0] [S 50] [S 0] 
  13 [S 50] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  14 [S 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 50] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] 
============================================================
STORE | (51) latency = 370
STORE | (51) latency = 375
STORE | (51) latency = 380
STORE | (51) latency = 385
STORE | (51) latency = 390
STORE | (51) latency = 395
STORE | (51) latency = 400
STORE | (51) latency = 405
STORE | (51) latency = 410
STORE | (51) latency = 415
STORE | (51) latency = 420
STORE | (51) latency = 425
STORE | (51) latency = 430
STORE | (51) latency = 435
STORE | (51) latency = 440
STORE | (51) latency = 445
STORE | (51) latency = 450
STORE | (51) latency = 455
STORE | (51) latency = 460
STORE | (51) latency = 465
STORE | (51) latency = 470
STORE | (51) latency = 475
STORE | (51) latency = 480
STORE | (51) latency = 485
STORE | (51) latency = 490
STORE | (51) latency = 495
STORE | (51) latency = 500
STORE | (51) latency = 505
STORE | (51) latency = 510
STORE | (51) latency = 515
STORE | (51) latency = 520
STORE | (51) latency = 525
LOAD | (51) latency: (278 + 0) = 278
LOAD | (51) latency: (132 + 0) = 132
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (130 + 0) = 130
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (130 + 0) = 130
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 45) = 170
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (130 + 0) = 130
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
flushWriteBuffer | now: 690192
flushWriteBuffer | empty!
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
LOAD | (51) latency: (125 + 0) = 125
ENDING EPOCH [51]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 50] [S 0] [M 51] [S 50] [S 0] [M 51] [S 0] [M 51] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [S 50] [S 0] [S 0] 
   2 [S 0] [M 51] [S 0] [S 0] [M 51] [S 0] [M 51] [M 51] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] 
   4 [S 0] [S 0] [S 0] [M 51] [S 0] [M 51] [M 51] [M 51] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [M 51] [M 51] [S 0] [M 51] [S 0] [S 0] [M 51] [S 49] 
   7 [S 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   8 [M 51] [M 51] [M 51] [S 0] [M 51] [M 51] [S 0] [S 50] 
   9 [S 0] [S 0] [S 0] [S 49] [S 50] [S 50] [S 0] [S 0] 
  10 [M 51] [M 51] [S 50] [M 51] [S 0] [S 0] [M 51] [S 0] 
  11 [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] 
  12 [M 51] [M 51] [S 0] [M 51] [S 0] [S 0] [M 51] [S 0] 
  13 [S 50] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  14 [M 51] [S 0] [S 0] [S 0] [M 51] [M 51] [S 0] [M 51] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 0: 37.5%
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
EPOCH [51] PERSISTED.
STARTING [52]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 50] [S 0] [S 51] [S 50] [S 0] [S 51] [S 0] [S 51] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [S 50] [S 0] [S 0] 
   2 [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] [S 51] [S 51] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] 
   4 [S 0] [S 0] [S 0] [S 51] [S 0] [S 51] [S 51] [S 51] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [S 51] [S 51] [S 0] [S 51] [S 0] [S 0] [S 51] [S 49] 
   7 [S 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   8 [S 51] [S 51] [S 51] [S 0] [S 51] [S 51] [S 0] [S 50] 
   9 [S 0] [S 0] [S 0] [S 49] [S 50] [S 50] [S 0] [S 0] 
  10 [S 51] [S 51] [S 50] [S 51] [S 0] [S 0] [S 51] [S 0] 
  11 [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] 
  12 [S 51] [S 51] [S 0] [S 51] [S 0] [S 0] [S 51] [S 0] 
  13 [S 50] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  14 [S 51] [S 0] [S 0] [S 0] [S 51] [S 51] [S 0] [S 51] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] 
============================================================
STORE | (52) latency = 370
STORE | (52) latency = 375
STORE | (52) latency = 380
STORE | (52) latency = 385
STORE | (52) latency = 390
STORE | (52) latency = 395
STORE | (52) latency = 400
STORE | (52) latency = 405
STORE | (52) latency = 410
STORE | (52) latency = 415
STORE | (52) latency = 420
STORE | (52) latency = 425
STORE | (52) latency = 430
STORE | (52) latency = 435
STORE | (52) latency = 440
STORE | (52) latency = 445
STORE | (52) latency = 450
STORE | (52) latency = 455
STORE | (52) latency = 460
STORE | (52) latency = 465
STORE | (52) latency = 470
STORE | (52) latency = 475
STORE | (52) latency = 480
STORE | (52) latency = 485
STORE | (52) latency = 490
STORE | (52) latency = 495
STORE | (52) latency = 500
STORE | (52) latency = 505
STORE | (52) latency = 510
STORE | (52) latency = 515
STORE | (52) latency = 520
STORE | (52) latency = 525
flushWriteBuffer | now: 691192
flushWriteBuffer | empty!
LOAD | (52) latency: (125 + 0) = 125
LOAD | (52) latency: (125 + 0) = 125
LOAD | (52) latency: (125 + 0) = 125
LOAD | (52) latency: (125 + 0) = 125
LOAD | (52) latency: (125 + 45) = 170
flushWriteBuffer | now: 692192
flushWriteBuffer | empty!
LOAD | (52) latency: (125 + 0) = 125
LOAD | (52) latency: (125 + 0) = 125
LOAD | (52) latency: (125 + 0) = 125
ENDING EPOCH [52]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 52] [M 52] [S 0] [M 52] [S 0] [M 52] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [S 50] [S 0] [S 0] 
   2 [S 0] [M 52] [S 0] [S 0] [M 52] [S 0] [M 52] [M 52] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] 
   4 [S 0] [S 0] [S 0] [M 52] [S 0] [M 52] [M 52] [M 52] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [M 52] [M 52] [S 0] [M 52] [S 0] [S 0] [M 52] [S 0] 
   7 [S 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   8 [M 52] [M 52] [M 52] [S 0] [M 52] [M 52] [S 0] [S 50] 
   9 [S 0] [S 0] [S 0] [S 49] [S 50] [S 50] [S 0] [S 0] 
  10 [M 52] [M 52] [S 50] [M 52] [S 0] [S 0] [M 52] [S 0] 
  11 [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] 
  12 [M 52] [M 52] [S 0] [M 52] [S 0] [S 0] [M 52] [S 0] 
  13 [S 50] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  14 [M 52] [S 0] [S 0] [S 0] [M 52] [M 52] [S 0] [M 52] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
EPOCH [52] PERSISTED.
STARTING [53]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 52] [S 52] [S 0] [S 52] [S 0] [S 52] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [S 50] [S 0] [S 0] 
   2 [S 0] [S 52] [S 0] [S 0] [S 52] [S 0] [S 52] [S 52] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] 
   4 [S 0] [S 0] [S 0] [S 52] [S 0] [S 52] [S 52] [S 52] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [S 52] [S 52] [S 0] [S 52] [S 0] [S 0] [S 52] [S 0] 
   7 [S 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   8 [S 52] [S 52] [S 52] [S 0] [S 52] [S 52] [S 0] [S 50] 
   9 [S 0] [S 0] [S 0] [S 49] [S 50] [S 50] [S 0] [S 0] 
  10 [S 52] [S 52] [S 50] [S 52] [S 0] [S 0] [S 52] [S 0] 
  11 [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] 
  12 [S 52] [S 52] [S 0] [S 52] [S 0] [S 0] [S 52] [S 0] 
  13 [S 50] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  14 [S 52] [S 0] [S 0] [S 0] [S 52] [S 52] [S 0] [S 52] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] 
============================================================
STORE | (53) latency = 370
STORE | (53) latency = 375
STORE | (53) latency = 380
STORE | (53) latency = 385
STORE | (53) latency = 390
STORE | (53) latency = 395
STORE | (53) latency = 400
STORE | (53) latency = 405
STORE | (53) latency = 410
STORE | (53) latency = 415
STORE | (53) latency = 420
STORE | (53) latency = 425
STORE | (53) latency = 430
STORE | (53) latency = 435
STORE | (53) latency = 440
STORE | (53) latency = 445
STORE | (53) latency = 450
STORE | (53) latency = 455
STORE | (53) latency = 460
STORE | (53) latency = 465
STORE | (53) latency = 470
STORE | (53) latency = 475
STORE | (53) latency = 480
STORE | (53) latency = 485
STORE | (53) latency = 490
STORE | (53) latency = 495
STORE | (53) latency = 500
STORE | (53) latency = 505
STORE | (53) latency = 510
STORE | (53) latency = 515
STORE | (53) latency = 520
STORE | (53) latency = 525
STORE | (53) latency = 530
LOAD | (53) latency: (125 + 0) = 125
LOAD | (53) latency: (125 + 0) = 125
LOAD | (53) latency: (125 + 0) = 125
flushWriteBuffer | now: 693192
flushWriteBuffer | empty!
LOAD | (53) latency: (125 + 0) = 125
LOAD | (53) latency: (125 + 0) = 125
LOAD | (53) latency: (125 + 0) = 125
LOAD | (53) latency: (125 + 0) = 125
LOAD | (53) latency: (125 + 0) = 125
ENDING EPOCH [53]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 53] [M 53] [S 0] [M 53] [S 0] [M 53] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [S 50] [S 0] [S 0] 
   2 [S 0] [M 53] [S 0] [S 0] [M 53] [S 0] [M 53] [M 53] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] 
   4 [S 0] [S 0] [S 0] [M 53] [S 0] [M 53] [M 53] [M 53] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [M 53] [M 53] [S 0] [M 53] [S 0] [S 0] [M 53] [S 0] 
   7 [S 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   8 [M 53] [M 53] [M 53] [S 0] [M 53] [M 53] [S 0] [S 50] 
   9 [S 0] [S 0] [S 0] [S 0] [S 50] [S 50] [S 0] [S 0] 
  10 [M 53] [M 53] [S 50] [M 53] [S 0] [S 0] [M 53] [S 0] 
  11 [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] 
  12 [M 53] [M 53] [S 0] [M 53] [S 0] [S 0] [M 53] [S 0] 
  13 [S 50] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  14 [M 53] [S 0] [S 0] [S 0] [M 53] [M 53] [S 0] [M 53] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
EPOCH [53] PERSISTED.
STARTING [54]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 53] [S 53] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [S 49] [S 0] [S 0] [S 50] [S 0] [S 0] 
   2 [S 0] [S 53] [S 0] [S 0] [S 53] [S 0] [S 53] [S 53] 
   3 [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 49] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [S 53] [S 53] [S 53] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 49] 
   6 [S 53] [S 53] [S 0] [S 53] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   8 [S 53] [S 53] [S 53] [S 0] [S 53] [S 53] [S 0] [S 50] 
   9 [S 0] [S 0] [S 0] [S 0] [S 50] [S 50] [S 0] [S 0] 
  10 [S 53] [S 53] [S 50] [S 53] [S 0] [S 0] [S 53] [S 0] 
  11 [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] 
  12 [S 53] [S 53] [S 0] [S 53] [S 0] [S 0] [S 53] [S 0] 
  13 [S 50] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  14 [S 53] [S 0] [S 0] [S 0] [S 53] [S 53] [S 0] [S 53] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
STORE | (54) latency = 370
STORE | (54) latency = 375
STORE | (54) latency = 380
STORE | (54) latency = 385
STORE | (54) latency = 390
STORE | (54) latency = 395
STORE | (54) latency = 400
STORE | (54) latency = 405
STORE | (54) latency = 410
STORE | (54) latency = 415
STORE | (54) latency = 420
STORE | (54) latency = 425
STORE | (54) latency = 430
STORE | (54) latency = 435
STORE | (54) latency = 440
STORE | (54) latency = 445
STORE | (54) latency = 450
STORE | (54) latency = 455
STORE | (54) latency = 460
STORE | (54) latency = 465
STORE | (54) latency = 470
STORE | (54) latency = 475
STORE | (54) latency = 480
STORE | (54) latency = 485
STORE | (54) latency = 490
STORE | (54) latency = 495
STORE | (54) latency = 500
STORE | (54) latency = 505
STORE | (54) latency = 510
STORE | (54) latency = 515
STORE | (54) latency = 520
STORE | (54) latency = 525
STORE | (54) latency = 530
flushWriteBuffer | now: 694192
flushWriteBuffer | empty!
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (129 + 45) = 174
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (129 + 0) = 129
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
flushWriteBuffer | now: 695192
flushWriteBuffer | empty!
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (130 + 0) = 130
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (129 + 0) = 129
LOAD | (54) latency: (125 + 45) = 170
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (129 + 0) = 129
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (130 + 0) = 130
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (130 + 0) = 130
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 45) = 170
flushWriteBuffer | now: 696192
flushWriteBuffer | empty!
LOAD | (54) latency: (125 + 0) = 125
LOAD | (54) latency: (125 + 0) = 125
ENDING EPOCH [54]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 54] [M 54] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [M 54] [S 0] [M 54] [M 54] [M 54] [S 0] 
   2 [S 0] [M 54] [S 0] [S 0] [S 53] [S 0] [S 53] [M 54] 
   3 [M 54] [S 0] [M 54] [S 0] [M 54] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [M 54] [M 54] [S 53] 
   5 [M 54] [M 54] [S 0] [S 0] [S 0] [M 54] [M 54] [S 0] 
   6 [S 53] [M 54] [S 0] [M 54] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [S 0] [M 54] [S 0] [M 54] [M 54] 
   8 [M 54] [M 54] [S 53] [S 0] [M 54] [S 53] [S 0] [S 50] 
   9 [M 54] [S 0] [S 0] [S 0] [M 54] [S 50] [S 0] [M 54] 
  10 [M 54] [S 53] [S 0] [S 53] [S 0] [S 0] [M 54] [S 0] 
  11 [M 54] [S 0] [S 0] [M 54] [S 0] [M 54] [S 0] [M 54] 
  12 [S 53] [M 54] [S 0] [S 53] [S 0] [S 0] [M 54] [S 0] 
  13 [M 54] [S 0] [S 0] [S 0] [S 0] [M 54] [S 0] [M 54] 
  14 [S 53] [S 0] [S 0] [S 0] [M 54] [M 54] [S 0] [S 53] 
  15 [M 54] [S 0] [M 54] [M 54] [S 0] [S 0] [S 0] [M 54] 
============================================================
scanning set 1: 50.0%
scanning set 5: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 3: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
EPOCH [54] PERSISTED.
STARTING [55]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] [S 54] [S 0] 
   2 [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] [S 53] [S 54] 
   3 [S 54] [S 0] [S 54] [S 0] [S 54] [S 0] [S 0] [S 0] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 53] 
   5 [S 54] [S 54] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] 
   6 [S 53] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] 
   8 [S 54] [S 54] [S 53] [S 0] [S 54] [S 53] [S 0] [S 50] 
   9 [S 54] [S 0] [S 0] [S 0] [S 54] [S 50] [S 0] [S 54] 
  10 [S 54] [S 53] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  11 [S 54] [S 0] [S 0] [S 54] [S 0] [S 54] [S 0] [S 54] 
  12 [S 53] [S 54] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  13 [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 0] [S 54] 
  14 [S 53] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] 
  15 [S 54] [S 0] [S 54] [S 54] [S 0] [S 0] [S 0] [S 54] 
============================================================
STORE | (55) latency = 370
STORE | (55) latency = 375
STORE | (55) latency = 380
STORE | (55) latency = 385
STORE | (55) latency = 390
STORE | (55) latency = 395
STORE | (55) latency = 400
STORE | (55) latency = 405
STORE | (55) latency = 410
STORE | (55) latency = 415
STORE | (55) latency = 420
STORE | (55) latency = 425
STORE | (55) latency = 430
STORE | (55) latency = 435
STORE | (55) latency = 440
STORE | (55) latency = 445
STORE | (55) latency = 450
STORE | (55) latency = 455
STORE | (55) latency = 460
STORE | (55) latency = 465
STORE | (55) latency = 470
STORE | (55) latency = 475
STORE | (55) latency = 480
STORE | (55) latency = 485
STORE | (55) latency = 490
STORE | (55) latency = 495
STORE | (55) latency = 500
STORE | (55) latency = 505
STORE | (55) latency = 510
STORE | (55) latency = 515
STORE | (55) latency = 520
STORE | (55) latency = 525
STORE | (55) latency = 530
STORE | (55) latency = 535
STORE | (55) latency = 540
STORE | (55) latency = 545
STORE | (55) latency = 550
STORE | (55) latency = 555
STORE | (55) latency = 560
STORE | (55) latency = 565
STORE | (55) latency = 570
STORE | (55) latency = 575
STORE | (55) latency = 580
STORE | (55) latency = 585
STORE | (55) latency = 590
LOAD | (55) latency: (355 + 0) = 355
LOAD | (55) latency: (348 + 0) = 348
LOAD | (55) latency: (342 + 0) = 342
LOAD | (55) latency: (195 + 0) = 195
LOAD | (55) latency: (186 + 0) = 186
LOAD | (55) latency: (125 + 0) = 125
LOAD | (55) latency: (125 + 0) = 125
LOAD | (55) latency: (125 + 0) = 125
flushWriteBuffer | now: 697192
flushWriteBuffer | empty!
LOAD | (55) latency: (125 + 0) = 125
LOAD | (55) latency: (125 + 0) = 125
LOAD | (55) latency: (125 + 0) = 125
LOAD | (55) latency: (125 + 0) = 125
ENDING EPOCH [55]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [M 55] [S 0] [M 55] [M 55] [M 55] [S 0] 
   2 [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] [S 53] [S 54] 
   3 [M 55] [S 0] [M 55] [S 0] [M 55] [S 0] [M 55] [S 0] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 53] 
   5 [M 55] [M 55] [S 0] [S 0] [S 0] [M 55] [M 55] [S 0] 
   6 [S 53] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [M 55] [M 55] [S 0] [M 55] [M 55] 
   8 [M 55] [S 54] [S 53] [S 0] [S 54] [S 53] [S 0] [S 0] 
   9 [M 55] [M 55] [S 0] [S 0] [M 55] [S 50] [S 0] [M 55] 
  10 [S 54] [S 53] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  11 [M 55] [S 0] [S 0] [M 55] [S 0] [M 55] [S 0] [M 55] 
  12 [S 53] [S 54] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  13 [M 55] [S 0] [S 0] [S 0] [M 55] [M 55] [S 0] [M 55] 
  14 [S 53] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] 
  15 [M 55] [S 0] [M 55] [M 55] [S 0] [S 0] [S 0] [M 55] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
EPOCH [55] PERSISTED.
STARTING [56]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [S 55] [S 0] [S 55] [S 55] [S 55] [S 0] 
   2 [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] [S 53] [S 54] 
   3 [S 55] [S 0] [S 55] [S 0] [S 55] [S 0] [S 55] [S 0] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 53] 
   5 [S 55] [S 55] [S 0] [S 0] [S 0] [S 55] [S 55] [S 0] 
   6 [S 53] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [S 55] [S 55] [S 0] [S 55] [S 55] 
   8 [S 55] [S 54] [S 53] [S 0] [S 54] [S 53] [S 0] [S 0] 
   9 [S 55] [S 55] [S 0] [S 0] [S 55] [S 50] [S 0] [S 55] 
  10 [S 54] [S 53] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  11 [S 55] [S 0] [S 0] [S 55] [S 0] [S 55] [S 0] [S 55] 
  12 [S 53] [S 54] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  13 [S 55] [S 0] [S 0] [S 0] [S 55] [S 55] [S 0] [S 55] 
  14 [S 53] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] 
  15 [S 55] [S 0] [S 55] [S 55] [S 0] [S 0] [S 0] [S 55] 
============================================================
STORE | (56) latency = 370
STORE | (56) latency = 375
STORE | (56) latency = 380
STORE | (56) latency = 385
STORE | (56) latency = 390
STORE | (56) latency = 395
STORE | (56) latency = 400
STORE | (56) latency = 405
STORE | (56) latency = 410
STORE | (56) latency = 415
STORE | (56) latency = 420
STORE | (56) latency = 425
STORE | (56) latency = 430
STORE | (56) latency = 435
STORE | (56) latency = 440
STORE | (56) latency = 445
STORE | (56) latency = 450
STORE | (56) latency = 455
STORE | (56) latency = 460
STORE | (56) latency = 465
STORE | (56) latency = 470
STORE | (56) latency = 475
STORE | (56) latency = 480
STORE | (56) latency = 485
STORE | (56) latency = 490
STORE | (56) latency = 495
STORE | (56) latency = 500
STORE | (56) latency = 505
STORE | (56) latency = 510
STORE | (56) latency = 515
STORE | (56) latency = 520
STORE | (56) latency = 525
STORE | (56) latency = 530
LOAD | (56) latency: (125 + 0) = 125
flushWriteBuffer | now: 698192
flushWriteBuffer | empty!
LOAD | (56) latency: (125 + 45) = 170
LOAD | (56) latency: (125 + 0) = 125
LOAD | (56) latency: (125 + 0) = 125
LOAD | (56) latency: (125 + 0) = 125
LOAD | (56) latency: (125 + 0) = 125
flushWriteBuffer | now: 699192
flushWriteBuffer | empty!
LOAD | (56) latency: (125 + 0) = 125
LOAD | (56) latency: (125 + 0) = 125
ENDING EPOCH [56]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [M 56] [S 0] [M 56] [M 56] [M 56] [S 0] 
   2 [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] [S 53] [S 54] 
   3 [M 56] [S 0] [M 56] [S 0] [M 56] [S 0] [M 56] [S 0] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 53] 
   5 [M 56] [M 56] [S 0] [S 0] [S 0] [M 56] [M 56] [S 0] 
   6 [S 53] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [M 56] [M 56] [S 0] [M 56] [M 56] 
   8 [M 56] [S 54] [S 53] [S 0] [S 54] [S 53] [S 0] [S 0] 
   9 [M 56] [M 56] [S 0] [S 0] [M 56] [S 0] [S 0] [M 56] 
  10 [S 54] [S 53] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  11 [M 56] [S 0] [S 0] [M 56] [S 0] [M 56] [S 0] [M 56] 
  12 [S 53] [S 54] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  13 [M 56] [S 0] [S 0] [S 0] [M 56] [M 56] [S 0] [M 56] 
  14 [S 53] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] 
  15 [M 56] [S 0] [M 56] [M 56] [S 0] [S 0] [S 0] [M 56] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
EPOCH [56] PERSISTED.
STARTING [57]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [S 56] [S 0] [S 56] [S 56] [S 56] [S 0] 
   2 [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] [S 53] [S 54] 
   3 [S 56] [S 0] [S 56] [S 0] [S 56] [S 0] [S 56] [S 0] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 53] 
   5 [S 56] [S 56] [S 0] [S 0] [S 0] [S 56] [S 56] [S 0] 
   6 [S 53] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [S 56] [S 56] [S 0] [S 56] [S 56] 
   8 [S 56] [S 54] [S 53] [S 0] [S 54] [S 53] [S 0] [S 0] 
   9 [S 56] [S 56] [S 0] [S 0] [S 56] [S 0] [S 0] [S 56] 
  10 [S 54] [S 53] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  11 [S 56] [S 0] [S 0] [S 56] [S 0] [S 56] [S 0] [S 56] 
  12 [S 53] [S 54] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  13 [S 56] [S 0] [S 0] [S 0] [S 56] [S 56] [S 0] [S 56] 
  14 [S 53] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] 
  15 [S 56] [S 0] [S 56] [S 56] [S 0] [S 0] [S 0] [S 56] 
============================================================
STORE | (57) latency = 370
STORE | (57) latency = 375
STORE | (57) latency = 380
STORE | (57) latency = 385
STORE | (57) latency = 390
STORE | (57) latency = 395
STORE | (57) latency = 400
STORE | (57) latency = 405
STORE | (57) latency = 410
STORE | (57) latency = 415
STORE | (57) latency = 420
STORE | (57) latency = 425
STORE | (57) latency = 430
STORE | (57) latency = 435
STORE | (57) latency = 440
STORE | (57) latency = 445
STORE | (57) latency = 450
STORE | (57) latency = 455
STORE | (57) latency = 460
STORE | (57) latency = 465
STORE | (57) latency = 470
STORE | (57) latency = 475
STORE | (57) latency = 480
STORE | (57) latency = 485
STORE | (57) latency = 490
STORE | (57) latency = 495
STORE | (57) latency = 500
STORE | (57) latency = 505
STORE | (57) latency = 510
STORE | (57) latency = 515
STORE | (57) latency = 520
STORE | (57) latency = 525
STORE | (57) latency = 530
LOAD | (57) latency: (125 + 0) = 125
LOAD | (57) latency: (125 + 0) = 125
LOAD | (57) latency: (125 + 0) = 125
flushWriteBuffer | now: 700192
flushWriteBuffer | empty!
LOAD | (57) latency: (125 + 0) = 125
LOAD | (57) latency: (125 + 0) = 125
LOAD | (57) latency: (125 + 0) = 125
LOAD | (57) latency: (125 + 0) = 125
LOAD | (57) latency: (125 + 0) = 125
ENDING EPOCH [57]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [M 57] [S 0] [M 57] [M 57] [M 57] [S 0] 
   2 [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] [S 53] [S 54] 
   3 [M 57] [S 0] [M 57] [S 0] [M 57] [S 0] [M 57] [S 0] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 53] 
   5 [M 57] [M 57] [S 0] [S 0] [S 0] [M 57] [M 57] [S 0] 
   6 [S 53] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [M 57] [M 57] [S 0] [M 57] [M 57] 
   8 [M 57] [S 54] [S 53] [S 0] [S 54] [S 53] [S 0] [S 0] 
   9 [M 57] [M 57] [S 0] [S 0] [M 57] [S 0] [S 0] [M 57] 
  10 [S 54] [S 53] [S 0] [S 53] [S 0] [S 0] [S 0] [S 0] 
  11 [M 57] [S 0] [S 0] [M 57] [S 0] [M 57] [S 0] [M 57] 
  12 [S 53] [S 54] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  13 [M 57] [S 0] [S 0] [S 0] [M 57] [M 57] [S 0] [M 57] 
  14 [S 53] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] 
  15 [M 57] [S 0] [M 57] [M 57] [S 0] [S 0] [S 0] [M 57] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
EPOCH [57] PERSISTED.
STARTING [58]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] [S 0] [S 53] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] [S 53] [S 54] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] 
   4 [S 0] [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 53] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [S 53] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   7 [S 50] [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 57] 
   8 [S 57] [S 54] [S 53] [S 0] [S 54] [S 53] [S 0] [S 0] 
   9 [S 57] [S 57] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [S 54] [S 53] [S 0] [S 53] [S 0] [S 0] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [S 53] [S 54] [S 0] [S 53] [S 0] [S 0] [S 54] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] 
  14 [S 53] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] [S 53] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
STORE | (58) latency = 370
STORE | (58) latency = 375
STORE | (58) latency = 380
STORE | (58) latency = 385
STORE | (58) latency = 390
STORE | (58) latency = 395
STORE | (58) latency = 400
STORE | (58) latency = 405
STORE | (58) latency = 410
STORE | (58) latency = 415
STORE | (58) latency = 420
STORE | (58) latency = 425
STORE | (58) latency = 430
STORE | (58) latency = 435
STORE | (58) latency = 440
STORE | (58) latency = 445
STORE | (58) latency = 450
STORE | (58) latency = 455
STORE | (58) latency = 460
STORE | (58) latency = 465
STORE | (58) latency = 470
STORE | (58) latency = 475
STORE | (58) latency = 480
STORE | (58) latency = 485
STORE | (58) latency = 490
STORE | (58) latency = 495
STORE | (58) latency = 500
STORE | (58) latency = 505
STORE | (58) latency = 510
STORE | (58) latency = 515
STORE | (58) latency = 520
STORE | (58) latency = 525
STORE | (58) latency = 530
flushWriteBuffer | now: 701192
flushWriteBuffer | empty!
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (130 + 45) = 175
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (130 + 0) = 130
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (130 + 0) = 130
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (130 + 0) = 130
LOAD | (58) latency: (125 + 45) = 170
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (130 + 0) = 130
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (130 + 0) = 130
flushWriteBuffer | now: 702192
flushWriteBuffer | empty!
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (130 + 0) = 130
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 45) = 170
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (130 + 0) = 130
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
LOAD | (58) latency: (125 + 0) = 125
ENDING EPOCH [58]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 58] [S 0] [M 58] [M 58] [S 0] [M 58] [S 0] [S 0] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 54] [S 0] [M 58] [M 58] [M 58] [S 0] [M 58] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [M 58] [S 0] 
   4 [S 0] [S 0] [S 0] [M 58] [S 0] [M 58] [M 58] [M 58] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [M 58] [M 58] [S 0] [M 58] [S 0] [S 0] [M 58] [S 0] 
   7 [S 50] [S 0] [S 0] [M 58] [S 57] [S 0] [S 57] [S 57] 
   8 [M 58] [M 58] [M 58] [S 0] [S 54] [M 58] [S 0] [S 0] 
   9 [S 57] [M 58] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [M 58] [M 58] [S 0] [M 58] [S 0] [M 58] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [M 58] [M 58] [S 0] [M 58] [S 0] [S 0] [M 58] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [M 58] [S 57] [S 0] [S 57] 
  14 [M 58] [S 0] [S 0] [S 0] [M 58] [M 58] [S 0] [M 58] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 9: 12.5%
scanning set 13: 12.5%
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
EPOCH [58] PERSISTED.
STARTING [59]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 58] [S 0] [S 58] [S 58] [S 0] [S 58] [S 0] [S 0] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 54] [S 0] [S 58] [S 58] [S 58] [S 0] [S 58] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 58] [S 0] 
   4 [S 0] [S 0] [S 0] [S 58] [S 0] [S 58] [S 58] [S 58] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [S 58] [S 58] [S 0] [S 58] [S 0] [S 0] [S 58] [S 0] 
   7 [S 50] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] [S 57] 
   8 [S 58] [S 58] [S 58] [S 0] [S 54] [S 58] [S 0] [S 0] 
   9 [S 57] [S 58] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [S 58] [S 58] [S 0] [S 58] [S 0] [S 58] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [S 58] [S 58] [S 0] [S 58] [S 0] [S 0] [S 58] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
  14 [S 58] [S 0] [S 0] [S 0] [S 58] [S 58] [S 0] [S 58] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
STORE | (59) latency = 370
STORE | (59) latency = 375
STORE | (59) latency = 380
STORE | (59) latency = 385
STORE | (59) latency = 390
STORE | (59) latency = 395
STORE | (59) latency = 400
STORE | (59) latency = 405
STORE | (59) latency = 410
STORE | (59) latency = 415
STORE | (59) latency = 420
STORE | (59) latency = 425
STORE | (59) latency = 430
STORE | (59) latency = 435
STORE | (59) latency = 440
STORE | (59) latency = 445
STORE | (59) latency = 450
STORE | (59) latency = 455
STORE | (59) latency = 460
STORE | (59) latency = 465
STORE | (59) latency = 470
STORE | (59) latency = 475
STORE | (59) latency = 480
STORE | (59) latency = 485
STORE | (59) latency = 490
STORE | (59) latency = 495
STORE | (59) latency = 500
STORE | (59) latency = 505
STORE | (59) latency = 510
STORE | (59) latency = 515
STORE | (59) latency = 520
STORE | (59) latency = 525
STORE | (59) latency = 530
STORE | (59) latency = 535
STORE | (59) latency = 540
STORE | (59) latency = 545
LOAD | (59) latency: (295 + 0) = 295
LOAD | (59) latency: (125 + 0) = 125
flushWriteBuffer | now: 703192
flushWriteBuffer | empty!
LOAD | (59) latency: (125 + 0) = 125
LOAD | (59) latency: (125 + 0) = 125
LOAD | (59) latency: (125 + 0) = 125
LOAD | (59) latency: (125 + 0) = 125
LOAD | (59) latency: (125 + 0) = 125
flushWriteBuffer | now: 704192
flushWriteBuffer | empty!
LOAD | (59) latency: (125 + 0) = 125
LOAD | (59) latency: (125 + 0) = 125
ENDING EPOCH [59]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 59] [S 0] [M 59] [M 59] [S 0] [M 59] [S 0] [S 0] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 54] [S 0] [M 59] [M 59] [M 59] [S 0] [M 59] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 58] [S 0] 
   4 [S 0] [S 0] [S 0] [M 59] [S 0] [M 59] [M 59] [M 59] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [M 59] [M 59] [S 0] [M 59] [S 0] [S 0] [M 59] [S 0] 
   7 [S 50] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] [S 57] 
   8 [M 59] [M 59] [M 59] [S 0] [M 59] [M 59] [S 0] [S 0] 
   9 [S 57] [S 58] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [M 59] [M 59] [S 0] [M 59] [S 0] [M 59] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [M 59] [M 59] [S 0] [M 59] [S 0] [S 0] [M 59] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
  14 [M 59] [S 0] [S 0] [S 0] [M 59] [M 59] [S 0] [M 59] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
EPOCH [59] PERSISTED.
STARTING [60]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 59] [S 0] [S 59] [S 59] [S 0] [S 59] [S 0] [S 0] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 54] [S 0] [S 59] [S 59] [S 59] [S 0] [S 59] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 58] [S 0] 
   4 [S 0] [S 0] [S 0] [S 59] [S 0] [S 59] [S 59] [S 59] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [S 59] [S 59] [S 0] [S 59] [S 0] [S 0] [S 59] [S 0] 
   7 [S 50] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] [S 57] 
   8 [S 59] [S 59] [S 59] [S 0] [S 59] [S 59] [S 0] [S 0] 
   9 [S 57] [S 58] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [S 59] [S 59] [S 0] [S 59] [S 0] [S 59] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [S 59] [S 59] [S 0] [S 59] [S 0] [S 0] [S 59] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
  14 [S 59] [S 0] [S 0] [S 0] [S 59] [S 59] [S 0] [S 59] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
STORE | (60) latency = 370
STORE | (60) latency = 375
STORE | (60) latency = 380
STORE | (60) latency = 385
STORE | (60) latency = 390
STORE | (60) latency = 395
STORE | (60) latency = 400
STORE | (60) latency = 405
STORE | (60) latency = 410
STORE | (60) latency = 415
STORE | (60) latency = 420
STORE | (60) latency = 425
STORE | (60) latency = 430
STORE | (60) latency = 435
STORE | (60) latency = 440
STORE | (60) latency = 445
STORE | (60) latency = 450
STORE | (60) latency = 455
STORE | (60) latency = 460
STORE | (60) latency = 465
STORE | (60) latency = 470
STORE | (60) latency = 475
STORE | (60) latency = 480
STORE | (60) latency = 485
STORE | (60) latency = 490
STORE | (60) latency = 495
STORE | (60) latency = 500
STORE | (60) latency = 505
STORE | (60) latency = 510
STORE | (60) latency = 515
STORE | (60) latency = 520
STORE | (60) latency = 525
STORE | (60) latency = 530
LOAD | (60) latency: (125 + 45) = 170
LOAD | (60) latency: (125 + 0) = 125
LOAD | (60) latency: (125 + 0) = 125
flushWriteBuffer | now: 705192
flushWriteBuffer | empty!
LOAD | (60) latency: (125 + 0) = 125
LOAD | (60) latency: (125 + 0) = 125
LOAD | (60) latency: (125 + 0) = 125
LOAD | (60) latency: (125 + 0) = 125
LOAD | (60) latency: (125 + 0) = 125
ENDING EPOCH [60]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 60] [S 0] [M 60] [M 60] [S 0] [M 60] [S 0] [S 0] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 54] [S 0] [M 60] [M 60] [M 60] [S 0] [M 60] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 58] [S 0] 
   4 [S 0] [S 0] [S 0] [M 60] [S 0] [M 60] [M 60] [M 60] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [M 60] [M 60] [S 0] [M 60] [S 0] [S 0] [M 60] [S 0] 
   7 [S 50] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] [S 0] 
   8 [M 60] [M 60] [M 60] [S 0] [M 60] [M 60] [S 0] [S 0] 
   9 [S 57] [S 58] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [M 60] [M 60] [S 0] [M 60] [S 0] [M 60] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [M 60] [M 60] [S 0] [M 60] [S 0] [S 0] [M 60] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
  14 [M 60] [S 0] [S 0] [S 0] [M 60] [M 60] [S 0] [M 60] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
EPOCH [60] PERSISTED.
STARTING [61]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 60] [S 0] [S 60] [S 60] [S 0] [S 60] [S 0] [S 0] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 54] [S 0] [S 60] [S 60] [S 60] [S 0] [S 60] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 58] [S 0] 
   4 [S 0] [S 0] [S 0] [S 60] [S 0] [S 60] [S 60] [S 60] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [S 60] [S 60] [S 0] [S 60] [S 0] [S 0] [S 60] [S 0] 
   7 [S 50] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] [S 0] 
   8 [S 60] [S 60] [S 60] [S 0] [S 60] [S 60] [S 0] [S 0] 
   9 [S 57] [S 58] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [S 60] [S 60] [S 0] [S 60] [S 0] [S 60] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [S 60] [S 60] [S 0] [S 60] [S 0] [S 0] [S 60] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
  14 [S 60] [S 0] [S 0] [S 0] [S 60] [S 60] [S 0] [S 60] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
STORE | (61) latency = 370
STORE | (61) latency = 375
STORE | (61) latency = 380
STORE | (61) latency = 385
STORE | (61) latency = 390
STORE | (61) latency = 395
STORE | (61) latency = 400
STORE | (61) latency = 405
STORE | (61) latency = 410
STORE | (61) latency = 415
STORE | (61) latency = 420
STORE | (61) latency = 425
STORE | (61) latency = 430
STORE | (61) latency = 435
STORE | (61) latency = 440
STORE | (61) latency = 445
STORE | (61) latency = 450
STORE | (61) latency = 455
STORE | (61) latency = 460
STORE | (61) latency = 465
STORE | (61) latency = 470
STORE | (61) latency = 475
STORE | (61) latency = 480
STORE | (61) latency = 485
STORE | (61) latency = 490
STORE | (61) latency = 495
STORE | (61) latency = 500
STORE | (61) latency = 505
STORE | (61) latency = 510
STORE | (61) latency = 515
STORE | (61) latency = 520
STORE | (61) latency = 525
STORE | (61) latency = 530
flushWriteBuffer | now: 706192
flushWriteBuffer | empty!
LOAD | (61) latency: (125 + 0) = 125
LOAD | (61) latency: (125 + 0) = 125
LOAD | (61) latency: (125 + 0) = 125
LOAD | (61) latency: (125 + 0) = 125
LOAD | (61) latency: (125 + 0) = 125
flushWriteBuffer | now: 707192
flushWriteBuffer | empty!
LOAD | (61) latency: (125 + 0) = 125
LOAD | (61) latency: (125 + 0) = 125
LOAD | (61) latency: (125 + 0) = 125
ENDING EPOCH [61]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 61] [S 0] [M 61] [M 61] [S 0] [M 61] [S 0] [S 0] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 0] [S 0] [M 61] [M 61] [M 61] [S 0] [M 61] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 58] [S 0] 
   4 [S 0] [S 0] [S 0] [M 61] [S 0] [M 61] [M 61] [M 61] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [M 61] [M 61] [S 0] [M 61] [S 0] [S 0] [M 61] [S 0] 
   7 [S 50] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] [S 0] 
   8 [M 61] [M 61] [M 61] [S 0] [M 61] [M 61] [S 0] [S 0] 
   9 [S 57] [S 58] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [M 61] [M 61] [S 0] [M 61] [S 0] [M 61] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [M 61] [M 61] [S 0] [M 61] [S 0] [S 0] [M 61] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
  14 [M 61] [S 0] [S 0] [S 0] [M 61] [M 61] [S 0] [M 61] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
EPOCH [61] PERSISTED.
STARTING [62]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] 
   1 [S 0] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 0] [S 0] [S 0] [S 61] [S 61] [S 61] [S 0] [S 61] 
   3 [S 57] [S 0] [S 57] [S 0] [S 57] [S 0] [S 58] [S 0] 
   4 [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] [S 61] [S 61] 
   5 [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] 
   6 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
   7 [S 50] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] [S 0] 
   8 [S 61] [S 61] [S 61] [S 0] [S 61] [S 61] [S 0] [S 0] 
   9 [S 57] [S 58] [S 0] [S 0] [S 57] [S 0] [S 0] [S 57] 
  10 [S 61] [S 61] [S 0] [S 61] [S 0] [S 61] [S 0] [S 0] 
  11 [S 57] [S 0] [S 0] [S 57] [S 0] [S 57] [S 0] [S 57] 
  12 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
  13 [S 57] [S 0] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
  14 [S 61] [S 0] [S 0] [S 0] [S 61] [S 61] [S 0] [S 61] 
  15 [S 57] [S 0] [S 57] [S 57] [S 0] [S 0] [S 0] [S 57] 
============================================================
STORE | (62) latency = 370
STORE | (62) latency = 375
STORE | (62) latency = 380
STORE | (62) latency = 385
STORE | (62) latency = 390
STORE | (62) latency = 395
STORE | (62) latency = 400
STORE | (62) latency = 405
STORE | (62) latency = 410
STORE | (62) latency = 415
STORE | (62) latency = 420
STORE | (62) latency = 425
STORE | (62) latency = 430
STORE | (62) latency = 435
STORE | (62) latency = 440
STORE | (62) latency = 445
STORE | (62) latency = 450
STORE | (62) latency = 455
STORE | (62) latency = 460
STORE | (62) latency = 465
STORE | (62) latency = 470
STORE | (62) latency = 475
STORE | (62) latency = 480
STORE | (62) latency = 485
STORE | (62) latency = 490
STORE | (62) latency = 495
STORE | (62) latency = 500
STORE | (62) latency = 505
STORE | (62) latency = 510
STORE | (62) latency = 515
STORE | (62) latency = 520
STORE | (62) latency = 525
STORE | (62) latency = 530
LOAD | (62) latency: (295 + 45) = 340
LOAD | (62) latency: (270 + 0) = 270
LOAD | (62) latency: (260 + 0) = 260
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (130 + 0) = 130
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (129 + 0) = 129
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
flushWriteBuffer | now: 708192
flushWriteBuffer | empty!
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (130 + 0) = 130
LOAD | (62) latency: (125 + 45) = 170
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (130 + 0) = 130
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (130 + 0) = 130
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (130 + 0) = 130
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 45) = 170
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (130 + 0) = 130
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
LOAD | (62) latency: (125 + 0) = 125
flushWriteBuffer | now: 709192
flushWriteBuffer | empty!
LOAD | (62) latency: (125 + 0) = 125
ENDING EPOCH [62]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] 
   1 [S 0] [S 0] [M 62] [S 0] [M 62] [M 62] [M 62] [S 0] 
   2 [S 0] [S 0] [S 0] [S 61] [S 61] [S 61] [S 0] [S 61] 
   3 [M 62] [S 0] [M 62] [S 0] [M 62] [S 0] [S 58] [M 62] 
   4 [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] [S 61] [S 61] 
   5 [M 62] [M 62] [S 0] [S 0] [S 0] [M 62] [M 62] [S 0] 
   6 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
   7 [S 50] [S 0] [S 0] [M 62] [M 62] [M 62] [M 62] [S 0] 
   8 [M 62] [S 61] [S 61] [S 0] [S 61] [S 61] [S 0] [S 0] 
   9 [M 62] [S 58] [S 0] [S 0] [M 62] [S 0] [M 62] [M 62] 
  10 [S 61] [S 61] [S 0] [S 61] [S 0] [S 61] [S 0] [S 0] 
  11 [M 62] [S 0] [S 0] [M 62] [S 0] [M 62] [M 62] [S 0] 
  12 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
  13 [M 62] [M 62] [S 0] [S 0] [M 62] [S 0] [S 0] [M 62] 
  14 [S 61] [S 0] [S 0] [S 0] [S 61] [S 61] [S 0] [S 61] 
  15 [M 62] [S 0] [M 62] [M 62] [M 62] [S 0] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
EPOCH [62] PERSISTED.
STARTING [63]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] 
   1 [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] [S 62] [S 0] 
   2 [S 0] [S 0] [S 0] [S 61] [S 61] [S 61] [S 0] [S 61] 
   3 [S 62] [S 0] [S 62] [S 0] [S 62] [S 0] [S 58] [S 62] 
   4 [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] [S 61] [S 61] 
   5 [S 62] [S 62] [S 0] [S 0] [S 0] [S 62] [S 62] [S 0] 
   6 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
   7 [S 50] [S 0] [S 0] [S 62] [S 62] [S 62] [S 62] [S 0] 
   8 [S 62] [S 61] [S 61] [S 0] [S 61] [S 61] [S 0] [S 0] 
   9 [S 62] [S 58] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] 
  10 [S 61] [S 61] [S 0] [S 61] [S 0] [S 61] [S 0] [S 0] 
  11 [S 62] [S 0] [S 0] [S 62] [S 0] [S 62] [S 62] [S 0] 
  12 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
  13 [S 62] [S 62] [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] 
  14 [S 61] [S 0] [S 0] [S 0] [S 61] [S 61] [S 0] [S 61] 
  15 [S 62] [S 0] [S 62] [S 62] [S 62] [S 0] [S 0] [S 0] 
============================================================
STORE | (63) latency = 370
STORE | (63) latency = 375
STORE | (63) latency = 380
STORE | (63) latency = 385
STORE | (63) latency = 390
STORE | (63) latency = 395
STORE | (63) latency = 400
STORE | (63) latency = 405
STORE | (63) latency = 410
STORE | (63) latency = 415
STORE | (63) latency = 420
STORE | (63) latency = 425
STORE | (63) latency = 430
STORE | (63) latency = 435
STORE | (63) latency = 440
STORE | (63) latency = 445
STORE | (63) latency = 450
STORE | (63) latency = 455
STORE | (63) latency = 460
STORE | (63) latency = 465
STORE | (63) latency = 470
STORE | (63) latency = 475
STORE | (63) latency = 480
STORE | (63) latency = 485
STORE | (63) latency = 490
STORE | (63) latency = 495
STORE | (63) latency = 500
STORE | (63) latency = 505
STORE | (63) latency = 510
STORE | (63) latency = 515
STORE | (63) latency = 520
STORE | (63) latency = 525
STORE | (63) latency = 530
LOAD | (63) latency: (125 + 0) = 125
LOAD | (63) latency: (125 + 0) = 125
LOAD | (63) latency: (125 + 0) = 125
LOAD | (63) latency: (125 + 0) = 125
flushWriteBuffer | now: 710192
flushWriteBuffer | empty!
LOAD | (63) latency: (125 + 0) = 125
LOAD | (63) latency: (125 + 0) = 125
LOAD | (63) latency: (125 + 0) = 125
LOAD | (63) latency: (125 + 45) = 170
ENDING EPOCH [63]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] 
   1 [S 0] [S 0] [M 63] [S 0] [M 63] [M 63] [M 63] [S 0] 
   2 [S 0] [S 0] [S 0] [S 61] [S 61] [S 61] [S 0] [S 61] 
   3 [M 63] [S 0] [M 63] [S 0] [M 63] [S 0] [S 0] [M 63] 
   4 [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] [S 61] [S 61] 
   5 [M 63] [M 63] [S 0] [S 0] [S 0] [M 63] [M 63] [S 0] 
   6 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
   7 [S 50] [S 0] [S 0] [M 63] [M 63] [M 63] [M 63] [S 0] 
   8 [M 63] [S 61] [S 61] [S 0] [S 61] [S 61] [S 0] [S 0] 
   9 [M 63] [S 0] [S 0] [S 0] [M 63] [S 0] [M 63] [M 63] 
  10 [S 61] [S 61] [S 0] [S 61] [S 0] [S 61] [S 0] [S 0] 
  11 [M 63] [S 0] [S 0] [M 63] [S 0] [M 63] [M 63] [S 0] 
  12 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
  13 [M 63] [M 63] [S 0] [S 0] [M 63] [S 0] [S 0] [M 63] 
  14 [S 61] [S 0] [S 0] [S 0] [S 61] [S 61] [S 0] [S 61] 
  15 [M 63] [S 0] [M 63] [M 63] [M 63] [S 0] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
EPOCH [63] PERSISTED.
STARTING [64]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] 
   1 [S 0] [S 0] [S 63] [S 0] [S 63] [S 63] [S 63] [S 0] 
   2 [S 0] [S 0] [S 0] [S 61] [S 61] [S 61] [S 0] [S 61] 
   3 [S 63] [S 0] [S 63] [S 0] [S 63] [S 0] [S 0] [S 63] 
   4 [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] [S 61] [S 61] 
   5 [S 63] [S 63] [S 0] [S 0] [S 0] [S 63] [S 63] [S 0] 
   6 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
   7 [S 50] [S 0] [S 0] [S 63] [S 63] [S 63] [S 63] [S 0] 
   8 [S 63] [S 61] [S 61] [S 0] [S 61] [S 61] [S 0] [S 0] 
   9 [S 63] [S 0] [S 0] [S 0] [S 63] [S 0] [S 63] [S 63] 
  10 [S 61] [S 61] [S 0] [S 61] [S 0] [S 61] [S 0] [S 0] 
  11 [S 63] [S 0] [S 0] [S 63] [S 0] [S 63] [S 63] [S 0] 
  12 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
  13 [S 63] [S 63] [S 0] [S 0] [S 63] [S 0] [S 0] [S 63] 
  14 [S 61] [S 0] [S 0] [S 0] [S 61] [S 61] [S 0] [S 61] 
  15 [S 63] [S 0] [S 63] [S 63] [S 63] [S 0] [S 0] [S 0] 
============================================================
STORE | (64) latency = 370
STORE | (64) latency = 375
STORE | (64) latency = 380
STORE | (64) latency = 385
STORE | (64) latency = 390
STORE | (64) latency = 395
STORE | (64) latency = 400
STORE | (64) latency = 405
STORE | (64) latency = 410
STORE | (64) latency = 415
STORE | (64) latency = 420
STORE | (64) latency = 425
STORE | (64) latency = 430
STORE | (64) latency = 435
STORE | (64) latency = 440
STORE | (64) latency = 445
STORE | (64) latency = 450
STORE | (64) latency = 455
STORE | (64) latency = 460
STORE | (64) latency = 465
STORE | (64) latency = 470
STORE | (64) latency = 475
STORE | (64) latency = 480
STORE | (64) latency = 485
STORE | (64) latency = 490
STORE | (64) latency = 495
STORE | (64) latency = 500
STORE | (64) latency = 505
STORE | (64) latency = 510
STORE | (64) latency = 515
STORE | (64) latency = 520
STORE | (64) latency = 525
STORE | (64) latency = 530
LOAD | (64) latency: (125 + 0) = 125
flushWriteBuffer | now: 711192
flushWriteBuffer | empty!
LOAD | (64) latency: (125 + 0) = 125
LOAD | (64) latency: (125 + 0) = 125
LOAD | (64) latency: (125 + 0) = 125
LOAD | (64) latency: (125 + 0) = 125
LOAD | (64) latency: (125 + 0) = 125
flushWriteBuffer | now: 712192
flushWriteBuffer | empty!
LOAD | (64) latency: (125 + 0) = 125
LOAD | (64) latency: (125 + 0) = 125
ENDING EPOCH [64]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] 
   1 [S 0] [S 0] [M 64] [S 0] [M 64] [M 64] [M 64] [S 0] 
   2 [S 0] [S 0] [S 0] [S 61] [S 61] [S 61] [S 0] [S 61] 
   3 [M 64] [S 0] [M 64] [S 0] [M 64] [S 0] [S 0] [M 64] 
   4 [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] [S 61] [S 61] 
   5 [M 64] [M 64] [S 0] [S 0] [S 0] [M 64] [M 64] [S 0] 
   6 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
   7 [S 50] [S 0] [S 0] [M 64] [M 64] [M 64] [M 64] [S 0] 
   8 [M 64] [S 61] [S 61] [S 0] [S 61] [S 61] [S 0] [S 0] 
   9 [M 64] [S 0] [S 0] [S 0] [M 64] [S 0] [M 64] [M 64] 
  10 [S 61] [S 61] [S 0] [S 61] [S 0] [S 61] [S 0] [S 0] 
  11 [M 64] [S 0] [S 0] [M 64] [S 0] [M 64] [M 64] [S 0] 
  12 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
  13 [M 64] [M 64] [S 0] [S 0] [M 64] [S 0] [S 0] [M 64] 
  14 [S 61] [S 0] [S 0] [S 0] [S 61] [S 61] [S 0] [S 61] 
  15 [M 64] [S 0] [M 64] [M 64] [M 64] [S 0] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
EPOCH [64] PERSISTED.
STARTING [65]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [S 64] [S 64] [S 64] [S 0] 
   2 [S 0] [S 0] [S 0] [S 61] [S 61] [S 61] [S 0] [S 61] 
   3 [S 64] [S 0] [S 64] [S 0] [S 64] [S 0] [S 0] [S 64] 
   4 [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] [S 61] [S 61] 
   5 [S 64] [S 64] [S 0] [S 0] [S 0] [S 64] [S 64] [S 0] 
   6 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
   7 [S 50] [S 0] [S 0] [S 64] [S 64] [S 64] [S 64] [S 0] 
   8 [S 64] [S 61] [S 61] [S 0] [S 61] [S 61] [S 0] [S 0] 
   9 [S 64] [S 0] [S 0] [S 0] [S 64] [S 0] [S 64] [S 64] 
  10 [S 61] [S 61] [S 0] [S 61] [S 0] [S 61] [S 0] [S 0] 
  11 [S 64] [S 0] [S 0] [S 64] [S 0] [S 64] [S 64] [S 0] 
  12 [S 61] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
  13 [S 64] [S 64] [S 0] [S 0] [S 64] [S 0] [S 0] [S 64] 
  14 [S 61] [S 0] [S 0] [S 0] [S 61] [S 61] [S 0] [S 61] 
  15 [S 64] [S 0] [S 64] [S 64] [S 64] [S 0] [S 0] [S 0] 
============================================================
STORE | (65) latency = 370
STORE | (65) latency = 375
STORE | (65) latency = 380
STORE | (65) latency = 385
STORE | (65) latency = 390
STORE | (65) latency = 395
STORE | (65) latency = 400
STORE | (65) latency = 405
STORE | (65) latency = 410
STORE | (65) latency = 415
STORE | (65) latency = 420
STORE | (65) latency = 425
STORE | (65) latency = 430
STORE | (65) latency = 435
STORE | (65) latency = 440
STORE | (65) latency = 445
STORE | (65) latency = 450
STORE | (65) latency = 455
STORE | (65) latency = 460
STORE | (65) latency = 465
STORE | (65) latency = 470
STORE | (65) latency = 475
STORE | (65) latency = 480
STORE | (65) latency = 485
STORE | (65) latency = 490
STORE | (65) latency = 495
STORE | (65) latency = 500
STORE | (65) latency = 505
STORE | (65) latency = 510
STORE | (65) latency = 515
STORE | (65) latency = 520
STORE | (65) latency = 525
STORE | (65) latency = 530
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
flushWriteBuffer | now: 713192
flushWriteBuffer | empty!
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (129 + 45) = 174
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (129 + 0) = 129
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (130 + 0) = 130
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
flushWriteBuffer | now: 714192
flushWriteBuffer | empty!
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (129 + 0) = 129
LOAD | (65) latency: (125 + 45) = 170
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (130 + 0) = 130
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
LOAD | (65) latency: (125 + 0) = 125
ENDING EPOCH [65]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (38.28%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [M 65] [M 65] [S 0] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [M 65] [M 65] [M 65] [S 0] 
   2 [S 0] [S 0] [S 0] [M 65] [M 65] [M 65] [S 0] [S 61] 
   3 [M 65] [S 0] [M 65] [S 0] [M 65] [S 0] [S 0] [S 64] 
   4 [M 65] [S 0] [S 0] [M 65] [M 65] [S 61] [S 61] [S 0] 
   5 [M 65] [M 65] [S 0] [S 0] [S 0] [M 65] [M 65] [S 0] 
   6 [M 65] [S 61] [S 0] [S 61] [S 0] [S 0] [M 65] [S 0] 
   7 [S 50] [S 0] [S 0] [M 65] [S 64] [M 65] [M 65] [S 0] 
   8 [M 65] [M 65] [M 65] [S 0] [S 61] [M 65] [S 0] [S 0] 
   9 [M 65] [S 0] [S 0] [S 0] [M 65] [S 0] [M 65] [M 65] 
  10 [S 61] [S 61] [S 0] [M 65] [S 0] [M 65] [S 0] [S 0] 
  11 [M 65] [S 0] [S 0] [M 65] [S 0] [M 65] [M 65] [S 0] 
  12 [M 65] [S 61] [S 0] [M 65] [S 0] [S 0] [S 61] [S 0] 
  13 [S 64] [M 65] [S 0] [S 0] [M 65] [S 0] [S 0] [M 65] 
  14 [M 65] [S 0] [S 0] [S 0] [M 65] [S 61] [S 0] [M 65] 
  15 [M 65] [S 0] [M 65] [M 65] [M 65] [S 0] [S 0] [S 0] 
============================================================
scanning set 5: 50.0%
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 7: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 0: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
EPOCH [65] PERSISTED.
STARTING [66]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 61] [S 0] [S 65] [S 65] [S 0] [S 0] [S 0] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [S 65] [S 65] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 0] [S 61] 
   3 [S 65] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 64] 
   4 [S 65] [S 0] [S 0] [S 65] [S 65] [S 61] [S 61] [S 0] 
   5 [S 65] [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] 
   6 [S 65] [S 61] [S 0] [S 61] [S 0] [S 0] [S 65] [S 0] 
   7 [S 50] [S 0] [S 0] [S 65] [S 64] [S 65] [S 65] [S 0] 
   8 [S 65] [S 65] [S 65] [S 0] [S 61] [S 65] [S 0] [S 0] 
   9 [S 65] [S 0] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] 
  10 [S 61] [S 61] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] 
  11 [S 65] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] [S 0] 
  12 [S 65] [S 61] [S 0] [S 65] [S 0] [S 0] [S 61] [S 0] 
  13 [S 64] [S 65] [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] 
  14 [S 65] [S 0] [S 0] [S 0] [S 65] [S 61] [S 0] [S 65] 
  15 [S 65] [S 0] [S 65] [S 65] [S 65] [S 0] [S 0] [S 0] 
============================================================
STORE | (66) latency = 370
STORE | (66) latency = 375
STORE | (66) latency = 380
STORE | (66) latency = 385
STORE | (66) latency = 390
STORE | (66) latency = 395
STORE | (66) latency = 400
STORE | (66) latency = 405
STORE | (66) latency = 410
STORE | (66) latency = 415
STORE | (66) latency = 420
STORE | (66) latency = 425
STORE | (66) latency = 430
STORE | (66) latency = 435
STORE | (66) latency = 440
STORE | (66) latency = 445
STORE | (66) latency = 450
STORE | (66) latency = 455
STORE | (66) latency = 460
STORE | (66) latency = 465
STORE | (66) latency = 470
STORE | (66) latency = 475
STORE | (66) latency = 480
STORE | (66) latency = 485
STORE | (66) latency = 490
STORE | (66) latency = 495
STORE | (66) latency = 500
STORE | (66) latency = 505
STORE | (66) latency = 510
STORE | (66) latency = 515
STORE | (66) latency = 520
STORE | (66) latency = 525
STORE | (66) latency = 530
STORE | (66) latency = 535
STORE | (66) latency = 540
STORE | (66) latency = 545
STORE | (66) latency = 550
STORE | (66) latency = 555
STORE | (66) latency = 560
STORE | (66) latency = 565
STORE | (66) latency = 570
STORE | (66) latency = 575
STORE | (66) latency = 580
STORE | (66) latency = 585
STORE | (66) latency = 590
STORE | (66) latency = 595
STORE | (66) latency = 600
STORE | (66) latency = 605
STORE | (66) latency = 610
LOAD | (66) latency: (375 + 0) = 375
LOAD | (66) latency: (368 + 0) = 368
LOAD | (66) latency: (362 + 0) = 362
LOAD | (66) latency: (215 + 0) = 215
LOAD | (66) latency: (209 + 0) = 209
LOAD | (66) latency: (213 + 0) = 213
LOAD | (66) latency: (207 + 0) = 207
LOAD | (66) latency: (200 + 45) = 245
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (130 + 0) = 130
LOAD | (66) latency: (125 + 0) = 125
flushWriteBuffer | now: 715192
flushWriteBuffer | empty!
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (125 + 0) = 125
flushWriteBuffer | now: 716192
flushWriteBuffer | empty!
LOAD | (66) latency: (125 + 0) = 125
LOAD | (66) latency: (125 + 0) = 125
ENDING EPOCH [66]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 66] [S 0] [M 66] [M 66] [S 0] [S 0] [M 66] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [S 65] [S 65] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [M 66] [M 66] [M 66] [S 0] [M 66] 
   3 [S 65] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 64] 
   4 [M 66] [S 0] [S 0] [M 66] [M 66] [M 66] [S 61] [S 0] 
   5 [S 65] [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] 
   6 [M 66] [M 66] [S 0] [M 66] [S 0] [S 0] [M 66] [S 0] 
   7 [S 50] [S 0] [S 0] [S 65] [S 64] [S 65] [S 65] [S 0] 
   8 [M 66] [M 66] [M 66] [S 0] [M 66] [M 66] [S 0] [S 0] 
   9 [S 65] [S 0] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] 
  10 [M 66] [M 66] [S 0] [M 66] [S 0] [M 66] [S 0] [S 0] 
  11 [S 65] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] [S 0] 
  12 [M 66] [M 66] [S 0] [M 66] [S 0] [S 0] [M 66] [S 0] 
  13 [S 64] [S 65] [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] 
  14 [M 66] [S 0] [S 0] [S 0] [M 66] [M 66] [S 0] [M 66] 
  15 [S 65] [S 0] [S 65] [S 65] [S 65] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
EPOCH [66] PERSISTED.
STARTING [67]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 66] [S 0] [S 66] [S 66] [S 0] [S 0] [S 66] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [S 65] [S 65] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [S 66] [S 66] [S 66] [S 0] [S 66] 
   3 [S 65] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 64] 
   4 [S 66] [S 0] [S 0] [S 66] [S 66] [S 66] [S 61] [S 0] 
   5 [S 65] [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] 
   6 [S 66] [S 66] [S 0] [S 66] [S 0] [S 0] [S 66] [S 0] 
   7 [S 50] [S 0] [S 0] [S 65] [S 64] [S 65] [S 65] [S 0] 
   8 [S 66] [S 66] [S 66] [S 0] [S 66] [S 66] [S 0] [S 0] 
   9 [S 65] [S 0] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] 
  10 [S 66] [S 66] [S 0] [S 66] [S 0] [S 66] [S 0] [S 0] 
  11 [S 65] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] [S 0] 
  12 [S 66] [S 66] [S 0] [S 66] [S 0] [S 0] [S 66] [S 0] 
  13 [S 64] [S 65] [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] 
  14 [S 66] [S 0] [S 0] [S 0] [S 66] [S 66] [S 0] [S 66] 
  15 [S 65] [S 0] [S 65] [S 65] [S 65] [S 0] [S 0] [S 0] 
============================================================
STORE | (67) latency = 370
STORE | (67) latency = 375
STORE | (67) latency = 380
STORE | (67) latency = 385
STORE | (67) latency = 390
STORE | (67) latency = 395
STORE | (67) latency = 400
STORE | (67) latency = 405
STORE | (67) latency = 410
STORE | (67) latency = 415
STORE | (67) latency = 420
STORE | (67) latency = 425
STORE | (67) latency = 430
STORE | (67) latency = 435
STORE | (67) latency = 440
STORE | (67) latency = 445
STORE | (67) latency = 450
STORE | (67) latency = 455
STORE | (67) latency = 460
STORE | (67) latency = 465
STORE | (67) latency = 470
STORE | (67) latency = 475
STORE | (67) latency = 480
STORE | (67) latency = 485
STORE | (67) latency = 490
STORE | (67) latency = 495
STORE | (67) latency = 500
STORE | (67) latency = 505
STORE | (67) latency = 510
STORE | (67) latency = 515
STORE | (67) latency = 520
STORE | (67) latency = 525
STORE | (67) latency = 530
LOAD | (67) latency: (125 + 0) = 125
LOAD | (67) latency: (125 + 0) = 125
LOAD | (67) latency: (125 + 45) = 170
flushWriteBuffer | now: 717192
flushWriteBuffer | empty!
LOAD | (67) latency: (125 + 0) = 125
LOAD | (67) latency: (125 + 0) = 125
LOAD | (67) latency: (125 + 0) = 125
ENDING EPOCH [67]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (19.53%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 66] [S 0] [M 67] [M 67] [S 0] [S 0] [M 67] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [S 65] [S 65] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [M 67] [S 66] [M 67] [S 0] [M 67] 
   3 [S 65] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 64] 
   4 [S 66] [S 0] [S 0] [M 67] [M 67] [M 67] [S 0] [S 0] 
   5 [S 65] [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] 
   6 [M 67] [M 67] [S 0] [S 66] [S 0] [S 0] [M 67] [S 0] 
   7 [S 50] [S 0] [S 0] [S 65] [S 64] [S 65] [S 65] [S 0] 
   8 [M 67] [S 66] [M 67] [S 0] [M 67] [M 67] [S 0] [S 0] 
   9 [S 65] [S 0] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] 
  10 [M 67] [S 66] [S 0] [M 67] [S 0] [M 67] [S 0] [S 0] 
  11 [S 65] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] [S 0] 
  12 [M 67] [M 67] [S 0] [M 67] [S 0] [S 0] [S 66] [S 0] 
  13 [S 64] [S 65] [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] 
  14 [M 67] [S 0] [S 0] [S 0] [S 66] [M 67] [S 0] [M 67] 
  15 [S 65] [S 0] [S 65] [S 65] [S 65] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
EPOCH [67] PERSISTED.
STARTING [68]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 66] [S 0] [S 67] [S 67] [S 0] [S 0] [S 67] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [S 65] [S 65] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [S 67] [S 66] [S 67] [S 0] [S 67] 
   3 [S 65] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 64] 
   4 [S 66] [S 0] [S 0] [S 67] [S 67] [S 67] [S 0] [S 0] 
   5 [S 65] [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] 
   6 [S 67] [S 67] [S 0] [S 66] [S 0] [S 0] [S 67] [S 0] 
   7 [S 50] [S 0] [S 0] [S 65] [S 64] [S 65] [S 65] [S 0] 
   8 [S 67] [S 66] [S 67] [S 0] [S 67] [S 67] [S 0] [S 0] 
   9 [S 65] [S 0] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] 
  10 [S 67] [S 66] [S 0] [S 67] [S 0] [S 67] [S 0] [S 0] 
  11 [S 65] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] [S 0] 
  12 [S 67] [S 67] [S 0] [S 67] [S 0] [S 0] [S 66] [S 0] 
  13 [S 64] [S 65] [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] 
  14 [S 67] [S 0] [S 0] [S 0] [S 66] [S 67] [S 0] [S 67] 
  15 [S 65] [S 0] [S 65] [S 65] [S 65] [S 0] [S 0] [S 0] 
============================================================
STORE | (68) latency = 370
STORE | (68) latency = 375
STORE | (68) latency = 380
STORE | (68) latency = 385
STORE | (68) latency = 390
STORE | (68) latency = 395
STORE | (68) latency = 400
STORE | (68) latency = 405
STORE | (68) latency = 410
STORE | (68) latency = 415
STORE | (68) latency = 420
STORE | (68) latency = 425
STORE | (68) latency = 430
STORE | (68) latency = 435
STORE | (68) latency = 440
STORE | (68) latency = 445
STORE | (68) latency = 450
STORE | (68) latency = 455
STORE | (68) latency = 460
STORE | (68) latency = 465
STORE | (68) latency = 470
STORE | (68) latency = 475
STORE | (68) latency = 480
STORE | (68) latency = 485
STORE | (68) latency = 490
LOAD | (68) latency: (125 + 0) = 125
LOAD | (68) latency: (125 + 0) = 125
flushWriteBuffer | now: 718192
flushWriteBuffer | empty!
LOAD | (68) latency: (125 + 0) = 125
LOAD | (68) latency: (125 + 0) = 125
LOAD | (68) latency: (125 + 0) = 125
LOAD | (68) latency: (125 + 0) = 125
LOAD | (68) latency: (125 + 0) = 125
LOAD | (68) latency: (125 + 0) = 125
ENDING EPOCH [68]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 68] [S 0] [M 68] [M 68] [S 0] [S 0] [M 68] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [S 65] [S 65] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [M 68] [M 68] [M 68] [S 0] [M 68] 
   3 [S 65] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 64] 
   4 [M 68] [S 0] [S 0] [M 68] [M 68] [M 68] [S 0] [S 0] 
   5 [S 65] [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] 
   6 [M 68] [M 68] [S 0] [M 68] [S 0] [S 0] [M 68] [S 0] 
   7 [S 50] [S 0] [S 0] [S 65] [S 64] [S 65] [S 65] [S 0] 
   8 [M 68] [M 68] [M 68] [S 0] [M 68] [M 68] [S 0] [S 0] 
   9 [S 65] [S 0] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] 
  10 [M 68] [M 68] [S 0] [M 68] [S 0] [M 68] [S 0] [S 0] 
  11 [S 65] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] [S 0] 
  12 [M 68] [M 68] [S 0] [M 68] [S 0] [S 0] [M 68] [S 0] 
  13 [S 64] [S 65] [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] 
  14 [M 68] [S 0] [S 0] [S 0] [M 68] [M 68] [S 0] [M 68] 
  15 [S 65] [S 0] [S 0] [S 65] [S 65] [S 0] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
EPOCH [68] PERSISTED.
STARTING [69]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 68] [S 0] [S 68] [S 68] [S 0] [S 0] [S 68] [S 0] 
   1 [S 0] [S 0] [S 64] [S 0] [S 65] [S 65] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [S 68] [S 68] [S 0] [S 68] 
   3 [S 65] [S 0] [S 65] [S 0] [S 65] [S 0] [S 0] [S 64] 
   4 [S 68] [S 0] [S 0] [S 68] [S 68] [S 68] [S 0] [S 0] 
   5 [S 65] [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] 
   6 [S 68] [S 68] [S 0] [S 68] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [S 65] [S 64] [S 65] [S 65] [S 0] 
   8 [S 68] [S 68] [S 68] [S 0] [S 68] [S 68] [S 0] [S 0] 
   9 [S 65] [S 0] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] 
  10 [S 68] [S 68] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [S 65] [S 0] [S 0] [S 65] [S 0] [S 65] [S 65] [S 0] 
  12 [S 68] [S 68] [S 0] [S 68] [S 0] [S 0] [S 68] [S 0] 
  13 [S 64] [S 65] [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] 
  14 [S 68] [S 0] [S 0] [S 0] [S 68] [S 68] [S 0] [S 68] 
  15 [S 65] [S 0] [S 0] [S 65] [S 65] [S 0] [S 0] [S 0] 
============================================================
STORE | (69) latency = 370
STORE | (69) latency = 375
STORE | (69) latency = 380
STORE | (69) latency = 385
STORE | (69) latency = 390
STORE | (69) latency = 395
STORE | (69) latency = 400
STORE | (69) latency = 405
STORE | (69) latency = 410
STORE | (69) latency = 415
STORE | (69) latency = 420
STORE | (69) latency = 425
STORE | (69) latency = 430
STORE | (69) latency = 435
STORE | (69) latency = 440
STORE | (69) latency = 445
STORE | (69) latency = 450
STORE | (69) latency = 455
STORE | (69) latency = 460
STORE | (69) latency = 465
STORE | (69) latency = 470
STORE | (69) latency = 475
STORE | (69) latency = 480
STORE | (69) latency = 485
STORE | (69) latency = 490
STORE | (69) latency = 495
STORE | (69) latency = 500
STORE | (69) latency = 505
STORE | (69) latency = 510
STORE | (69) latency = 515
STORE | (69) latency = 520
STORE | (69) latency = 525
STORE | (69) latency = 530
flushWriteBuffer | now: 719192
flushWriteBuffer | empty!
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (129 + 45) = 174
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (129 + 0) = 129
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
flushWriteBuffer | now: 720192
flushWriteBuffer | empty!
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (130 + 0) = 130
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (129 + 0) = 129
LOAD | (69) latency: (125 + 45) = 170
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (130 + 0) = 130
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (130 + 0) = 130
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (129 + 0) = 129
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 45) = 170
flushWriteBuffer | now: 721192
flushWriteBuffer | empty!
LOAD | (69) latency: (125 + 0) = 125
LOAD | (69) latency: (125 + 0) = 125
ENDING EPOCH [69]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 69] [S 0] [S 68] [S 68] [S 0] [S 0] [M 69] [S 0] 
   1 [S 0] [S 0] [M 69] [S 0] [M 69] [M 69] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [M 69] [S 68] [S 0] [M 69] 
   3 [M 69] [S 0] [S 65] [S 0] [M 69] [M 69] [S 0] [M 69] 
   4 [M 69] [S 0] [S 0] [S 68] [S 68] [M 69] [S 0] [S 0] 
   5 [S 65] [M 69] [S 0] [S 0] [S 0] [M 69] [M 69] [M 69] 
   6 [S 68] [M 69] [S 0] [M 69] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [M 69] [S 64] [M 69] [M 69] [S 0] 
   8 [M 69] [M 69] [S 68] [S 0] [M 69] [S 68] [S 0] [S 0] 
   9 [M 69] [S 0] [S 0] [M 69] [M 69] [S 0] [S 0] [M 69] 
  10 [M 69] [M 69] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [M 69] [S 0] [S 0] [M 69] [S 0] [S 65] [M 69] [S 0] 
  12 [S 68] [M 69] [S 0] [S 68] [S 0] [S 0] [M 69] [S 0] 
  13 [S 64] [M 69] [S 0] [S 0] [M 69] [S 0] [S 0] [M 69] 
  14 [S 68] [S 0] [S 0] [S 0] [M 69] [M 69] [S 0] [S 68] 
  15 [M 69] [S 0] [S 0] [M 69] [M 69] [S 0] [S 0] [M 69] 
============================================================
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
EPOCH [69] PERSISTED.
STARTING [70]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 69] [S 0] [S 68] [S 68] [S 0] [S 0] [S 69] [S 0] 
   1 [S 0] [S 0] [S 69] [S 0] [S 69] [S 69] [S 65] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [S 69] [S 68] [S 0] [S 69] 
   3 [S 69] [S 0] [S 65] [S 0] [S 69] [S 69] [S 0] [S 69] 
   4 [S 69] [S 0] [S 0] [S 68] [S 68] [S 69] [S 0] [S 0] 
   5 [S 65] [S 69] [S 0] [S 0] [S 0] [S 69] [S 69] [S 69] 
   6 [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [S 69] [S 64] [S 69] [S 69] [S 0] 
   8 [S 69] [S 69] [S 68] [S 0] [S 69] [S 68] [S 0] [S 0] 
   9 [S 69] [S 0] [S 0] [S 69] [S 69] [S 0] [S 0] [S 69] 
  10 [S 69] [S 69] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [S 69] [S 0] [S 0] [S 69] [S 0] [S 65] [S 69] [S 0] 
  12 [S 68] [S 69] [S 0] [S 68] [S 0] [S 0] [S 69] [S 0] 
  13 [S 64] [S 69] [S 0] [S 0] [S 69] [S 0] [S 0] [S 69] 
  14 [S 68] [S 0] [S 0] [S 0] [S 69] [S 69] [S 0] [S 68] 
  15 [S 69] [S 0] [S 0] [S 69] [S 69] [S 0] [S 0] [S 69] 
============================================================
STORE | (70) latency = 370
STORE | (70) latency = 375
STORE | (70) latency = 380
STORE | (70) latency = 385
STORE | (70) latency = 390
STORE | (70) latency = 395
STORE | (70) latency = 400
STORE | (70) latency = 405
STORE | (70) latency = 410
STORE | (70) latency = 415
STORE | (70) latency = 420
STORE | (70) latency = 425
STORE | (70) latency = 430
STORE | (70) latency = 435
STORE | (70) latency = 440
STORE | (70) latency = 445
STORE | (70) latency = 450
STORE | (70) latency = 455
STORE | (70) latency = 460
STORE | (70) latency = 465
STORE | (70) latency = 470
STORE | (70) latency = 475
STORE | (70) latency = 480
STORE | (70) latency = 485
STORE | (70) latency = 490
STORE | (70) latency = 495
STORE | (70) latency = 500
STORE | (70) latency = 505
STORE | (70) latency = 510
STORE | (70) latency = 515
STORE | (70) latency = 520
STORE | (70) latency = 525
STORE | (70) latency = 530
STORE | (70) latency = 535
STORE | (70) latency = 540
STORE | (70) latency = 545
STORE | (70) latency = 550
STORE | (70) latency = 555
STORE | (70) latency = 560
STORE | (70) latency = 565
STORE | (70) latency = 570
STORE | (70) latency = 575
STORE | (70) latency = 580
STORE | (70) latency = 585
STORE | (70) latency = 590
LOAD | (70) latency: (355 + 0) = 355
LOAD | (70) latency: (348 + 0) = 348
LOAD | (70) latency: (342 + 0) = 342
LOAD | (70) latency: (195 + 0) = 195
LOAD | (70) latency: (185 + 0) = 185
LOAD | (70) latency: (125 + 0) = 125
LOAD | (70) latency: (125 + 0) = 125
LOAD | (70) latency: (125 + 0) = 125
flushWriteBuffer | now: 722192
flushWriteBuffer | empty!
LOAD | (70) latency: (125 + 0) = 125
LOAD | (70) latency: (125 + 0) = 125
LOAD | (70) latency: (125 + 0) = 125
LOAD | (70) latency: (125 + 0) = 125
ENDING EPOCH [70]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 69] [S 0] [S 68] [S 68] [S 0] [S 0] [S 69] [S 0] 
   1 [S 0] [S 0] [M 70] [S 0] [M 70] [M 70] [M 70] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [S 69] [S 68] [S 0] [S 69] 
   3 [M 70] [S 0] [S 0] [S 0] [M 70] [M 70] [S 0] [M 70] 
   4 [S 69] [S 0] [S 0] [S 68] [S 68] [S 69] [S 0] [S 0] 
   5 [S 0] [M 70] [S 0] [S 0] [S 0] [M 70] [M 70] [M 70] 
   6 [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [M 70] [M 70] [M 70] [M 70] [S 0] 
   8 [M 70] [S 69] [S 68] [S 0] [S 69] [S 68] [S 0] [S 0] 
   9 [M 70] [S 0] [S 0] [M 70] [M 70] [S 0] [S 0] [M 70] 
  10 [S 69] [S 69] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [M 70] [S 0] [S 0] [M 70] [S 0] [M 70] [M 70] [S 0] 
  12 [S 68] [S 69] [S 0] [S 68] [S 0] [S 0] [S 69] [S 0] 
  13 [M 70] [M 70] [S 0] [S 0] [M 70] [S 0] [S 0] [M 70] 
  14 [S 68] [S 0] [S 0] [S 0] [S 69] [S 69] [S 0] [S 68] 
  15 [M 70] [S 0] [S 0] [M 70] [M 70] [S 0] [S 0] [M 70] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
EPOCH [70] PERSISTED.
STARTING [71]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 69] [S 0] [S 68] [S 68] [S 0] [S 0] [S 69] [S 0] 
   1 [S 0] [S 0] [S 70] [S 0] [S 70] [S 70] [S 70] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [S 69] [S 68] [S 0] [S 69] 
   3 [S 70] [S 0] [S 0] [S 0] [S 70] [S 70] [S 0] [S 70] 
   4 [S 69] [S 0] [S 0] [S 68] [S 68] [S 69] [S 0] [S 0] 
   5 [S 0] [S 70] [S 0] [S 0] [S 0] [S 70] [S 70] [S 70] 
   6 [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [S 70] [S 70] [S 70] [S 70] [S 0] 
   8 [S 70] [S 69] [S 68] [S 0] [S 69] [S 68] [S 0] [S 0] 
   9 [S 70] [S 0] [S 0] [S 70] [S 70] [S 0] [S 0] [S 70] 
  10 [S 69] [S 69] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [S 70] [S 0] [S 0] [S 70] [S 0] [S 70] [S 70] [S 0] 
  12 [S 68] [S 69] [S 0] [S 68] [S 0] [S 0] [S 69] [S 0] 
  13 [S 70] [S 70] [S 0] [S 0] [S 70] [S 0] [S 0] [S 70] 
  14 [S 68] [S 0] [S 0] [S 0] [S 69] [S 69] [S 0] [S 68] 
  15 [S 70] [S 0] [S 0] [S 70] [S 70] [S 0] [S 0] [S 70] 
============================================================
STORE | (71) latency = 370
STORE | (71) latency = 375
STORE | (71) latency = 380
STORE | (71) latency = 385
STORE | (71) latency = 390
STORE | (71) latency = 395
STORE | (71) latency = 400
STORE | (71) latency = 405
STORE | (71) latency = 410
STORE | (71) latency = 415
STORE | (71) latency = 420
STORE | (71) latency = 425
STORE | (71) latency = 430
STORE | (71) latency = 435
STORE | (71) latency = 440
STORE | (71) latency = 445
STORE | (71) latency = 450
STORE | (71) latency = 455
STORE | (71) latency = 460
STORE | (71) latency = 465
STORE | (71) latency = 470
STORE | (71) latency = 475
STORE | (71) latency = 480
STORE | (71) latency = 485
STORE | (71) latency = 490
STORE | (71) latency = 495
STORE | (71) latency = 500
STORE | (71) latency = 505
STORE | (71) latency = 510
STORE | (71) latency = 515
STORE | (71) latency = 520
STORE | (71) latency = 525
STORE | (71) latency = 530
LOAD | (71) latency: (125 + 0) = 125
LOAD | (71) latency: (125 + 45) = 170
flushWriteBuffer | now: 723192
flushWriteBuffer | empty!
LOAD | (71) latency: (125 + 0) = 125
LOAD | (71) latency: (125 + 0) = 125
LOAD | (71) latency: (125 + 0) = 125
LOAD | (71) latency: (125 + 0) = 125
LOAD | (71) latency: (125 + 0) = 125
flushWriteBuffer | now: 724192
flushWriteBuffer | empty!
LOAD | (71) latency: (125 + 0) = 125
ENDING EPOCH [71]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 69] [S 0] [S 68] [S 68] [S 0] [S 0] [S 69] [S 0] 
   1 [S 0] [S 0] [M 71] [S 0] [M 71] [M 71] [M 71] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [S 69] [S 68] [S 0] [S 69] 
   3 [M 71] [S 0] [S 0] [S 0] [M 71] [M 71] [S 0] [M 71] 
   4 [S 69] [S 0] [S 0] [S 68] [S 68] [S 69] [S 0] [S 0] 
   5 [S 0] [M 71] [S 0] [S 0] [S 0] [M 71] [M 71] [M 71] 
   6 [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [M 71] [M 71] [M 71] [M 71] [S 0] 
   8 [M 71] [S 69] [S 68] [S 0] [S 69] [S 68] [S 0] [S 0] 
   9 [M 71] [S 0] [S 0] [M 71] [M 71] [S 0] [S 0] [M 71] 
  10 [S 69] [S 69] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [M 71] [S 0] [S 0] [M 71] [S 0] [M 71] [M 71] [S 0] 
  12 [S 68] [S 69] [S 0] [S 68] [S 0] [S 0] [S 69] [S 0] 
  13 [M 71] [M 71] [S 0] [S 0] [M 71] [S 0] [S 0] [M 71] 
  14 [S 68] [S 0] [S 0] [S 0] [S 69] [S 69] [S 0] [S 0] 
  15 [M 71] [S 0] [S 0] [M 71] [M 71] [S 0] [S 0] [M 71] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
EPOCH [71] PERSISTED.
STARTING [72]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 69] [S 0] [S 68] [S 68] [S 0] [S 0] [S 69] [S 0] 
   1 [S 0] [S 0] [S 71] [S 0] [S 71] [S 71] [S 71] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [S 69] [S 68] [S 0] [S 69] 
   3 [S 71] [S 0] [S 0] [S 0] [S 71] [S 71] [S 0] [S 71] 
   4 [S 69] [S 0] [S 0] [S 68] [S 68] [S 69] [S 0] [S 0] 
   5 [S 0] [S 71] [S 0] [S 0] [S 0] [S 71] [S 71] [S 71] 
   6 [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [S 71] [S 71] [S 71] [S 71] [S 0] 
   8 [S 71] [S 69] [S 68] [S 0] [S 69] [S 68] [S 0] [S 0] 
   9 [S 71] [S 0] [S 0] [S 71] [S 71] [S 0] [S 0] [S 71] 
  10 [S 69] [S 69] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [S 71] [S 0] [S 0] [S 71] [S 0] [S 71] [S 71] [S 0] 
  12 [S 68] [S 69] [S 0] [S 68] [S 0] [S 0] [S 69] [S 0] 
  13 [S 71] [S 71] [S 0] [S 0] [S 71] [S 0] [S 0] [S 71] 
  14 [S 68] [S 0] [S 0] [S 0] [S 69] [S 69] [S 0] [S 0] 
  15 [S 71] [S 0] [S 0] [S 71] [S 71] [S 0] [S 0] [S 71] 
============================================================
STORE | (72) latency = 370
STORE | (72) latency = 375
STORE | (72) latency = 380
STORE | (72) latency = 385
STORE | (72) latency = 390
STORE | (72) latency = 395
STORE | (72) latency = 400
STORE | (72) latency = 405
STORE | (72) latency = 410
STORE | (72) latency = 415
STORE | (72) latency = 420
STORE | (72) latency = 425
STORE | (72) latency = 430
STORE | (72) latency = 435
STORE | (72) latency = 440
STORE | (72) latency = 445
STORE | (72) latency = 450
STORE | (72) latency = 455
STORE | (72) latency = 460
STORE | (72) latency = 465
STORE | (72) latency = 470
STORE | (72) latency = 475
STORE | (72) latency = 480
STORE | (72) latency = 485
STORE | (72) latency = 490
STORE | (72) latency = 495
STORE | (72) latency = 500
STORE | (72) latency = 505
STORE | (72) latency = 510
STORE | (72) latency = 515
STORE | (72) latency = 520
STORE | (72) latency = 525
STORE | (72) latency = 530
LOAD | (72) latency: (125 + 0) = 125
LOAD | (72) latency: (125 + 0) = 125
LOAD | (72) latency: (125 + 0) = 125
LOAD | (72) latency: (125 + 0) = 125
flushWriteBuffer | now: 725192
flushWriteBuffer | empty!
LOAD | (72) latency: (125 + 0) = 125
LOAD | (72) latency: (125 + 0) = 125
LOAD | (72) latency: (125 + 0) = 125
LOAD | (72) latency: (125 + 0) = 125
ENDING EPOCH [72]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 69] [S 0] [S 68] [S 68] [S 0] [S 0] [S 69] [S 0] 
   1 [S 0] [S 0] [M 72] [S 0] [M 72] [M 72] [M 72] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [S 69] [S 68] [S 0] [S 69] 
   3 [M 72] [S 0] [S 0] [S 0] [M 72] [M 72] [S 0] [M 72] 
   4 [S 69] [S 0] [S 0] [S 68] [S 68] [S 69] [S 0] [S 0] 
   5 [S 0] [M 72] [S 0] [S 0] [S 0] [M 72] [M 72] [M 72] 
   6 [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [M 72] [M 72] [M 72] [M 72] [S 0] 
   8 [M 72] [S 69] [S 68] [S 0] [S 69] [S 68] [S 0] [S 0] 
   9 [M 72] [S 0] [S 0] [M 72] [M 72] [S 0] [S 0] [M 72] 
  10 [S 69] [S 69] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [M 72] [S 0] [S 0] [M 72] [S 0] [M 72] [M 72] [S 0] 
  12 [S 68] [S 69] [S 0] [S 68] [S 0] [S 0] [S 69] [S 0] 
  13 [M 72] [M 72] [S 0] [S 0] [M 72] [S 0] [S 0] [M 72] 
  14 [S 68] [S 0] [S 0] [S 0] [S 69] [S 69] [S 0] [S 0] 
  15 [M 72] [S 0] [S 0] [M 72] [M 72] [S 0] [S 0] [M 72] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
EPOCH [72] PERSISTED.
STARTING [73]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 69] [S 0] [S 68] [S 68] [S 0] [S 0] [S 69] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 72] [S 0] 
   2 [S 0] [S 0] [S 0] [S 68] [S 69] [S 68] [S 0] [S 69] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [S 69] [S 0] [S 0] [S 68] [S 68] [S 69] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 68] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [S 72] [S 72] [S 72] [S 0] 
   8 [S 72] [S 69] [S 68] [S 0] [S 69] [S 68] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [S 69] [S 69] [S 0] [S 68] [S 0] [S 68] [S 0] [S 0] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 0] 
  12 [S 68] [S 69] [S 0] [S 68] [S 0] [S 0] [S 69] [S 0] 
  13 [S 72] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [S 68] [S 0] [S 0] [S 0] [S 69] [S 69] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
STORE | (73) latency = 370
STORE | (73) latency = 375
STORE | (73) latency = 380
STORE | (73) latency = 385
STORE | (73) latency = 390
STORE | (73) latency = 395
STORE | (73) latency = 400
STORE | (73) latency = 405
STORE | (73) latency = 410
STORE | (73) latency = 415
STORE | (73) latency = 420
STORE | (73) latency = 425
STORE | (73) latency = 430
STORE | (73) latency = 435
STORE | (73) latency = 440
STORE | (73) latency = 445
STORE | (73) latency = 450
STORE | (73) latency = 455
STORE | (73) latency = 460
STORE | (73) latency = 465
STORE | (73) latency = 470
STORE | (73) latency = 475
STORE | (73) latency = 480
STORE | (73) latency = 485
STORE | (73) latency = 490
STORE | (73) latency = 495
STORE | (73) latency = 500
STORE | (73) latency = 505
STORE | (73) latency = 510
STORE | (73) latency = 515
STORE | (73) latency = 520
STORE | (73) latency = 525
STORE | (73) latency = 530
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (129 + 45) = 174
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
flushWriteBuffer | now: 726192
flushWriteBuffer | empty!
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (129 + 0) = 129
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (130 + 0) = 130
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (129 + 0) = 129
LOAD | (73) latency: (125 + 45) = 170
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (130 + 0) = 130
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (130 + 0) = 130
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (129 + 0) = 129
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 45) = 170
flushWriteBuffer | now: 727192
flushWriteBuffer | empty!
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (125 + 0) = 125
LOAD | (73) latency: (130 + 0) = 130
LOAD | (73) latency: (125 + 0) = 125
ENDING EPOCH [73]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 73] [S 0] [M 73] [M 73] [S 0] [S 0] [M 73] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [M 73] [S 0] 
   2 [S 0] [S 0] [M 73] [M 73] [S 69] [S 0] [M 73] [S 69] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [M 73] [S 0] [S 0] [M 73] [M 73] [M 73] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [M 73] [S 0] [S 0] [M 73] [S 0] [M 73] [M 73] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [M 73] [S 72] [S 72] [S 0] 
   8 [M 73] [M 73] [M 73] [S 0] [S 69] [M 73] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [M 73] [S 69] [S 0] [M 73] [S 0] [M 73] [S 0] [M 73] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [M 73] [S 72] [S 0] 
  12 [M 73] [M 73] [S 0] [M 73] [S 0] [S 0] [S 69] [S 0] 
  13 [M 73] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [M 73] [M 73] [S 0] [S 0] [M 73] [M 73] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 14: 50.0%
scanning set 2: 37.5%
scanning set 12: 37.5%
scanning set 1: 12.5%
scanning set 7: 12.5%
scanning set 11: 12.5%
scanning set 13: 12.5%
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
EPOCH [73] PERSISTED.
STARTING [74]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 73] [S 0] [S 73] [S 73] [S 0] [S 0] [S 73] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 73] [S 0] 
   2 [S 0] [S 0] [S 73] [S 73] [S 69] [S 0] [S 73] [S 69] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [S 73] [S 0] [S 0] [S 73] [S 73] [S 73] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [S 73] [S 0] [S 0] [S 73] [S 0] [S 73] [S 73] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [S 73] [S 72] [S 72] [S 0] 
   8 [S 73] [S 73] [S 73] [S 0] [S 69] [S 73] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [S 73] [S 69] [S 0] [S 73] [S 0] [S 73] [S 0] [S 73] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [S 73] [S 72] [S 0] 
  12 [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] [S 69] [S 0] 
  13 [S 73] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [S 73] [S 73] [S 0] [S 0] [S 73] [S 73] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
STORE | (74) latency = 370
STORE | (74) latency = 375
STORE | (74) latency = 380
STORE | (74) latency = 385
STORE | (74) latency = 390
STORE | (74) latency = 395
STORE | (74) latency = 400
STORE | (74) latency = 405
STORE | (74) latency = 410
STORE | (74) latency = 415
STORE | (74) latency = 420
STORE | (74) latency = 425
STORE | (74) latency = 430
STORE | (74) latency = 435
STORE | (74) latency = 440
STORE | (74) latency = 445
STORE | (74) latency = 450
STORE | (74) latency = 455
STORE | (74) latency = 460
STORE | (74) latency = 465
STORE | (74) latency = 470
STORE | (74) latency = 475
STORE | (74) latency = 480
STORE | (74) latency = 485
STORE | (74) latency = 490
STORE | (74) latency = 495
STORE | (74) latency = 500
STORE | (74) latency = 505
STORE | (74) latency = 510
STORE | (74) latency = 515
STORE | (74) latency = 520
STORE | (74) latency = 525
STORE | (74) latency = 530
STORE | (74) latency = 535
LOAD | (74) latency: (288 + 0) = 288
LOAD | (74) latency: (141 + 0) = 141
LOAD | (74) latency: (132 + 0) = 132
LOAD | (74) latency: (125 + 0) = 125
LOAD | (74) latency: (125 + 0) = 125
LOAD | (74) latency: (125 + 0) = 125
flushWriteBuffer | now: 728192
flushWriteBuffer | empty!
LOAD | (74) latency: (125 + 0) = 125
LOAD | (74) latency: (125 + 0) = 125
LOAD | (74) latency: (125 + 0) = 125
LOAD | (74) latency: (125 + 0) = 125
LOAD | (74) latency: (125 + 0) = 125
ENDING EPOCH [74]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 74] [S 0] [M 74] [M 74] [S 0] [S 0] [M 74] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 73] [S 0] 
   2 [S 0] [S 0] [M 74] [M 74] [M 74] [S 0] [M 74] [S 69] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [M 74] [S 0] [S 0] [M 74] [M 74] [M 74] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [M 74] [S 0] [S 0] [M 74] [S 0] [M 74] [M 74] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [S 73] [S 72] [S 72] [S 0] 
   8 [M 74] [M 74] [M 74] [S 0] [M 74] [M 74] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [M 74] [S 0] [S 0] [M 74] [S 0] [M 74] [S 0] [M 74] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [S 73] [S 72] [S 0] 
  12 [M 74] [M 74] [S 0] [M 74] [S 0] [M 74] [S 0] [S 0] 
  13 [S 73] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [M 74] [M 74] [S 0] [S 0] [M 74] [M 74] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
EPOCH [74] PERSISTED.
STARTING [75]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 74] [S 0] [S 74] [S 74] [S 0] [S 0] [S 74] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 73] [S 0] 
   2 [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 74] [S 69] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [S 74] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [S 74] [S 0] [S 0] [S 74] [S 0] [S 74] [S 74] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [S 73] [S 72] [S 72] [S 0] 
   8 [S 74] [S 74] [S 74] [S 0] [S 74] [S 74] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [S 74] [S 0] [S 0] [S 74] [S 0] [S 74] [S 0] [S 74] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [S 73] [S 72] [S 0] 
  12 [S 74] [S 74] [S 0] [S 74] [S 0] [S 74] [S 0] [S 0] 
  13 [S 73] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [S 74] [S 74] [S 0] [S 0] [S 74] [S 74] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
STORE | (75) latency = 370
STORE | (75) latency = 375
STORE | (75) latency = 380
STORE | (75) latency = 385
STORE | (75) latency = 390
STORE | (75) latency = 395
STORE | (75) latency = 400
STORE | (75) latency = 405
STORE | (75) latency = 410
STORE | (75) latency = 415
STORE | (75) latency = 420
STORE | (75) latency = 425
STORE | (75) latency = 430
STORE | (75) latency = 435
STORE | (75) latency = 440
STORE | (75) latency = 445
STORE | (75) latency = 450
STORE | (75) latency = 455
STORE | (75) latency = 460
STORE | (75) latency = 465
STORE | (75) latency = 470
STORE | (75) latency = 475
STORE | (75) latency = 480
STORE | (75) latency = 485
STORE | (75) latency = 490
STORE | (75) latency = 495
STORE | (75) latency = 500
STORE | (75) latency = 505
STORE | (75) latency = 510
STORE | (75) latency = 515
STORE | (75) latency = 520
STORE | (75) latency = 525
STORE | (75) latency = 530
flushWriteBuffer | now: 729192
flushWriteBuffer | empty!
LOAD | (75) latency: (125 + 45) = 170
LOAD | (75) latency: (125 + 0) = 125
LOAD | (75) latency: (125 + 0) = 125
LOAD | (75) latency: (125 + 0) = 125
LOAD | (75) latency: (125 + 0) = 125
LOAD | (75) latency: (125 + 0) = 125
flushWriteBuffer | now: 730192
flushWriteBuffer | empty!
LOAD | (75) latency: (125 + 0) = 125
LOAD | (75) latency: (125 + 0) = 125
ENDING EPOCH [75]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 75] [S 0] [M 75] [M 75] [S 0] [S 0] [M 75] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 73] [S 0] 
   2 [S 0] [S 0] [M 75] [M 75] [M 75] [S 0] [M 75] [S 69] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [M 75] [S 0] [S 0] [M 75] [M 75] [M 75] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [M 75] [S 0] [S 0] [M 75] [S 0] [M 75] [M 75] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [S 73] [S 72] [S 0] [S 0] 
   8 [M 75] [M 75] [M 75] [S 0] [M 75] [M 75] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [M 75] [S 0] [S 0] [M 75] [S 0] [M 75] [S 0] [M 75] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [S 73] [S 72] [S 0] 
  12 [M 75] [M 75] [S 0] [M 75] [S 0] [M 75] [S 0] [S 0] 
  13 [S 73] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [M 75] [M 75] [S 0] [S 0] [M 75] [M 75] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
EPOCH [75] PERSISTED.
STARTING [76]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 75] [S 0] [S 75] [S 75] [S 0] [S 0] [S 75] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 73] [S 0] 
   2 [S 0] [S 0] [S 75] [S 75] [S 75] [S 0] [S 75] [S 69] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [S 75] [S 0] [S 0] [S 75] [S 75] [S 75] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [S 75] [S 0] [S 0] [S 75] [S 0] [S 75] [S 75] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [S 73] [S 72] [S 0] [S 0] 
   8 [S 75] [S 75] [S 75] [S 0] [S 75] [S 75] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [S 75] [S 0] [S 0] [S 75] [S 0] [S 75] [S 0] [S 75] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [S 73] [S 72] [S 0] 
  12 [S 75] [S 75] [S 0] [S 75] [S 0] [S 75] [S 0] [S 0] 
  13 [S 73] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [S 75] [S 75] [S 0] [S 0] [S 75] [S 75] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
STORE | (76) latency = 370
STORE | (76) latency = 375
STORE | (76) latency = 380
STORE | (76) latency = 385
STORE | (76) latency = 390
STORE | (76) latency = 395
STORE | (76) latency = 400
STORE | (76) latency = 405
STORE | (76) latency = 410
STORE | (76) latency = 415
STORE | (76) latency = 420
STORE | (76) latency = 425
STORE | (76) latency = 430
STORE | (76) latency = 435
STORE | (76) latency = 440
STORE | (76) latency = 445
STORE | (76) latency = 450
STORE | (76) latency = 455
STORE | (76) latency = 460
STORE | (76) latency = 465
STORE | (76) latency = 470
STORE | (76) latency = 475
STORE | (76) latency = 480
STORE | (76) latency = 485
STORE | (76) latency = 490
STORE | (76) latency = 495
STORE | (76) latency = 500
STORE | (76) latency = 505
STORE | (76) latency = 510
STORE | (76) latency = 515
STORE | (76) latency = 520
STORE | (76) latency = 525
STORE | (76) latency = 530
LOAD | (76) latency: (125 + 0) = 125
LOAD | (76) latency: (125 + 0) = 125
LOAD | (76) latency: (125 + 0) = 125
flushWriteBuffer | now: 731192
flushWriteBuffer | empty!
LOAD | (76) latency: (125 + 0) = 125
LOAD | (76) latency: (125 + 0) = 125
LOAD | (76) latency: (125 + 0) = 125
LOAD | (76) latency: (125 + 0) = 125
LOAD | (76) latency: (125 + 0) = 125
ENDING EPOCH [76]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 76] [S 0] [M 76] [M 76] [S 0] [S 0] [M 76] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 73] [S 0] 
   2 [S 0] [S 0] [M 76] [M 76] [M 76] [S 0] [M 76] [S 0] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [M 76] [S 0] [S 0] [M 76] [M 76] [M 76] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [M 76] [S 0] [S 0] [M 76] [S 0] [M 76] [M 76] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [S 73] [S 72] [S 0] [S 0] 
   8 [M 76] [M 76] [M 76] [S 0] [M 76] [M 76] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [M 76] [S 0] [S 0] [M 76] [S 0] [M 76] [S 0] [M 76] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [S 73] [S 72] [S 0] 
  12 [M 76] [M 76] [S 0] [M 76] [S 0] [M 76] [S 0] [S 0] 
  13 [S 73] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [M 76] [M 76] [S 0] [S 0] [M 76] [M 76] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
EPOCH [76] PERSISTED.
STARTING [77]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [S 72] [S 0] [S 72] [S 72] [S 73] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 0] [S 72] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [S 72] [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [S 0] [S 0] [S 72] [S 73] [S 72] [S 0] [S 0] 
   8 [S 76] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [S 72] [S 0] [S 0] [S 72] [S 0] [S 73] [S 72] [S 0] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [S 73] [S 72] [S 0] [S 0] [S 72] [S 0] [S 0] [S 72] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] 
============================================================
STORE | (77) latency = 370
STORE | (77) latency = 375
STORE | (77) latency = 380
STORE | (77) latency = 385
STORE | (77) latency = 390
STORE | (77) latency = 395
STORE | (77) latency = 400
STORE | (77) latency = 405
STORE | (77) latency = 410
STORE | (77) latency = 415
STORE | (77) latency = 420
STORE | (77) latency = 425
STORE | (77) latency = 430
STORE | (77) latency = 435
STORE | (77) latency = 440
STORE | (77) latency = 445
STORE | (77) latency = 450
STORE | (77) latency = 455
STORE | (77) latency = 460
STORE | (77) latency = 465
STORE | (77) latency = 470
STORE | (77) latency = 475
STORE | (77) latency = 480
STORE | (77) latency = 485
STORE | (77) latency = 490
STORE | (77) latency = 495
STORE | (77) latency = 500
STORE | (77) latency = 505
STORE | (77) latency = 510
STORE | (77) latency = 515
STORE | (77) latency = 520
STORE | (77) latency = 525
STORE | (77) latency = 530
LOAD | (77) latency: (294 + 45) = 339
LOAD | (77) latency: (288 + 0) = 288
LOAD | (77) latency: (281 + 0) = 281
flushWriteBuffer | now: 732192
flushWriteBuffer | empty!
LOAD | (77) latency: (134 + 0) = 134
LOAD | (77) latency: (128 + 0) = 128
LOAD | (77) latency: (133 + 0) = 133
LOAD | (77) latency: (126 + 0) = 126
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (130 + 0) = 130
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (130 + 0) = 130
LOAD | (77) latency: (125 + 45) = 170
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (130 + 0) = 130
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (130 + 0) = 130
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
flushWriteBuffer | now: 733192
flushWriteBuffer | empty!
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (130 + 0) = 130
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 45) = 170
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (130 + 0) = 130
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
LOAD | (77) latency: (125 + 0) = 125
ENDING EPOCH [77]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [M 77] [S 0] [M 77] [M 77] [M 77] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 72] [S 0] [S 0] [M 77] [M 77] [M 77] [S 0] [M 77] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [M 77] [S 0] [S 0] [S 0] [M 77] [M 77] [M 77] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [M 77] [S 0] [M 77] [M 77] [M 77] [S 0] [S 0] 
   8 [M 77] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [M 77] [S 0] [S 0] [M 77] [M 77] [S 0] [M 77] [S 72] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [M 77] [S 0] [S 0] [M 77] [S 0] [M 77] [S 0] [M 77] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [M 77] [M 77] [S 0] [S 0] [M 77] [S 0] [S 0] [M 77] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [M 77] [S 0] [S 0] [M 77] [S 0] [S 0] [M 77] [M 77] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
EPOCH [77] PERSISTED.
STARTING [78]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 72] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] [S 77] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [S 77] [S 0] [S 0] [S 0] [S 77] [S 77] [S 77] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] 
   8 [S 77] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [S 77] [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 72] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [S 77] [S 0] [S 0] [S 77] [S 0] [S 77] [S 0] [S 77] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [S 77] [S 77] [S 0] [S 0] [S 77] [S 0] [S 0] [S 77] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [S 77] [S 0] [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] 
============================================================
STORE | (78) latency = 370
STORE | (78) latency = 375
STORE | (78) latency = 380
STORE | (78) latency = 385
STORE | (78) latency = 390
STORE | (78) latency = 395
STORE | (78) latency = 400
STORE | (78) latency = 405
STORE | (78) latency = 410
STORE | (78) latency = 415
STORE | (78) latency = 420
STORE | (78) latency = 425
STORE | (78) latency = 430
STORE | (78) latency = 435
STORE | (78) latency = 440
STORE | (78) latency = 445
STORE | (78) latency = 450
STORE | (78) latency = 455
STORE | (78) latency = 460
STORE | (78) latency = 465
STORE | (78) latency = 470
STORE | (78) latency = 475
STORE | (78) latency = 480
STORE | (78) latency = 485
STORE | (78) latency = 490
STORE | (78) latency = 495
STORE | (78) latency = 500
STORE | (78) latency = 505
STORE | (78) latency = 510
STORE | (78) latency = 515
STORE | (78) latency = 520
STORE | (78) latency = 525
STORE | (78) latency = 530
LOAD | (78) latency: (125 + 0) = 125
LOAD | (78) latency: (125 + 0) = 125
flushWriteBuffer | now: 734192
flushWriteBuffer | empty!
LOAD | (78) latency: (125 + 0) = 125
LOAD | (78) latency: (125 + 0) = 125
LOAD | (78) latency: (125 + 0) = 125
LOAD | (78) latency: (125 + 0) = 125
LOAD | (78) latency: (125 + 0) = 125
flushWriteBuffer | now: 735192
flushWriteBuffer | empty!
LOAD | (78) latency: (125 + 45) = 170
ENDING EPOCH [78]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [M 78] [S 0] [M 78] [M 78] [M 78] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 0] [S 0] [S 0] [M 78] [M 78] [M 78] [S 0] [M 78] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [M 78] [S 0] [S 0] [S 0] [M 78] [M 78] [M 78] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [M 78] [S 0] [M 78] [M 78] [M 78] [S 0] [S 0] 
   8 [M 78] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [M 78] [S 0] [S 0] [M 78] [M 78] [S 0] [M 78] [S 0] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [M 78] [S 0] [S 0] [M 78] [S 0] [M 78] [S 0] [M 78] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [M 78] [M 78] [S 0] [S 0] [M 78] [S 0] [S 0] [M 78] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [M 78] [S 0] [S 0] [M 78] [S 0] [S 0] [M 78] [M 78] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
EPOCH [78] PERSISTED.
STARTING [79]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [S 78] [S 0] [S 78] [S 78] [S 78] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 0] [S 0] [S 0] [S 78] [S 78] [S 78] [S 0] [S 78] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [S 78] [S 0] [S 0] [S 0] [S 78] [S 78] [S 78] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [S 78] [S 0] [S 78] [S 78] [S 78] [S 0] [S 0] 
   8 [S 78] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [S 78] [S 0] [S 0] [S 78] [S 78] [S 0] [S 78] [S 0] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [S 78] [S 0] [S 0] [S 78] [S 0] [S 78] [S 0] [S 78] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [S 78] [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] [S 78] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [S 78] [S 0] [S 0] [S 78] [S 0] [S 0] [S 78] [S 78] 
============================================================
STORE | (79) latency = 370
STORE | (79) latency = 375
STORE | (79) latency = 380
STORE | (79) latency = 385
STORE | (79) latency = 390
STORE | (79) latency = 395
STORE | (79) latency = 400
STORE | (79) latency = 405
STORE | (79) latency = 410
STORE | (79) latency = 415
STORE | (79) latency = 420
STORE | (79) latency = 425
STORE | (79) latency = 430
STORE | (79) latency = 435
STORE | (79) latency = 440
STORE | (79) latency = 445
STORE | (79) latency = 450
STORE | (79) latency = 455
STORE | (79) latency = 460
STORE | (79) latency = 465
STORE | (79) latency = 470
STORE | (79) latency = 475
STORE | (79) latency = 480
STORE | (79) latency = 485
STORE | (79) latency = 490
STORE | (79) latency = 495
STORE | (79) latency = 500
STORE | (79) latency = 505
STORE | (79) latency = 510
STORE | (79) latency = 515
STORE | (79) latency = 520
STORE | (79) latency = 525
STORE | (79) latency = 530
LOAD | (79) latency: (125 + 0) = 125
LOAD | (79) latency: (125 + 0) = 125
LOAD | (79) latency: (125 + 0) = 125
LOAD | (79) latency: (125 + 0) = 125
flushWriteBuffer | now: 736192
flushWriteBuffer | empty!
LOAD | (79) latency: (125 + 0) = 125
LOAD | (79) latency: (125 + 0) = 125
LOAD | (79) latency: (125 + 0) = 125
LOAD | (79) latency: (125 + 0) = 125
ENDING EPOCH [79]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [M 79] [S 0] [M 79] [M 79] [M 79] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 0] [S 0] [S 0] [M 79] [M 79] [M 79] [S 0] [M 79] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [M 79] [S 0] [S 0] [S 0] [M 79] [M 79] [M 79] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [M 79] [S 0] [M 79] [M 79] [M 79] [S 0] [S 0] 
   8 [M 79] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [M 79] [S 0] [S 0] [M 79] [M 79] [S 0] [M 79] [S 0] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [M 79] [S 0] [S 0] [M 79] [S 0] [M 79] [S 0] [M 79] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [M 79] [M 79] [S 0] [S 0] [M 79] [S 0] [S 0] [M 79] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [M 79] [S 0] [S 0] [M 79] [S 0] [S 0] [M 79] [M 79] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
EPOCH [79] PERSISTED.
STARTING [80]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [S 79] [S 0] [S 79] [S 79] [S 79] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 0] [S 0] [S 0] [S 79] [S 79] [S 79] [S 0] [S 79] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [S 79] [S 0] [S 0] [S 0] [S 79] [S 79] [S 79] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [S 79] [S 0] [S 79] [S 79] [S 79] [S 0] [S 0] 
   8 [S 79] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [S 79] [S 0] [S 0] [S 79] [S 79] [S 0] [S 79] [S 0] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [S 79] [S 0] [S 0] [S 79] [S 0] [S 79] [S 0] [S 79] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [S 79] [S 79] [S 0] [S 0] [S 79] [S 0] [S 0] [S 79] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [S 79] [S 0] [S 0] [S 79] [S 0] [S 0] [S 79] [S 79] 
============================================================
STORE | (80) latency = 370
STORE | (80) latency = 375
STORE | (80) latency = 380
STORE | (80) latency = 385
STORE | (80) latency = 390
STORE | (80) latency = 395
STORE | (80) latency = 400
STORE | (80) latency = 405
STORE | (80) latency = 410
STORE | (80) latency = 415
STORE | (80) latency = 420
STORE | (80) latency = 425
STORE | (80) latency = 430
STORE | (80) latency = 435
STORE | (80) latency = 440
STORE | (80) latency = 445
STORE | (80) latency = 450
STORE | (80) latency = 455
STORE | (80) latency = 460
STORE | (80) latency = 465
STORE | (80) latency = 470
STORE | (80) latency = 475
STORE | (80) latency = 480
STORE | (80) latency = 485
STORE | (80) latency = 490
STORE | (80) latency = 495
STORE | (80) latency = 500
STORE | (80) latency = 505
STORE | (80) latency = 510
STORE | (80) latency = 515
STORE | (80) latency = 520
STORE | (80) latency = 525
STORE | (80) latency = 530
LOAD | (80) latency: (125 + 0) = 125
flushWriteBuffer | now: 737192
flushWriteBuffer | empty!
LOAD | (80) latency: (125 + 0) = 125
LOAD | (80) latency: (125 + 0) = 125
LOAD | (80) latency: (125 + 0) = 125
LOAD | (80) latency: (125 + 0) = 125
LOAD | (80) latency: (125 + 0) = 125
LOAD | (80) latency: (125 + 0) = 125
LOAD | (80) latency: (127 + 45) = 172
ENDING EPOCH [80]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (22.66%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [S 79] [S 0] [M 80] [M 80] [M 80] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 0] [S 0] [S 0] [M 80] [M 80] [M 80] [S 0] [M 80] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [M 80] [S 0] [S 0] [S 0] [M 80] [M 80] [S 79] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [M 80] [S 0] [S 79] [M 80] [M 80] [S 0] [S 0] 
   8 [M 80] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [M 80] [S 0] [S 0] [M 80] [M 80] [S 0] [M 80] [S 0] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [M 80] [S 0] [S 0] [S 79] [S 0] [M 80] [S 0] [M 80] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [M 80] [M 80] [S 0] [S 0] [M 80] [S 0] [S 0] [M 80] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [M 80] [S 0] [S 0] [M 80] [S 0] [S 0] [M 80] [M 80] 
============================================================
scanning set 3: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 8: 12.5%
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
EPOCH [80] PERSISTED.
STARTING [81]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] [S 0] 
   1 [S 0] [S 0] [S 79] [S 0] [S 80] [S 80] [S 80] [S 0] 
   2 [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] 
   3 [S 0] [S 0] [S 0] [S 80] [S 80] [S 80] [S 0] [S 80] 
   4 [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] 
   5 [S 0] [S 80] [S 0] [S 0] [S 0] [S 80] [S 80] [S 79] 
   6 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] 
   7 [S 50] [S 80] [S 0] [S 79] [S 80] [S 80] [S 0] [S 0] 
   8 [S 80] [S 76] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] 
   9 [S 80] [S 0] [S 0] [S 80] [S 80] [S 0] [S 80] [S 0] 
  10 [S 76] [S 0] [S 0] [S 76] [S 0] [S 76] [S 0] [S 76] 
  11 [S 80] [S 0] [S 0] [S 79] [S 0] [S 80] [S 0] [S 80] 
  12 [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] [S 0] [S 0] 
  13 [S 80] [S 80] [S 0] [S 0] [S 80] [S 0] [S 0] [S 80] 
  14 [S 76] [S 76] [S 0] [S 0] [S 76] [S 76] [S 0] [S 0] 
  15 [S 80] [S 0] [S 0] [S 80] [S 0] [S 0] [S 80] [S 80] 
============================================================
STORE | (81) latency = 372
STORE | (81) latency = 377
STORE | (81) latency = 382
STORE | (81) latency = 387
STORE | (81) latency = 392
STORE | (81) latency = 397
STORE | (81) latency = 402
STORE | (81) latency = 407
STORE | (81) latency = 412
STORE | (81) latency = 417
STORE | (81) latency = 422
STORE | (81) latency = 427
STORE | (81) latency = 432
STORE | (81) latency = 437
STORE | (81) latency = 442
STORE | (81) latency = 447
STORE | (81) latency = 452
STORE | (81) latency = 457
STORE | (81) latency = 462
STORE | (81) latency = 467
STORE | (81) latency = 472
STORE | (81) latency = 477
STORE | (81) latency = 482
STORE | (81) latency = 487
STORE | (81) latency = 492
STORE | (81) latency = 497
STORE | (81) latency = 502
STORE | (81) latency = 507
STORE | (81) latency = 512
LOAD | (81) latency: (277 + 0) = 277
LOAD | (81) latency: (281 + 0) = 281
LOAD | (81) latency: (285 + 0) = 285
LOAD | (81) latency: (290 + 0) = 290
LOAD | (81) latency: (294 + 0) = 294
LOAD | (81) latency: (298 + 0) = 298
LOAD | (81) latency: (302 + 0) = 302
LOAD | (81) latency: (306 + 0) = 306
LOAD | (81) latency: (311 + 0) = 311
LOAD | (81) latency: (313 + 0) = 313
LOAD | (81) latency: (317 + 0) = 317
LOAD | (81) latency: (319 + 0) = 319
LOAD | (81) latency: (323 + 0) = 323
LOAD | (81) latency: (328 + 0) = 328
LOAD | (81) latency: (332 + 0) = 332
LOAD | (81) latency: (335 + 45) = 380
flushWriteBuffer | now: 738192
flushWriteBuffer | empty!
LOAD | (81) latency: (339 + 0) = 339
LOAD | (81) latency: (343 + 0) = 343
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (129 + 0) = 129
LOAD | (81) latency: (132 + 0) = 132
LOAD | (81) latency: (136 + 0) = 136
LOAD | (81) latency: (139 + 0) = 139
flushWriteBuffer | now: 739192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 740192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (129 + 0) = 129
LOAD | (81) latency: (130 + 0) = 130
LOAD | (81) latency: (130 + 45) = 175
LOAD | (81) latency: (131 + 0) = 131
LOAD | (81) latency: (136 + 0) = 136
LOAD | (81) latency: (138 + 0) = 138
LOAD | (81) latency: (140 + 0) = 140
LOAD | (81) latency: (141 + 0) = 141
flushWriteBuffer | now: 741192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 742192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 743192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 744192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 745192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 45) = 170
LOAD | (81) latency: (127 + 0) = 127
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 746192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 747192
flushWriteBuffer | empty!
flushWriteBuffer | now: 748192
flushWriteBuffer | empty!
flushWriteBuffer | now: 749192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (127 + 0) = 127
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 750192
flushWriteBuffer | empty!
flushWriteBuffer | now: 751192
flushWriteBuffer | empty!
flushWriteBuffer | now: 752192
flushWriteBuffer | empty!
flushWriteBuffer | now: 753192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (127 + 45) = 172
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 754192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 755192
flushWriteBuffer | empty!
flushWriteBuffer | now: 756192
flushWriteBuffer | empty!
flushWriteBuffer | now: 757192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (127 + 0) = 127
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 758192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 759192
flushWriteBuffer | empty!
flushWriteBuffer | now: 760192
flushWriteBuffer | empty!
flushWriteBuffer | now: 761192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (127 + 45) = 172
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
LOAD | (81) latency: (125 + 0) = 125
flushWriteBuffer | now: 762192
flushWriteBuffer | empty!
LOAD | (81) latency: (125 + 0) = 125
ENDING EPOCH [81]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (41.41%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 81] [S 0] [M 81] [S 0] [S 0] [M 81] [M 81] 
   1 [S 0] [M 81] [S 0] [S 0] [S 0] [M 81] [M 81] [S 0] 
   2 [S 0] [S 0] [S 0] [S 0] [M 81] [M 81] [S 0] [M 81] 
   3 [S 0] [M 81] [S 0] [S 0] [M 81] [S 0] [S 0] [M 81] 
   4 [M 81] [S 0] [S 0] [S 0] [M 81] [M 81] [S 0] [M 81] 
   5 [S 0] [M 81] [M 81] [S 0] [M 81] [S 80] [M 81] [S 0] 
   6 [S 0] [S 0] [S 0] [M 81] [S 0] [M 81] [M 81] [M 81] 
   7 [M 81] [M 81] [S 0] [M 81] [M 81] [S 0] [S 0] [S 0] 
   8 [M 81] [M 81] [S 0] [S 0] [M 81] [S 0] [M 81] [S 0] 
   9 [S 80] [S 0] [S 0] [M 81] [S 80] [M 81] [M 81] [S 0] 
  10 [M 81] [M 81] [S 0] [S 0] [S 0] [M 81] [S 0] [M 81] 
  11 [S 80] [M 81] [S 0] [M 81] [S 0] [S 80] [S 0] [M 81] 
  12 [S 0] [M 81] [S 0] [M 81] [S 0] [S 76] [S 0] [S 0] 
  13 [S 80] [M 81] [S 0] [S 0] [S 80] [M 81] [S 0] [S 0] 
  14 [S 0] [M 81] [M 81] [S 0] [S 0] [S 0] [M 81] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [M 81] [S 0] [M 81] [M 81] 
============================================================
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 5: 50.0%
scanning set 6: 50.0%
scanning set 7: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 12: 25.0%
scanning set 13: 25.0%
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
EPOCH [81] PERSISTED.
STARTING [82]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 81] [S 0] [S 81] [S 0] [S 0] [S 81] [S 81] 
   1 [S 0] [S 81] [S 0] [S 0] [S 0] [S 81] [S 81] [S 0] 
   2 [S 0] [S 0] [S 0] [S 0] [S 81] [S 81] [S 0] [S 81] 
   3 [S 0] [S 81] [S 0] [S 0] [S 81] [S 0] [S 0] [S 81] 
   4 [S 81] [S 0] [S 0] [S 0] [S 81] [S 81] [S 0] [S 81] 
   5 [S 0] [S 81] [S 81] [S 0] [S 81] [S 80] [S 81] [S 0] 
   6 [S 0] [S 0] [S 0] [S 81] [S 0] [S 81] [S 81] [S 81] 
   7 [S 81] [S 81] [S 0] [S 81] [S 81] [S 0] [S 0] [S 0] 
   8 [S 81] [S 81] [S 0] [S 0] [S 81] [S 0] [S 81] [S 0] 
   9 [S 80] [S 0] [S 0] [S 81] [S 80] [S 81] [S 81] [S 0] 
  10 [S 81] [S 81] [S 0] [S 0] [S 0] [S 81] [S 0] [S 81] 
  11 [S 80] [S 81] [S 0] [S 81] [S 0] [S 80] [S 0] [S 81] 
  12 [S 0] [S 81] [S 0] [S 81] [S 0] [S 76] [S 0] [S 0] 
  13 [S 80] [S 81] [S 0] [S 0] [S 80] [S 81] [S 0] [S 0] 
  14 [S 0] [S 81] [S 81] [S 0] [S 0] [S 0] [S 81] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 81] [S 0] [S 81] [S 81] 
============================================================
STORE | (82) latency = 370
STORE | (82) latency = 375
STORE | (82) latency = 380
STORE | (82) latency = 385
STORE | (82) latency = 390
STORE | (82) latency = 395
STORE | (82) latency = 400
STORE | (82) latency = 405
STORE | (82) latency = 410
STORE | (82) latency = 415
STORE | (82) latency = 420
STORE | (82) latency = 425
STORE | (82) latency = 430
STORE | (82) latency = 435
STORE | (82) latency = 440
STORE | (82) latency = 445
STORE | (82) latency = 450
STORE | (82) latency = 455
STORE | (82) latency = 460
STORE | (82) latency = 465
STORE | (82) latency = 470
STORE | (82) latency = 475
STORE | (82) latency = 480
STORE | (82) latency = 485
STORE | (82) latency = 490
STORE | (82) latency = 495
STORE | (82) latency = 500
STORE | (82) latency = 505
STORE | (82) latency = 510
STORE | (82) latency = 515
STORE | (82) latency = 520
STORE | (82) latency = 525
STORE | (82) latency = 530
STORE | (82) latency = 535
STORE | (82) latency = 540
STORE | (82) latency = 545
STORE | (82) latency = 550
STORE | (82) latency = 555
STORE | (82) latency = 560
STORE | (82) latency = 565
STORE | (82) latency = 570
STORE | (82) latency = 575
STORE | (82) latency = 580
STORE | (82) latency = 585
STORE | (82) latency = 590
STORE | (82) latency = 595
STORE | (82) latency = 600
STORE | (82) latency = 605
STORE | (82) latency = 610
STORE | (82) latency = 615
STORE | (82) latency = 620
STORE | (82) latency = 625
STORE | (82) latency = 630
LOAD | (82) latency: (226 + 0) = 226
flushWriteBuffer | now: 763192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 0) = 125
flushWriteBuffer | now: 764192
flushWriteBuffer | empty!
flushWriteBuffer | now: 765192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (127 + 0) = 127
flushWriteBuffer | now: 766192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
flushWriteBuffer | now: 767192
flushWriteBuffer | empty!
flushWriteBuffer | now: 768192
flushWriteBuffer | empty!
flushWriteBuffer | now: 769192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 45) = 170
LOAD | (82) latency: (127 + 0) = 127
flushWriteBuffer | now: 770192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
flushWriteBuffer | now: 771192
flushWriteBuffer | empty!
flushWriteBuffer | now: 772192
flushWriteBuffer | empty!
flushWriteBuffer | now: 773192
flushWriteBuffer | empty!
flushWriteBuffer | now: 774192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (127 + 0) = 127
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
flushWriteBuffer | now: 775192
flushWriteBuffer | empty!
flushWriteBuffer | now: 776192
flushWriteBuffer | empty!
flushWriteBuffer | now: 777192
flushWriteBuffer | empty!
flushWriteBuffer | now: 778192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 45) = 170
LOAD | (82) latency: (127 + 0) = 127
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
flushWriteBuffer | now: 779192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (125 + 0) = 125
flushWriteBuffer | now: 780192
flushWriteBuffer | empty!
flushWriteBuffer | now: 781192
flushWriteBuffer | empty!
flushWriteBuffer | now: 782192
flushWriteBuffer | empty!
LOAD | (82) latency: (125 + 0) = 125
LOAD | (82) latency: (127 + 0) = 127
LOAD | (82) latency: (125 + 0) = 125
ENDING EPOCH [82]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 81] [S 0] [M 82] [S 0] [M 82] [M 82] [S 81] 
   1 [S 0] [M 82] [S 0] [M 82] [S 0] [S 81] [S 81] [M 82] 
   2 [M 82] [M 82] [S 0] [S 0] [S 81] [S 81] [S 0] [M 82] 
   3 [M 82] [M 82] [S 0] [S 0] [M 82] [S 0] [S 0] [S 81] 
   4 [S 81] [M 82] [S 0] [S 0] [S 81] [M 82] [M 82] [S 81] 
   5 [M 82] [S 81] [M 82] [S 0] [S 81] [M 82] [S 81] [S 0] 
   6 [S 0] [S 0] [M 82] [S 81] [M 82] [S 81] [M 82] [M 82] 
   7 [M 82] [M 82] [M 82] [M 82] [S 81] [S 0] [S 0] [S 0] 
   8 [M 82] [S 81] [S 0] [M 82] [S 81] [S 0] [M 82] [M 82] 
   9 [M 82] [S 0] [S 0] [S 81] [M 82] [M 82] [S 81] [S 0] 
  10 [S 81] [S 81] [M 82] [S 0] [M 82] [M 82] [S 0] [S 81] 
  11 [M 82] [S 81] [S 0] [S 81] [S 0] [S 80] [M 82] [S 81] 
  12 [S 0] [S 81] [S 0] [S 81] [S 0] [M 82] [M 82] [M 82] 
  13 [M 82] [S 81] [M 82] [S 0] [M 82] [S 81] [S 0] [S 0] 
  14 [S 0] [S 81] [S 81] [M 82] [S 0] [S 0] [S 81] [M 82] 
  15 [S 0] [M 82] [S 0] [S 0] [S 81] [M 82] [S 81] [S 81] 
============================================================
scanning set 6: 50.0%
scanning set 7: 50.0%
scanning set 8: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
EPOCH [82] PERSISTED.
STARTING [83]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 81] [S 0] [S 82] [S 0] [S 82] [S 82] [S 81] 
   1 [S 0] [S 82] [S 0] [S 82] [S 0] [S 81] [S 81] [S 82] 
   2 [S 82] [S 82] [S 0] [S 0] [S 81] [S 81] [S 0] [S 82] 
   3 [S 82] [S 82] [S 0] [S 0] [S 82] [S 0] [S 0] [S 81] 
   4 [S 81] [S 82] [S 0] [S 0] [S 81] [S 82] [S 82] [S 81] 
   5 [S 82] [S 81] [S 82] [S 0] [S 81] [S 82] [S 81] [S 0] 
   6 [S 0] [S 0] [S 82] [S 81] [S 82] [S 81] [S 82] [S 82] 
   7 [S 82] [S 82] [S 82] [S 82] [S 81] [S 0] [S 0] [S 0] 
   8 [S 82] [S 81] [S 0] [S 82] [S 81] [S 0] [S 82] [S 82] 
   9 [S 82] [S 0] [S 0] [S 81] [S 82] [S 82] [S 81] [S 0] 
  10 [S 81] [S 81] [S 82] [S 0] [S 82] [S 82] [S 0] [S 81] 
  11 [S 82] [S 81] [S 0] [S 81] [S 0] [S 80] [S 82] [S 81] 
  12 [S 0] [S 81] [S 0] [S 81] [S 0] [S 82] [S 82] [S 82] 
  13 [S 82] [S 81] [S 82] [S 0] [S 82] [S 81] [S 0] [S 0] 
  14 [S 0] [S 81] [S 81] [S 82] [S 0] [S 0] [S 81] [S 82] 
  15 [S 0] [S 82] [S 0] [S 0] [S 81] [S 82] [S 81] [S 81] 
============================================================
STORE | (83) latency = 370
STORE | (83) latency = 375
STORE | (83) latency = 380
STORE | (83) latency = 385
STORE | (83) latency = 390
STORE | (83) latency = 395
STORE | (83) latency = 400
STORE | (83) latency = 405
STORE | (83) latency = 410
STORE | (83) latency = 415
STORE | (83) latency = 420
STORE | (83) latency = 425
STORE | (83) latency = 430
STORE | (83) latency = 435
STORE | (83) latency = 440
STORE | (83) latency = 445
STORE | (83) latency = 450
STORE | (83) latency = 455
STORE | (83) latency = 460
STORE | (83) latency = 465
STORE | (83) latency = 470
STORE | (83) latency = 475
STORE | (83) latency = 480
STORE | (83) latency = 485
STORE | (83) latency = 490
STORE | (83) latency = 495
STORE | (83) latency = 500
STORE | (83) latency = 505
STORE | (83) latency = 510
STORE | (83) latency = 515
STORE | (83) latency = 520
STORE | (83) latency = 525
STORE | (83) latency = 530
STORE | (83) latency = 535
STORE | (83) latency = 540
STORE | (83) latency = 545
STORE | (83) latency = 550
STORE | (83) latency = 555
STORE | (83) latency = 560
STORE | (83) latency = 565
STORE | (83) latency = 570
STORE | (83) latency = 575
STORE | (83) latency = 580
STORE | (83) latency = 585
STORE | (83) latency = 590
STORE | (83) latency = 595
STORE | (83) latency = 600
STORE | (83) latency = 605
LOAD | (83) latency: (201 + 0) = 201
flushWriteBuffer | now: 783192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
flushWriteBuffer | now: 784192
flushWriteBuffer | empty!
flushWriteBuffer | now: 785192
flushWriteBuffer | empty!
flushWriteBuffer | now: 786192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 45) = 170
LOAD | (83) latency: (127 + 0) = 127
LOAD | (83) latency: (125 + 0) = 125
flushWriteBuffer | now: 787192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
flushWriteBuffer | now: 788192
flushWriteBuffer | empty!
flushWriteBuffer | now: 789192
flushWriteBuffer | empty!
flushWriteBuffer | now: 790192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (127 + 0) = 127
flushWriteBuffer | now: 791192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
flushWriteBuffer | now: 792192
flushWriteBuffer | empty!
flushWriteBuffer | now: 793192
flushWriteBuffer | empty!
flushWriteBuffer | now: 794192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 45) = 170
LOAD | (83) latency: (127 + 0) = 127
flushWriteBuffer | now: 795192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
flushWriteBuffer | now: 796192
flushWriteBuffer | empty!
flushWriteBuffer | now: 797192
flushWriteBuffer | empty!
flushWriteBuffer | now: 798192
flushWriteBuffer | empty!
flushWriteBuffer | now: 799192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (127 + 0) = 127
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
LOAD | (83) latency: (125 + 0) = 125
flushWriteBuffer | now: 800192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 0) = 125
flushWriteBuffer | now: 801192
flushWriteBuffer | empty!
flushWriteBuffer | now: 802192
flushWriteBuffer | empty!
flushWriteBuffer | now: 803192
flushWriteBuffer | empty!
LOAD | (83) latency: (125 + 45) = 170
LOAD | (83) latency: (127 + 0) = 127
LOAD | (83) latency: (125 + 0) = 125
ENDING EPOCH [83]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 83] [S 0] [S 82] [S 0] [S 82] [S 82] [M 83] 
   1 [S 0] [S 82] [S 0] [S 82] [S 0] [M 83] [M 83] [S 82] 
   2 [S 82] [S 82] [S 0] [S 0] [M 83] [M 83] [S 0] [M 83] 
   3 [M 83] [S 82] [S 0] [S 0] [M 83] [S 0] [S 0] [M 83] 
   4 [S 81] [M 83] [S 0] [S 0] [M 83] [S 82] [S 82] [M 83] 
   5 [S 82] [S 81] [M 83] [S 0] [M 83] [M 83] [M 83] [S 0] 
   6 [S 0] [S 0] [S 82] [M 83] [S 82] [M 83] [M 83] [M 83] 
   7 [M 83] [M 83] [S 82] [S 82] [M 83] [S 0] [S 0] [S 0] 
   8 [M 83] [M 83] [S 0] [M 83] [M 83] [S 0] [S 82] [S 82] 
   9 [M 83] [M 83] [S 0] [M 83] [S 82] [S 82] [S 81] [M 83] 
  10 [M 83] [S 81] [S 82] [S 0] [S 82] [M 83] [M 83] [M 83] 
  11 [S 82] [S 81] [M 83] [S 81] [S 0] [M 83] [S 82] [S 81] 
  12 [S 0] [S 81] [M 83] [S 81] [M 83] [S 82] [S 82] [S 82] 
  13 [S 82] [S 81] [S 82] [M 83] [S 82] [S 81] [M 83] [S 0] 
  14 [M 83] [M 83] [S 81] [S 82] [S 0] [S 0] [M 83] [S 82] 
  15 [S 0] [S 82] [M 83] [S 0] [M 83] [S 82] [S 81] [M 83] 
============================================================
scanning set 5: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 7: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 11: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
EPOCH [83] PERSISTED.
STARTING [84]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 83] [S 0] [S 82] [S 0] [S 82] [S 82] [S 83] 
   1 [S 0] [S 82] [S 0] [S 82] [S 0] [S 83] [S 83] [S 82] 
   2 [S 82] [S 82] [S 0] [S 0] [S 83] [S 83] [S 0] [S 83] 
   3 [S 83] [S 82] [S 0] [S 0] [S 83] [S 0] [S 0] [S 83] 
   4 [S 81] [S 83] [S 0] [S 0] [S 83] [S 82] [S 82] [S 83] 
   5 [S 82] [S 81] [S 83] [S 0] [S 83] [S 83] [S 83] [S 0] 
   6 [S 0] [S 0] [S 82] [S 83] [S 82] [S 83] [S 83] [S 83] 
   7 [S 83] [S 83] [S 82] [S 82] [S 83] [S 0] [S 0] [S 0] 
   8 [S 83] [S 83] [S 0] [S 83] [S 83] [S 0] [S 82] [S 82] 
   9 [S 83] [S 83] [S 0] [S 83] [S 82] [S 82] [S 81] [S 83] 
  10 [S 83] [S 81] [S 82] [S 0] [S 82] [S 83] [S 83] [S 83] 
  11 [S 82] [S 81] [S 83] [S 81] [S 0] [S 83] [S 82] [S 81] 
  12 [S 0] [S 81] [S 83] [S 81] [S 83] [S 82] [S 82] [S 82] 
  13 [S 82] [S 81] [S 82] [S 83] [S 82] [S 81] [S 83] [S 0] 
  14 [S 83] [S 83] [S 81] [S 82] [S 0] [S 0] [S 83] [S 82] 
  15 [S 0] [S 82] [S 83] [S 0] [S 83] [S 82] [S 81] [S 83] 
============================================================
STORE | (84) latency = 370
STORE | (84) latency = 375
STORE | (84) latency = 380
STORE | (84) latency = 385
STORE | (84) latency = 390
STORE | (84) latency = 395
STORE | (84) latency = 400
STORE | (84) latency = 405
STORE | (84) latency = 410
STORE | (84) latency = 415
STORE | (84) latency = 420
STORE | (84) latency = 425
STORE | (84) latency = 430
STORE | (84) latency = 435
STORE | (84) latency = 440
STORE | (84) latency = 445
STORE | (84) latency = 450
STORE | (84) latency = 455
STORE | (84) latency = 460
STORE | (84) latency = 465
STORE | (84) latency = 470
STORE | (84) latency = 475
STORE | (84) latency = 480
STORE | (84) latency = 485
STORE | (84) latency = 490
STORE | (84) latency = 495
STORE | (84) latency = 500
STORE | (84) latency = 505
STORE | (84) latency = 510
STORE | (84) latency = 515
STORE | (84) latency = 520
STORE | (84) latency = 525
STORE | (84) latency = 530
STORE | (84) latency = 535
STORE | (84) latency = 540
STORE | (84) latency = 545
STORE | (84) latency = 550
STORE | (84) latency = 555
STORE | (84) latency = 560
STORE | (84) latency = 565
STORE | (84) latency = 570
STORE | (84) latency = 575
STORE | (84) latency = 580
STORE | (84) latency = 585
STORE | (84) latency = 590
STORE | (84) latency = 595
STORE | (84) latency = 600
STORE | (84) latency = 605
LOAD | (84) latency: (201 + 0) = 201
LOAD | (84) latency: (125 + 0) = 125
flushWriteBuffer | now: 804192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
flushWriteBuffer | now: 805192
flushWriteBuffer | empty!
flushWriteBuffer | now: 806192
flushWriteBuffer | empty!
flushWriteBuffer | now: 807192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (127 + 0) = 127
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
flushWriteBuffer | now: 808192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
flushWriteBuffer | now: 809192
flushWriteBuffer | empty!
flushWriteBuffer | now: 810192
flushWriteBuffer | empty!
flushWriteBuffer | now: 811192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 45) = 170
LOAD | (84) latency: (127 + 0) = 127
flushWriteBuffer | now: 812192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
flushWriteBuffer | now: 813192
flushWriteBuffer | empty!
flushWriteBuffer | now: 814192
flushWriteBuffer | empty!
flushWriteBuffer | now: 815192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (127 + 0) = 127
flushWriteBuffer | now: 816192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
flushWriteBuffer | now: 817192
flushWriteBuffer | empty!
flushWriteBuffer | now: 818192
flushWriteBuffer | empty!
flushWriteBuffer | now: 819192
flushWriteBuffer | empty!
flushWriteBuffer | now: 820192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 45) = 170
LOAD | (84) latency: (127 + 0) = 127
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (125 + 0) = 125
flushWriteBuffer | now: 821192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 0) = 125
flushWriteBuffer | now: 822192
flushWriteBuffer | empty!
flushWriteBuffer | now: 823192
flushWriteBuffer | empty!
flushWriteBuffer | now: 824192
flushWriteBuffer | empty!
LOAD | (84) latency: (125 + 0) = 125
LOAD | (84) latency: (127 + 0) = 127
LOAD | (84) latency: (125 + 0) = 125
ENDING EPOCH [84]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 83] [S 0] [M 84] [S 0] [M 84] [M 84] [S 83] 
   1 [S 0] [M 84] [S 0] [M 84] [S 0] [S 83] [S 83] [M 84] 
   2 [M 84] [M 84] [S 0] [S 0] [S 83] [S 83] [S 0] [S 83] 
   3 [S 83] [M 84] [S 0] [S 0] [S 83] [S 0] [S 0] [M 84] 
   4 [M 84] [S 83] [S 0] [S 0] [S 83] [M 84] [M 84] [S 83] 
   5 [M 84] [M 84] [M 84] [S 0] [S 83] [M 84] [S 83] [S 0] 
   6 [S 0] [S 0] [M 84] [S 83] [S 82] [M 84] [M 84] [M 84] 
   7 [M 84] [S 83] [M 84] [M 84] [M 84] [S 0] [S 0] [S 0] 
   8 [M 84] [S 83] [S 0] [M 84] [S 83] [S 0] [M 84] [M 84] 
   9 [M 84] [S 83] [S 0] [S 83] [S 82] [M 84] [M 84] [S 83] 
  10 [S 83] [M 84] [S 82] [S 0] [M 84] [M 84] [S 83] [M 84] 
  11 [S 82] [M 84] [S 83] [M 84] [S 0] [S 83] [S 82] [M 84] 
  12 [S 0] [M 84] [S 83] [M 84] [S 83] [S 82] [M 84] [S 82] 
  13 [S 82] [M 84] [S 82] [S 83] [S 82] [M 84] [S 83] [S 0] 
  14 [S 83] [S 83] [M 84] [S 82] [S 0] [S 0] [S 83] [M 84] 
  15 [S 0] [S 82] [S 83] [S 0] [S 83] [M 84] [M 84] [S 83] 
============================================================
scanning set 5: 50.0%
scanning set 6: 50.0%
scanning set 7: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 4: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 2: 25.0%
scanning set 3: 25.0%
scanning set 13: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
EPOCH [84] PERSISTED.
STARTING [85]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 83] [S 0] [S 84] [S 0] [S 84] [S 84] [S 83] 
   1 [S 0] [S 84] [S 0] [S 84] [S 0] [S 83] [S 83] [S 84] 
   2 [S 84] [S 84] [S 0] [S 0] [S 83] [S 83] [S 0] [S 83] 
   3 [S 83] [S 84] [S 0] [S 0] [S 83] [S 0] [S 0] [S 84] 
   4 [S 84] [S 83] [S 0] [S 0] [S 83] [S 84] [S 84] [S 83] 
   5 [S 84] [S 84] [S 84] [S 0] [S 83] [S 84] [S 83] [S 0] 
   6 [S 0] [S 0] [S 84] [S 83] [S 82] [S 84] [S 84] [S 84] 
   7 [S 84] [S 83] [S 84] [S 84] [S 84] [S 0] [S 0] [S 0] 
   8 [S 84] [S 83] [S 0] [S 84] [S 83] [S 0] [S 84] [S 84] 
   9 [S 84] [S 83] [S 0] [S 83] [S 82] [S 84] [S 84] [S 83] 
  10 [S 83] [S 84] [S 82] [S 0] [S 84] [S 84] [S 83] [S 84] 
  11 [S 82] [S 84] [S 83] [S 84] [S 0] [S 83] [S 82] [S 84] 
  12 [S 0] [S 84] [S 83] [S 84] [S 83] [S 82] [S 84] [S 82] 
  13 [S 82] [S 84] [S 82] [S 83] [S 82] [S 84] [S 83] [S 0] 
  14 [S 83] [S 83] [S 84] [S 82] [S 0] [S 0] [S 83] [S 84] 
  15 [S 0] [S 82] [S 83] [S 0] [S 83] [S 84] [S 84] [S 83] 
============================================================
STORE | (85) latency = 370
STORE | (85) latency = 375
STORE | (85) latency = 380
STORE | (85) latency = 385
STORE | (85) latency = 390
STORE | (85) latency = 395
STORE | (85) latency = 400
STORE | (85) latency = 405
STORE | (85) latency = 410
STORE | (85) latency = 415
STORE | (85) latency = 420
STORE | (85) latency = 425
STORE | (85) latency = 430
STORE | (85) latency = 435
STORE | (85) latency = 440
STORE | (85) latency = 445
STORE | (85) latency = 450
STORE | (85) latency = 455
STORE | (85) latency = 460
STORE | (85) latency = 465
STORE | (85) latency = 470
STORE | (85) latency = 475
STORE | (85) latency = 480
STORE | (85) latency = 485
STORE | (85) latency = 490
STORE | (85) latency = 495
STORE | (85) latency = 500
STORE | (85) latency = 505
STORE | (85) latency = 510
STORE | (85) latency = 515
STORE | (85) latency = 520
STORE | (85) latency = 525
STORE | (85) latency = 530
STORE | (85) latency = 535
STORE | (85) latency = 540
STORE | (85) latency = 545
STORE | (85) latency = 550
STORE | (85) latency = 555
STORE | (85) latency = 560
STORE | (85) latency = 565
STORE | (85) latency = 570
STORE | (85) latency = 575
STORE | (85) latency = 580
STORE | (85) latency = 585
STORE | (85) latency = 590
STORE | (85) latency = 595
STORE | (85) latency = 600
STORE | (85) latency = 605
LOAD | (85) latency: (201 + 0) = 201
LOAD | (85) latency: (125 + 0) = 125
flushWriteBuffer | now: 825192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
flushWriteBuffer | now: 826192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 45) = 170
flushWriteBuffer | now: 827192
flushWriteBuffer | empty!
flushWriteBuffer | now: 828192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (127 + 0) = 127
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
flushWriteBuffer | now: 829192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
flushWriteBuffer | now: 830192
flushWriteBuffer | empty!
flushWriteBuffer | now: 831192
flushWriteBuffer | empty!
flushWriteBuffer | now: 832192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (127 + 0) = 127
LOAD | (85) latency: (125 + 0) = 125
flushWriteBuffer | now: 833192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 45) = 170
flushWriteBuffer | now: 834192
flushWriteBuffer | empty!
flushWriteBuffer | now: 835192
flushWriteBuffer | empty!
flushWriteBuffer | now: 836192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (127 + 0) = 127
flushWriteBuffer | now: 837192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
flushWriteBuffer | now: 838192
flushWriteBuffer | empty!
flushWriteBuffer | now: 839192
flushWriteBuffer | empty!
flushWriteBuffer | now: 840192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (127 + 0) = 127
flushWriteBuffer | now: 841192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 45) = 170
flushWriteBuffer | now: 842192
flushWriteBuffer | empty!
flushWriteBuffer | now: 843192
flushWriteBuffer | empty!
flushWriteBuffer | now: 844192
flushWriteBuffer | empty!
flushWriteBuffer | now: 845192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (127 + 0) = 127
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
flushWriteBuffer | now: 846192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
LOAD | (85) latency: (125 + 0) = 125
flushWriteBuffer | now: 847192
flushWriteBuffer | empty!
flushWriteBuffer | now: 848192
flushWriteBuffer | empty!
flushWriteBuffer | now: 849192
flushWriteBuffer | empty!
LOAD | (85) latency: (125 + 0) = 125
ENDING EPOCH [85]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (42.19%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 85] [S 0] [S 84] [S 0] [M 85] [S 84] [M 85] 
   1 [S 0] [S 84] [S 0] [M 85] [S 0] [M 85] [M 85] [S 84] 
   2 [S 84] [S 84] [S 0] [S 0] [M 85] [M 85] [S 0] [M 85] 
   3 [M 85] [M 85] [S 0] [S 0] [M 85] [S 0] [S 0] [S 84] 
   4 [S 84] [M 85] [S 0] [S 0] [M 85] [S 84] [S 84] [S 83] 
   5 [S 84] [S 84] [M 85] [S 0] [M 85] [S 84] [M 85] [S 0] 
   6 [S 0] [S 0] [S 84] [M 85] [M 85] [S 84] [M 85] [M 85] 
   7 [M 85] [M 85] [M 85] [M 85] [S 84] [S 0] [S 0] [S 0] 
   8 [M 85] [M 85] [S 0] [M 85] [S 83] [S 0] [M 85] [S 84] 
   9 [M 85] [M 85] [S 0] [S 83] [M 85] [S 84] [S 84] [M 85] 
  10 [M 85] [S 84] [M 85] [S 0] [S 84] [M 85] [M 85] [S 84] 
  11 [M 85] [S 84] [S 83] [S 84] [S 0] [M 85] [M 85] [S 84] 
  12 [S 0] [S 84] [S 83] [S 84] [M 85] [M 85] [M 85] [M 85] 
  13 [M 85] [S 84] [M 85] [S 83] [M 85] [S 84] [M 85] [S 0] 
  14 [M 85] [M 85] [S 84] [M 85] [S 0] [S 0] [S 83] [S 84] 
  15 [S 0] [M 85] [M 85] [S 0] [S 83] [S 84] [S 84] [M 85] 
============================================================
scanning set 6: 50.0%
scanning set 7: 50.0%
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 13: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 4: 25.0%
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
EPOCH [85] PERSISTED.
STARTING [86]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 85] [S 0] [S 84] [S 0] [S 85] [S 84] [S 85] 
   1 [S 0] [S 84] [S 0] [S 85] [S 0] [S 85] [S 85] [S 84] 
   2 [S 84] [S 84] [S 0] [S 0] [S 85] [S 85] [S 0] [S 85] 
   3 [S 85] [S 85] [S 0] [S 0] [S 85] [S 0] [S 0] [S 84] 
   4 [S 84] [S 85] [S 0] [S 0] [S 85] [S 84] [S 84] [S 83] 
   5 [S 84] [S 84] [S 85] [S 0] [S 85] [S 84] [S 85] [S 0] 
   6 [S 0] [S 0] [S 84] [S 85] [S 85] [S 84] [S 85] [S 85] 
   7 [S 85] [S 85] [S 85] [S 85] [S 84] [S 0] [S 0] [S 0] 
   8 [S 85] [S 85] [S 0] [S 85] [S 83] [S 0] [S 85] [S 84] 
   9 [S 85] [S 85] [S 0] [S 83] [S 85] [S 84] [S 84] [S 85] 
  10 [S 85] [S 84] [S 85] [S 0] [S 84] [S 85] [S 85] [S 84] 
  11 [S 85] [S 84] [S 83] [S 84] [S 0] [S 85] [S 85] [S 84] 
  12 [S 0] [S 84] [S 83] [S 84] [S 85] [S 85] [S 85] [S 85] 
  13 [S 85] [S 84] [S 85] [S 83] [S 85] [S 84] [S 85] [S 0] 
  14 [S 85] [S 85] [S 84] [S 85] [S 0] [S 0] [S 83] [S 84] 
  15 [S 0] [S 85] [S 85] [S 0] [S 83] [S 84] [S 84] [S 85] 
============================================================
STORE | (86) latency = 370
STORE | (86) latency = 375
STORE | (86) latency = 380
STORE | (86) latency = 385
STORE | (86) latency = 390
STORE | (86) latency = 395
STORE | (86) latency = 400
STORE | (86) latency = 405
STORE | (86) latency = 410
STORE | (86) latency = 415
STORE | (86) latency = 420
STORE | (86) latency = 425
STORE | (86) latency = 430
STORE | (86) latency = 435
STORE | (86) latency = 440
STORE | (86) latency = 445
STORE | (86) latency = 450
STORE | (86) latency = 455
STORE | (86) latency = 460
STORE | (86) latency = 465
STORE | (86) latency = 470
STORE | (86) latency = 475
STORE | (86) latency = 480
STORE | (86) latency = 485
STORE | (86) latency = 490
STORE | (86) latency = 495
STORE | (86) latency = 500
STORE | (86) latency = 505
STORE | (86) latency = 510
STORE | (86) latency = 515
STORE | (86) latency = 520
STORE | (86) latency = 525
STORE | (86) latency = 530
STORE | (86) latency = 535
STORE | (86) latency = 540
STORE | (86) latency = 545
STORE | (86) latency = 550
STORE | (86) latency = 555
STORE | (86) latency = 560
STORE | (86) latency = 565
STORE | (86) latency = 570
STORE | (86) latency = 575
STORE | (86) latency = 580
STORE | (86) latency = 585
STORE | (86) latency = 590
STORE | (86) latency = 595
STORE | (86) latency = 600
STORE | (86) latency = 605
STORE | (86) latency = 610
STORE | (86) latency = 615
STORE | (86) latency = 620
STORE | (86) latency = 625
STORE | (86) latency = 630
STORE | (86) latency = 635
LOAD | (86) latency: (397 + 0) = 397
LOAD | (86) latency: (233 + 0) = 233
LOAD | (86) latency: (125 + 0) = 125
flushWriteBuffer | now: 850192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 45) = 170
flushWriteBuffer | now: 851192
flushWriteBuffer | empty!
flushWriteBuffer | now: 852192
flushWriteBuffer | empty!
flushWriteBuffer | now: 853192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (127 + 0) = 127
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
flushWriteBuffer | now: 854192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
flushWriteBuffer | now: 855192
flushWriteBuffer | empty!
flushWriteBuffer | now: 856192
flushWriteBuffer | empty!
flushWriteBuffer | now: 857192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (127 + 0) = 127
flushWriteBuffer | now: 858192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 45) = 170
flushWriteBuffer | now: 859192
flushWriteBuffer | empty!
flushWriteBuffer | now: 860192
flushWriteBuffer | empty!
flushWriteBuffer | now: 861192
flushWriteBuffer | empty!
flushWriteBuffer | now: 862192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (127 + 0) = 127
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
flushWriteBuffer | now: 863192
flushWriteBuffer | empty!
flushWriteBuffer | now: 864192
flushWriteBuffer | empty!
flushWriteBuffer | now: 865192
flushWriteBuffer | empty!
flushWriteBuffer | now: 866192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (127 + 0) = 127
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (125 + 0) = 125
flushWriteBuffer | now: 867192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 45) = 170
flushWriteBuffer | now: 868192
flushWriteBuffer | empty!
flushWriteBuffer | now: 869192
flushWriteBuffer | empty!
flushWriteBuffer | now: 870192
flushWriteBuffer | empty!
LOAD | (86) latency: (125 + 0) = 125
LOAD | (86) latency: (127 + 0) = 127
LOAD | (86) latency: (125 + 0) = 125
ENDING EPOCH [86]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 85] [S 0] [M 86] [S 0] [S 85] [M 86] [S 85] 
   1 [S 0] [M 86] [S 0] [S 85] [S 0] [S 85] [S 85] [M 86] 
   2 [M 86] [M 86] [S 0] [S 0] [S 85] [M 86] [S 0] [S 85] 
   3 [M 86] [S 85] [S 0] [S 0] [M 86] [S 0] [S 0] [M 86] 
   4 [M 86] [S 85] [S 0] [S 0] [S 85] [M 86] [S 84] [M 86] 
   5 [M 86] [M 86] [M 86] [S 0] [S 85] [M 86] [S 85] [S 0] 
   6 [S 0] [S 0] [M 86] [S 85] [M 86] [M 86] [M 86] [S 85] 
   7 [M 86] [M 86] [S 85] [S 85] [M 86] [S 0] [S 0] [S 0] 
   8 [M 86] [S 85] [S 0] [M 86] [M 86] [S 0] [S 85] [M 86] 
   9 [S 85] [S 85] [S 0] [M 86] [M 86] [M 86] [M 86] [S 85] 
  10 [S 85] [M 86] [M 86] [S 0] [S 84] [M 86] [S 85] [M 86] 
  11 [S 85] [M 86] [M 86] [S 84] [S 0] [S 85] [S 85] [S 84] 
  12 [S 0] [S 84] [M 86] [M 86] [S 85] [S 85] [S 85] [S 85] 
  13 [S 85] [M 86] [S 85] [M 86] [S 85] [S 84] [S 85] [S 0] 
  14 [S 85] [S 85] [M 86] [S 85] [S 0] [S 0] [M 86] [M 86] 
  15 [S 0] [S 85] [S 85] [S 0] [M 86] [M 86] [M 86] [S 85] 
============================================================
scanning set 5: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 10: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 7: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 11: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
EPOCH [86] PERSISTED.
STARTING [87]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 85] [S 0] [S 86] [S 0] [S 85] [S 86] [S 85] 
   1 [S 0] [S 86] [S 0] [S 85] [S 0] [S 85] [S 85] [S 86] 
   2 [S 86] [S 86] [S 0] [S 0] [S 85] [S 86] [S 0] [S 85] 
   3 [S 86] [S 85] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [S 86] [S 85] [S 0] [S 0] [S 85] [S 86] [S 84] [S 86] 
   5 [S 86] [S 86] [S 86] [S 0] [S 85] [S 86] [S 85] [S 0] 
   6 [S 0] [S 0] [S 86] [S 85] [S 86] [S 86] [S 86] [S 85] 
   7 [S 86] [S 86] [S 85] [S 85] [S 86] [S 0] [S 0] [S 0] 
   8 [S 86] [S 85] [S 0] [S 86] [S 86] [S 0] [S 85] [S 86] 
   9 [S 85] [S 85] [S 0] [S 86] [S 86] [S 86] [S 86] [S 85] 
  10 [S 85] [S 86] [S 86] [S 0] [S 84] [S 86] [S 85] [S 86] 
  11 [S 85] [S 86] [S 86] [S 84] [S 0] [S 85] [S 85] [S 84] 
  12 [S 0] [S 84] [S 86] [S 86] [S 85] [S 85] [S 85] [S 85] 
  13 [S 85] [S 86] [S 85] [S 86] [S 85] [S 84] [S 85] [S 0] 
  14 [S 85] [S 85] [S 86] [S 85] [S 0] [S 0] [S 86] [S 86] 
  15 [S 0] [S 85] [S 85] [S 0] [S 86] [S 86] [S 86] [S 85] 
============================================================
STORE | (87) latency = 370
STORE | (87) latency = 375
STORE | (87) latency = 380
STORE | (87) latency = 385
STORE | (87) latency = 390
STORE | (87) latency = 395
STORE | (87) latency = 400
STORE | (87) latency = 405
STORE | (87) latency = 410
STORE | (87) latency = 415
STORE | (87) latency = 420
STORE | (87) latency = 425
STORE | (87) latency = 430
STORE | (87) latency = 435
STORE | (87) latency = 440
STORE | (87) latency = 445
STORE | (87) latency = 450
STORE | (87) latency = 455
STORE | (87) latency = 460
STORE | (87) latency = 465
STORE | (87) latency = 470
STORE | (87) latency = 475
STORE | (87) latency = 480
STORE | (87) latency = 485
STORE | (87) latency = 490
STORE | (87) latency = 495
STORE | (87) latency = 500
STORE | (87) latency = 505
STORE | (87) latency = 510
STORE | (87) latency = 515
STORE | (87) latency = 520
STORE | (87) latency = 525
STORE | (87) latency = 530
STORE | (87) latency = 535
STORE | (87) latency = 540
STORE | (87) latency = 545
STORE | (87) latency = 550
STORE | (87) latency = 555
STORE | (87) latency = 560
STORE | (87) latency = 565
STORE | (87) latency = 570
STORE | (87) latency = 575
STORE | (87) latency = 580
STORE | (87) latency = 585
STORE | (87) latency = 590
STORE | (87) latency = 595
STORE | (87) latency = 600
STORE | (87) latency = 605
LOAD | (87) latency: (201 + 0) = 201
flushWriteBuffer | now: 871192
flushWriteBuffer | empty!
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
flushWriteBuffer | now: 872192
flushWriteBuffer | empty!
flushWriteBuffer | now: 873192
flushWriteBuffer | empty!
flushWriteBuffer | now: 874192
flushWriteBuffer | empty!
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (129 + 0) = 129
LOAD | (87) latency: (133 + 0) = 133
LOAD | (87) latency: (135 + 0) = 135
LOAD | (87) latency: (140 + 0) = 140
LOAD | (87) latency: (143 + 0) = 143
LOAD | (87) latency: (147 + 0) = 147
LOAD | (87) latency: (152 + 45) = 197
LOAD | (87) latency: (155 + 0) = 155
LOAD | (87) latency: (159 + 0) = 159
LOAD | (87) latency: (163 + 0) = 163
LOAD | (87) latency: (167 + 0) = 167
LOAD | (87) latency: (169 + 0) = 169
LOAD | (87) latency: (174 + 0) = 174
LOAD | (87) latency: (178 + 0) = 178
LOAD | (87) latency: (182 + 0) = 182
LOAD | (87) latency: (186 + 0) = 186
LOAD | (87) latency: (185 + 0) = 185
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (127 + 0) = 127
flushWriteBuffer | now: 875192
flushWriteBuffer | empty!
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (128 + 0) = 128
LOAD | (87) latency: (130 + 0) = 130
LOAD | (87) latency: (131 + 45) = 176
LOAD | (87) latency: (135 + 0) = 135
LOAD | (87) latency: (139 + 0) = 139
LOAD | (87) latency: (143 + 0) = 143
LOAD | (87) latency: (146 + 0) = 146
LOAD | (87) latency: (151 + 0) = 151
LOAD | (87) latency: (151 + 0) = 151
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (130 + 0) = 130
LOAD | (87) latency: (134 + 0) = 134
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (130 + 0) = 130
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 45) = 170
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (130 + 0) = 130
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (130 + 0) = 130
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (125 + 0) = 125
LOAD | (87) latency: (130 + 0) = 130
flushWriteBuffer | now: 876192
flushWriteBuffer | empty!
LOAD | (87) latency: (125 + 0) = 125
ENDING EPOCH [87]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 87] [S 0] [M 87] [S 0] [M 87] [S 0] [S 86] [M 87] 
   1 [S 0] [S 86] [S 0] [S 0] [S 0] [M 87] [S 0] [S 0] 
   2 [S 86] [M 87] [S 0] [S 0] [M 87] [S 86] [S 0] [S 0] 
   3 [S 86] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [M 87] [S 0] [M 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   5 [S 86] [S 86] [M 87] [S 0] [S 0] [S 86] [S 85] [S 0] 
   6 [S 0] [M 87] [M 87] [S 0] [M 87] [S 0] [M 87] [S 0] 
   7 [M 87] [S 0] [M 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 87] [M 87] [S 0] [S 86] [M 87] [S 0] [S 0] [M 87] 
   9 [M 87] [S 85] [S 0] [S 86] [M 87] [S 86] [S 86] [S 0] 
  10 [M 87] [M 87] [S 86] [S 0] [S 0] [M 87] [M 87] [S 86] 
  11 [S 85] [S 86] [S 86] [M 87] [S 0] [S 85] [S 85] [M 87] 
  12 [S 0] [M 87] [S 86] [S 86] [S 85] [M 87] [S 0] [M 87] 
  13 [S 0] [S 86] [S 0] [S 86] [S 0] [M 87] [S 85] [S 0] 
  14 [S 0] [M 87] [S 86] [S 0] [S 0] [S 0] [M 87] [S 86] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 86] [S 86] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 37.5%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 7: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 1: 12.5%
scanning set 5: 12.5%
scanning set 13: 12.5%
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
EPOCH [87] PERSISTED.
STARTING [88]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 87] [S 0] [S 87] [S 0] [S 87] [S 0] [S 86] [S 87] 
   1 [S 0] [S 86] [S 0] [S 0] [S 0] [S 87] [S 0] [S 0] 
   2 [S 86] [S 87] [S 0] [S 0] [S 87] [S 86] [S 0] [S 0] 
   3 [S 86] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   5 [S 86] [S 86] [S 87] [S 0] [S 0] [S 86] [S 85] [S 0] 
   6 [S 0] [S 87] [S 87] [S 0] [S 87] [S 0] [S 87] [S 0] 
   7 [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 87] [S 87] [S 0] [S 86] [S 87] [S 0] [S 0] [S 87] 
   9 [S 87] [S 85] [S 0] [S 86] [S 87] [S 86] [S 86] [S 0] 
  10 [S 87] [S 87] [S 86] [S 0] [S 0] [S 87] [S 87] [S 86] 
  11 [S 85] [S 86] [S 86] [S 87] [S 0] [S 85] [S 85] [S 87] 
  12 [S 0] [S 87] [S 86] [S 86] [S 85] [S 87] [S 0] [S 87] 
  13 [S 0] [S 86] [S 0] [S 86] [S 0] [S 87] [S 85] [S 0] 
  14 [S 0] [S 87] [S 86] [S 0] [S 0] [S 0] [S 87] [S 86] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 86] [S 86] [S 0] 
============================================================
STORE | (88) latency = 370
STORE | (88) latency = 375
STORE | (88) latency = 380
STORE | (88) latency = 385
STORE | (88) latency = 390
STORE | (88) latency = 395
STORE | (88) latency = 400
STORE | (88) latency = 405
STORE | (88) latency = 410
STORE | (88) latency = 415
STORE | (88) latency = 420
STORE | (88) latency = 425
STORE | (88) latency = 430
STORE | (88) latency = 435
STORE | (88) latency = 440
STORE | (88) latency = 445
STORE | (88) latency = 450
STORE | (88) latency = 455
STORE | (88) latency = 460
STORE | (88) latency = 465
STORE | (88) latency = 470
STORE | (88) latency = 475
STORE | (88) latency = 480
STORE | (88) latency = 485
STORE | (88) latency = 490
STORE | (88) latency = 495
STORE | (88) latency = 500
STORE | (88) latency = 505
STORE | (88) latency = 510
STORE | (88) latency = 515
STORE | (88) latency = 520
STORE | (88) latency = 525
STORE | (88) latency = 530
STORE | (88) latency = 535
LOAD | (88) latency: (288 + 0) = 288
LOAD | (88) latency: (142 + 45) = 187
LOAD | (88) latency: (135 + 0) = 135
LOAD | (88) latency: (140 + 0) = 140
LOAD | (88) latency: (134 + 0) = 134
LOAD | (88) latency: (127 + 0) = 127
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (130 + 0) = 130
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (130 + 0) = 130
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 45) = 170
LOAD | (88) latency: (125 + 0) = 125
flushWriteBuffer | now: 877192
flushWriteBuffer | empty!
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 0) = 125
LOAD | (88) latency: (125 + 0) = 125
ENDING EPOCH [88]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 88] [S 0] [S 87] [S 0] [M 88] [S 0] [M 88] [S 87] 
   1 [S 0] [S 86] [S 0] [S 0] [S 0] [S 87] [S 0] [S 0] 
   2 [M 88] [M 88] [S 0] [S 0] [M 88] [S 86] [M 88] [S 0] 
   3 [S 86] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [M 88] [S 0] [M 88] [M 88] [S 0] [S 0] [M 88] [S 0] 
   5 [S 86] [S 86] [S 87] [S 0] [S 0] [S 86] [S 0] [S 0] 
   6 [M 88] [M 88] [M 88] [S 0] [M 88] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 88] [M 88] [S 0] [M 88] [M 88] [S 0] [S 0] [M 88] 
   9 [S 87] [S 85] [S 0] [S 86] [S 87] [S 86] [S 86] [S 0] 
  10 [M 88] [S 87] [M 88] [S 0] [S 0] [M 88] [M 88] [S 0] 
  11 [S 85] [S 86] [S 86] [S 87] [S 0] [S 85] [S 0] [S 87] 
  12 [S 0] [S 87] [M 88] [S 0] [M 88] [M 88] [S 0] [M 88] 
  13 [S 0] [S 86] [S 0] [S 86] [S 0] [S 87] [S 0] [S 0] 
  14 [S 0] [M 88] [M 88] [S 0] [M 88] [S 0] [M 88] [S 86] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 86] [S 86] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 0: 37.5%
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
EPOCH [88] PERSISTED.
STARTING [89]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 88] [S 0] [S 87] [S 0] [S 88] [S 0] [S 88] [S 87] 
   1 [S 0] [S 86] [S 0] [S 0] [S 0] [S 87] [S 0] [S 0] 
   2 [S 88] [S 88] [S 0] [S 0] [S 88] [S 86] [S 88] [S 0] 
   3 [S 86] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [S 88] [S 0] [S 88] [S 88] [S 0] [S 0] [S 88] [S 0] 
   5 [S 86] [S 86] [S 87] [S 0] [S 0] [S 86] [S 0] [S 0] 
   6 [S 88] [S 88] [S 88] [S 0] [S 88] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [S 88] [S 0] [S 88] [S 88] [S 0] [S 0] [S 88] 
   9 [S 87] [S 85] [S 0] [S 86] [S 87] [S 86] [S 86] [S 0] 
  10 [S 88] [S 87] [S 88] [S 0] [S 0] [S 88] [S 88] [S 0] 
  11 [S 85] [S 86] [S 86] [S 87] [S 0] [S 85] [S 0] [S 87] 
  12 [S 0] [S 87] [S 88] [S 0] [S 88] [S 88] [S 0] [S 88] 
  13 [S 0] [S 86] [S 0] [S 86] [S 0] [S 87] [S 0] [S 0] 
  14 [S 0] [S 88] [S 88] [S 0] [S 88] [S 0] [S 88] [S 86] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 86] [S 86] [S 0] 
============================================================
STORE | (89) latency = 370
STORE | (89) latency = 375
STORE | (89) latency = 380
STORE | (89) latency = 385
STORE | (89) latency = 390
STORE | (89) latency = 395
STORE | (89) latency = 400
STORE | (89) latency = 405
STORE | (89) latency = 410
STORE | (89) latency = 415
STORE | (89) latency = 420
STORE | (89) latency = 425
STORE | (89) latency = 430
STORE | (89) latency = 435
STORE | (89) latency = 440
STORE | (89) latency = 445
STORE | (89) latency = 450
STORE | (89) latency = 455
STORE | (89) latency = 460
STORE | (89) latency = 465
STORE | (89) latency = 470
STORE | (89) latency = 475
STORE | (89) latency = 480
STORE | (89) latency = 485
STORE | (89) latency = 490
STORE | (89) latency = 495
STORE | (89) latency = 500
STORE | (89) latency = 505
STORE | (89) latency = 510
STORE | (89) latency = 515
STORE | (89) latency = 520
STORE | (89) latency = 525
LOAD | (89) latency: (125 + 0) = 125
LOAD | (89) latency: (125 + 0) = 125
flushWriteBuffer | now: 878192
flushWriteBuffer | empty!
LOAD | (89) latency: (125 + 0) = 125
LOAD | (89) latency: (125 + 0) = 125
LOAD | (89) latency: (125 + 0) = 125
LOAD | (89) latency: (125 + 0) = 125
LOAD | (89) latency: (125 + 0) = 125
flushWriteBuffer | now: 879192
flushWriteBuffer | empty!
LOAD | (89) latency: (125 + 0) = 125
ENDING EPOCH [89]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 89] [S 0] [M 89] [S 0] [M 89] [S 0] [M 89] [S 0] 
   1 [S 0] [S 86] [S 0] [S 0] [S 0] [S 87] [S 0] [S 0] 
   2 [M 89] [M 89] [S 0] [S 0] [M 89] [S 86] [M 89] [S 0] 
   3 [S 86] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [M 89] [S 0] [M 89] [M 89] [S 0] [S 0] [M 89] [S 0] 
   5 [S 86] [S 0] [S 87] [S 0] [S 0] [S 86] [S 0] [S 0] 
   6 [M 89] [M 89] [M 89] [S 0] [M 89] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 89] [M 89] [S 0] [M 89] [M 89] [S 0] [S 0] [M 89] 
   9 [S 87] [S 85] [S 0] [S 86] [S 87] [S 86] [S 86] [S 0] 
  10 [M 89] [S 87] [M 89] [S 0] [S 0] [M 89] [M 89] [S 0] 
  11 [S 85] [S 86] [S 86] [S 87] [S 0] [S 85] [S 0] [S 87] 
  12 [S 0] [S 87] [M 89] [S 0] [M 89] [M 89] [S 0] [M 89] 
  13 [S 0] [S 86] [S 0] [S 86] [S 0] [S 87] [S 0] [S 0] 
  14 [S 0] [M 89] [M 89] [S 0] [M 89] [S 0] [M 89] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 86] [S 86] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
EPOCH [89] PERSISTED.
STARTING [90]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 89] [S 0] [S 89] [S 0] [S 89] [S 0] [S 89] [S 0] 
   1 [S 0] [S 86] [S 0] [S 0] [S 0] [S 87] [S 0] [S 0] 
   2 [S 89] [S 89] [S 0] [S 0] [S 89] [S 86] [S 89] [S 0] 
   3 [S 86] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [S 89] [S 0] [S 89] [S 89] [S 0] [S 0] [S 89] [S 0] 
   5 [S 86] [S 0] [S 87] [S 0] [S 0] [S 86] [S 0] [S 0] 
   6 [S 89] [S 89] [S 89] [S 0] [S 89] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 89] [S 89] [S 0] [S 89] [S 89] [S 0] [S 0] [S 89] 
   9 [S 87] [S 85] [S 0] [S 86] [S 87] [S 86] [S 86] [S 0] 
  10 [S 89] [S 87] [S 89] [S 0] [S 0] [S 89] [S 89] [S 0] 
  11 [S 85] [S 86] [S 86] [S 87] [S 0] [S 85] [S 0] [S 87] 
  12 [S 0] [S 87] [S 89] [S 0] [S 89] [S 89] [S 0] [S 89] 
  13 [S 0] [S 86] [S 0] [S 86] [S 0] [S 87] [S 0] [S 0] 
  14 [S 0] [S 89] [S 89] [S 0] [S 89] [S 0] [S 89] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 86] [S 86] [S 0] 
============================================================
STORE | (90) latency = 370
STORE | (90) latency = 375
STORE | (90) latency = 380
STORE | (90) latency = 385
STORE | (90) latency = 390
STORE | (90) latency = 395
STORE | (90) latency = 400
STORE | (90) latency = 405
STORE | (90) latency = 410
STORE | (90) latency = 415
STORE | (90) latency = 420
STORE | (90) latency = 425
STORE | (90) latency = 430
STORE | (90) latency = 435
STORE | (90) latency = 440
STORE | (90) latency = 445
STORE | (90) latency = 450
STORE | (90) latency = 455
STORE | (90) latency = 460
STORE | (90) latency = 465
STORE | (90) latency = 470
STORE | (90) latency = 475
STORE | (90) latency = 480
STORE | (90) latency = 485
STORE | (90) latency = 490
STORE | (90) latency = 495
STORE | (90) latency = 500
STORE | (90) latency = 505
STORE | (90) latency = 510
STORE | (90) latency = 515
STORE | (90) latency = 520
STORE | (90) latency = 525
STORE | (90) latency = 530
LOAD | (90) latency: (125 + 0) = 125
LOAD | (90) latency: (125 + 0) = 125
LOAD | (90) latency: (125 + 0) = 125
LOAD | (90) latency: (125 + 45) = 170
flushWriteBuffer | now: 880192
flushWriteBuffer | empty!
LOAD | (90) latency: (125 + 0) = 125
LOAD | (90) latency: (125 + 0) = 125
LOAD | (90) latency: (125 + 0) = 125
LOAD | (90) latency: (125 + 0) = 125
ENDING EPOCH [90]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 90] [S 0] [M 90] [S 0] [M 90] [S 0] [M 90] [S 0] 
   1 [S 0] [S 86] [S 0] [S 0] [S 0] [S 87] [S 0] [S 0] 
   2 [M 90] [M 90] [S 0] [S 0] [M 90] [S 86] [M 90] [S 0] 
   3 [S 86] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [M 90] [S 0] [M 90] [M 90] [S 0] [S 0] [M 90] [S 0] 
   5 [S 86] [S 0] [S 87] [S 0] [S 0] [S 86] [S 0] [S 0] 
   6 [M 90] [M 90] [M 90] [S 0] [M 90] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 90] [M 90] [S 0] [M 90] [M 90] [S 0] [S 0] [M 90] 
   9 [S 87] [S 85] [S 0] [S 86] [S 0] [S 86] [S 86] [S 0] 
  10 [M 90] [S 87] [M 90] [S 0] [S 0] [M 90] [M 90] [S 0] 
  11 [S 0] [S 86] [S 86] [S 87] [S 0] [S 85] [S 0] [S 87] 
  12 [S 0] [S 87] [M 90] [S 0] [M 90] [M 90] [S 0] [M 90] 
  13 [S 0] [S 86] [S 0] [S 86] [S 0] [S 87] [S 0] [S 0] 
  14 [S 0] [M 90] [M 90] [S 0] [M 90] [S 0] [M 90] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
EPOCH [90] PERSISTED.
STARTING [91]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [S 90] [S 0] [S 90] [S 0] [S 90] [S 0] 
   1 [S 0] [S 86] [S 0] [S 0] [S 0] [S 87] [S 0] [S 0] 
   2 [S 90] [S 90] [S 0] [S 0] [S 90] [S 86] [S 90] [S 0] 
   3 [S 86] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] [S 86] 
   4 [S 90] [S 0] [S 90] [S 90] [S 0] [S 0] [S 90] [S 0] 
   5 [S 86] [S 0] [S 87] [S 0] [S 0] [S 86] [S 0] [S 0] 
   6 [S 90] [S 90] [S 90] [S 0] [S 90] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 87] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 90] [S 90] [S 0] [S 90] [S 90] [S 0] [S 0] [S 90] 
   9 [S 87] [S 85] [S 0] [S 86] [S 0] [S 86] [S 86] [S 0] 
  10 [S 90] [S 87] [S 90] [S 0] [S 0] [S 90] [S 90] [S 0] 
  11 [S 0] [S 86] [S 86] [S 87] [S 0] [S 85] [S 0] [S 87] 
  12 [S 0] [S 87] [S 90] [S 0] [S 90] [S 90] [S 0] [S 90] 
  13 [S 0] [S 86] [S 0] [S 86] [S 0] [S 87] [S 0] [S 0] 
  14 [S 0] [S 90] [S 90] [S 0] [S 90] [S 0] [S 90] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 86] [S 0] [S 0] 
============================================================
STORE | (91) latency = 370
STORE | (91) latency = 375
STORE | (91) latency = 380
STORE | (91) latency = 385
STORE | (91) latency = 390
STORE | (91) latency = 395
STORE | (91) latency = 400
STORE | (91) latency = 405
STORE | (91) latency = 410
STORE | (91) latency = 415
STORE | (91) latency = 420
STORE | (91) latency = 425
STORE | (91) latency = 430
STORE | (91) latency = 435
STORE | (91) latency = 440
STORE | (91) latency = 445
STORE | (91) latency = 450
STORE | (91) latency = 455
STORE | (91) latency = 460
STORE | (91) latency = 465
STORE | (91) latency = 470
STORE | (91) latency = 475
STORE | (91) latency = 480
STORE | (91) latency = 485
STORE | (91) latency = 490
STORE | (91) latency = 495
STORE | (91) latency = 500
STORE | (91) latency = 505
STORE | (91) latency = 510
STORE | (91) latency = 515
STORE | (91) latency = 520
STORE | (91) latency = 525
STORE | (91) latency = 530
LOAD | (91) latency: (125 + 0) = 125
flushWriteBuffer | now: 881192
flushWriteBuffer | empty!
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (129 + 0) = 129
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (129 + 0) = 129
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 45) = 170
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (130 + 0) = 130
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (129 + 0) = 129
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
flushWriteBuffer | now: 882192
flushWriteBuffer | empty!
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (129 + 0) = 129
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 45) = 170
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (129 + 0) = 129
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (130 + 0) = 130
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
LOAD | (91) latency: (125 + 0) = 125
ENDING EPOCH [91]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [M 91] [S 0] [S 90] [S 0] [M 91] [S 0] 
   1 [M 91] [M 91] [S 0] [S 0] [S 0] [M 91] [M 91] [S 0] 
   2 [M 91] [S 90] [S 0] [S 0] [S 90] [S 86] [M 91] [S 0] 
   3 [M 91] [S 0] [S 0] [M 91] [M 91] [S 0] [S 0] [S 0] 
   4 [S 90] [S 0] [S 90] [M 91] [S 0] [S 0] [M 91] [S 0] 
   5 [S 0] [S 0] [M 91] [M 91] [S 0] [M 91] [S 0] [M 91] 
   6 [M 91] [S 90] [S 90] [S 0] [M 91] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [M 91] [M 91] [S 0] [M 91] [S 0] [S 0] 
   8 [M 91] [S 90] [S 0] [M 91] [M 91] [S 0] [S 0] [S 90] 
   9 [S 87] [S 0] [S 0] [M 91] [S 0] [M 91] [M 91] [S 0] 
  10 [S 90] [S 0] [M 91] [S 0] [S 0] [M 91] [S 90] [S 0] 
  11 [S 0] [S 0] [M 91] [M 91] [M 91] [M 91] [S 0] [S 87] 
  12 [S 0] [S 0] [M 91] [S 0] [M 91] [S 90] [S 0] [S 90] 
  13 [S 0] [M 91] [S 0] [M 91] [S 0] [S 0] [S 0] [M 91] 
  14 [S 0] [S 90] [M 91] [S 0] [M 91] [S 0] [S 90] [S 0] 
  15 [M 91] [M 91] [M 91] [S 0] [S 0] [M 91] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 5: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 3: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
EPOCH [91] PERSISTED.
STARTING [92]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [S 91] [S 0] [S 90] [S 0] [S 91] [S 0] 
   1 [S 91] [S 91] [S 0] [S 0] [S 0] [S 91] [S 91] [S 0] 
   2 [S 91] [S 90] [S 0] [S 0] [S 90] [S 86] [S 91] [S 0] 
   3 [S 91] [S 0] [S 0] [S 91] [S 91] [S 0] [S 0] [S 0] 
   4 [S 90] [S 0] [S 90] [S 91] [S 0] [S 0] [S 91] [S 0] 
   5 [S 0] [S 0] [S 91] [S 91] [S 0] [S 91] [S 0] [S 91] 
   6 [S 91] [S 90] [S 90] [S 0] [S 91] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 91] [S 91] [S 0] [S 91] [S 0] [S 0] 
   8 [S 91] [S 90] [S 0] [S 91] [S 91] [S 0] [S 0] [S 90] 
   9 [S 87] [S 0] [S 0] [S 91] [S 0] [S 91] [S 91] [S 0] 
  10 [S 90] [S 0] [S 91] [S 0] [S 0] [S 91] [S 90] [S 0] 
  11 [S 0] [S 0] [S 91] [S 91] [S 91] [S 91] [S 0] [S 87] 
  12 [S 0] [S 0] [S 91] [S 0] [S 91] [S 90] [S 0] [S 90] 
  13 [S 0] [S 91] [S 0] [S 91] [S 0] [S 0] [S 0] [S 91] 
  14 [S 0] [S 90] [S 91] [S 0] [S 91] [S 0] [S 90] [S 0] 
  15 [S 91] [S 91] [S 91] [S 0] [S 0] [S 91] [S 0] [S 0] 
============================================================
STORE | (92) latency = 370
STORE | (92) latency = 375
STORE | (92) latency = 380
STORE | (92) latency = 385
STORE | (92) latency = 390
STORE | (92) latency = 395
STORE | (92) latency = 400
STORE | (92) latency = 405
STORE | (92) latency = 410
STORE | (92) latency = 415
STORE | (92) latency = 420
STORE | (92) latency = 425
STORE | (92) latency = 430
STORE | (92) latency = 435
STORE | (92) latency = 440
STORE | (92) latency = 445
STORE | (92) latency = 450
STORE | (92) latency = 455
STORE | (92) latency = 460
STORE | (92) latency = 465
STORE | (92) latency = 470
STORE | (92) latency = 475
STORE | (92) latency = 480
STORE | (92) latency = 485
STORE | (92) latency = 490
STORE | (92) latency = 495
STORE | (92) latency = 500
STORE | (92) latency = 505
STORE | (92) latency = 510
STORE | (92) latency = 515
STORE | (92) latency = 520
STORE | (92) latency = 525
STORE | (92) latency = 530
STORE | (92) latency = 535
STORE | (92) latency = 540
STORE | (92) latency = 545
STORE | (92) latency = 550
STORE | (92) latency = 555
STORE | (92) latency = 560
STORE | (92) latency = 565
STORE | (92) latency = 570
STORE | (92) latency = 575
STORE | (92) latency = 580
STORE | (92) latency = 585
STORE | (92) latency = 590
LOAD | (92) latency: (355 + 0) = 355
LOAD | (92) latency: (348 + 0) = 348
LOAD | (92) latency: (342 + 0) = 342
LOAD | (92) latency: (195 + 0) = 195
LOAD | (92) latency: (186 + 45) = 231
flushWriteBuffer | now: 883192
flushWriteBuffer | empty!
flushWriteBuffer | now: 884192
flushWriteBuffer | empty!
LOAD | (92) latency: (125 + 0) = 125
LOAD | (92) latency: (125 + 0) = 125
LOAD | (92) latency: (125 + 0) = 125
LOAD | (92) latency: (125 + 0) = 125
LOAD | (92) latency: (125 + 0) = 125
LOAD | (92) latency: (125 + 0) = 125
LOAD | (92) latency: (125 + 0) = 125
ENDING EPOCH [92]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [S 91] [S 0] [S 90] [S 0] [S 91] [S 0] 
   1 [M 92] [M 92] [S 0] [S 0] [S 0] [M 92] [M 92] [S 0] 
   2 [S 91] [S 90] [S 0] [S 0] [S 90] [S 86] [S 91] [S 0] 
   3 [M 92] [S 0] [S 0] [M 92] [M 92] [M 92] [S 0] [S 0] 
   4 [S 90] [S 0] [S 90] [S 91] [S 0] [S 0] [S 91] [S 0] 
   5 [S 0] [S 0] [M 92] [M 92] [S 0] [M 92] [S 0] [M 92] 
   6 [S 91] [S 90] [S 90] [S 0] [S 91] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [M 92] [M 92] [M 92] [M 92] [S 0] [S 0] 
   8 [M 92] [S 90] [S 0] [S 91] [S 91] [S 0] [S 0] [S 90] 
   9 [S 87] [S 0] [M 92] [M 92] [S 0] [M 92] [M 92] [S 0] 
  10 [S 90] [S 0] [S 91] [S 0] [S 0] [S 91] [S 90] [S 0] 
  11 [S 0] [S 0] [M 92] [M 92] [M 92] [M 92] [S 0] [S 87] 
  12 [S 0] [S 0] [S 91] [S 0] [S 91] [S 90] [S 0] [S 90] 
  13 [S 0] [M 92] [S 0] [M 92] [M 92] [S 0] [S 0] [M 92] 
  14 [S 0] [S 90] [S 91] [S 0] [S 91] [S 0] [S 90] [S 0] 
  15 [M 92] [M 92] [M 92] [S 0] [S 0] [M 92] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
EPOCH [92] PERSISTED.
STARTING [93]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [S 91] [S 0] [S 90] [S 0] [S 91] [S 0] 
   1 [S 92] [S 92] [S 0] [S 0] [S 0] [S 92] [S 92] [S 0] 
   2 [S 91] [S 90] [S 0] [S 0] [S 90] [S 86] [S 91] [S 0] 
   3 [S 92] [S 0] [S 0] [S 92] [S 92] [S 92] [S 0] [S 0] 
   4 [S 90] [S 0] [S 90] [S 91] [S 0] [S 0] [S 91] [S 0] 
   5 [S 0] [S 0] [S 92] [S 92] [S 0] [S 92] [S 0] [S 92] 
   6 [S 91] [S 90] [S 90] [S 0] [S 91] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 92] [S 92] [S 92] [S 92] [S 0] [S 0] 
   8 [S 92] [S 90] [S 0] [S 91] [S 91] [S 0] [S 0] [S 90] 
   9 [S 87] [S 0] [S 92] [S 92] [S 0] [S 92] [S 92] [S 0] 
  10 [S 90] [S 0] [S 91] [S 0] [S 0] [S 91] [S 90] [S 0] 
  11 [S 0] [S 0] [S 92] [S 92] [S 92] [S 92] [S 0] [S 87] 
  12 [S 0] [S 0] [S 91] [S 0] [S 91] [S 90] [S 0] [S 90] 
  13 [S 0] [S 92] [S 0] [S 92] [S 92] [S 0] [S 0] [S 92] 
  14 [S 0] [S 90] [S 91] [S 0] [S 91] [S 0] [S 90] [S 0] 
  15 [S 92] [S 92] [S 92] [S 0] [S 0] [S 92] [S 0] [S 0] 
============================================================
STORE | (93) latency = 370
STORE | (93) latency = 375
STORE | (93) latency = 380
STORE | (93) latency = 385
STORE | (93) latency = 390
STORE | (93) latency = 395
STORE | (93) latency = 400
STORE | (93) latency = 405
STORE | (93) latency = 410
STORE | (93) latency = 415
STORE | (93) latency = 420
STORE | (93) latency = 425
STORE | (93) latency = 430
STORE | (93) latency = 435
STORE | (93) latency = 440
STORE | (93) latency = 445
STORE | (93) latency = 450
STORE | (93) latency = 455
STORE | (93) latency = 460
STORE | (93) latency = 465
STORE | (93) latency = 470
STORE | (93) latency = 475
STORE | (93) latency = 480
STORE | (93) latency = 485
STORE | (93) latency = 490
STORE | (93) latency = 495
STORE | (93) latency = 500
STORE | (93) latency = 505
STORE | (93) latency = 510
STORE | (93) latency = 515
STORE | (93) latency = 520
STORE | (93) latency = 525
STORE | (93) latency = 530
LOAD | (93) latency: (125 + 0) = 125
LOAD | (93) latency: (125 + 0) = 125
LOAD | (93) latency: (125 + 0) = 125
flushWriteBuffer | now: 885192
flushWriteBuffer | empty!
LOAD | (93) latency: (125 + 0) = 125
LOAD | (93) latency: (125 + 0) = 125
LOAD | (93) latency: (125 + 0) = 125
LOAD | (93) latency: (125 + 0) = 125
LOAD | (93) latency: (125 + 0) = 125
ENDING EPOCH [93]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [S 91] [S 0] [S 90] [S 0] [S 91] [S 0] 
   1 [M 93] [M 93] [S 0] [S 0] [S 0] [M 93] [M 93] [S 0] 
   2 [S 91] [S 90] [S 0] [S 0] [S 90] [S 0] [S 91] [S 0] 
   3 [M 93] [S 0] [S 0] [M 93] [M 93] [M 93] [S 0] [S 0] 
   4 [S 90] [S 0] [S 90] [S 91] [S 0] [S 0] [S 91] [S 0] 
   5 [S 0] [S 0] [M 93] [M 93] [S 0] [M 93] [S 0] [M 93] 
   6 [S 91] [S 90] [S 90] [S 0] [S 91] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [M 93] [M 93] [M 93] [M 93] [S 0] [S 0] 
   8 [M 93] [S 90] [S 0] [S 91] [S 91] [S 0] [S 0] [S 90] 
   9 [S 0] [S 0] [M 93] [M 93] [S 0] [M 93] [M 93] [S 0] 
  10 [S 90] [S 0] [S 91] [S 0] [S 0] [S 91] [S 90] [S 0] 
  11 [S 0] [S 0] [M 93] [M 93] [M 93] [M 93] [S 0] [S 87] 
  12 [S 0] [S 0] [S 91] [S 0] [S 91] [S 90] [S 0] [S 90] 
  13 [S 0] [M 93] [S 0] [M 93] [M 93] [S 0] [S 0] [M 93] 
  14 [S 0] [S 90] [S 91] [S 0] [S 91] [S 0] [S 90] [S 0] 
  15 [M 93] [M 93] [M 93] [S 0] [S 0] [M 93] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
EPOCH [93] PERSISTED.
STARTING [94]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [S 91] [S 0] [S 90] [S 0] [S 91] [S 0] 
   1 [S 93] [S 93] [S 0] [S 0] [S 0] [S 93] [S 93] [S 0] 
   2 [S 91] [S 90] [S 0] [S 0] [S 90] [S 0] [S 91] [S 0] 
   3 [S 93] [S 0] [S 0] [S 93] [S 93] [S 93] [S 0] [S 0] 
   4 [S 90] [S 0] [S 90] [S 91] [S 0] [S 0] [S 91] [S 0] 
   5 [S 0] [S 0] [S 93] [S 93] [S 0] [S 93] [S 0] [S 93] 
   6 [S 91] [S 90] [S 90] [S 0] [S 91] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 93] [S 93] [S 93] [S 93] [S 0] [S 0] 
   8 [S 93] [S 90] [S 0] [S 91] [S 91] [S 0] [S 0] [S 90] 
   9 [S 0] [S 0] [S 93] [S 93] [S 0] [S 93] [S 93] [S 0] 
  10 [S 90] [S 0] [S 91] [S 0] [S 0] [S 91] [S 90] [S 0] 
  11 [S 0] [S 0] [S 93] [S 93] [S 93] [S 93] [S 0] [S 87] 
  12 [S 0] [S 0] [S 91] [S 0] [S 91] [S 90] [S 0] [S 90] 
  13 [S 0] [S 93] [S 0] [S 93] [S 93] [S 0] [S 0] [S 93] 
  14 [S 0] [S 90] [S 91] [S 0] [S 91] [S 0] [S 90] [S 0] 
  15 [S 93] [S 93] [S 93] [S 0] [S 0] [S 93] [S 0] [S 0] 
============================================================
STORE | (94) latency = 370
STORE | (94) latency = 375
STORE | (94) latency = 380
STORE | (94) latency = 385
STORE | (94) latency = 390
STORE | (94) latency = 395
STORE | (94) latency = 400
STORE | (94) latency = 405
STORE | (94) latency = 410
STORE | (94) latency = 415
STORE | (94) latency = 420
STORE | (94) latency = 425
STORE | (94) latency = 430
STORE | (94) latency = 435
STORE | (94) latency = 440
STORE | (94) latency = 445
STORE | (94) latency = 450
STORE | (94) latency = 455
STORE | (94) latency = 460
STORE | (94) latency = 465
STORE | (94) latency = 470
STORE | (94) latency = 475
STORE | (94) latency = 480
STORE | (94) latency = 485
STORE | (94) latency = 490
STORE | (94) latency = 495
STORE | (94) latency = 500
STORE | (94) latency = 505
STORE | (94) latency = 510
STORE | (94) latency = 515
STORE | (94) latency = 520
STORE | (94) latency = 525
STORE | (94) latency = 530
flushWriteBuffer | now: 886192
flushWriteBuffer | empty!
LOAD | (94) latency: (125 + 45) = 170
LOAD | (94) latency: (125 + 0) = 125
LOAD | (94) latency: (125 + 0) = 125
LOAD | (94) latency: (125 + 0) = 125
LOAD | (94) latency: (125 + 0) = 125
flushWriteBuffer | now: 887192
flushWriteBuffer | empty!
LOAD | (94) latency: (125 + 0) = 125
LOAD | (94) latency: (125 + 0) = 125
LOAD | (94) latency: (125 + 0) = 125
ENDING EPOCH [94]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [S 91] [S 0] [S 90] [S 0] [S 91] [S 0] 
   1 [M 94] [M 94] [S 0] [S 0] [S 0] [M 94] [M 94] [S 0] 
   2 [S 91] [S 90] [S 0] [S 0] [S 90] [S 0] [S 91] [S 0] 
   3 [M 94] [S 0] [S 0] [M 94] [M 94] [M 94] [S 0] [S 0] 
   4 [S 90] [S 0] [S 90] [S 91] [S 0] [S 0] [S 91] [S 0] 
   5 [S 0] [S 0] [M 94] [M 94] [S 0] [M 94] [S 0] [M 94] 
   6 [S 91] [S 90] [S 90] [S 0] [S 91] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [M 94] [M 94] [M 94] [M 94] [S 0] [S 0] 
   8 [M 94] [S 90] [S 0] [S 91] [S 91] [S 0] [S 0] [S 90] 
   9 [S 0] [S 0] [M 94] [M 94] [S 0] [M 94] [M 94] [S 0] 
  10 [S 90] [S 0] [S 0] [S 0] [S 0] [S 91] [S 90] [S 0] 
  11 [S 0] [S 0] [M 94] [M 94] [M 94] [M 94] [S 0] [S 0] 
  12 [S 0] [S 0] [S 91] [S 0] [S 91] [S 90] [S 0] [S 90] 
  13 [S 0] [M 94] [S 0] [M 94] [M 94] [S 0] [S 0] [M 94] 
  14 [S 0] [S 90] [S 91] [S 0] [S 91] [S 0] [S 90] [S 0] 
  15 [M 94] [M 94] [M 94] [S 0] [S 0] [M 94] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
EPOCH [94] PERSISTED.
STARTING [95]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 90] [S 0] [S 91] [S 0] [S 90] [S 0] [S 91] [S 0] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [S 91] [S 90] [S 0] [S 0] [S 90] [S 0] [S 91] [S 0] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [S 94] [S 0] [S 0] 
   4 [S 90] [S 0] [S 90] [S 91] [S 0] [S 0] [S 91] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [S 91] [S 90] [S 90] [S 0] [S 91] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
   8 [S 94] [S 90] [S 0] [S 91] [S 91] [S 0] [S 0] [S 90] 
   9 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [S 90] [S 0] [S 0] [S 0] [S 0] [S 91] [S 90] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [S 91] [S 0] [S 91] [S 90] [S 0] [S 90] 
  13 [S 0] [S 94] [S 0] [S 94] [S 94] [S 0] [S 0] [S 94] 
  14 [S 0] [S 90] [S 91] [S 0] [S 91] [S 0] [S 90] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
STORE | (95) latency = 370
STORE | (95) latency = 375
STORE | (95) latency = 380
STORE | (95) latency = 385
STORE | (95) latency = 390
STORE | (95) latency = 395
STORE | (95) latency = 400
STORE | (95) latency = 405
STORE | (95) latency = 410
STORE | (95) latency = 415
STORE | (95) latency = 420
STORE | (95) latency = 425
STORE | (95) latency = 430
STORE | (95) latency = 435
STORE | (95) latency = 440
STORE | (95) latency = 445
STORE | (95) latency = 450
STORE | (95) latency = 455
STORE | (95) latency = 460
STORE | (95) latency = 465
STORE | (95) latency = 470
STORE | (95) latency = 475
STORE | (95) latency = 480
STORE | (95) latency = 485
STORE | (95) latency = 490
STORE | (95) latency = 495
STORE | (95) latency = 500
STORE | (95) latency = 505
STORE | (95) latency = 510
STORE | (95) latency = 515
STORE | (95) latency = 520
STORE | (95) latency = 525
STORE | (95) latency = 530
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (130 + 0) = 130
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (129 + 0) = 129
flushWriteBuffer | now: 888192
flushWriteBuffer | empty!
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 45) = 170
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (129 + 0) = 129
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (129 + 0) = 129
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (129 + 0) = 129
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 45) = 170
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (129 + 0) = 129
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (130 + 0) = 130
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
flushWriteBuffer | now: 889192
flushWriteBuffer | empty!
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (129 + 0) = 129
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
LOAD | (95) latency: (125 + 0) = 125
ENDING EPOCH [95]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 95] [S 0] [M 95] [S 0] [M 95] [M 95] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [M 95] [M 95] [M 95] [S 0] [S 0] [S 0] [S 91] [M 95] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [M 95] [S 0] [S 0] 
   4 [M 95] [S 0] [M 95] [M 95] [S 0] [S 0] [M 95] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [M 95] [M 95] [M 95] [S 0] [M 95] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 94] [S 94] [M 95] [S 94] [S 0] [S 0] 
   8 [M 95] [M 95] [S 0] [S 91] [M 95] [S 0] [S 0] [M 95] 
   9 [S 0] [S 0] [M 95] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [M 95] [S 0] [S 0] [S 0] [M 95] [M 95] [M 95] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [M 95] [S 0] [M 95] [M 95] [S 0] [M 95] 
  13 [S 0] [S 94] [S 0] [S 94] [M 95] [S 0] [S 0] [S 94] 
  14 [S 0] [M 95] [M 95] [S 0] [M 95] [S 0] [M 95] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 9: 12.5%
scanning set 13: 12.5%
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
EPOCH [95] PERSISTED.
STARTING [96]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 95] [S 0] [S 95] [S 0] [S 95] [S 95] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [S 95] [S 95] [S 95] [S 0] [S 0] [S 0] [S 91] [S 95] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [S 95] [S 0] [S 0] 
   4 [S 95] [S 0] [S 95] [S 95] [S 0] [S 0] [S 95] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [S 95] [S 95] [S 95] [S 0] [S 95] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 94] [S 94] [S 95] [S 94] [S 0] [S 0] 
   8 [S 95] [S 95] [S 0] [S 91] [S 95] [S 0] [S 0] [S 95] 
   9 [S 0] [S 0] [S 95] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [S 95] [S 0] [S 0] [S 0] [S 95] [S 95] [S 95] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [S 95] [S 0] [S 95] [S 95] [S 0] [S 95] 
  13 [S 0] [S 94] [S 0] [S 94] [S 95] [S 0] [S 0] [S 94] 
  14 [S 0] [S 95] [S 95] [S 0] [S 95] [S 0] [S 95] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
STORE | (96) latency = 370
STORE | (96) latency = 375
STORE | (96) latency = 380
STORE | (96) latency = 385
STORE | (96) latency = 390
STORE | (96) latency = 395
STORE | (96) latency = 400
STORE | (96) latency = 405
STORE | (96) latency = 410
STORE | (96) latency = 415
STORE | (96) latency = 420
STORE | (96) latency = 425
STORE | (96) latency = 430
STORE | (96) latency = 435
STORE | (96) latency = 440
STORE | (96) latency = 445
STORE | (96) latency = 450
STORE | (96) latency = 455
STORE | (96) latency = 460
STORE | (96) latency = 465
STORE | (96) latency = 470
STORE | (96) latency = 475
STORE | (96) latency = 480
STORE | (96) latency = 485
STORE | (96) latency = 490
STORE | (96) latency = 495
STORE | (96) latency = 500
STORE | (96) latency = 505
STORE | (96) latency = 510
STORE | (96) latency = 515
STORE | (96) latency = 520
STORE | (96) latency = 525
STORE | (96) latency = 530
STORE | (96) latency = 535
STORE | (96) latency = 540
STORE | (96) latency = 545
LOAD | (96) latency: (295 + 45) = 340
LOAD | (96) latency: (125 + 0) = 125
LOAD | (96) latency: (125 + 0) = 125
flushWriteBuffer | now: 890192
flushWriteBuffer | empty!
LOAD | (96) latency: (125 + 0) = 125
LOAD | (96) latency: (125 + 0) = 125
LOAD | (96) latency: (125 + 0) = 125
LOAD | (96) latency: (125 + 0) = 125
LOAD | (96) latency: (125 + 0) = 125
flushWriteBuffer | now: 891192
flushWriteBuffer | empty!
LOAD | (96) latency: (125 + 0) = 125
ENDING EPOCH [96]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 96] [S 0] [M 96] [S 0] [M 96] [M 96] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [M 96] [M 96] [M 96] [S 0] [S 0] [S 0] [S 91] [M 96] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [S 95] [S 0] [S 0] 
   4 [M 96] [S 0] [M 96] [M 96] [S 0] [S 0] [M 96] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [M 96] [M 96] [M 96] [S 0] [M 96] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 94] [S 94] [S 95] [S 94] [S 0] [S 0] 
   8 [M 96] [M 96] [S 0] [M 96] [M 96] [S 0] [S 0] [M 96] 
   9 [S 0] [S 0] [S 95] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [M 96] [S 0] [S 0] [S 0] [M 96] [M 96] [M 96] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [M 96] [S 0] [M 96] [M 96] [S 0] [M 96] 
  13 [S 0] [S 94] [S 0] [S 94] [S 95] [S 0] [S 0] [S 94] 
  14 [S 0] [M 96] [M 96] [S 0] [M 96] [S 0] [M 96] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
EPOCH [96] PERSISTED.
STARTING [97]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 96] [S 0] [S 96] [S 0] [S 96] [S 96] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [S 96] [S 96] [S 96] [S 0] [S 0] [S 0] [S 91] [S 96] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [S 95] [S 0] [S 0] 
   4 [S 96] [S 0] [S 96] [S 96] [S 0] [S 0] [S 96] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [S 96] [S 96] [S 96] [S 0] [S 96] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 94] [S 94] [S 95] [S 94] [S 0] [S 0] 
   8 [S 96] [S 96] [S 0] [S 96] [S 96] [S 0] [S 0] [S 96] 
   9 [S 0] [S 0] [S 95] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [S 96] [S 0] [S 0] [S 0] [S 96] [S 96] [S 96] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [S 96] [S 0] [S 96] [S 96] [S 0] [S 96] 
  13 [S 0] [S 94] [S 0] [S 94] [S 95] [S 0] [S 0] [S 94] 
  14 [S 0] [S 96] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
STORE | (97) latency = 370
STORE | (97) latency = 375
STORE | (97) latency = 380
STORE | (97) latency = 385
STORE | (97) latency = 390
STORE | (97) latency = 395
STORE | (97) latency = 400
STORE | (97) latency = 405
STORE | (97) latency = 410
STORE | (97) latency = 415
STORE | (97) latency = 420
STORE | (97) latency = 425
STORE | (97) latency = 430
STORE | (97) latency = 435
STORE | (97) latency = 440
STORE | (97) latency = 445
STORE | (97) latency = 450
STORE | (97) latency = 455
STORE | (97) latency = 460
STORE | (97) latency = 465
STORE | (97) latency = 470
STORE | (97) latency = 475
STORE | (97) latency = 480
STORE | (97) latency = 485
STORE | (97) latency = 490
STORE | (97) latency = 495
STORE | (97) latency = 500
STORE | (97) latency = 505
STORE | (97) latency = 510
STORE | (97) latency = 515
STORE | (97) latency = 520
STORE | (97) latency = 525
STORE | (97) latency = 530
LOAD | (97) latency: (125 + 0) = 125
LOAD | (97) latency: (125 + 0) = 125
LOAD | (97) latency: (125 + 0) = 125
LOAD | (97) latency: (125 + 0) = 125
flushWriteBuffer | now: 892192
flushWriteBuffer | empty!
LOAD | (97) latency: (125 + 0) = 125
LOAD | (97) latency: (125 + 0) = 125
LOAD | (97) latency: (125 + 0) = 125
LOAD | (97) latency: (125 + 45) = 170
ENDING EPOCH [97]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 97] [S 0] [M 97] [S 0] [M 97] [M 97] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [M 97] [M 97] [M 97] [S 0] [S 0] [S 0] [S 91] [M 97] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [S 95] [S 0] [S 0] 
   4 [M 97] [S 0] [M 97] [M 97] [S 0] [S 0] [M 97] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [M 97] [M 97] [M 97] [S 0] [M 97] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 0] [S 94] [S 95] [S 94] [S 0] [S 0] 
   8 [M 97] [M 97] [S 0] [M 97] [M 97] [S 0] [S 0] [M 97] 
   9 [S 0] [S 0] [S 95] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [M 97] [S 0] [S 0] [S 0] [M 97] [M 97] [M 97] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [M 97] [S 0] [M 97] [M 97] [S 0] [M 97] 
  13 [S 0] [S 94] [S 0] [S 94] [S 95] [S 0] [S 0] [S 94] 
  14 [S 0] [M 97] [M 97] [S 0] [M 97] [S 0] [M 97] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
EPOCH [97] PERSISTED.
STARTING [98]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 97] [S 0] [S 97] [S 0] [S 97] [S 97] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [S 97] [S 97] [S 97] [S 0] [S 0] [S 0] [S 91] [S 97] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [S 95] [S 0] [S 0] 
   4 [S 97] [S 0] [S 97] [S 97] [S 0] [S 0] [S 97] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [S 97] [S 97] [S 97] [S 0] [S 97] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 0] [S 94] [S 95] [S 94] [S 0] [S 0] 
   8 [S 97] [S 97] [S 0] [S 97] [S 97] [S 0] [S 0] [S 97] 
   9 [S 0] [S 0] [S 95] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [S 97] [S 0] [S 0] [S 0] [S 97] [S 97] [S 97] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [S 97] [S 0] [S 97] [S 97] [S 0] [S 97] 
  13 [S 0] [S 94] [S 0] [S 94] [S 95] [S 0] [S 0] [S 94] 
  14 [S 0] [S 97] [S 97] [S 0] [S 97] [S 0] [S 97] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
STORE | (98) latency = 370
STORE | (98) latency = 375
STORE | (98) latency = 380
STORE | (98) latency = 385
STORE | (98) latency = 390
STORE | (98) latency = 395
STORE | (98) latency = 400
STORE | (98) latency = 405
STORE | (98) latency = 410
STORE | (98) latency = 415
STORE | (98) latency = 420
STORE | (98) latency = 425
STORE | (98) latency = 430
STORE | (98) latency = 435
STORE | (98) latency = 440
STORE | (98) latency = 445
STORE | (98) latency = 450
STORE | (98) latency = 455
STORE | (98) latency = 460
STORE | (98) latency = 465
STORE | (98) latency = 470
STORE | (98) latency = 475
STORE | (98) latency = 480
STORE | (98) latency = 485
STORE | (98) latency = 490
STORE | (98) latency = 495
STORE | (98) latency = 500
STORE | (98) latency = 505
STORE | (98) latency = 510
STORE | (98) latency = 515
STORE | (98) latency = 520
STORE | (98) latency = 525
STORE | (98) latency = 530
LOAD | (98) latency: (125 + 0) = 125
flushWriteBuffer | now: 893192
flushWriteBuffer | empty!
LOAD | (98) latency: (125 + 0) = 125
LOAD | (98) latency: (125 + 0) = 125
LOAD | (98) latency: (125 + 0) = 125
LOAD | (98) latency: (125 + 0) = 125
LOAD | (98) latency: (125 + 0) = 125
flushWriteBuffer | now: 894192
flushWriteBuffer | empty!
LOAD | (98) latency: (125 + 0) = 125
LOAD | (98) latency: (125 + 0) = 125
ENDING EPOCH [98]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 98] [S 0] [M 98] [S 0] [M 98] [M 98] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [M 98] [M 98] [M 98] [S 0] [S 0] [S 0] [S 0] [M 98] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [S 95] [S 0] [S 0] 
   4 [M 98] [S 0] [M 98] [M 98] [S 0] [S 0] [M 98] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [M 98] [M 98] [M 98] [S 0] [M 98] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 0] [S 94] [S 95] [S 94] [S 0] [S 0] 
   8 [M 98] [M 98] [S 0] [M 98] [M 98] [S 0] [S 0] [M 98] 
   9 [S 0] [S 0] [S 95] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [M 98] [S 0] [S 0] [S 0] [M 98] [M 98] [M 98] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [M 98] [S 0] [M 98] [M 98] [S 0] [M 98] 
  13 [S 0] [S 94] [S 0] [S 94] [S 95] [S 0] [S 0] [S 94] 
  14 [S 0] [M 98] [M 98] [S 0] [M 98] [S 0] [M 98] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
EPOCH [98] PERSISTED.
STARTING [99]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] [S 98] 
   1 [S 94] [S 94] [S 0] [S 0] [S 0] [S 94] [S 94] [S 0] 
   2 [S 98] [S 98] [S 98] [S 0] [S 0] [S 0] [S 0] [S 98] 
   3 [S 94] [S 0] [S 0] [S 94] [S 94] [S 95] [S 0] [S 0] 
   4 [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 0] 
   5 [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] [S 94] 
   6 [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [S 0] [S 0] [S 94] [S 95] [S 94] [S 0] [S 0] 
   8 [S 98] [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] 
   9 [S 0] [S 0] [S 95] [S 94] [S 0] [S 94] [S 94] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] 
  11 [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] 
  13 [S 0] [S 94] [S 0] [S 94] [S 95] [S 0] [S 0] [S 94] 
  14 [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] 
  15 [S 94] [S 94] [S 94] [S 0] [S 0] [S 94] [S 0] [S 0] 
============================================================
STORE | (99) latency = 370
STORE | (99) latency = 375
STORE | (99) latency = 380
STORE | (99) latency = 385
STORE | (99) latency = 390
STORE | (99) latency = 395
STORE | (99) latency = 400
STORE | (99) latency = 405
STORE | (99) latency = 410
STORE | (99) latency = 415
STORE | (99) latency = 420
STORE | (99) latency = 425
STORE | (99) latency = 430
STORE | (99) latency = 435
STORE | (99) latency = 440
STORE | (99) latency = 445
STORE | (99) latency = 450
STORE | (99) latency = 455
STORE | (99) latency = 460
STORE | (99) latency = 465
STORE | (99) latency = 470
STORE | (99) latency = 475
STORE | (99) latency = 480
STORE | (99) latency = 485
STORE | (99) latency = 490
STORE | (99) latency = 495
STORE | (99) latency = 500
STORE | (99) latency = 505
STORE | (99) latency = 510
STORE | (99) latency = 515
STORE | (99) latency = 520
STORE | (99) latency = 525
STORE | (99) latency = 530
LOAD | (99) latency: (295 + 0) = 295
LOAD | (99) latency: (270 + 0) = 270
LOAD | (99) latency: (260 + 0) = 260
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (130 + 0) = 130
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 45) = 170
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (130 + 0) = 130
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (130 + 0) = 130
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
flushWriteBuffer | now: 895192
flushWriteBuffer | empty!
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (129 + 0) = 129
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 45) = 170
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (130 + 0) = 130
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (130 + 0) = 130
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (130 + 0) = 130
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 0) = 125
LOAD | (99) latency: (125 + 45) = 170
flushWriteBuffer | now: 896192
flushWriteBuffer | empty!
LOAD | (99) latency: (125 + 0) = 125
ENDING EPOCH [99]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] [S 98] 
   1 [M 99] [M 99] [S 0] [S 0] [S 0] [M 99] [M 99] [S 0] 
   2 [S 98] [S 98] [S 98] [S 0] [S 0] [S 0] [S 0] [S 98] 
   3 [M 99] [S 0] [S 0] [M 99] [M 99] [S 95] [S 0] [M 99] 
   4 [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 0] 
   5 [S 0] [S 0] [M 99] [M 99] [S 0] [M 99] [S 0] [M 99] 
   6 [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [M 99] [S 0] [M 99] [M 99] [M 99] [S 0] [S 0] 
   8 [M 99] [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] 
   9 [S 0] [M 99] [S 95] [M 99] [S 0] [M 99] [M 99] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] 
  11 [S 0] [M 99] [S 0] [M 99] [M 99] [M 99] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] 
  13 [S 0] [M 99] [S 0] [M 99] [M 99] [M 99] [S 0] [S 0] 
  14 [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] 
  15 [M 99] [M 99] [S 0] [S 0] [S 0] [M 99] [S 0] [M 99] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
EPOCH [99] PERSISTED.
STARTING [100]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] [S 98] 
   1 [S 99] [S 99] [S 0] [S 0] [S 0] [S 99] [S 99] [S 0] 
   2 [S 98] [S 98] [S 98] [S 0] [S 0] [S 0] [S 0] [S 98] 
   3 [S 99] [S 0] [S 0] [S 99] [S 99] [S 95] [S 0] [S 99] 
   4 [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 0] 
   5 [S 0] [S 0] [S 99] [S 99] [S 0] [S 99] [S 0] [S 99] 
   6 [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [S 99] [S 0] [S 99] [S 99] [S 99] [S 0] [S 0] 
   8 [S 99] [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] 
   9 [S 0] [S 99] [S 95] [S 99] [S 0] [S 99] [S 99] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] 
  11 [S 0] [S 99] [S 0] [S 99] [S 99] [S 99] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] 
  13 [S 0] [S 99] [S 0] [S 99] [S 99] [S 99] [S 0] [S 0] 
  14 [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] 
  15 [S 99] [S 99] [S 0] [S 0] [S 0] [S 99] [S 0] [S 99] 
============================================================
STORE | (100) latency = 370
STORE | (100) latency = 375
STORE | (100) latency = 380
STORE | (100) latency = 385
STORE | (100) latency = 390
STORE | (100) latency = 395
STORE | (100) latency = 400
STORE | (100) latency = 405
STORE | (100) latency = 410
STORE | (100) latency = 415
STORE | (100) latency = 420
STORE | (100) latency = 425
STORE | (100) latency = 430
STORE | (100) latency = 435
STORE | (100) latency = 440
STORE | (100) latency = 445
STORE | (100) latency = 450
STORE | (100) latency = 455
STORE | (100) latency = 460
STORE | (100) latency = 465
STORE | (100) latency = 470
STORE | (100) latency = 475
STORE | (100) latency = 480
STORE | (100) latency = 485
STORE | (100) latency = 490
STORE | (100) latency = 495
STORE | (100) latency = 500
STORE | (100) latency = 505
STORE | (100) latency = 510
STORE | (100) latency = 515
STORE | (100) latency = 520
STORE | (100) latency = 525
STORE | (100) latency = 530
LOAD | (100) latency: (125 + 0) = 125
LOAD | (100) latency: (125 + 0) = 125
LOAD | (100) latency: (125 + 0) = 125
LOAD | (100) latency: (125 + 0) = 125
LOAD | (100) latency: (125 + 0) = 125
flushWriteBuffer | now: 897192
flushWriteBuffer | empty!
LOAD | (100) latency: (125 + 0) = 125
LOAD | (100) latency: (125 + 0) = 125
LOAD | (100) latency: (125 + 0) = 125
ENDING EPOCH [100]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] [S 98] 
   1 [M 100] [M 100] [S 0] [S 0] [S 0] [M 100] [M 100] [S 0] 
   2 [S 98] [S 98] [S 98] [S 0] [S 0] [S 0] [S 0] [S 98] 
   3 [M 100] [S 0] [S 0] [M 100] [M 100] [S 0] [S 0] [M 100] 
   4 [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 0] 
   5 [S 0] [S 0] [M 100] [M 100] [S 0] [M 100] [S 0] [M 100] 
   6 [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [M 100] [S 0] [M 100] [M 100] [M 100] [S 0] [S 0] 
   8 [M 100] [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] 
   9 [S 0] [M 100] [S 0] [M 100] [S 0] [M 100] [M 100] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] 
  11 [S 0] [M 100] [S 0] [M 100] [M 100] [M 100] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] 
  13 [S 0] [M 100] [S 0] [M 100] [M 100] [M 100] [S 0] [S 0] 
  14 [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] 
  15 [M 100] [M 100] [S 0] [S 0] [S 0] [M 100] [S 0] [M 100] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
EPOCH [100] PERSISTED.
STARTING [101]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] [S 98] 
   1 [S 100] [S 100] [S 0] [S 0] [S 0] [S 100] [S 100] [S 0] 
   2 [S 98] [S 98] [S 98] [S 0] [S 0] [S 0] [S 0] [S 98] 
   3 [S 100] [S 0] [S 0] [S 100] [S 100] [S 0] [S 0] [S 100] 
   4 [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 0] 
   5 [S 0] [S 0] [S 100] [S 100] [S 0] [S 100] [S 0] [S 100] 
   6 [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [S 100] [S 0] [S 100] [S 100] [S 100] [S 0] [S 0] 
   8 [S 100] [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] 
   9 [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] [S 100] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] 
  11 [S 0] [S 100] [S 0] [S 100] [S 100] [S 100] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] 
  13 [S 0] [S 100] [S 0] [S 100] [S 100] [S 100] [S 0] [S 0] 
  14 [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] 
  15 [S 100] [S 100] [S 0] [S 0] [S 0] [S 100] [S 0] [S 100] 
============================================================
STORE | (101) latency = 370
STORE | (101) latency = 375
STORE | (101) latency = 380
STORE | (101) latency = 385
STORE | (101) latency = 390
STORE | (101) latency = 395
STORE | (101) latency = 400
STORE | (101) latency = 405
STORE | (101) latency = 410
STORE | (101) latency = 415
STORE | (101) latency = 420
STORE | (101) latency = 425
STORE | (101) latency = 430
STORE | (101) latency = 435
STORE | (101) latency = 440
STORE | (101) latency = 445
STORE | (101) latency = 450
STORE | (101) latency = 455
STORE | (101) latency = 460
STORE | (101) latency = 465
STORE | (101) latency = 470
STORE | (101) latency = 475
STORE | (101) latency = 480
STORE | (101) latency = 485
STORE | (101) latency = 490
STORE | (101) latency = 495
STORE | (101) latency = 500
STORE | (101) latency = 505
STORE | (101) latency = 510
STORE | (101) latency = 515
STORE | (101) latency = 520
STORE | (101) latency = 525
STORE | (101) latency = 530
LOAD | (101) latency: (125 + 0) = 125
LOAD | (101) latency: (125 + 0) = 125
flushWriteBuffer | now: 898192
flushWriteBuffer | empty!
LOAD | (101) latency: (125 + 0) = 125
LOAD | (101) latency: (125 + 0) = 125
LOAD | (101) latency: (125 + 0) = 125
LOAD | (101) latency: (125 + 0) = 125
LOAD | (101) latency: (125 + 45) = 170
flushWriteBuffer | now: 899192
flushWriteBuffer | empty!
LOAD | (101) latency: (125 + 0) = 125
ENDING EPOCH [101]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] [S 98] 
   1 [M 101] [M 101] [S 0] [S 0] [S 0] [M 101] [M 101] [S 0] 
   2 [S 98] [S 98] [S 98] [S 0] [S 0] [S 0] [S 0] [S 98] 
   3 [M 101] [S 0] [S 0] [M 101] [M 101] [S 0] [S 0] [M 101] 
   4 [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 0] 
   5 [S 0] [S 0] [M 101] [M 101] [S 0] [M 101] [S 0] [M 101] 
   6 [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [M 101] [S 0] [M 101] [M 101] [M 101] [S 0] [S 0] 
   8 [M 101] [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] 
   9 [S 0] [M 101] [S 0] [M 101] [S 0] [M 101] [M 101] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] 
  11 [S 0] [M 101] [S 0] [M 101] [M 101] [M 101] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] 
  13 [S 0] [M 101] [S 0] [M 101] [M 101] [M 101] [S 0] [S 0] 
  14 [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] 
  15 [M 101] [M 101] [S 0] [S 0] [S 0] [M 101] [S 0] [M 101] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
EPOCH [101] PERSISTED.
STARTING [102]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] [S 98] 
   1 [S 101] [S 101] [S 0] [S 0] [S 0] [S 101] [S 101] [S 0] 
   2 [S 98] [S 98] [S 98] [S 0] [S 0] [S 0] [S 0] [S 98] 
   3 [S 101] [S 0] [S 0] [S 101] [S 101] [S 0] [S 0] [S 101] 
   4 [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 0] 
   5 [S 0] [S 0] [S 101] [S 101] [S 0] [S 101] [S 0] [S 101] 
   6 [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [S 101] [S 0] [S 101] [S 101] [S 101] [S 0] [S 0] 
   8 [S 101] [S 98] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] 
   9 [S 0] [S 101] [S 0] [S 101] [S 0] [S 101] [S 101] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] 
  11 [S 0] [S 101] [S 0] [S 101] [S 101] [S 101] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] 
  13 [S 0] [S 101] [S 0] [S 101] [S 101] [S 101] [S 0] [S 0] 
  14 [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] 
  15 [S 101] [S 101] [S 0] [S 0] [S 0] [S 101] [S 0] [S 101] 
============================================================
STORE | (102) latency = 370
STORE | (102) latency = 375
STORE | (102) latency = 380
STORE | (102) latency = 385
STORE | (102) latency = 390
STORE | (102) latency = 395
STORE | (102) latency = 400
STORE | (102) latency = 405
STORE | (102) latency = 410
STORE | (102) latency = 415
STORE | (102) latency = 420
STORE | (102) latency = 425
STORE | (102) latency = 430
STORE | (102) latency = 435
STORE | (102) latency = 440
STORE | (102) latency = 445
STORE | (102) latency = 450
STORE | (102) latency = 455
STORE | (102) latency = 460
STORE | (102) latency = 465
STORE | (102) latency = 470
STORE | (102) latency = 475
STORE | (102) latency = 480
STORE | (102) latency = 485
STORE | (102) latency = 490
STORE | (102) latency = 495
STORE | (102) latency = 500
STORE | (102) latency = 505
STORE | (102) latency = 510
STORE | (102) latency = 515
STORE | (102) latency = 520
STORE | (102) latency = 525
STORE | (102) latency = 530
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
flushWriteBuffer | now: 900192
flushWriteBuffer | empty!
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (130 + 0) = 130
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (130 + 0) = 130
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 45) = 170
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (130 + 0) = 130
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (130 + 0) = 130
LOAD | (102) latency: (125 + 0) = 125
flushWriteBuffer | now: 901192
flushWriteBuffer | empty!
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (130 + 0) = 130
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 0) = 125
LOAD | (102) latency: (125 + 45) = 170
LOAD | (102) latency: (125 + 0) = 125
ENDING EPOCH [102]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (38.28%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 102] [S 0] [S 0] [S 0] [M 102] [S 98] 
   1 [M 102] [S 101] [S 0] [S 0] [S 0] [M 102] [M 102] [S 0] 
   2 [S 98] [M 102] [M 102] [S 0] [S 0] [S 0] [S 0] [M 102] 
   3 [M 102] [S 0] [S 0] [M 102] [M 102] [S 0] [S 0] [S 101] 
   4 [S 0] [S 0] [M 102] [S 98] [S 0] [M 102] [S 98] [M 102] 
   5 [S 0] [S 0] [M 102] [M 102] [S 0] [M 102] [S 0] [M 102] 
   6 [S 98] [M 102] [M 102] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [M 102] [S 0] [M 102] [M 102] [S 101] [S 0] [S 0] 
   8 [M 102] [M 102] [S 0] [S 98] [M 102] [S 0] [S 0] [M 102] 
   9 [S 0] [M 102] [S 0] [M 102] [S 0] [M 102] [M 102] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [M 102] [S 98] [M 102] [S 0] 
  11 [S 0] [M 102] [S 0] [M 102] [M 102] [M 102] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [M 102] [S 0] [M 102] 
  13 [S 0] [M 102] [S 0] [S 101] [M 102] [M 102] [S 0] [S 0] 
  14 [S 0] [M 102] [M 102] [S 0] [S 98] [S 0] [M 102] [S 0] 
  15 [M 102] [M 102] [S 0] [S 0] [S 0] [M 102] [S 0] [M 102] 
============================================================
scanning set 5: 50.0%
scanning set 8: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 7: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 0: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
EPOCH [102] PERSISTED.
STARTING [103]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 102] [S 0] [S 0] [S 0] [S 102] [S 98] 
   1 [S 102] [S 101] [S 0] [S 0] [S 0] [S 102] [S 102] [S 0] 
   2 [S 98] [S 102] [S 102] [S 0] [S 0] [S 0] [S 0] [S 102] 
   3 [S 102] [S 0] [S 0] [S 102] [S 102] [S 0] [S 0] [S 101] 
   4 [S 0] [S 0] [S 102] [S 98] [S 0] [S 102] [S 98] [S 102] 
   5 [S 0] [S 0] [S 102] [S 102] [S 0] [S 102] [S 0] [S 102] 
   6 [S 98] [S 102] [S 102] [S 0] [S 98] [S 0] [S 0] [S 0] 
   7 [S 87] [S 102] [S 0] [S 102] [S 102] [S 101] [S 0] [S 0] 
   8 [S 102] [S 102] [S 0] [S 98] [S 102] [S 0] [S 0] [S 102] 
   9 [S 0] [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] 
  10 [S 98] [S 0] [S 0] [S 0] [S 102] [S 98] [S 102] [S 0] 
  11 [S 0] [S 102] [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] 
  12 [S 0] [S 0] [S 98] [S 0] [S 98] [S 102] [S 0] [S 102] 
  13 [S 0] [S 102] [S 0] [S 101] [S 102] [S 102] [S 0] [S 0] 
  14 [S 0] [S 102] [S 102] [S 0] [S 98] [S 0] [S 102] [S 0] 
  15 [S 102] [S 102] [S 0] [S 0] [S 0] [S 102] [S 0] [S 102] 
============================================================
STORE | (103) latency = 370
STORE | (103) latency = 375
STORE | (103) latency = 380
STORE | (103) latency = 385
STORE | (103) latency = 390
STORE | (103) latency = 395
STORE | (103) latency = 400
STORE | (103) latency = 405
STORE | (103) latency = 410
STORE | (103) latency = 415
STORE | (103) latency = 420
STORE | (103) latency = 425
STORE | (103) latency = 430
STORE | (103) latency = 435
STORE | (103) latency = 440
STORE | (103) latency = 445
STORE | (103) latency = 450
STORE | (103) latency = 455
STORE | (103) latency = 460
STORE | (103) latency = 465
STORE | (103) latency = 470
STORE | (103) latency = 475
STORE | (103) latency = 480
STORE | (103) latency = 485
STORE | (103) latency = 490
STORE | (103) latency = 495
STORE | (103) latency = 500
STORE | (103) latency = 505
STORE | (103) latency = 510
STORE | (103) latency = 515
STORE | (103) latency = 520
STORE | (103) latency = 525
STORE | (103) latency = 530
STORE | (103) latency = 535
STORE | (103) latency = 540
STORE | (103) latency = 545
STORE | (103) latency = 550
STORE | (103) latency = 555
STORE | (103) latency = 560
STORE | (103) latency = 565
STORE | (103) latency = 570
STORE | (103) latency = 575
STORE | (103) latency = 580
STORE | (103) latency = 585
STORE | (103) latency = 590
STORE | (103) latency = 595
STORE | (103) latency = 600
STORE | (103) latency = 605
STORE | (103) latency = 610
LOAD | (103) latency: (375 + 0) = 375
LOAD | (103) latency: (368 + 0) = 368
LOAD | (103) latency: (362 + 0) = 362
LOAD | (103) latency: (215 + 0) = 215
LOAD | (103) latency: (209 + 0) = 209
LOAD | (103) latency: (214 + 0) = 214
LOAD | (103) latency: (207 + 0) = 207
LOAD | (103) latency: (201 + 0) = 201
LOAD | (103) latency: (125 + 0) = 125
LOAD | (103) latency: (125 + 0) = 125
LOAD | (103) latency: (130 + 0) = 130
LOAD | (103) latency: (125 + 0) = 125
LOAD | (103) latency: (125 + 0) = 125
LOAD | (103) latency: (125 + 0) = 125
flushWriteBuffer | now: 902192
flushWriteBuffer | empty!
LOAD | (103) latency: (125 + 45) = 170
LOAD | (103) latency: (125 + 0) = 125
LOAD | (103) latency: (125 + 0) = 125
LOAD | (103) latency: (125 + 0) = 125
LOAD | (103) latency: (125 + 0) = 125
flushWriteBuffer | now: 903192
flushWriteBuffer | empty!
LOAD | (103) latency: (125 + 0) = 125
LOAD | (103) latency: (125 + 0) = 125
ENDING EPOCH [103]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 103] [M 103] [S 0] [S 0] [S 0] [M 103] [M 103] 
   1 [S 102] [S 101] [S 0] [S 0] [S 0] [S 102] [S 102] [S 0] 
   2 [M 103] [M 103] [M 103] [S 0] [S 0] [S 0] [S 0] [M 103] 
   3 [S 102] [S 0] [S 0] [S 102] [S 102] [S 0] [S 0] [S 101] 
   4 [S 0] [S 0] [M 103] [M 103] [S 0] [M 103] [S 98] [M 103] 
   5 [S 0] [S 0] [S 102] [S 102] [S 0] [S 102] [S 0] [S 102] 
   6 [M 103] [M 103] [M 103] [S 0] [M 103] [S 0] [S 0] [S 0] 
   7 [S 87] [S 102] [S 0] [S 102] [S 102] [S 101] [S 0] [S 0] 
   8 [M 103] [M 103] [S 0] [M 103] [M 103] [S 0] [S 0] [M 103] 
   9 [S 0] [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] 
  10 [M 103] [S 0] [S 0] [S 0] [M 103] [M 103] [M 103] [S 0] 
  11 [S 0] [S 102] [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] 
  12 [S 0] [S 0] [M 103] [S 0] [M 103] [M 103] [S 0] [M 103] 
  13 [S 0] [S 102] [S 0] [S 101] [S 102] [S 102] [S 0] [S 0] 
  14 [S 0] [M 103] [M 103] [S 0] [M 103] [S 0] [M 103] [S 0] 
  15 [S 102] [S 102] [S 0] [S 0] [S 0] [S 102] [S 0] [S 102] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
EPOCH [103] PERSISTED.
STARTING [104]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 103] [S 103] [S 0] [S 0] [S 0] [S 103] [S 103] 
   1 [S 102] [S 101] [S 0] [S 0] [S 0] [S 102] [S 102] [S 0] 
   2 [S 103] [S 103] [S 103] [S 0] [S 0] [S 0] [S 0] [S 103] 
   3 [S 102] [S 0] [S 0] [S 102] [S 102] [S 0] [S 0] [S 101] 
   4 [S 0] [S 0] [S 103] [S 103] [S 0] [S 103] [S 98] [S 103] 
   5 [S 0] [S 0] [S 102] [S 102] [S 0] [S 102] [S 0] [S 102] 
   6 [S 103] [S 103] [S 103] [S 0] [S 103] [S 0] [S 0] [S 0] 
   7 [S 87] [S 102] [S 0] [S 102] [S 102] [S 101] [S 0] [S 0] 
   8 [S 103] [S 103] [S 0] [S 103] [S 103] [S 0] [S 0] [S 103] 
   9 [S 0] [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] 
  10 [S 103] [S 0] [S 0] [S 0] [S 103] [S 103] [S 103] [S 0] 
  11 [S 0] [S 102] [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] 
  12 [S 0] [S 0] [S 103] [S 0] [S 103] [S 103] [S 0] [S 103] 
  13 [S 0] [S 102] [S 0] [S 101] [S 102] [S 102] [S 0] [S 0] 
  14 [S 0] [S 103] [S 103] [S 0] [S 103] [S 0] [S 103] [S 0] 
  15 [S 102] [S 102] [S 0] [S 0] [S 0] [S 102] [S 0] [S 102] 
============================================================
STORE | (104) latency = 370
STORE | (104) latency = 375
STORE | (104) latency = 380
STORE | (104) latency = 385
STORE | (104) latency = 390
STORE | (104) latency = 395
STORE | (104) latency = 400
STORE | (104) latency = 405
STORE | (104) latency = 410
STORE | (104) latency = 415
STORE | (104) latency = 420
STORE | (104) latency = 425
STORE | (104) latency = 430
STORE | (104) latency = 435
STORE | (104) latency = 440
STORE | (104) latency = 445
STORE | (104) latency = 450
STORE | (104) latency = 455
STORE | (104) latency = 460
STORE | (104) latency = 465
STORE | (104) latency = 470
STORE | (104) latency = 475
STORE | (104) latency = 480
STORE | (104) latency = 485
STORE | (104) latency = 490
STORE | (104) latency = 495
STORE | (104) latency = 500
STORE | (104) latency = 505
STORE | (104) latency = 510
STORE | (104) latency = 515
STORE | (104) latency = 520
STORE | (104) latency = 525
STORE | (104) latency = 530
LOAD | (104) latency: (125 + 0) = 125
LOAD | (104) latency: (125 + 0) = 125
LOAD | (104) latency: (125 + 0) = 125
LOAD | (104) latency: (125 + 0) = 125
flushWriteBuffer | now: 904192
flushWriteBuffer | empty!
LOAD | (104) latency: (125 + 0) = 125
LOAD | (104) latency: (125 + 0) = 125
ENDING EPOCH [104]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (19.53%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 104] [M 104] [S 0] [S 0] [S 0] [M 104] [S 103] 
   1 [S 102] [S 101] [S 0] [S 0] [S 0] [S 102] [S 102] [S 0] 
   2 [M 104] [S 103] [M 104] [S 0] [S 0] [S 0] [S 0] [M 104] 
   3 [S 102] [S 0] [S 0] [S 102] [S 102] [S 0] [S 0] [S 101] 
   4 [S 0] [S 0] [M 104] [M 104] [S 0] [S 103] [S 0] [M 104] 
   5 [S 0] [S 0] [S 102] [S 102] [S 0] [S 102] [S 0] [S 102] 
   6 [S 103] [M 104] [M 104] [S 0] [M 104] [S 0] [S 0] [S 0] 
   7 [S 87] [S 102] [S 0] [S 102] [S 102] [S 101] [S 0] [S 0] 
   8 [M 104] [M 104] [S 0] [M 104] [S 103] [S 0] [S 0] [M 104] 
   9 [S 0] [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] 
  10 [S 103] [S 0] [S 0] [S 0] [M 104] [M 104] [M 104] [S 0] 
  11 [S 0] [S 102] [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] 
  12 [S 0] [S 0] [M 104] [S 0] [S 103] [M 104] [S 0] [M 104] 
  13 [S 0] [S 102] [S 0] [S 101] [S 102] [S 102] [S 0] [S 0] 
  14 [S 0] [M 104] [S 103] [S 0] [M 104] [S 0] [M 104] [S 0] 
  15 [S 102] [S 102] [S 0] [S 0] [S 0] [S 102] [S 0] [S 102] 
============================================================
scanning set 8: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
EPOCH [104] PERSISTED.
STARTING [105]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] [S 103] 
   1 [S 102] [S 101] [S 0] [S 0] [S 0] [S 102] [S 102] [S 0] 
   2 [S 104] [S 103] [S 104] [S 0] [S 0] [S 0] [S 0] [S 104] 
   3 [S 102] [S 0] [S 0] [S 102] [S 102] [S 0] [S 0] [S 101] 
   4 [S 0] [S 0] [S 104] [S 104] [S 0] [S 103] [S 0] [S 104] 
   5 [S 0] [S 0] [S 102] [S 102] [S 0] [S 102] [S 0] [S 102] 
   6 [S 103] [S 104] [S 104] [S 0] [S 104] [S 0] [S 0] [S 0] 
   7 [S 87] [S 102] [S 0] [S 102] [S 102] [S 101] [S 0] [S 0] 
   8 [S 104] [S 104] [S 0] [S 104] [S 103] [S 0] [S 0] [S 104] 
   9 [S 0] [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] 
  10 [S 103] [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] 
  11 [S 0] [S 102] [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] 
  12 [S 0] [S 0] [S 104] [S 0] [S 103] [S 104] [S 0] [S 104] 
  13 [S 0] [S 102] [S 0] [S 101] [S 102] [S 102] [S 0] [S 0] 
  14 [S 0] [S 104] [S 103] [S 0] [S 104] [S 0] [S 104] [S 0] 
  15 [S 102] [S 102] [S 0] [S 0] [S 0] [S 102] [S 0] [S 102] 
============================================================
STORE | (105) latency = 370
STORE | (105) latency = 375
STORE | (105) latency = 380
STORE | (105) latency = 385
STORE | (105) latency = 390
STORE | (105) latency = 395
STORE | (105) latency = 400
STORE | (105) latency = 405
STORE | (105) latency = 410
STORE | (105) latency = 415
STORE | (105) latency = 420
STORE | (105) latency = 425
STORE | (105) latency = 430
STORE | (105) latency = 435
STORE | (105) latency = 440
STORE | (105) latency = 445
STORE | (105) latency = 450
STORE | (105) latency = 455
STORE | (105) latency = 460
STORE | (105) latency = 465
STORE | (105) latency = 470
STORE | (105) latency = 475
STORE | (105) latency = 480
STORE | (105) latency = 485
STORE | (105) latency = 490
LOAD | (105) latency: (125 + 0) = 125
LOAD | (105) latency: (125 + 0) = 125
LOAD | (105) latency: (125 + 0) = 125
flushWriteBuffer | now: 905192
flushWriteBuffer | empty!
LOAD | (105) latency: (125 + 45) = 170
LOAD | (105) latency: (125 + 0) = 125
LOAD | (105) latency: (125 + 0) = 125
LOAD | (105) latency: (125 + 0) = 125
LOAD | (105) latency: (125 + 0) = 125
ENDING EPOCH [105]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 105] [M 105] [S 0] [S 0] [S 0] [M 105] [M 105] 
   1 [S 102] [S 101] [S 0] [S 0] [S 0] [S 102] [S 102] [S 0] 
   2 [M 105] [M 105] [M 105] [S 0] [S 0] [S 0] [S 0] [M 105] 
   3 [S 102] [S 0] [S 0] [S 102] [S 102] [S 0] [S 0] [S 101] 
   4 [S 0] [S 0] [M 105] [M 105] [S 0] [M 105] [S 0] [M 105] 
   5 [S 0] [S 0] [S 102] [S 102] [S 0] [S 102] [S 0] [S 102] 
   6 [M 105] [M 105] [M 105] [S 0] [M 105] [S 0] [S 0] [S 0] 
   7 [S 87] [S 102] [S 0] [S 102] [S 102] [S 101] [S 0] [S 0] 
   8 [M 105] [M 105] [S 0] [M 105] [M 105] [S 0] [S 0] [M 105] 
   9 [S 0] [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] 
  10 [M 105] [S 0] [S 0] [S 0] [M 105] [M 105] [M 105] [S 0] 
  11 [S 0] [S 102] [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] 
  12 [S 0] [S 0] [M 105] [S 0] [M 105] [M 105] [S 0] [M 105] 
  13 [S 0] [S 102] [S 0] [S 101] [S 102] [S 102] [S 0] [S 0] 
  14 [S 0] [M 105] [M 105] [S 0] [M 105] [S 0] [M 105] [S 0] 
  15 [S 0] [S 102] [S 0] [S 0] [S 0] [S 102] [S 0] [S 102] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
EPOCH [105] PERSISTED.
STARTING [106]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 105] [S 105] [S 0] [S 0] [S 0] [S 105] [S 105] 
   1 [S 102] [S 101] [S 0] [S 0] [S 0] [S 102] [S 102] [S 0] 
   2 [S 105] [S 105] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [S 102] [S 0] [S 0] [S 102] [S 102] [S 0] [S 0] [S 101] 
   4 [S 0] [S 0] [S 105] [S 105] [S 0] [S 105] [S 0] [S 105] 
   5 [S 0] [S 0] [S 102] [S 102] [S 0] [S 102] [S 0] [S 102] 
   6 [S 105] [S 105] [S 105] [S 0] [S 105] [S 0] [S 0] [S 0] 
   7 [S 87] [S 102] [S 0] [S 102] [S 102] [S 101] [S 0] [S 0] 
   8 [S 105] [S 105] [S 0] [S 105] [S 105] [S 0] [S 0] [S 105] 
   9 [S 0] [S 102] [S 0] [S 102] [S 0] [S 102] [S 102] [S 0] 
  10 [S 105] [S 0] [S 0] [S 0] [S 105] [S 105] [S 105] [S 0] 
  11 [S 0] [S 102] [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] 
  12 [S 0] [S 0] [S 105] [S 0] [S 105] [S 105] [S 0] [S 105] 
  13 [S 0] [S 102] [S 0] [S 101] [S 102] [S 102] [S 0] [S 0] 
  14 [S 0] [S 105] [S 105] [S 0] [S 105] [S 0] [S 105] [S 0] 
  15 [S 0] [S 102] [S 0] [S 0] [S 0] [S 102] [S 0] [S 102] 
============================================================
STORE | (106) latency = 370
STORE | (106) latency = 375
STORE | (106) latency = 380
STORE | (106) latency = 385
STORE | (106) latency = 390
STORE | (106) latency = 395
STORE | (106) latency = 400
STORE | (106) latency = 405
STORE | (106) latency = 410
STORE | (106) latency = 415
STORE | (106) latency = 420
STORE | (106) latency = 425
STORE | (106) latency = 430
STORE | (106) latency = 435
STORE | (106) latency = 440
STORE | (106) latency = 445
STORE | (106) latency = 450
STORE | (106) latency = 455
STORE | (106) latency = 460
STORE | (106) latency = 465
STORE | (106) latency = 470
STORE | (106) latency = 475
STORE | (106) latency = 480
STORE | (106) latency = 485
STORE | (106) latency = 490
STORE | (106) latency = 495
STORE | (106) latency = 500
STORE | (106) latency = 505
STORE | (106) latency = 510
STORE | (106) latency = 515
STORE | (106) latency = 520
STORE | (106) latency = 525
STORE | (106) latency = 530
flushWriteBuffer | now: 906192
flushWriteBuffer | empty!
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (129 + 0) = 129
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (129 + 0) = 129
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 45) = 170
flushWriteBuffer | now: 907192
flushWriteBuffer | empty!
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (130 + 0) = 130
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (129 + 0) = 129
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (130 + 0) = 130
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 45) = 170
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (130 + 0) = 130
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (129 + 0) = 129
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
LOAD | (106) latency: (125 + 0) = 125
ENDING EPOCH [106]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 106] [S 105] [S 0] [S 0] [S 0] [S 105] [M 106] 
   1 [M 106] [M 106] [S 0] [S 0] [S 0] [M 106] [S 102] [S 0] 
   2 [M 106] [M 106] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [M 106] [M 106] [S 0] [S 102] [M 106] [S 0] [S 0] [M 106] 
   4 [S 0] [S 0] [S 105] [M 106] [S 0] [M 106] [S 0] [S 105] 
   5 [M 106] [S 0] [M 106] [S 102] [S 0] [M 106] [S 0] [M 106] 
   6 [M 106] [S 105] [S 105] [S 0] [M 106] [S 0] [S 0] [S 0] 
   7 [S 87] [M 106] [S 0] [M 106] [M 106] [S 101] [S 0] [S 0] 
   8 [M 106] [S 105] [S 0] [M 106] [M 106] [S 0] [S 0] [S 105] 
   9 [S 0] [S 0] [S 0] [M 106] [M 106] [M 106] [M 106] [S 0] 
  10 [M 106] [S 0] [S 0] [S 0] [S 105] [M 106] [S 105] [S 0] 
  11 [S 0] [M 106] [S 0] [M 106] [S 102] [M 106] [S 0] [S 0] 
  12 [S 0] [S 0] [M 106] [S 0] [M 106] [S 105] [S 0] [S 105] 
  13 [S 0] [M 106] [S 0] [S 101] [M 106] [M 106] [S 0] [S 0] 
  14 [S 0] [S 105] [M 106] [S 0] [M 106] [S 0] [S 105] [S 0] 
  15 [S 0] [M 106] [M 106] [S 0] [S 0] [M 106] [S 0] [M 106] 
============================================================
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
EPOCH [106] PERSISTED.
STARTING [107]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 106] [S 105] [S 0] [S 0] [S 0] [S 105] [S 106] 
   1 [S 106] [S 106] [S 0] [S 0] [S 0] [S 106] [S 102] [S 0] 
   2 [S 106] [S 106] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [S 106] [S 106] [S 0] [S 102] [S 106] [S 0] [S 0] [S 106] 
   4 [S 0] [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] 
   5 [S 106] [S 0] [S 106] [S 102] [S 0] [S 106] [S 0] [S 106] 
   6 [S 106] [S 105] [S 105] [S 0] [S 106] [S 0] [S 0] [S 0] 
   7 [S 87] [S 106] [S 0] [S 106] [S 106] [S 101] [S 0] [S 0] 
   8 [S 106] [S 105] [S 0] [S 106] [S 106] [S 0] [S 0] [S 105] 
   9 [S 0] [S 0] [S 0] [S 106] [S 106] [S 106] [S 106] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [S 105] [S 106] [S 105] [S 0] 
  11 [S 0] [S 106] [S 0] [S 106] [S 102] [S 106] [S 0] [S 0] 
  12 [S 0] [S 0] [S 106] [S 0] [S 106] [S 105] [S 0] [S 105] 
  13 [S 0] [S 106] [S 0] [S 101] [S 106] [S 106] [S 0] [S 0] 
  14 [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] [S 0] 
  15 [S 0] [S 106] [S 106] [S 0] [S 0] [S 106] [S 0] [S 106] 
============================================================
STORE | (107) latency = 370
STORE | (107) latency = 375
STORE | (107) latency = 380
STORE | (107) latency = 385
STORE | (107) latency = 390
STORE | (107) latency = 395
STORE | (107) latency = 400
STORE | (107) latency = 405
STORE | (107) latency = 410
STORE | (107) latency = 415
STORE | (107) latency = 420
STORE | (107) latency = 425
STORE | (107) latency = 430
STORE | (107) latency = 435
STORE | (107) latency = 440
STORE | (107) latency = 445
STORE | (107) latency = 450
STORE | (107) latency = 455
STORE | (107) latency = 460
STORE | (107) latency = 465
STORE | (107) latency = 470
STORE | (107) latency = 475
STORE | (107) latency = 480
STORE | (107) latency = 485
STORE | (107) latency = 490
STORE | (107) latency = 495
STORE | (107) latency = 500
STORE | (107) latency = 505
STORE | (107) latency = 510
STORE | (107) latency = 515
STORE | (107) latency = 520
STORE | (107) latency = 525
STORE | (107) latency = 530
STORE | (107) latency = 535
STORE | (107) latency = 540
STORE | (107) latency = 545
STORE | (107) latency = 550
STORE | (107) latency = 555
STORE | (107) latency = 560
STORE | (107) latency = 565
STORE | (107) latency = 570
STORE | (107) latency = 575
STORE | (107) latency = 580
STORE | (107) latency = 585
STORE | (107) latency = 590
LOAD | (107) latency: (355 + 0) = 355
LOAD | (107) latency: (348 + 0) = 348
LOAD | (107) latency: (342 + 0) = 342
flushWriteBuffer | now: 908192
flushWriteBuffer | empty!
LOAD | (107) latency: (195 + 0) = 195
LOAD | (107) latency: (185 + 45) = 230
LOAD | (107) latency: (125 + 0) = 125
LOAD | (107) latency: (125 + 0) = 125
LOAD | (107) latency: (125 + 0) = 125
LOAD | (107) latency: (125 + 0) = 125
flushWriteBuffer | now: 909192
flushWriteBuffer | empty!
LOAD | (107) latency: (125 + 0) = 125
LOAD | (107) latency: (125 + 0) = 125
LOAD | (107) latency: (125 + 0) = 125
ENDING EPOCH [107]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 106] [S 105] [S 0] [S 0] [S 0] [S 105] [S 106] 
   1 [M 107] [M 107] [S 0] [S 0] [S 0] [M 107] [M 107] [S 0] 
   2 [S 106] [S 106] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [M 107] [M 107] [S 0] [S 0] [M 107] [S 0] [S 0] [M 107] 
   4 [S 0] [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] 
   5 [M 107] [S 0] [M 107] [S 0] [S 0] [M 107] [S 0] [M 107] 
   6 [S 106] [S 105] [S 105] [S 0] [S 106] [S 0] [S 0] [S 0] 
   7 [S 87] [M 107] [S 0] [M 107] [M 107] [M 107] [S 0] [S 0] 
   8 [M 107] [S 105] [S 0] [S 106] [S 106] [S 0] [S 0] [S 105] 
   9 [S 0] [S 0] [S 0] [M 107] [M 107] [M 107] [M 107] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [S 105] [S 106] [S 105] [S 0] 
  11 [S 0] [M 107] [S 0] [M 107] [M 107] [M 107] [S 0] [S 0] 
  12 [S 0] [S 0] [S 106] [S 0] [S 106] [S 105] [S 0] [S 105] 
  13 [S 0] [M 107] [S 0] [M 107] [M 107] [M 107] [S 0] [S 0] 
  14 [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] [S 0] 
  15 [S 0] [M 107] [M 107] [S 0] [S 0] [M 107] [S 0] [M 107] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
EPOCH [107] PERSISTED.
STARTING [108]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 106] [S 105] [S 0] [S 0] [S 0] [S 105] [S 106] 
   1 [S 107] [S 107] [S 0] [S 0] [S 0] [S 107] [S 107] [S 0] 
   2 [S 106] [S 106] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [S 107] [S 107] [S 0] [S 0] [S 107] [S 0] [S 0] [S 107] 
   4 [S 0] [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] 
   5 [S 107] [S 0] [S 107] [S 0] [S 0] [S 107] [S 0] [S 107] 
   6 [S 106] [S 105] [S 105] [S 0] [S 106] [S 0] [S 0] [S 0] 
   7 [S 87] [S 107] [S 0] [S 107] [S 107] [S 107] [S 0] [S 0] 
   8 [S 107] [S 105] [S 0] [S 106] [S 106] [S 0] [S 0] [S 105] 
   9 [S 0] [S 0] [S 0] [S 107] [S 107] [S 107] [S 107] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [S 105] [S 106] [S 105] [S 0] 
  11 [S 0] [S 107] [S 0] [S 107] [S 107] [S 107] [S 0] [S 0] 
  12 [S 0] [S 0] [S 106] [S 0] [S 106] [S 105] [S 0] [S 105] 
  13 [S 0] [S 107] [S 0] [S 107] [S 107] [S 107] [S 0] [S 0] 
  14 [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] [S 0] 
  15 [S 0] [S 107] [S 107] [S 0] [S 0] [S 107] [S 0] [S 107] 
============================================================
STORE | (108) latency = 370
STORE | (108) latency = 375
STORE | (108) latency = 380
STORE | (108) latency = 385
STORE | (108) latency = 390
STORE | (108) latency = 395
STORE | (108) latency = 400
STORE | (108) latency = 405
STORE | (108) latency = 410
STORE | (108) latency = 415
STORE | (108) latency = 420
STORE | (108) latency = 425
STORE | (108) latency = 430
STORE | (108) latency = 435
STORE | (108) latency = 440
STORE | (108) latency = 445
STORE | (108) latency = 450
STORE | (108) latency = 455
STORE | (108) latency = 460
STORE | (108) latency = 465
STORE | (108) latency = 470
STORE | (108) latency = 475
STORE | (108) latency = 480
STORE | (108) latency = 485
STORE | (108) latency = 490
STORE | (108) latency = 495
STORE | (108) latency = 500
STORE | (108) latency = 505
STORE | (108) latency = 510
STORE | (108) latency = 515
STORE | (108) latency = 520
STORE | (108) latency = 525
STORE | (108) latency = 530
LOAD | (108) latency: (125 + 0) = 125
LOAD | (108) latency: (125 + 0) = 125
flushWriteBuffer | now: 910192
flushWriteBuffer | empty!
LOAD | (108) latency: (125 + 0) = 125
LOAD | (108) latency: (125 + 0) = 125
LOAD | (108) latency: (125 + 0) = 125
LOAD | (108) latency: (125 + 0) = 125
LOAD | (108) latency: (125 + 0) = 125
flushWriteBuffer | now: 911192
flushWriteBuffer | empty!
LOAD | (108) latency: (125 + 0) = 125
ENDING EPOCH [108]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 106] [S 105] [S 0] [S 0] [S 0] [S 105] [S 106] 
   1 [M 108] [M 108] [S 0] [S 0] [S 0] [M 108] [M 108] [S 0] 
   2 [S 106] [S 106] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [M 108] [M 108] [S 0] [S 0] [M 108] [S 0] [S 0] [M 108] 
   4 [S 0] [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] 
   5 [M 108] [S 0] [M 108] [S 0] [S 0] [M 108] [S 0] [M 108] 
   6 [S 106] [S 105] [S 105] [S 0] [S 106] [S 0] [S 0] [S 0] 
   7 [S 87] [M 108] [S 0] [M 108] [M 108] [M 108] [S 0] [S 0] 
   8 [M 108] [S 105] [S 0] [S 106] [S 106] [S 0] [S 0] [S 105] 
   9 [S 0] [S 0] [S 0] [M 108] [M 108] [M 108] [M 108] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [S 105] [S 106] [S 105] [S 0] 
  11 [S 0] [M 108] [S 0] [M 108] [M 108] [M 108] [S 0] [S 0] 
  12 [S 0] [S 0] [S 106] [S 0] [S 106] [S 105] [S 0] [S 105] 
  13 [S 0] [M 108] [S 0] [M 108] [M 108] [M 108] [S 0] [S 0] 
  14 [S 0] [S 0] [S 106] [S 0] [S 106] [S 0] [S 105] [S 0] 
  15 [S 0] [M 108] [M 108] [S 0] [S 0] [M 108] [S 0] [M 108] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
EPOCH [108] PERSISTED.
STARTING [109]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 106] [S 105] [S 0] [S 0] [S 0] [S 105] [S 106] 
   1 [S 108] [S 108] [S 0] [S 0] [S 0] [S 108] [S 108] [S 0] 
   2 [S 106] [S 106] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [S 108] [S 108] [S 0] [S 0] [S 108] [S 0] [S 0] [S 108] 
   4 [S 0] [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] 
   5 [S 108] [S 0] [S 108] [S 0] [S 0] [S 108] [S 0] [S 108] 
   6 [S 106] [S 105] [S 105] [S 0] [S 106] [S 0] [S 0] [S 0] 
   7 [S 87] [S 108] [S 0] [S 108] [S 108] [S 108] [S 0] [S 0] 
   8 [S 108] [S 105] [S 0] [S 106] [S 106] [S 0] [S 0] [S 105] 
   9 [S 0] [S 0] [S 0] [S 108] [S 108] [S 108] [S 108] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [S 105] [S 106] [S 105] [S 0] 
  11 [S 0] [S 108] [S 0] [S 108] [S 108] [S 108] [S 0] [S 0] 
  12 [S 0] [S 0] [S 106] [S 0] [S 106] [S 105] [S 0] [S 105] 
  13 [S 0] [S 108] [S 0] [S 108] [S 108] [S 108] [S 0] [S 0] 
  14 [S 0] [S 0] [S 106] [S 0] [S 106] [S 0] [S 105] [S 0] 
  15 [S 0] [S 108] [S 108] [S 0] [S 0] [S 108] [S 0] [S 108] 
============================================================
STORE | (109) latency = 370
STORE | (109) latency = 375
STORE | (109) latency = 380
STORE | (109) latency = 385
STORE | (109) latency = 390
STORE | (109) latency = 395
STORE | (109) latency = 400
STORE | (109) latency = 405
STORE | (109) latency = 410
STORE | (109) latency = 415
STORE | (109) latency = 420
STORE | (109) latency = 425
STORE | (109) latency = 430
STORE | (109) latency = 435
STORE | (109) latency = 440
STORE | (109) latency = 445
STORE | (109) latency = 450
STORE | (109) latency = 455
STORE | (109) latency = 460
STORE | (109) latency = 465
STORE | (109) latency = 470
STORE | (109) latency = 475
STORE | (109) latency = 480
STORE | (109) latency = 485
STORE | (109) latency = 490
STORE | (109) latency = 495
STORE | (109) latency = 500
STORE | (109) latency = 505
STORE | (109) latency = 510
STORE | (109) latency = 515
STORE | (109) latency = 520
STORE | (109) latency = 525
STORE | (109) latency = 530
LOAD | (109) latency: (125 + 45) = 170
LOAD | (109) latency: (125 + 0) = 125
LOAD | (109) latency: (125 + 0) = 125
LOAD | (109) latency: (125 + 0) = 125
flushWriteBuffer | now: 912192
flushWriteBuffer | empty!
LOAD | (109) latency: (125 + 0) = 125
LOAD | (109) latency: (125 + 0) = 125
LOAD | (109) latency: (125 + 0) = 125
LOAD | (109) latency: (125 + 0) = 125
ENDING EPOCH [109]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 106] [S 105] [S 0] [S 0] [S 0] [S 105] [S 106] 
   1 [M 109] [M 109] [S 0] [S 0] [S 0] [M 109] [M 109] [S 0] 
   2 [S 106] [S 106] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [M 109] [M 109] [S 0] [S 0] [M 109] [S 0] [S 0] [M 109] 
   4 [S 0] [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] 
   5 [M 109] [S 0] [M 109] [S 0] [S 0] [M 109] [S 0] [M 109] 
   6 [S 106] [S 105] [S 105] [S 0] [S 106] [S 0] [S 0] [S 0] 
   7 [S 87] [M 109] [S 0] [M 109] [M 109] [M 109] [S 0] [S 0] 
   8 [M 109] [S 105] [S 0] [S 106] [S 106] [S 0] [S 0] [S 105] 
   9 [S 0] [S 0] [S 0] [M 109] [M 109] [M 109] [M 109] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [S 105] [S 106] [S 105] [S 0] 
  11 [S 0] [M 109] [S 0] [M 109] [M 109] [M 109] [S 0] [S 0] 
  12 [S 0] [S 0] [S 106] [S 0] [S 106] [S 105] [S 0] [S 105] 
  13 [S 0] [M 109] [S 0] [M 109] [M 109] [M 109] [S 0] [S 0] 
  14 [S 0] [S 0] [S 106] [S 0] [S 106] [S 0] [S 105] [S 0] 
  15 [S 0] [M 109] [M 109] [S 0] [S 0] [M 109] [S 0] [M 109] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
EPOCH [109] PERSISTED.
STARTING [110]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 106] [S 105] [S 0] [S 0] [S 0] [S 105] [S 106] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [S 109] [S 0] 
   2 [S 106] [S 106] [S 105] [S 0] [S 0] [S 0] [S 0] [S 105] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [S 105] [S 106] [S 0] [S 106] [S 0] [S 105] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [S 106] [S 105] [S 105] [S 0] [S 106] [S 0] [S 0] [S 0] 
   7 [S 87] [S 109] [S 0] [S 109] [S 109] [S 109] [S 0] [S 0] 
   8 [S 109] [S 105] [S 0] [S 106] [S 106] [S 0] [S 0] [S 105] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [S 105] [S 106] [S 105] [S 0] 
  11 [S 0] [S 109] [S 0] [S 109] [S 109] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [S 106] [S 0] [S 106] [S 105] [S 0] [S 105] 
  13 [S 0] [S 109] [S 0] [S 109] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [S 106] [S 0] [S 106] [S 0] [S 105] [S 0] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
STORE | (110) latency = 370
STORE | (110) latency = 375
STORE | (110) latency = 380
STORE | (110) latency = 385
STORE | (110) latency = 390
STORE | (110) latency = 395
STORE | (110) latency = 400
STORE | (110) latency = 405
STORE | (110) latency = 410
STORE | (110) latency = 415
STORE | (110) latency = 420
STORE | (110) latency = 425
STORE | (110) latency = 430
STORE | (110) latency = 435
STORE | (110) latency = 440
STORE | (110) latency = 445
STORE | (110) latency = 450
STORE | (110) latency = 455
STORE | (110) latency = 460
STORE | (110) latency = 465
STORE | (110) latency = 470
STORE | (110) latency = 475
STORE | (110) latency = 480
STORE | (110) latency = 485
STORE | (110) latency = 490
STORE | (110) latency = 495
STORE | (110) latency = 500
STORE | (110) latency = 505
STORE | (110) latency = 510
STORE | (110) latency = 515
STORE | (110) latency = 520
STORE | (110) latency = 525
STORE | (110) latency = 530
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (129 + 0) = 129
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (129 + 0) = 129
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 45) = 170
flushWriteBuffer | now: 913192
flushWriteBuffer | empty!
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (130 + 0) = 130
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (129 + 0) = 129
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (130 + 0) = 130
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 45) = 170
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (130 + 0) = 130
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (129 + 0) = 129
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
flushWriteBuffer | now: 914192
flushWriteBuffer | empty!
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (125 + 0) = 125
LOAD | (110) latency: (130 + 0) = 130
LOAD | (110) latency: (125 + 0) = 125
ENDING EPOCH [110]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 110] [M 110] [S 0] [S 0] [S 0] [M 110] [M 110] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [M 110] [S 0] 
   2 [S 106] [S 106] [S 0] [S 0] [M 110] [M 110] [S 0] [M 110] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [M 110] [M 110] [S 0] [M 110] [S 0] [M 110] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [M 110] [M 110] [M 110] [S 0] [S 0] [S 0] [M 110] [S 0] 
   7 [S 87] [S 109] [S 0] [S 109] [S 109] [M 110] [S 0] [S 0] 
   8 [M 110] [M 110] [S 0] [S 106] [M 110] [S 0] [S 0] [M 110] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [M 110] [M 110] [M 110] [M 110] 
  11 [S 0] [S 109] [S 0] [S 109] [M 110] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [M 110] [S 0] [S 106] [M 110] [S 0] [M 110] 
  13 [S 0] [S 109] [S 0] [M 110] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [M 110] [S 0] [M 110] [S 0] [M 110] [M 110] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 14: 50.0%
scanning set 2: 37.5%
scanning set 12: 37.5%
scanning set 1: 12.5%
scanning set 7: 12.5%
scanning set 11: 12.5%
scanning set 13: 12.5%
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
EPOCH [110] PERSISTED.
STARTING [111]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 110] [S 110] [S 0] [S 0] [S 0] [S 110] [S 110] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [S 110] [S 0] 
   2 [S 106] [S 106] [S 0] [S 0] [S 110] [S 110] [S 0] [S 110] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [S 110] [S 110] [S 0] [S 110] [S 0] [S 110] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [S 110] [S 110] [S 110] [S 0] [S 0] [S 0] [S 110] [S 0] 
   7 [S 87] [S 109] [S 0] [S 109] [S 109] [S 110] [S 0] [S 0] 
   8 [S 110] [S 110] [S 0] [S 106] [S 110] [S 0] [S 0] [S 110] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 106] [S 0] [S 0] [S 0] [S 110] [S 110] [S 110] [S 110] 
  11 [S 0] [S 109] [S 0] [S 109] [S 110] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [S 110] [S 0] [S 106] [S 110] [S 0] [S 110] 
  13 [S 0] [S 109] [S 0] [S 110] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [S 110] [S 0] [S 110] [S 0] [S 110] [S 110] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
STORE | (111) latency = 370
STORE | (111) latency = 375
STORE | (111) latency = 380
STORE | (111) latency = 385
STORE | (111) latency = 390
STORE | (111) latency = 395
STORE | (111) latency = 400
STORE | (111) latency = 405
STORE | (111) latency = 410
STORE | (111) latency = 415
STORE | (111) latency = 420
STORE | (111) latency = 425
STORE | (111) latency = 430
STORE | (111) latency = 435
STORE | (111) latency = 440
STORE | (111) latency = 445
STORE | (111) latency = 450
STORE | (111) latency = 455
STORE | (111) latency = 460
STORE | (111) latency = 465
STORE | (111) latency = 470
STORE | (111) latency = 475
STORE | (111) latency = 480
STORE | (111) latency = 485
STORE | (111) latency = 490
STORE | (111) latency = 495
STORE | (111) latency = 500
STORE | (111) latency = 505
STORE | (111) latency = 510
STORE | (111) latency = 515
STORE | (111) latency = 520
STORE | (111) latency = 525
STORE | (111) latency = 530
STORE | (111) latency = 535
LOAD | (111) latency: (288 + 0) = 288
LOAD | (111) latency: (141 + 0) = 141
LOAD | (111) latency: (132 + 45) = 177
LOAD | (111) latency: (125 + 0) = 125
LOAD | (111) latency: (125 + 0) = 125
LOAD | (111) latency: (125 + 0) = 125
flushWriteBuffer | now: 915192
flushWriteBuffer | empty!
LOAD | (111) latency: (125 + 0) = 125
LOAD | (111) latency: (125 + 0) = 125
LOAD | (111) latency: (125 + 0) = 125
LOAD | (111) latency: (125 + 0) = 125
LOAD | (111) latency: (125 + 0) = 125
ENDING EPOCH [111]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 111] [M 111] [S 0] [S 0] [S 0] [M 111] [M 111] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [S 110] [S 0] 
   2 [S 106] [M 111] [S 0] [S 0] [M 111] [M 111] [S 0] [M 111] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [M 111] [M 111] [S 0] [M 111] [S 0] [M 111] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [M 111] [M 111] [M 111] [S 0] [S 0] [S 0] [M 111] [S 0] 
   7 [S 87] [S 109] [S 0] [S 109] [S 109] [S 110] [S 0] [S 0] 
   8 [M 111] [M 111] [S 0] [M 111] [M 111] [S 0] [S 0] [M 111] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [M 111] [M 111] [M 111] [M 111] 
  11 [S 0] [S 109] [S 0] [S 109] [S 110] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [M 111] [M 111] [S 0] [M 111] [S 0] [M 111] 
  13 [S 0] [S 109] [S 0] [S 110] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [M 111] [S 0] [M 111] [S 0] [M 111] [M 111] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
EPOCH [111] PERSISTED.
STARTING [112]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 111] [S 111] [S 0] [S 0] [S 0] [S 111] [S 111] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [S 110] [S 0] 
   2 [S 106] [S 111] [S 0] [S 0] [S 111] [S 111] [S 0] [S 111] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [S 111] [S 111] [S 0] [S 111] [S 0] [S 111] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [S 111] [S 111] [S 111] [S 0] [S 0] [S 0] [S 111] [S 0] 
   7 [S 87] [S 109] [S 0] [S 109] [S 109] [S 110] [S 0] [S 0] 
   8 [S 111] [S 111] [S 0] [S 111] [S 111] [S 0] [S 0] [S 111] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 111] [S 111] [S 111] [S 111] 
  11 [S 0] [S 109] [S 0] [S 109] [S 110] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [S 111] [S 111] [S 0] [S 111] [S 0] [S 111] 
  13 [S 0] [S 109] [S 0] [S 110] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [S 111] [S 0] [S 111] [S 0] [S 111] [S 111] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
STORE | (112) latency = 370
STORE | (112) latency = 375
STORE | (112) latency = 380
STORE | (112) latency = 385
STORE | (112) latency = 390
STORE | (112) latency = 395
STORE | (112) latency = 400
STORE | (112) latency = 405
STORE | (112) latency = 410
STORE | (112) latency = 415
STORE | (112) latency = 420
STORE | (112) latency = 425
STORE | (112) latency = 430
STORE | (112) latency = 435
STORE | (112) latency = 440
STORE | (112) latency = 445
STORE | (112) latency = 450
STORE | (112) latency = 455
STORE | (112) latency = 460
STORE | (112) latency = 465
STORE | (112) latency = 470
STORE | (112) latency = 475
STORE | (112) latency = 480
STORE | (112) latency = 485
STORE | (112) latency = 490
STORE | (112) latency = 495
STORE | (112) latency = 500
STORE | (112) latency = 505
STORE | (112) latency = 510
STORE | (112) latency = 515
STORE | (112) latency = 520
STORE | (112) latency = 525
STORE | (112) latency = 530
LOAD | (112) latency: (125 + 0) = 125
flushWriteBuffer | now: 916192
flushWriteBuffer | empty!
LOAD | (112) latency: (125 + 0) = 125
LOAD | (112) latency: (125 + 0) = 125
LOAD | (112) latency: (125 + 0) = 125
LOAD | (112) latency: (125 + 0) = 125
LOAD | (112) latency: (125 + 0) = 125
flushWriteBuffer | now: 917192
flushWriteBuffer | empty!
LOAD | (112) latency: (125 + 0) = 125
LOAD | (112) latency: (125 + 45) = 170
ENDING EPOCH [112]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 112] [M 112] [S 0] [S 0] [S 0] [M 112] [M 112] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [S 110] [S 0] 
   2 [S 106] [M 112] [S 0] [S 0] [M 112] [M 112] [S 0] [M 112] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [M 112] [M 112] [S 0] [M 112] [S 0] [M 112] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [M 112] [M 112] [M 112] [S 0] [S 0] [S 0] [M 112] [S 0] 
   7 [S 87] [S 109] [S 0] [S 0] [S 109] [S 110] [S 0] [S 0] 
   8 [M 112] [M 112] [S 0] [M 112] [M 112] [S 0] [S 0] [M 112] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [M 112] [M 112] [M 112] [M 112] 
  11 [S 0] [S 109] [S 0] [S 109] [S 110] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [M 112] [M 112] [S 0] [M 112] [S 0] [M 112] 
  13 [S 0] [S 109] [S 0] [S 110] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [M 112] [S 0] [M 112] [S 0] [M 112] [M 112] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
EPOCH [112] PERSISTED.
STARTING [113]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] [S 112] [S 112] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [S 110] [S 0] 
   2 [S 106] [S 112] [S 0] [S 0] [S 112] [S 112] [S 0] [S 112] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [S 112] [S 112] [S 0] [S 112] [S 0] [S 112] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [S 112] [S 112] [S 112] [S 0] [S 0] [S 0] [S 112] [S 0] 
   7 [S 87] [S 109] [S 0] [S 0] [S 109] [S 110] [S 0] [S 0] 
   8 [S 112] [S 112] [S 0] [S 112] [S 112] [S 0] [S 0] [S 112] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 112] [S 112] [S 112] [S 112] 
  11 [S 0] [S 109] [S 0] [S 109] [S 110] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [S 112] [S 112] [S 0] [S 112] [S 0] [S 112] 
  13 [S 0] [S 109] [S 0] [S 110] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 112] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
STORE | (113) latency = 370
STORE | (113) latency = 375
STORE | (113) latency = 380
STORE | (113) latency = 385
STORE | (113) latency = 390
STORE | (113) latency = 395
STORE | (113) latency = 400
STORE | (113) latency = 405
STORE | (113) latency = 410
STORE | (113) latency = 415
STORE | (113) latency = 420
STORE | (113) latency = 425
STORE | (113) latency = 430
STORE | (113) latency = 435
STORE | (113) latency = 440
STORE | (113) latency = 445
STORE | (113) latency = 450
STORE | (113) latency = 455
STORE | (113) latency = 460
STORE | (113) latency = 465
STORE | (113) latency = 470
STORE | (113) latency = 475
STORE | (113) latency = 480
STORE | (113) latency = 485
STORE | (113) latency = 490
STORE | (113) latency = 495
STORE | (113) latency = 500
STORE | (113) latency = 505
STORE | (113) latency = 510
STORE | (113) latency = 515
STORE | (113) latency = 520
STORE | (113) latency = 525
STORE | (113) latency = 530
LOAD | (113) latency: (125 + 0) = 125
LOAD | (113) latency: (125 + 0) = 125
LOAD | (113) latency: (125 + 0) = 125
flushWriteBuffer | now: 918192
flushWriteBuffer | empty!
LOAD | (113) latency: (125 + 0) = 125
LOAD | (113) latency: (125 + 0) = 125
LOAD | (113) latency: (125 + 0) = 125
LOAD | (113) latency: (125 + 0) = 125
LOAD | (113) latency: (125 + 0) = 125
ENDING EPOCH [113]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 113] [M 113] [S 0] [S 0] [S 0] [M 113] [M 113] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [S 110] [S 0] 
   2 [S 0] [M 113] [S 0] [S 0] [M 113] [M 113] [S 0] [M 113] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [M 113] [M 113] [S 0] [M 113] [S 0] [M 113] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [M 113] [M 113] [M 113] [S 0] [S 0] [S 0] [M 113] [S 0] 
   7 [S 87] [S 109] [S 0] [S 0] [S 109] [S 110] [S 0] [S 0] 
   8 [M 113] [M 113] [S 0] [M 113] [M 113] [S 0] [S 0] [M 113] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [M 113] [M 113] [M 113] [M 113] 
  11 [S 0] [S 109] [S 0] [S 109] [S 110] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [M 113] [M 113] [S 0] [M 113] [S 0] [M 113] 
  13 [S 0] [S 109] [S 0] [S 110] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [M 113] [S 0] [M 113] [S 0] [M 113] [M 113] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
scanning set 8: 62.5%
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
EPOCH [113] PERSISTED.
STARTING [114]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [S 109] [S 109] [S 0] [S 0] [S 0] [S 109] [S 110] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 0] [S 109] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [S 109] [S 0] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [S 109] [S 0] [S 0] [S 109] [S 110] [S 0] [S 0] 
   8 [S 113] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 109] [S 0] [S 109] [S 110] [S 109] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [S 109] [S 0] [S 110] [S 109] [S 109] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 0] [S 109] 
============================================================
STORE | (114) latency = 370
STORE | (114) latency = 375
STORE | (114) latency = 380
STORE | (114) latency = 385
STORE | (114) latency = 390
STORE | (114) latency = 395
STORE | (114) latency = 400
STORE | (114) latency = 405
STORE | (114) latency = 410
STORE | (114) latency = 415
STORE | (114) latency = 420
STORE | (114) latency = 425
STORE | (114) latency = 430
STORE | (114) latency = 435
STORE | (114) latency = 440
STORE | (114) latency = 445
STORE | (114) latency = 450
STORE | (114) latency = 455
STORE | (114) latency = 460
STORE | (114) latency = 465
STORE | (114) latency = 470
STORE | (114) latency = 475
STORE | (114) latency = 480
STORE | (114) latency = 485
STORE | (114) latency = 490
STORE | (114) latency = 495
STORE | (114) latency = 500
STORE | (114) latency = 505
STORE | (114) latency = 510
STORE | (114) latency = 515
STORE | (114) latency = 520
STORE | (114) latency = 525
STORE | (114) latency = 530
LOAD | (114) latency: (294 + 0) = 294
LOAD | (114) latency: (288 + 0) = 288
LOAD | (114) latency: (281 + 0) = 281
flushWriteBuffer | now: 919192
flushWriteBuffer | empty!
LOAD | (114) latency: (134 + 0) = 134
LOAD | (114) latency: (128 + 0) = 128
LOAD | (114) latency: (133 + 0) = 133
LOAD | (114) latency: (126 + 0) = 126
LOAD | (114) latency: (125 + 45) = 170
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (130 + 0) = 130
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (130 + 0) = 130
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (130 + 0) = 130
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 45) = 170
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (130 + 0) = 130
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (130 + 0) = 130
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
flushWriteBuffer | now: 920192
flushWriteBuffer | empty!
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (130 + 0) = 130
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 0) = 125
LOAD | (114) latency: (125 + 45) = 170
LOAD | (114) latency: (125 + 0) = 125
ENDING EPOCH [114]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [M 114] [M 114] [S 0] [S 0] [S 0] [M 114] [M 114] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 109] [M 114] [S 0] [S 0] [M 114] [S 0] [M 114] [M 114] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [M 114] [S 0] [M 114] [S 0] [S 0] [M 114] [S 0] [M 114] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [M 114] [S 0] [S 0] [M 114] [M 114] [S 0] [M 114] 
   8 [M 114] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [M 114] [S 0] [M 114] [M 114] [S 109] [M 114] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 0] [M 114] [M 114] [M 114] [M 114] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [M 114] [S 0] [M 114] [M 114] [M 114] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [M 114] [M 114] [M 114] [S 0] [M 114] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
EPOCH [114] PERSISTED.
STARTING [115]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [S 114] [S 114] [S 0] [S 0] [S 0] [S 114] [S 114] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 109] [S 114] [S 0] [S 0] [S 114] [S 0] [S 114] [S 114] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [S 114] [S 0] [S 114] [S 0] [S 0] [S 114] [S 0] [S 114] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [S 114] [S 0] [S 0] [S 114] [S 114] [S 0] [S 114] 
   8 [S 114] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [S 114] [S 0] [S 114] [S 114] [S 109] [S 114] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 0] [S 114] [S 114] [S 114] [S 114] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [S 114] [S 0] [S 114] [S 114] [S 114] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [S 114] [S 114] [S 114] [S 0] [S 114] [S 0] [S 0] 
============================================================
STORE | (115) latency = 370
STORE | (115) latency = 375
STORE | (115) latency = 380
STORE | (115) latency = 385
STORE | (115) latency = 390
STORE | (115) latency = 395
STORE | (115) latency = 400
STORE | (115) latency = 405
STORE | (115) latency = 410
STORE | (115) latency = 415
STORE | (115) latency = 420
STORE | (115) latency = 425
STORE | (115) latency = 430
STORE | (115) latency = 435
STORE | (115) latency = 440
STORE | (115) latency = 445
STORE | (115) latency = 450
STORE | (115) latency = 455
STORE | (115) latency = 460
STORE | (115) latency = 465
STORE | (115) latency = 470
STORE | (115) latency = 475
STORE | (115) latency = 480
STORE | (115) latency = 485
STORE | (115) latency = 490
STORE | (115) latency = 495
STORE | (115) latency = 500
STORE | (115) latency = 505
STORE | (115) latency = 510
STORE | (115) latency = 515
STORE | (115) latency = 520
STORE | (115) latency = 525
STORE | (115) latency = 530
LOAD | (115) latency: (125 + 0) = 125
LOAD | (115) latency: (125 + 0) = 125
flushWriteBuffer | now: 921192
flushWriteBuffer | empty!
LOAD | (115) latency: (125 + 0) = 125
LOAD | (115) latency: (125 + 0) = 125
LOAD | (115) latency: (125 + 0) = 125
LOAD | (115) latency: (125 + 0) = 125
LOAD | (115) latency: (125 + 0) = 125
flushWriteBuffer | now: 922192
flushWriteBuffer | empty!
LOAD | (115) latency: (125 + 0) = 125
ENDING EPOCH [115]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [M 115] [M 115] [S 0] [S 0] [S 0] [M 115] [M 115] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 0] [M 115] [S 0] [S 0] [M 115] [S 0] [M 115] [M 115] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [M 115] [S 0] [M 115] [S 0] [S 0] [M 115] [S 0] [M 115] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [M 115] [S 0] [S 0] [M 115] [M 115] [S 0] [M 115] 
   8 [M 115] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [M 115] [S 0] [M 115] [M 115] [S 0] [M 115] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 0] [M 115] [M 115] [M 115] [M 115] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [M 115] [S 0] [M 115] [M 115] [M 115] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [M 115] [M 115] [M 115] [S 0] [M 115] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
EPOCH [115] PERSISTED.
STARTING [116]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [S 115] [S 115] [S 0] [S 0] [S 0] [S 115] [S 115] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 0] [S 115] [S 0] [S 0] [S 115] [S 0] [S 115] [S 115] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [S 115] [S 0] [S 115] [S 0] [S 0] [S 115] [S 0] [S 115] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [S 115] [S 0] [S 0] [S 115] [S 115] [S 0] [S 115] 
   8 [S 115] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [S 115] [S 0] [S 115] [S 115] [S 0] [S 115] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 0] [S 115] [S 115] [S 115] [S 115] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [S 115] [S 0] [S 115] [S 115] [S 115] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [S 115] [S 115] [S 115] [S 0] [S 115] [S 0] [S 0] 
============================================================
STORE | (116) latency = 370
STORE | (116) latency = 375
STORE | (116) latency = 380
STORE | (116) latency = 385
STORE | (116) latency = 390
STORE | (116) latency = 395
STORE | (116) latency = 400
STORE | (116) latency = 405
STORE | (116) latency = 410
STORE | (116) latency = 415
STORE | (116) latency = 420
STORE | (116) latency = 425
STORE | (116) latency = 430
STORE | (116) latency = 435
STORE | (116) latency = 440
STORE | (116) latency = 445
STORE | (116) latency = 450
STORE | (116) latency = 455
STORE | (116) latency = 460
STORE | (116) latency = 465
STORE | (116) latency = 470
STORE | (116) latency = 475
STORE | (116) latency = 480
STORE | (116) latency = 485
STORE | (116) latency = 490
STORE | (116) latency = 495
STORE | (116) latency = 500
STORE | (116) latency = 505
STORE | (116) latency = 510
STORE | (116) latency = 515
STORE | (116) latency = 520
STORE | (116) latency = 525
STORE | (116) latency = 530
LOAD | (116) latency: (125 + 0) = 125
LOAD | (116) latency: (125 + 0) = 125
LOAD | (116) latency: (125 + 0) = 125
LOAD | (116) latency: (125 + 0) = 125
flushWriteBuffer | now: 923192
flushWriteBuffer | empty!
LOAD | (116) latency: (125 + 0) = 125
LOAD | (116) latency: (125 + 0) = 125
LOAD | (116) latency: (125 + 45) = 170
LOAD | (116) latency: (125 + 0) = 125
ENDING EPOCH [116]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (25.78%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [M 116] [M 116] [S 0] [S 0] [S 0] [M 116] [M 116] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 0] [M 116] [S 0] [S 0] [M 116] [S 0] [M 116] [M 116] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [M 116] [S 0] [M 116] [S 0] [S 0] [M 116] [S 0] [M 116] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [M 116] [S 0] [S 0] [M 116] [M 116] [S 0] [M 116] 
   8 [M 116] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [M 116] [S 0] [M 116] [M 116] [S 0] [M 116] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 0] [M 116] [M 116] [M 116] [M 116] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [M 116] [S 0] [M 116] [M 116] [M 116] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [M 116] [M 116] [M 116] [S 0] [M 116] [S 0] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 8: 12.5%
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
EPOCH [116] PERSISTED.
STARTING [117]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 0] [S 116] [S 0] [S 0] [S 116] [S 0] [S 116] [S 116] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [S 116] [S 0] [S 116] [S 0] [S 0] [S 116] [S 0] [S 116] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] [S 116] 
   8 [S 116] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [S 116] [S 0] [S 116] [S 116] [S 0] [S 116] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 0] [S 116] [S 116] [S 116] [S 116] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [S 116] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] [S 0] 
============================================================
STORE | (117) latency = 370
STORE | (117) latency = 375
STORE | (117) latency = 380
STORE | (117) latency = 385
STORE | (117) latency = 390
STORE | (117) latency = 395
STORE | (117) latency = 400
STORE | (117) latency = 405
STORE | (117) latency = 410
STORE | (117) latency = 415
STORE | (117) latency = 420
STORE | (117) latency = 425
STORE | (117) latency = 430
STORE | (117) latency = 435
STORE | (117) latency = 440
STORE | (117) latency = 445
STORE | (117) latency = 450
STORE | (117) latency = 455
STORE | (117) latency = 460
STORE | (117) latency = 465
STORE | (117) latency = 470
STORE | (117) latency = 475
STORE | (117) latency = 480
STORE | (117) latency = 485
STORE | (117) latency = 490
STORE | (117) latency = 495
STORE | (117) latency = 500
STORE | (117) latency = 505
STORE | (117) latency = 510
STORE | (117) latency = 515
STORE | (117) latency = 520
STORE | (117) latency = 525
STORE | (117) latency = 530
LOAD | (117) latency: (125 + 0) = 125
flushWriteBuffer | now: 924192
flushWriteBuffer | empty!
LOAD | (117) latency: (125 + 0) = 125
LOAD | (117) latency: (125 + 0) = 125
LOAD | (117) latency: (125 + 0) = 125
LOAD | (117) latency: (125 + 0) = 125
LOAD | (117) latency: (125 + 0) = 125
LOAD | (117) latency: (125 + 0) = 125
LOAD | (117) latency: (127 + 0) = 127
ENDING EPOCH [117]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (22.66%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [M 117] [S 116] [S 0] [S 0] [S 0] [M 117] [M 117] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 0] [M 117] [S 0] [S 0] [M 117] [S 0] [M 117] [M 117] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [S 116] [S 0] [M 117] [S 0] [S 0] [M 117] [S 0] [M 117] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [M 117] [S 0] [S 0] [S 116] [M 117] [S 0] [M 117] 
   8 [M 117] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [M 117] [S 0] [M 117] [M 117] [S 0] [M 117] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 0] [M 117] [M 117] [M 117] [S 116] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [M 117] [S 0] [M 117] [M 117] [M 117] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [M 117] [M 117] [M 117] [S 0] [M 117] [S 0] [S 0] 
============================================================
scanning set 3: 50.0%
scanning set 9: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 8: 12.5%
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
EPOCH [117] PERSISTED.
STARTING [118]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] 
   1 [S 117] [S 116] [S 0] [S 0] [S 0] [S 117] [S 117] [S 0] 
   2 [S 0] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] 
   3 [S 0] [S 117] [S 0] [S 0] [S 117] [S 0] [S 117] [S 117] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
   5 [S 116] [S 0] [S 117] [S 0] [S 0] [S 117] [S 0] [S 117] 
   6 [S 113] [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 0] 
   7 [S 87] [S 117] [S 0] [S 0] [S 116] [S 117] [S 0] [S 117] 
   8 [S 117] [S 113] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] 
   9 [S 0] [S 117] [S 0] [S 117] [S 117] [S 0] [S 117] [S 0] 
  10 [S 0] [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 113] 
  11 [S 0] [S 0] [S 117] [S 117] [S 117] [S 116] [S 0] [S 0] 
  12 [S 0] [S 0] [S 113] [S 113] [S 0] [S 113] [S 0] [S 113] 
  13 [S 0] [S 117] [S 0] [S 117] [S 117] [S 117] [S 0] [S 0] 
  14 [S 0] [S 0] [S 113] [S 0] [S 113] [S 0] [S 113] [S 113] 
  15 [S 0] [S 117] [S 117] [S 117] [S 0] [S 117] [S 0] [S 0] 
============================================================
STORE | (118) latency = 372
STORE | (118) latency = 377
STORE | (118) latency = 382
STORE | (118) latency = 387
STORE | (118) latency = 392
STORE | (118) latency = 397
STORE | (118) latency = 402
STORE | (118) latency = 407
STORE | (118) latency = 412
STORE | (118) latency = 417
STORE | (118) latency = 422
STORE | (118) latency = 427
STORE | (118) latency = 432
STORE | (118) latency = 437
STORE | (118) latency = 442
STORE | (118) latency = 447
STORE | (118) latency = 452
STORE | (118) latency = 457
STORE | (118) latency = 462
STORE | (118) latency = 467
STORE | (118) latency = 472
STORE | (118) latency = 477
STORE | (118) latency = 482
STORE | (118) latency = 487
STORE | (118) latency = 492
STORE | (118) latency = 497
STORE | (118) latency = 502
STORE | (118) latency = 507
STORE | (118) latency = 512
LOAD | (118) latency: (277 + 0) = 277
LOAD | (118) latency: (281 + 0) = 281
LOAD | (118) latency: (286 + 0) = 286
LOAD | (118) latency: (290 + 0) = 290
LOAD | (118) latency: (295 + 0) = 295
LOAD | (118) latency: (299 + 0) = 299
LOAD | (118) latency: (303 + 45) = 348
LOAD | (118) latency: (307 + 0) = 307
flushWriteBuffer | now: 925192
flushWriteBuffer | empty!
LOAD | (118) latency: (311 + 0) = 311
LOAD | (118) latency: (316 + 0) = 316
LOAD | (118) latency: (319 + 0) = 319
LOAD | (118) latency: (322 + 0) = 322
LOAD | (118) latency: (327 + 0) = 327
LOAD | (118) latency: (329 + 0) = 329
LOAD | (118) latency: (334 + 0) = 334
LOAD | (118) latency: (338 + 0) = 338
LOAD | (118) latency: (342 + 0) = 342
LOAD | (118) latency: (346 + 0) = 346
LOAD | (118) latency: (351 + 0) = 351
LOAD | (118) latency: (355 + 0) = 355
LOAD | (118) latency: (358 + 0) = 358
LOAD | (118) latency: (361 + 0) = 361
LOAD | (118) latency: (366 + 45) = 411
LOAD | (118) latency: (233 + 0) = 233
LOAD | (118) latency: (237 + 0) = 237
LOAD | (118) latency: (125 + 0) = 125
LOAD | (118) latency: (125 + 0) = 125
flushWriteBuffer | now: 926192
flushWriteBuffer | empty!
flushWriteBuffer | now: 927192
flushWriteBuffer | empty!
LOAD | (118) latency: (125 + 0) = 125
LOAD | (118) latency: (129 + 0) = 129
LOAD | (118) latency: (132 + 0) = 132
LOAD | (118) latency: (136 + 0) = 136
LOAD | (118) latency: (141 + 0) = 141
LOAD | (118) latency: (138 + 0) = 138
LOAD | (118) latency: (138 + 0) = 138
LOAD | (118) latency: (142 + 0) = 142
LOAD | (118) latency: (147 + 0) = 147
LOAD | (118) latency: (152 + 0) = 152
LOAD | (118) latency: (156 + 0) = 156
LOAD | (118) latency: (160 + 45) = 205
LOAD | (118) latency: (165 + 0) = 165
LOAD | (118) latency: (169 + 0) = 169
LOAD | (118) latency: (158 + 0) = 158
LOAD | (118) latency: (178 + 0) = 178
LOAD | (118) latency: (167 + 0) = 167
LOAD | (118) latency: (125 + 0) = 125
LOAD | (118) latency: (129 + 0) = 129
LOAD | (118) latency: (134 + 0) = 134
LOAD | (118) latency: (125 + 0) = 125
LOAD | (118) latency: (130 + 0) = 130
LOAD | (118) latency: (134 + 0) = 134
LOAD | (118) latency: (137 + 0) = 137
LOAD | (118) latency: (142 + 0) = 142
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 1.45 seconds
[SNIPER] Simulated 1.3M instructions, 1.9M cycles, 0.68 IPC
[SNIPER] Simulation speed 864.8 KIPS (864.8 KIPS / target core - 1156.3ns/instr)
[SNIPER] Sampling: executed 63.56% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[TRACE:0] -- DONE --

FFT with Blocking Transpose
   1024 Complex Doubles
   1 Processors
   65536 Cache lines
   16 Byte line size
   4096 Bytes per page


                 PROCESS STATISTICS
            Computation      Transpose     Transpose
 Proc          Time            Time        Fraction
    0               492            151       0.30691

                 TIMING INFORMATION
Start time                        :      -1844408299
Initialization finish time        :      -1844407885
Overall finish time               :      -1844407393
Total time with initialization    :              906
Total time without initialization :              492
Overall transpose time            :              151
Overall transpose fraction        :          0.30691

[SNIPER] End
[SNIPER] Elapsed time: 5.95 seconds


Optional: Run '../../tools/cpistack.py' in this directory to generate cpi-stack output for this run
Optional: Run '../../tools/mcpat.py' in this directory to generate power output for this run
Optional: Run '../../tools/dumpstats.py' in this directory to view detailed statistics for this run
Optional: Run '../../tools/gen_topology.py' in this directory to view the system topology for this run

