
firmware.elf:     file format elf32-littlearm


Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000043c 	.word	0x2000043c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001448 	.word	0x08001448

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000440 	.word	0x20000440
 8000100:	08001448 	.word	0x08001448

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <bsp_adc_init>:
#include "bsp_adc.h"

ADC_HandleTypeDef hadc;

void bsp_adc_init(void)
{
 800021c:	b510      	push	{r4, lr}
 800021e:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 8000220:	220c      	movs	r2, #12
 8000222:	2100      	movs	r1, #0
 8000224:	a801      	add	r0, sp, #4
 8000226:	f001 f839 	bl	800129c <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800022a:	2104      	movs	r1, #4
  hadc.Instance = ADC1;
 800022c:	4c1d      	ldr	r4, [pc, #116]	; (80002a4 <bsp_adc_init+0x88>)
 800022e:	4b1e      	ldr	r3, [pc, #120]	; (80002a8 <bsp_adc_init+0x8c>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000230:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000232:	2180      	movs	r1, #128	; 0x80
 8000234:	0449      	lsls	r1, r1, #17
 8000236:	61a1      	str	r1, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = DISABLE;
  hadc.Init.DiscontinuousConvMode = ENABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000238:	21c2      	movs	r1, #194	; 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800023a:	2201      	movs	r2, #1
  hadc.Instance = ADC1;
 800023c:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800023e:	2300      	movs	r3, #0
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000240:	31ff      	adds	r1, #255	; 0xff
 8000242:	61e1      	str	r1, [r4, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000244:	399e      	subs	r1, #158	; 0x9e
 8000246:	39ff      	subs	r1, #255	; 0xff
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000248:	0020      	movs	r0, r4
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800024a:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800024c:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800024e:	60e3      	str	r3, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000250:	6122      	str	r2, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000252:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000254:	5463      	strb	r3, [r4, r1]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000256:	62a2      	str	r2, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000258:	f000 f99c 	bl	8000594 <HAL_ADC_Init>
 800025c:	2800      	cmp	r0, #0
 800025e:	d117      	bne.n	8000290 <bsp_adc_init+0x74>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000260:	2301      	movs	r3, #1
 8000262:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	015b      	lsls	r3, r3, #5
 8000268:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800026a:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800026c:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800026e:	055b      	lsls	r3, r3, #21
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000270:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000272:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000274:	f000 fa38 	bl	80006e8 <HAL_ADC_ConfigChannel>
 8000278:	2800      	cmp	r0, #0
 800027a:	d10f      	bne.n	800029c <bsp_adc_init+0x80>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800027c:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800027e:	0020      	movs	r0, r4
 8000280:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_2;
 8000282:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000284:	f000 fa30 	bl	80006e8 <HAL_ADC_ConfigChannel>
 8000288:	2800      	cmp	r0, #0
 800028a:	d104      	bne.n	8000296 <bsp_adc_init+0x7a>
    Error_Handler();
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */
}
 800028c:	b004      	add	sp, #16
 800028e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000290:	f000 f8fa 	bl	8000488 <Error_Handler>
 8000294:	e7e4      	b.n	8000260 <bsp_adc_init+0x44>
    Error_Handler();
 8000296:	f000 f8f7 	bl	8000488 <Error_Handler>
}
 800029a:	e7f7      	b.n	800028c <bsp_adc_init+0x70>
    Error_Handler();
 800029c:	f000 f8f4 	bl	8000488 <Error_Handler>
 80002a0:	e7ec      	b.n	800027c <bsp_adc_init+0x60>
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000458 	.word	0x20000458
 80002a8:	40012400 	.word	0x40012400

080002ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002ac:	b510      	push	{r4, lr}
 80002ae:	0004      	movs	r4, r0
 80002b0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002b2:	2214      	movs	r2, #20
 80002b4:	2100      	movs	r1, #0
 80002b6:	a803      	add	r0, sp, #12
 80002b8:	f000 fff0 	bl	800129c <memset>
  if(adcHandle->Instance==ADC1)
 80002bc:	4b11      	ldr	r3, [pc, #68]	; (8000304 <HAL_ADC_MspInit+0x58>)
 80002be:	6822      	ldr	r2, [r4, #0]
 80002c0:	429a      	cmp	r2, r3
 80002c2:	d001      	beq.n	80002c8 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c4:	b008      	add	sp, #32
 80002c6:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002c8:	2080      	movs	r0, #128	; 0x80
 80002ca:	4b0f      	ldr	r3, [pc, #60]	; (8000308 <HAL_ADC_MspInit+0x5c>)
 80002cc:	0080      	lsls	r0, r0, #2
 80002ce:	6999      	ldr	r1, [r3, #24]
 80002d0:	4301      	orrs	r1, r0
 80002d2:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002d4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002d6:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002d8:	0289      	lsls	r1, r1, #10
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002da:	4002      	ands	r2, r0
 80002dc:	9201      	str	r2, [sp, #4]
 80002de:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e0:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002e2:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e4:	430a      	orrs	r2, r1
 80002e6:	615a      	str	r2, [r3, #20]
 80002e8:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002ea:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ec:	400b      	ands	r3, r1
 80002ee:	9302      	str	r3, [sp, #8]
 80002f0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80002f2:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002f4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80002f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002f8:	3b03      	subs	r3, #3
 80002fa:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002fc:	f000 fac2 	bl	8000884 <HAL_GPIO_Init>
}
 8000300:	e7e0      	b.n	80002c4 <HAL_ADC_MspInit+0x18>
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	40012400 	.word	0x40012400
 8000308:	40021000 	.word	0x40021000

0800030c <bsp_beep_init>:
/*
 * beep1:PB15 BEEP2:PB14
 * 高电平响
*/
void bsp_beep_init()
{
 800030c:	b530      	push	{r4, r5, lr}
 800030e:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000310:	2214      	movs	r2, #20
 8000312:	2100      	movs	r1, #0
 8000314:	a801      	add	r0, sp, #4
 8000316:	f000 ffc1 	bl	800129c <memset>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800031a:	2080      	movs	r0, #128	; 0x80
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800031c:	25c0      	movs	r5, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800031e:	4a0e      	ldr	r2, [pc, #56]	; (8000358 <bsp_beep_init+0x4c>)
 8000320:	02c0      	lsls	r0, r0, #11
 8000322:	6951      	ldr	r1, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000324:	4c0d      	ldr	r4, [pc, #52]	; (800035c <bsp_beep_init+0x50>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000326:	4301      	orrs	r1, r0
 8000328:	6151      	str	r1, [r2, #20]
 800032a:	6953      	ldr	r3, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800032c:	022d      	lsls	r5, r5, #8
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800032e:	4003      	ands	r3, r0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000330:	2200      	movs	r2, #0
 8000332:	0029      	movs	r1, r5
 8000334:	0020      	movs	r0, r4
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000336:	9300      	str	r3, [sp, #0]
 8000338:	9b00      	ldr	r3, [sp, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800033a:	f000 fbbf 	bl	8000abc <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB11 PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033e:	2301      	movs	r3, #1
 8000340:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000342:	2300      	movs	r3, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000344:	0020      	movs	r0, r4
 8000346:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000348:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800034a:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034c:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800034e:	f000 fa99 	bl	8000884 <HAL_GPIO_Init>
}
 8000352:	b007      	add	sp, #28
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	46c0      	nop			; (mov r8, r8)
 8000358:	40021000 	.word	0x40021000
 800035c:	48000400 	.word	0x48000400

08000360 <bsp_led_init>:

/*
 * LED1:PB11 LED2:PB12 PED3:PB13
*/
void bsp_led_init()
{
 8000360:	b530      	push	{r4, r5, lr}
 8000362:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000364:	2214      	movs	r2, #20
 8000366:	2100      	movs	r1, #0
 8000368:	a801      	add	r0, sp, #4
 800036a:	f000 ff97 	bl	800129c <memset>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800036e:	2080      	movs	r0, #128	; 0x80
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8000370:	25e0      	movs	r5, #224	; 0xe0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000372:	4a0e      	ldr	r2, [pc, #56]	; (80003ac <bsp_led_init+0x4c>)
 8000374:	02c0      	lsls	r0, r0, #11
 8000376:	6951      	ldr	r1, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8000378:	4c0d      	ldr	r4, [pc, #52]	; (80003b0 <bsp_led_init+0x50>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800037a:	4301      	orrs	r1, r0
 800037c:	6151      	str	r1, [r2, #20]
 800037e:	6953      	ldr	r3, [r2, #20]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8000380:	01ad      	lsls	r5, r5, #6
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000382:	4003      	ands	r3, r0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8000384:	2200      	movs	r2, #0
 8000386:	0029      	movs	r1, r5
 8000388:	0020      	movs	r0, r4
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800038a:	9300      	str	r3, [sp, #0]
 800038c:	9b00      	ldr	r3, [sp, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800038e:	f000 fb95 	bl	8000abc <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB11 PB12 PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000392:	2301      	movs	r3, #1
 8000394:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000396:	2300      	movs	r3, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000398:	0020      	movs	r0, r4
 800039a:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800039c:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039e:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a0:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003a2:	f000 fa6f 	bl	8000884 <HAL_GPIO_Init>

}
 80003a6:	b007      	add	sp, #28
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	46c0      	nop			; (mov r8, r8)
 80003ac:	40021000 	.word	0x40021000
 80003b0:	48000400 	.word	0x48000400

080003b4 <bsp_led1_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
}
void bsp_led1_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 80003b4:	2180      	movs	r1, #128	; 0x80
{
 80003b6:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_11);
 80003b8:	4802      	ldr	r0, [pc, #8]	; (80003c4 <bsp_led1_toggle+0x10>)
 80003ba:	0109      	lsls	r1, r1, #4
 80003bc:	f000 fb84 	bl	8000ac8 <HAL_GPIO_TogglePin>
}
 80003c0:	bd10      	pop	{r4, pc}
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	48000400 	.word	0x48000400

080003c8 <bsp_led2_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
}
void bsp_led2_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 80003c8:	2180      	movs	r1, #128	; 0x80
{
 80003ca:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 80003cc:	4802      	ldr	r0, [pc, #8]	; (80003d8 <bsp_led2_toggle+0x10>)
 80003ce:	0149      	lsls	r1, r1, #5
 80003d0:	f000 fb7a 	bl	8000ac8 <HAL_GPIO_TogglePin>
}
 80003d4:	bd10      	pop	{r4, pc}
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	48000400 	.word	0x48000400

080003dc <bsp_led3_toggle>:
{
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
}
void bsp_led3_toggle()
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80003dc:	2180      	movs	r1, #128	; 0x80
{
 80003de:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80003e0:	4802      	ldr	r0, [pc, #8]	; (80003ec <bsp_led3_toggle+0x10>)
 80003e2:	0189      	lsls	r1, r1, #6
 80003e4:	f000 fb70 	bl	8000ac8 <HAL_GPIO_TogglePin>
}
 80003e8:	bd10      	pop	{r4, pc}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	48000400 	.word	0x48000400

080003f0 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 80003f0:	b530      	push	{r4, r5, lr}
 80003f2:	b095      	sub	sp, #84	; 0x54
  HAL_Init();
 80003f4:	f000 f89a 	bl	800052c <HAL_Init>
  }
}

static void SystemClock_Config(void)
{
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003f8:	222c      	movs	r2, #44	; 0x2c
 80003fa:	2100      	movs	r1, #0
 80003fc:	a809      	add	r0, sp, #36	; 0x24
 80003fe:	f000 ff4d 	bl	800129c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000402:	2210      	movs	r2, #16
 8000404:	2100      	movs	r1, #0
 8000406:	4668      	mov	r0, sp
 8000408:	f000 ff48 	bl	800129c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800040c:	2210      	movs	r2, #16
 800040e:	2100      	movs	r1, #0
 8000410:	a804      	add	r0, sp, #16
 8000412:	f000 ff43 	bl	800129c <memset>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000416:	2310      	movs	r3, #16
 8000418:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800041a:	2380      	movs	r3, #128	; 0x80
 800041c:	021b      	lsls	r3, r3, #8
 800041e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000420:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000422:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000424:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000426:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000428:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800042a:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800042c:	950b      	str	r5, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800042e:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000430:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000432:	f000 fb53 	bl	8000adc <HAL_RCC_OscConfig>
 8000436:	2800      	cmp	r0, #0
 8000438:	d000      	beq.n	800043c <main+0x4c>
  * @retval None
  */
void Error_Handler(void)
{
  /* User may add here some code to deal with this error */
  while(1)
 800043a:	e7fe      	b.n	800043a <main+0x4a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043c:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800043e:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000440:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000442:	2101      	movs	r1, #1
 8000444:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000446:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000448:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800044a:	f000 fdcd 	bl	8000fe8 <HAL_RCC_ClockConfig>
 800044e:	2800      	cmp	r0, #0
 8000450:	d000      	beq.n	8000454 <main+0x64>
  while(1)
 8000452:	e7fe      	b.n	8000452 <main+0x62>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000454:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000456:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000458:	9504      	str	r5, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800045a:	f000 fe51 	bl	8001100 <HAL_RCCEx_PeriphCLKConfig>
 800045e:	2800      	cmp	r0, #0
 8000460:	d110      	bne.n	8000484 <main+0x94>
  bsp_led_init();
 8000462:	f7ff ff7d 	bl	8000360 <bsp_led_init>
  bsp_beep_init();
 8000466:	f7ff ff51 	bl	800030c <bsp_beep_init>
  bsp_adc_init();
 800046a:	f7ff fed7 	bl	800021c <bsp_adc_init>
	bsp_led1_toggle();
 800046e:	f7ff ffa1 	bl	80003b4 <bsp_led1_toggle>
	bsp_led2_toggle();
 8000472:	f7ff ffa9 	bl	80003c8 <bsp_led2_toggle>
	bsp_led3_toggle();
 8000476:	f7ff ffb1 	bl	80003dc <bsp_led3_toggle>
  	HAL_Delay(500);
 800047a:	20fa      	movs	r0, #250	; 0xfa
 800047c:	0040      	lsls	r0, r0, #1
 800047e:	f000 f877 	bl	8000570 <HAL_Delay>
  while (1)
 8000482:	e7f4      	b.n	800046e <main+0x7e>
  while(1)
 8000484:	e7fe      	b.n	8000484 <main+0x94>
 8000486:	46c0      	nop			; (mov r8, r8)

08000488 <Error_Handler>:
 8000488:	e7fe      	b.n	8000488 <Error_Handler>
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800048c:	480d      	ldr	r0, [pc, #52]	; (80004c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800048e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000490:	f000 fee0 	bl	8001254 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000494:	480c      	ldr	r0, [pc, #48]	; (80004c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000496:	490d      	ldr	r1, [pc, #52]	; (80004cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000498:	4a0d      	ldr	r2, [pc, #52]	; (80004d0 <LoopForever+0xe>)
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800049c:	e002      	b.n	80004a4 <LoopCopyDataInit>

0800049e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800049e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004a2:	3304      	adds	r3, #4

080004a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a8:	d3f9      	bcc.n	800049e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004aa:	4a0a      	ldr	r2, [pc, #40]	; (80004d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004ac:	4c0a      	ldr	r4, [pc, #40]	; (80004d8 <LoopForever+0x16>)
  movs r3, #0
 80004ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b0:	e001      	b.n	80004b6 <LoopFillZerobss>

080004b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004b4:	3204      	adds	r2, #4

080004b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b8:	d3fb      	bcc.n	80004b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004ba:	f000 fecd 	bl	8001258 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004be:	f7ff ff97 	bl	80003f0 <main>

080004c2 <LoopForever>:

LoopForever:
    b LoopForever
 80004c2:	e7fe      	b.n	80004c2 <LoopForever>
  ldr   r0, =_estack
 80004c4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80004c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004cc:	2000043c 	.word	0x2000043c
  ldr r2, =_sidata
 80004d0:	080014a0 	.word	0x080014a0
  ldr r2, =_sbss
 80004d4:	2000043c 	.word	0x2000043c
  ldr r4, =_ebss
 80004d8:	200004a0 	.word	0x200004a0

080004dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004dc:	e7fe      	b.n	80004dc <ADC1_IRQHandler>
	...

080004e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e0:	b510      	push	{r4, lr}
 80004e2:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e4:	20fa      	movs	r0, #250	; 0xfa
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <HAL_InitTick+0x40>)
 80004e8:	0080      	lsls	r0, r0, #2
 80004ea:	7819      	ldrb	r1, [r3, #0]
 80004ec:	f7ff fe0a 	bl	8000104 <__udivsi3>
 80004f0:	4b0c      	ldr	r3, [pc, #48]	; (8000524 <HAL_InitTick+0x44>)
 80004f2:	0001      	movs	r1, r0
 80004f4:	6818      	ldr	r0, [r3, #0]
 80004f6:	f7ff fe05 	bl	8000104 <__udivsi3>
 80004fa:	f000 f9a9 	bl	8000850 <HAL_SYSTICK_Config>
 80004fe:	2800      	cmp	r0, #0
 8000500:	d10c      	bne.n	800051c <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 8000502:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000504:	2c03      	cmp	r4, #3
 8000506:	d900      	bls.n	800050a <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8000508:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800050a:	3802      	subs	r0, #2
 800050c:	2200      	movs	r2, #0
 800050e:	0021      	movs	r1, r4
 8000510:	f000 f96c 	bl	80007ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000514:	4b04      	ldr	r3, [pc, #16]	; (8000528 <HAL_InitTick+0x48>)
 8000516:	2000      	movs	r0, #0
 8000518:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 800051a:	e7f5      	b.n	8000508 <HAL_InitTick+0x28>
    return HAL_ERROR;
 800051c:	2001      	movs	r0, #1
 800051e:	e7f3      	b.n	8000508 <HAL_InitTick+0x28>
 8000520:	20000000 	.word	0x20000000
 8000524:	20000008 	.word	0x20000008
 8000528:	20000004 	.word	0x20000004

0800052c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800052c:	2110      	movs	r1, #16
 800052e:	4a06      	ldr	r2, [pc, #24]	; (8000548 <HAL_Init+0x1c>)
{
 8000530:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000532:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000534:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000536:	430b      	orrs	r3, r1
 8000538:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800053a:	f7ff ffd1 	bl	80004e0 <HAL_InitTick>
  HAL_MspInit();
 800053e:	f000 facb 	bl	8000ad8 <HAL_MspInit>
}
 8000542:	2000      	movs	r0, #0
 8000544:	bd10      	pop	{r4, pc}
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	40022000 	.word	0x40022000

0800054c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800054c:	4a03      	ldr	r2, [pc, #12]	; (800055c <HAL_IncTick+0x10>)
 800054e:	4b04      	ldr	r3, [pc, #16]	; (8000560 <HAL_IncTick+0x14>)
 8000550:	6811      	ldr	r1, [r2, #0]
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	185b      	adds	r3, r3, r1
 8000556:	6013      	str	r3, [r2, #0]
}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	20000498 	.word	0x20000498
 8000560:	20000000 	.word	0x20000000

08000564 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000564:	4b01      	ldr	r3, [pc, #4]	; (800056c <HAL_GetTick+0x8>)
 8000566:	6818      	ldr	r0, [r3, #0]
}
 8000568:	4770      	bx	lr
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	20000498 	.word	0x20000498

08000570 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000570:	b570      	push	{r4, r5, r6, lr}
 8000572:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000574:	f7ff fff6 	bl	8000564 <HAL_GetTick>
 8000578:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800057a:	1c63      	adds	r3, r4, #1
 800057c:	d002      	beq.n	8000584 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800057e:	4b04      	ldr	r3, [pc, #16]	; (8000590 <HAL_Delay+0x20>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000584:	f7ff ffee 	bl	8000564 <HAL_GetTick>
 8000588:	1b40      	subs	r0, r0, r5
 800058a:	42a0      	cmp	r0, r4
 800058c:	d3fa      	bcc.n	8000584 <HAL_Delay+0x14>
  {
  }
}
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	20000000 	.word	0x20000000

08000594 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000596:	1e04      	subs	r4, r0, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
 8000598:	d100      	bne.n	800059c <HAL_ADC_Init+0x8>
 800059a:	e085      	b.n	80006a8 <HAL_ADC_Init+0x114>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800059c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d100      	bne.n	80005a4 <HAL_ADC_Init+0x10>
 80005a2:	e06b      	b.n	800067c <HAL_ADC_Init+0xe8>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80005a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80005a6:	06db      	lsls	r3, r3, #27
 80005a8:	d462      	bmi.n	8000670 <HAL_ADC_Init+0xdc>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80005aa:	2104      	movs	r1, #4
 80005ac:	000e      	movs	r6, r1
 80005ae:	6823      	ldr	r3, [r4, #0]
 80005b0:	689a      	ldr	r2, [r3, #8]
 80005b2:	4016      	ands	r6, r2
      (tmp_hal_status == HAL_OK)                                &&
 80005b4:	4211      	tst	r1, r2
 80005b6:	d15b      	bne.n	8000670 <HAL_ADC_Init+0xdc>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80005b8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80005ba:	4948      	ldr	r1, [pc, #288]	; (80006dc <HAL_ADC_Init+0x148>)
 80005bc:	400a      	ands	r2, r1
 80005be:	3106      	adds	r1, #6
 80005c0:	31ff      	adds	r1, #255	; 0xff
 80005c2:	430a      	orrs	r2, r1
 80005c4:	63a2      	str	r2, [r4, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80005c6:	2203      	movs	r2, #3
 80005c8:	6899      	ldr	r1, [r3, #8]
 80005ca:	400a      	ands	r2, r1
 80005cc:	2a01      	cmp	r2, #1
 80005ce:	d05b      	beq.n	8000688 <HAL_ADC_Init+0xf4>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80005d0:	2118      	movs	r1, #24
 80005d2:	68da      	ldr	r2, [r3, #12]
 80005d4:	438a      	bics	r2, r1
 80005d6:	68a1      	ldr	r1, [r4, #8]
 80005d8:	430a      	orrs	r2, r1
 80005da:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80005dc:	691a      	ldr	r2, [r3, #16]
 80005de:	6861      	ldr	r1, [r4, #4]
 80005e0:	0092      	lsls	r2, r2, #2
 80005e2:	0892      	lsrs	r2, r2, #2
 80005e4:	430a      	orrs	r2, r1
 80005e6:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80005e8:	68da      	ldr	r2, [r3, #12]
 80005ea:	493d      	ldr	r1, [pc, #244]	; (80006e0 <HAL_ADC_Init+0x14c>)
 80005ec:	400a      	ands	r2, r1
 80005ee:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80005f0:	7e21      	ldrb	r1, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80005f2:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80005f4:	0389      	lsls	r1, r1, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80005f6:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80005f8:	4311      	orrs	r1, r2
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80005fa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80005fc:	7ea7      	ldrb	r7, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80005fe:	3a01      	subs	r2, #1
 8000600:	1e55      	subs	r5, r2, #1
 8000602:	41aa      	sbcs	r2, r5
 8000604:	0315      	lsls	r5, r2, #12
 8000606:	68e2      	ldr	r2, [r4, #12]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000608:	0378      	lsls	r0, r7, #13
 800060a:	4311      	orrs	r1, r2
                 hadc->Init.DataAlign                                             |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800060c:	6922      	ldr	r2, [r4, #16]
 800060e:	4301      	orrs	r1, r0
 8000610:	2a02      	cmp	r2, #2
 8000612:	d100      	bne.n	8000616 <HAL_ADC_Init+0x82>
 8000614:	2604      	movs	r6, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000616:	2224      	movs	r2, #36	; 0x24
 8000618:	5ca2      	ldrb	r2, [r4, r2]
 800061a:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800061c:	430a      	orrs	r2, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800061e:	7ee1      	ldrb	r1, [r4, #27]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000620:	432a      	orrs	r2, r5
 8000622:	4332      	orrs	r2, r6
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000624:	2901      	cmp	r1, #1
 8000626:	d04b      	beq.n	80006c0 <HAL_ADC_Init+0x12c>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000628:	20c2      	movs	r0, #194	; 0xc2
 800062a:	69e1      	ldr	r1, [r4, #28]
 800062c:	30ff      	adds	r0, #255	; 0xff
 800062e:	4281      	cmp	r1, r0
 8000630:	d002      	beq.n	8000638 <HAL_ADC_Init+0xa4>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000632:	6a20      	ldr	r0, [r4, #32]
 8000634:	4301      	orrs	r1, r0
 8000636:	430a      	orrs	r2, r1
                    hadc->Init.ExternalTrigConvEdge );
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000638:	68d9      	ldr	r1, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800063a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800063c:	4311      	orrs	r1, r2
 800063e:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000640:	2180      	movs	r1, #128	; 0x80
 8000642:	0549      	lsls	r1, r1, #21
 8000644:	428d      	cmp	r5, r1
 8000646:	d026      	beq.n	8000696 <HAL_ADC_Init+0x102>
 8000648:	1e69      	subs	r1, r5, #1
 800064a:	2906      	cmp	r1, #6
 800064c:	d923      	bls.n	8000696 <HAL_ADC_Init+0x102>
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800064e:	68db      	ldr	r3, [r3, #12]
 8000650:	4924      	ldr	r1, [pc, #144]	; (80006e4 <HAL_ADC_Init+0x150>)
 8000652:	400b      	ands	r3, r1
 8000654:	4293      	cmp	r3, r2
 8000656:	d029      	beq.n	80006ac <HAL_ADC_Init+0x118>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000658:	2212      	movs	r2, #18
 800065a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      
      tmp_hal_status = HAL_ERROR;
 800065c:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 800065e:	4393      	bics	r3, r2
 8000660:	3a02      	subs	r2, #2
 8000662:	4313      	orrs	r3, r2
 8000664:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000666:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000668:	3a0f      	subs	r2, #15
 800066a:	4313      	orrs	r3, r2
 800066c:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 800066e:	e004      	b.n	800067a <HAL_ADC_Init+0xe6>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000670:	2210      	movs	r2, #16
        
    tmp_hal_status = HAL_ERROR;
 8000672:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000674:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000676:	4313      	orrs	r3, r2
 8000678:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800067a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Lock = HAL_UNLOCKED;
 800067c:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 800067e:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8000680:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8000682:	f7ff fe13 	bl	80002ac <HAL_ADC_MspInit>
 8000686:	e78d      	b.n	80005a4 <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000688:	6819      	ldr	r1, [r3, #0]
 800068a:	420a      	tst	r2, r1
 800068c:	d1ac      	bne.n	80005e8 <HAL_ADC_Init+0x54>
 800068e:	68da      	ldr	r2, [r3, #12]
 8000690:	0412      	lsls	r2, r2, #16
 8000692:	d4a9      	bmi.n	80005e8 <HAL_ADC_Init+0x54>
 8000694:	e79c      	b.n	80005d0 <HAL_ADC_Init+0x3c>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000696:	2107      	movs	r1, #7
 8000698:	6958      	ldr	r0, [r3, #20]
 800069a:	4388      	bics	r0, r1
 800069c:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800069e:	6958      	ldr	r0, [r3, #20]
 80006a0:	4029      	ands	r1, r5
 80006a2:	4301      	orrs	r1, r0
 80006a4:	6159      	str	r1, [r3, #20]
 80006a6:	e7d2      	b.n	800064e <HAL_ADC_Init+0xba>
    return HAL_ERROR;
 80006a8:	2001      	movs	r0, #1
 80006aa:	e7e6      	b.n	800067a <HAL_ADC_Init+0xe6>
      ADC_CLEAR_ERRORCODE(hadc);
 80006ac:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 80006ae:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80006b0:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 80006b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006b4:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 80006b6:	4393      	bics	r3, r2
 80006b8:	3a02      	subs	r2, #2
 80006ba:	4313      	orrs	r3, r2
 80006bc:	63a3      	str	r3, [r4, #56]	; 0x38
 80006be:	e7dc      	b.n	800067a <HAL_ADC_Init+0xe6>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80006c0:	2f00      	cmp	r7, #0
 80006c2:	d103      	bne.n	80006cc <HAL_ADC_Init+0x138>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80006c4:	2180      	movs	r1, #128	; 0x80
 80006c6:	0249      	lsls	r1, r1, #9
 80006c8:	430a      	orrs	r2, r1
 80006ca:	e7ad      	b.n	8000628 <HAL_ADC_Init+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80006cc:	2520      	movs	r5, #32
 80006ce:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80006d0:	4328      	orrs	r0, r5
 80006d2:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80006d4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80006d6:	4301      	orrs	r1, r0
 80006d8:	63e1      	str	r1, [r4, #60]	; 0x3c
 80006da:	e7a5      	b.n	8000628 <HAL_ADC_Init+0x94>
 80006dc:	fffffefd 	.word	0xfffffefd
 80006e0:	fffe0219 	.word	0xfffe0219
 80006e4:	833fffe7 	.word	0x833fffe7

080006e8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80006e8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80006ea:	2300      	movs	r3, #0
{
 80006ec:	0004      	movs	r4, r0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80006ee:	2234      	movs	r2, #52	; 0x34
{
 80006f0:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 80006f2:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80006f4:	5ca3      	ldrb	r3, [r4, r2]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80006f6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d052      	beq.n	80007a2 <HAL_ADC_ConfigChannel+0xba>
 80006fc:	2301      	movs	r3, #1
 80006fe:	54a3      	strb	r3, [r4, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000700:	6822      	ldr	r2, [r4, #0]
 8000702:	6895      	ldr	r5, [r2, #8]
 8000704:	076d      	lsls	r5, r5, #29
 8000706:	d509      	bpl.n	800071c <HAL_ADC_ConfigChannel+0x34>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000708:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 800070a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800070c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800070e:	4313      	orrs	r3, r2
 8000710:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000712:	2334      	movs	r3, #52	; 0x34
 8000714:	2200      	movs	r2, #0
 8000716:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8000718:	b002      	add	sp, #8
 800071a:	bd70      	pop	{r4, r5, r6, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 800071c:	4d2e      	ldr	r5, [pc, #184]	; (80007d8 <HAL_ADC_ConfigChannel+0xf0>)
 800071e:	684e      	ldr	r6, [r1, #4]
 8000720:	42ae      	cmp	r6, r5
 8000722:	d028      	beq.n	8000776 <HAL_ADC_ConfigChannel+0x8e>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000724:	680d      	ldr	r5, [r1, #0]
 8000726:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8000728:	40ab      	lsls	r3, r5
 800072a:	4333      	orrs	r3, r6
 800072c:	6293      	str	r3, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800072e:	2380      	movs	r3, #128	; 0x80
 8000730:	055b      	lsls	r3, r3, #21
 8000732:	4298      	cmp	r0, r3
 8000734:	d00f      	beq.n	8000756 <HAL_ADC_ConfigChannel+0x6e>
 8000736:	3801      	subs	r0, #1
 8000738:	2806      	cmp	r0, #6
 800073a:	d90c      	bls.n	8000756 <HAL_ADC_ConfigChannel+0x6e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800073c:	2307      	movs	r3, #7
 800073e:	6888      	ldr	r0, [r1, #8]
 8000740:	6951      	ldr	r1, [r2, #20]
 8000742:	4019      	ands	r1, r3
 8000744:	4288      	cmp	r0, r1
 8000746:	d006      	beq.n	8000756 <HAL_ADC_ConfigChannel+0x6e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000748:	6951      	ldr	r1, [r2, #20]
 800074a:	4399      	bics	r1, r3
 800074c:	6151      	str	r1, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800074e:	6951      	ldr	r1, [r2, #20]
 8000750:	4003      	ands	r3, r0
 8000752:	430b      	orrs	r3, r1
 8000754:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000756:	002b      	movs	r3, r5
 8000758:	3b10      	subs	r3, #16
 800075a:	2b01      	cmp	r3, #1
 800075c:	d901      	bls.n	8000762 <HAL_ADC_ConfigChannel+0x7a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800075e:	2000      	movs	r0, #0
 8000760:	e7d7      	b.n	8000712 <HAL_ADC_ConfigChannel+0x2a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000762:	4b1e      	ldr	r3, [pc, #120]	; (80007dc <HAL_ADC_ConfigChannel+0xf4>)
 8000764:	6819      	ldr	r1, [r3, #0]
 8000766:	2d10      	cmp	r5, #16
 8000768:	d01d      	beq.n	80007a6 <HAL_ADC_ConfigChannel+0xbe>
 800076a:	2280      	movs	r2, #128	; 0x80
 800076c:	03d2      	lsls	r2, r2, #15
 800076e:	430a      	orrs	r2, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000770:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000772:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000774:	e7cd      	b.n	8000712 <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000776:	6809      	ldr	r1, [r1, #0]
 8000778:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800077a:	408b      	lsls	r3, r1
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800077c:	3910      	subs	r1, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800077e:	4398      	bics	r0, r3
 8000780:	6290      	str	r0, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000782:	2901      	cmp	r1, #1
 8000784:	d8eb      	bhi.n	800075e <HAL_ADC_ConfigChannel+0x76>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000786:	424b      	negs	r3, r1
 8000788:	4159      	adcs	r1, r3
 800078a:	4249      	negs	r1, r1
 800078c:	0d89      	lsrs	r1, r1, #22
 800078e:	058b      	lsls	r3, r1, #22
 8000790:	4913      	ldr	r1, [pc, #76]	; (80007e0 <HAL_ADC_ConfigChannel+0xf8>)
 8000792:	4a12      	ldr	r2, [pc, #72]	; (80007dc <HAL_ADC_ConfigChannel+0xf4>)
 8000794:	468c      	mov	ip, r1
 8000796:	6810      	ldr	r0, [r2, #0]
 8000798:	4463      	add	r3, ip
 800079a:	4003      	ands	r3, r0
 800079c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800079e:	2000      	movs	r0, #0
 80007a0:	e7b7      	b.n	8000712 <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 80007a2:	2002      	movs	r0, #2
 80007a4:	e7b8      	b.n	8000718 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80007a6:	2280      	movs	r2, #128	; 0x80
 80007a8:	0412      	lsls	r2, r2, #16
 80007aa:	430a      	orrs	r2, r1
 80007ac:	601a      	str	r2, [r3, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80007ae:	4b0d      	ldr	r3, [pc, #52]	; (80007e4 <HAL_ADC_ConfigChannel+0xfc>)
 80007b0:	490d      	ldr	r1, [pc, #52]	; (80007e8 <HAL_ADC_ConfigChannel+0x100>)
 80007b2:	6818      	ldr	r0, [r3, #0]
 80007b4:	f7ff fca6 	bl	8000104 <__udivsi3>
 80007b8:	0083      	lsls	r3, r0, #2
 80007ba:	181b      	adds	r3, r3, r0
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80007c0:	9b01      	ldr	r3, [sp, #4]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d0cb      	beq.n	800075e <HAL_ADC_ConfigChannel+0x76>
            wait_loop_index--;
 80007c6:	9b01      	ldr	r3, [sp, #4]
 80007c8:	3b01      	subs	r3, #1
 80007ca:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80007cc:	9b01      	ldr	r3, [sp, #4]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d1f9      	bne.n	80007c6 <HAL_ADC_ConfigChannel+0xde>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007d2:	2000      	movs	r0, #0
 80007d4:	e79d      	b.n	8000712 <HAL_ADC_ConfigChannel+0x2a>
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	00001001 	.word	0x00001001
 80007dc:	40012708 	.word	0x40012708
 80007e0:	ffbfffff 	.word	0xffbfffff
 80007e4:	20000008 	.word	0x20000008
 80007e8:	000f4240 	.word	0x000f4240

080007ec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ec:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80007ee:	2800      	cmp	r0, #0
 80007f0:	db14      	blt.n	800081c <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007f2:	4b15      	ldr	r3, [pc, #84]	; (8000848 <HAL_NVIC_SetPriority+0x5c>)
 80007f4:	2203      	movs	r2, #3
 80007f6:	469c      	mov	ip, r3
 80007f8:	23ff      	movs	r3, #255	; 0xff
 80007fa:	0884      	lsrs	r4, r0, #2
 80007fc:	4010      	ands	r0, r2
 80007fe:	001a      	movs	r2, r3
 8000800:	26c0      	movs	r6, #192	; 0xc0
 8000802:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000804:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000806:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000808:	400b      	ands	r3, r1
 800080a:	4083      	lsls	r3, r0
 800080c:	00a4      	lsls	r4, r4, #2
 800080e:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000810:	00b6      	lsls	r6, r6, #2
 8000812:	59a5      	ldr	r5, [r4, r6]
 8000814:	4395      	bics	r5, r2
 8000816:	432b      	orrs	r3, r5
 8000818:	51a3      	str	r3, [r4, r6]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800081a:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800081c:	4a0b      	ldr	r2, [pc, #44]	; (800084c <HAL_NVIC_SetPriority+0x60>)
 800081e:	230f      	movs	r3, #15
 8000820:	4694      	mov	ip, r2
 8000822:	2203      	movs	r2, #3
 8000824:	4003      	ands	r3, r0
 8000826:	4010      	ands	r0, r2
 8000828:	32fc      	adds	r2, #252	; 0xfc
 800082a:	0015      	movs	r5, r2
 800082c:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800082e:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000830:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000832:	400a      	ands	r2, r1
 8000834:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000836:	3b08      	subs	r3, #8
 8000838:	089b      	lsrs	r3, r3, #2
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	4463      	add	r3, ip
 800083e:	69dc      	ldr	r4, [r3, #28]
 8000840:	43ac      	bics	r4, r5
 8000842:	4322      	orrs	r2, r4
 8000844:	61da      	str	r2, [r3, #28]
 8000846:	e7e8      	b.n	800081a <HAL_NVIC_SetPriority+0x2e>
 8000848:	e000e100 	.word	0xe000e100
 800084c:	e000ed00 	.word	0xe000ed00

08000850 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000850:	2280      	movs	r2, #128	; 0x80
 8000852:	1e43      	subs	r3, r0, #1
 8000854:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8000856:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000858:	4293      	cmp	r3, r2
 800085a:	d20e      	bcs.n	800087a <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800085c:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800085e:	4a07      	ldr	r2, [pc, #28]	; (800087c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000860:	4807      	ldr	r0, [pc, #28]	; (8000880 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000862:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000864:	6a03      	ldr	r3, [r0, #32]
 8000866:	0609      	lsls	r1, r1, #24
 8000868:	021b      	lsls	r3, r3, #8
 800086a:	0a1b      	lsrs	r3, r3, #8
 800086c:	430b      	orrs	r3, r1
 800086e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000870:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000872:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000874:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000876:	3307      	adds	r3, #7
 8000878:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800087a:	4770      	bx	lr
 800087c:	e000e010 	.word	0xe000e010
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000886:	46de      	mov	lr, fp
 8000888:	4657      	mov	r7, sl
 800088a:	464e      	mov	r6, r9
 800088c:	4645      	mov	r5, r8
 800088e:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000890:	680c      	ldr	r4, [r1, #0]
{
 8000892:	468c      	mov	ip, r1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000894:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8000896:	2300      	movs	r3, #0
{
 8000898:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800089a:	2c00      	cmp	r4, #0
 800089c:	d100      	bne.n	80008a0 <HAL_GPIO_Init+0x1c>
 800089e:	e087      	b.n	80009b0 <HAL_GPIO_Init+0x12c>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a0:	4980      	ldr	r1, [pc, #512]	; (8000aa4 <HAL_GPIO_Init+0x220>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008a2:	4f81      	ldr	r7, [pc, #516]	; (8000aa8 <HAL_GPIO_Init+0x224>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a4:	468b      	mov	fp, r1
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80008a6:	4661      	mov	r1, ip
 80008a8:	9103      	str	r1, [sp, #12]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008aa:	2501      	movs	r5, #1
 80008ac:	0021      	movs	r1, r4
 80008ae:	409d      	lsls	r5, r3
 80008b0:	4029      	ands	r1, r5
 80008b2:	9101      	str	r1, [sp, #4]
    if (iocurrent != 0x00u)
 80008b4:	422c      	tst	r4, r5
 80008b6:	d074      	beq.n	80009a2 <HAL_GPIO_Init+0x11e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008b8:	9903      	ldr	r1, [sp, #12]
 80008ba:	6849      	ldr	r1, [r1, #4]
 80008bc:	468a      	mov	sl, r1
 80008be:	2103      	movs	r1, #3
 80008c0:	4656      	mov	r6, sl
 80008c2:	4031      	ands	r1, r6
 80008c4:	468c      	mov	ip, r1
 80008c6:	3901      	subs	r1, #1
 80008c8:	2901      	cmp	r1, #1
 80008ca:	d800      	bhi.n	80008ce <HAL_GPIO_Init+0x4a>
 80008cc:	e077      	b.n	80009be <HAL_GPIO_Init+0x13a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008ce:	4661      	mov	r1, ip
 80008d0:	2903      	cmp	r1, #3
 80008d2:	d000      	beq.n	80008d6 <HAL_GPIO_Init+0x52>
 80008d4:	e0bc      	b.n	8000a50 <HAL_GPIO_Init+0x1cc>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008d6:	4665      	mov	r5, ip
 80008d8:	4095      	lsls	r5, r2
 80008da:	43e9      	mvns	r1, r5
 80008dc:	9102      	str	r1, [sp, #8]
      temp = GPIOx->MODER;
 80008de:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80008e0:	9902      	ldr	r1, [sp, #8]
 80008e2:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008e4:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008e6:	25c0      	movs	r5, #192	; 0xc0
      GPIOx->MODER = temp;
 80008e8:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008ea:	4651      	mov	r1, sl
 80008ec:	02ad      	lsls	r5, r5, #10
 80008ee:	4229      	tst	r1, r5
 80008f0:	d057      	beq.n	80009a2 <HAL_GPIO_Init+0x11e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008f2:	4659      	mov	r1, fp
 80008f4:	2501      	movs	r5, #1
 80008f6:	465e      	mov	r6, fp
 80008f8:	6989      	ldr	r1, [r1, #24]
 80008fa:	4329      	orrs	r1, r5
 80008fc:	61b1      	str	r1, [r6, #24]
 80008fe:	69b1      	ldr	r1, [r6, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000900:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000902:	4029      	ands	r1, r5
 8000904:	4d69      	ldr	r5, [pc, #420]	; (8000aac <HAL_GPIO_Init+0x228>)
 8000906:	9105      	str	r1, [sp, #20]
 8000908:	46ac      	mov	ip, r5
 800090a:	9905      	ldr	r1, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800090c:	401e      	ands	r6, r3
        temp = SYSCFG->EXTICR[position >> 2u];
 800090e:	0899      	lsrs	r1, r3, #2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000910:	00b6      	lsls	r6, r6, #2
 8000912:	0089      	lsls	r1, r1, #2
 8000914:	4461      	add	r1, ip
 8000916:	46b4      	mov	ip, r6
        temp = SYSCFG->EXTICR[position >> 2u];
 8000918:	688d      	ldr	r5, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800091a:	260f      	movs	r6, #15
        temp = SYSCFG->EXTICR[position >> 2u];
 800091c:	46a9      	mov	r9, r5
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800091e:	4665      	mov	r5, ip
 8000920:	40ae      	lsls	r6, r5
 8000922:	0035      	movs	r5, r6
 8000924:	464e      	mov	r6, r9
 8000926:	43ae      	bics	r6, r5
 8000928:	46b1      	mov	r9, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800092a:	2690      	movs	r6, #144	; 0x90
 800092c:	05f6      	lsls	r6, r6, #23
 800092e:	42b0      	cmp	r0, r6
 8000930:	d012      	beq.n	8000958 <HAL_GPIO_Init+0xd4>
 8000932:	4e5f      	ldr	r6, [pc, #380]	; (8000ab0 <HAL_GPIO_Init+0x22c>)
 8000934:	42b0      	cmp	r0, r6
 8000936:	d100      	bne.n	800093a <HAL_GPIO_Init+0xb6>
 8000938:	e0a4      	b.n	8000a84 <HAL_GPIO_Init+0x200>
 800093a:	4e5e      	ldr	r6, [pc, #376]	; (8000ab4 <HAL_GPIO_Init+0x230>)
 800093c:	42b0      	cmp	r0, r6
 800093e:	d100      	bne.n	8000942 <HAL_GPIO_Init+0xbe>
 8000940:	e0a8      	b.n	8000a94 <HAL_GPIO_Init+0x210>
 8000942:	4e5d      	ldr	r6, [pc, #372]	; (8000ab8 <HAL_GPIO_Init+0x234>)
 8000944:	42b0      	cmp	r0, r6
 8000946:	d100      	bne.n	800094a <HAL_GPIO_Init+0xc6>
 8000948:	e095      	b.n	8000a76 <HAL_GPIO_Init+0x1f2>
 800094a:	4665      	mov	r5, ip
 800094c:	2605      	movs	r6, #5
 800094e:	40ae      	lsls	r6, r5
 8000950:	0035      	movs	r5, r6
 8000952:	464e      	mov	r6, r9
 8000954:	432e      	orrs	r6, r5
 8000956:	46b1      	mov	r9, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000958:	464d      	mov	r5, r9
 800095a:	608d      	str	r5, [r1, #8]
        temp &= ~(iocurrent);
 800095c:	9d01      	ldr	r5, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800095e:	2680      	movs	r6, #128	; 0x80
        temp &= ~(iocurrent);
 8000960:	43ed      	mvns	r5, r5
 8000962:	46ac      	mov	ip, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000964:	4655      	mov	r5, sl
 8000966:	0376      	lsls	r6, r6, #13
        temp = EXTI->RTSR;
 8000968:	68b9      	ldr	r1, [r7, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800096a:	4235      	tst	r5, r6
 800096c:	d000      	beq.n	8000970 <HAL_GPIO_Init+0xec>
 800096e:	e07f      	b.n	8000a70 <HAL_GPIO_Init+0x1ec>
        temp &= ~(iocurrent);
 8000970:	4665      	mov	r5, ip
 8000972:	4029      	ands	r1, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000974:	4655      	mov	r5, sl
        EXTI->RTSR = temp;
 8000976:	60b9      	str	r1, [r7, #8]
        temp = EXTI->FTSR;
 8000978:	68f9      	ldr	r1, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800097a:	02ad      	lsls	r5, r5, #10
 800097c:	d500      	bpl.n	8000980 <HAL_GPIO_Init+0xfc>
 800097e:	e074      	b.n	8000a6a <HAL_GPIO_Init+0x1e6>
        temp &= ~(iocurrent);
 8000980:	4665      	mov	r5, ip
 8000982:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8000984:	60f9      	str	r1, [r7, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000986:	4651      	mov	r1, sl
        temp = EXTI->EMR;
 8000988:	687d      	ldr	r5, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800098a:	0389      	lsls	r1, r1, #14
 800098c:	d46a      	bmi.n	8000a64 <HAL_GPIO_Init+0x1e0>
        temp &= ~(iocurrent);
 800098e:	4661      	mov	r1, ip
 8000990:	400d      	ands	r5, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8000992:	607d      	str	r5, [r7, #4]

        temp = EXTI->IMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000994:	4655      	mov	r5, sl
        temp = EXTI->IMR;
 8000996:	6839      	ldr	r1, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000998:	03ed      	lsls	r5, r5, #15
 800099a:	d45e      	bmi.n	8000a5a <HAL_GPIO_Init+0x1d6>
        temp &= ~(iocurrent);
 800099c:	4665      	mov	r5, ip
 800099e:	4029      	ands	r1, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80009a0:	6039      	str	r1, [r7, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009a2:	0021      	movs	r1, r4
      }
    }

    position++;
 80009a4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009a6:	40d9      	lsrs	r1, r3
 80009a8:	3202      	adds	r2, #2
 80009aa:	2900      	cmp	r1, #0
 80009ac:	d000      	beq.n	80009b0 <HAL_GPIO_Init+0x12c>
 80009ae:	e77c      	b.n	80008aa <HAL_GPIO_Init+0x26>
  } 
}
 80009b0:	b007      	add	sp, #28
 80009b2:	bcf0      	pop	{r4, r5, r6, r7}
 80009b4:	46bb      	mov	fp, r7
 80009b6:	46b2      	mov	sl, r6
 80009b8:	46a9      	mov	r9, r5
 80009ba:	46a0      	mov	r8, r4
 80009bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 80009be:	6881      	ldr	r1, [r0, #8]
 80009c0:	4689      	mov	r9, r1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80009c2:	2103      	movs	r1, #3
 80009c4:	4091      	lsls	r1, r2
 80009c6:	43ce      	mvns	r6, r1
 80009c8:	9602      	str	r6, [sp, #8]
 80009ca:	464e      	mov	r6, r9
 80009cc:	438e      	bics	r6, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009ce:	9903      	ldr	r1, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80009d0:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009d2:	68ce      	ldr	r6, [r1, #12]
 80009d4:	4096      	lsls	r6, r2
 80009d6:	46b0      	mov	r8, r6
 80009d8:	464e      	mov	r6, r9
 80009da:	4641      	mov	r1, r8
 80009dc:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 80009de:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80009e0:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009e2:	000e      	movs	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009e4:	4651      	mov	r1, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009e6:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009e8:	090d      	lsrs	r5, r1, #4
 80009ea:	2101      	movs	r1, #1
 80009ec:	400d      	ands	r5, r1
 80009ee:	409d      	lsls	r5, r3
 80009f0:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80009f2:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 80009f4:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009f6:	9902      	ldr	r1, [sp, #8]
 80009f8:	400d      	ands	r5, r1
 80009fa:	46a8      	mov	r8, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009fc:	9903      	ldr	r1, [sp, #12]
 80009fe:	4646      	mov	r6, r8
 8000a00:	688d      	ldr	r5, [r1, #8]
 8000a02:	4095      	lsls	r5, r2
 8000a04:	4335      	orrs	r5, r6
        GPIOx->PUPDR = temp;
 8000a06:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a08:	4666      	mov	r6, ip
 8000a0a:	4665      	mov	r5, ip
 8000a0c:	4095      	lsls	r5, r2
 8000a0e:	2e02      	cmp	r6, #2
 8000a10:	d000      	beq.n	8000a14 <HAL_GPIO_Init+0x190>
 8000a12:	e764      	b.n	80008de <HAL_GPIO_Init+0x5a>
        temp = GPIOx->AFR[position >> 3u];
 8000a14:	08d9      	lsrs	r1, r3, #3
 8000a16:	0089      	lsls	r1, r1, #2
 8000a18:	468c      	mov	ip, r1
 8000a1a:	4484      	add	ip, r0
 8000a1c:	4661      	mov	r1, ip
 8000a1e:	6a09      	ldr	r1, [r1, #32]
 8000a20:	4689      	mov	r9, r1
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a22:	2107      	movs	r1, #7
 8000a24:	000e      	movs	r6, r1
 8000a26:	401e      	ands	r6, r3
 8000a28:	00b1      	lsls	r1, r6, #2
 8000a2a:	260f      	movs	r6, #15
 8000a2c:	4688      	mov	r8, r1
 8000a2e:	408e      	lsls	r6, r1
 8000a30:	4649      	mov	r1, r9
 8000a32:	43b1      	bics	r1, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a34:	4646      	mov	r6, r8
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a36:	4689      	mov	r9, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a38:	9903      	ldr	r1, [sp, #12]
 8000a3a:	6909      	ldr	r1, [r1, #16]
 8000a3c:	40b1      	lsls	r1, r6
 8000a3e:	4688      	mov	r8, r1
 8000a40:	4649      	mov	r1, r9
 8000a42:	4646      	mov	r6, r8
 8000a44:	4331      	orrs	r1, r6
 8000a46:	4689      	mov	r9, r1
        GPIOx->AFR[position >> 3u] = temp;
 8000a48:	4661      	mov	r1, ip
 8000a4a:	464e      	mov	r6, r9
 8000a4c:	620e      	str	r6, [r1, #32]
 8000a4e:	e746      	b.n	80008de <HAL_GPIO_Init+0x5a>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a50:	2103      	movs	r1, #3
 8000a52:	4091      	lsls	r1, r2
 8000a54:	43c9      	mvns	r1, r1
 8000a56:	9102      	str	r1, [sp, #8]
 8000a58:	e7cc      	b.n	80009f4 <HAL_GPIO_Init+0x170>
          temp |= iocurrent;
 8000a5a:	9d01      	ldr	r5, [sp, #4]
 8000a5c:	430d      	orrs	r5, r1
 8000a5e:	0029      	movs	r1, r5
        EXTI->IMR = temp;
 8000a60:	6039      	str	r1, [r7, #0]
 8000a62:	e79e      	b.n	80009a2 <HAL_GPIO_Init+0x11e>
          temp |= iocurrent;
 8000a64:	9901      	ldr	r1, [sp, #4]
 8000a66:	430d      	orrs	r5, r1
 8000a68:	e793      	b.n	8000992 <HAL_GPIO_Init+0x10e>
          temp |= iocurrent;
 8000a6a:	9d01      	ldr	r5, [sp, #4]
 8000a6c:	4329      	orrs	r1, r5
 8000a6e:	e789      	b.n	8000984 <HAL_GPIO_Init+0x100>
          temp |= iocurrent;
 8000a70:	9d01      	ldr	r5, [sp, #4]
 8000a72:	4329      	orrs	r1, r5
 8000a74:	e77e      	b.n	8000974 <HAL_GPIO_Init+0xf0>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a76:	4666      	mov	r6, ip
 8000a78:	2503      	movs	r5, #3
 8000a7a:	40b5      	lsls	r5, r6
 8000a7c:	464e      	mov	r6, r9
 8000a7e:	432e      	orrs	r6, r5
 8000a80:	46b1      	mov	r9, r6
 8000a82:	e769      	b.n	8000958 <HAL_GPIO_Init+0xd4>
 8000a84:	4665      	mov	r5, ip
 8000a86:	2601      	movs	r6, #1
 8000a88:	40ae      	lsls	r6, r5
 8000a8a:	0035      	movs	r5, r6
 8000a8c:	464e      	mov	r6, r9
 8000a8e:	432e      	orrs	r6, r5
 8000a90:	46b1      	mov	r9, r6
 8000a92:	e761      	b.n	8000958 <HAL_GPIO_Init+0xd4>
 8000a94:	4666      	mov	r6, ip
 8000a96:	2502      	movs	r5, #2
 8000a98:	40b5      	lsls	r5, r6
 8000a9a:	464e      	mov	r6, r9
 8000a9c:	432e      	orrs	r6, r5
 8000a9e:	46b1      	mov	r9, r6
 8000aa0:	e75a      	b.n	8000958 <HAL_GPIO_Init+0xd4>
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	40010400 	.word	0x40010400
 8000aac:	40010000 	.word	0x40010000
 8000ab0:	48000400 	.word	0x48000400
 8000ab4:	48000800 	.word	0x48000800
 8000ab8:	48000c00 	.word	0x48000c00

08000abc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000abc:	2a00      	cmp	r2, #0
 8000abe:	d001      	beq.n	8000ac4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ac0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ac2:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ac4:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000ac6:	e7fc      	b.n	8000ac2 <HAL_GPIO_WritePin+0x6>

08000ac8 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ac8:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000aca:	0013      	movs	r3, r2
 8000acc:	400b      	ands	r3, r1
 8000ace:	041b      	lsls	r3, r3, #16
 8000ad0:	4391      	bics	r1, r2
 8000ad2:	4319      	orrs	r1, r3
 8000ad4:	6181      	str	r1, [r0, #24]
}
 8000ad6:	4770      	bx	lr

08000ad8 <HAL_MspInit>:
  * @retval None
  */
void HAL_MspInit(void)
{
 
}
 8000ad8:	4770      	bx	lr
 8000ada:	46c0      	nop			; (mov r8, r8)

08000adc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ade:	46ce      	mov	lr, r9
 8000ae0:	4647      	mov	r7, r8
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	0004      	movs	r4, r0
 8000ae6:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ae8:	2800      	cmp	r0, #0
 8000aea:	d100      	bne.n	8000aee <HAL_RCC_OscConfig+0x12>
 8000aec:	e0ed      	b.n	8000cca <HAL_RCC_OscConfig+0x1ee>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aee:	6803      	ldr	r3, [r0, #0]
 8000af0:	07da      	lsls	r2, r3, #31
 8000af2:	d52f      	bpl.n	8000b54 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000af4:	210c      	movs	r1, #12
 8000af6:	48c2      	ldr	r0, [pc, #776]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000af8:	6842      	ldr	r2, [r0, #4]
 8000afa:	400a      	ands	r2, r1
 8000afc:	2a04      	cmp	r2, #4
 8000afe:	d100      	bne.n	8000b02 <HAL_RCC_OscConfig+0x26>
 8000b00:	e105      	b.n	8000d0e <HAL_RCC_OscConfig+0x232>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b02:	6842      	ldr	r2, [r0, #4]
 8000b04:	4011      	ands	r1, r2
 8000b06:	2908      	cmp	r1, #8
 8000b08:	d100      	bne.n	8000b0c <HAL_RCC_OscConfig+0x30>
 8000b0a:	e0f7      	b.n	8000cfc <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b0c:	6863      	ldr	r3, [r4, #4]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d100      	bne.n	8000b14 <HAL_RCC_OscConfig+0x38>
 8000b12:	e106      	b.n	8000d22 <HAL_RCC_OscConfig+0x246>
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d100      	bne.n	8000b1a <HAL_RCC_OscConfig+0x3e>
 8000b18:	e128      	b.n	8000d6c <HAL_RCC_OscConfig+0x290>
 8000b1a:	2b05      	cmp	r3, #5
 8000b1c:	d100      	bne.n	8000b20 <HAL_RCC_OscConfig+0x44>
 8000b1e:	e22c      	b.n	8000f7a <HAL_RCC_OscConfig+0x49e>
 8000b20:	4bb7      	ldr	r3, [pc, #732]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000b22:	49b8      	ldr	r1, [pc, #736]	; (8000e04 <HAL_RCC_OscConfig+0x328>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	400a      	ands	r2, r1
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	49b6      	ldr	r1, [pc, #728]	; (8000e08 <HAL_RCC_OscConfig+0x32c>)
 8000b2e:	400a      	ands	r2, r1
 8000b30:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b32:	f7ff fd17 	bl	8000564 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b36:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000b38:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b3a:	4fb1      	ldr	r7, [pc, #708]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000b3c:	02b6      	lsls	r6, r6, #10
 8000b3e:	e005      	b.n	8000b4c <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b40:	f7ff fd10 	bl	8000564 <HAL_GetTick>
 8000b44:	1b40      	subs	r0, r0, r5
 8000b46:	2864      	cmp	r0, #100	; 0x64
 8000b48:	d900      	bls.n	8000b4c <HAL_RCC_OscConfig+0x70>
 8000b4a:	e10d      	b.n	8000d68 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	4233      	tst	r3, r6
 8000b50:	d0f6      	beq.n	8000b40 <HAL_RCC_OscConfig+0x64>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b52:	6823      	ldr	r3, [r4, #0]
 8000b54:	079a      	lsls	r2, r3, #30
 8000b56:	d529      	bpl.n	8000bac <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b58:	220c      	movs	r2, #12
 8000b5a:	49a9      	ldr	r1, [pc, #676]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000b5c:	6848      	ldr	r0, [r1, #4]
 8000b5e:	4202      	tst	r2, r0
 8000b60:	d100      	bne.n	8000b64 <HAL_RCC_OscConfig+0x88>
 8000b62:	e0ab      	b.n	8000cbc <HAL_RCC_OscConfig+0x1e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b64:	6848      	ldr	r0, [r1, #4]
 8000b66:	4002      	ands	r2, r0
 8000b68:	2a08      	cmp	r2, #8
 8000b6a:	d100      	bne.n	8000b6e <HAL_RCC_OscConfig+0x92>
 8000b6c:	e09d      	b.n	8000caa <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b6e:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b70:	4da3      	ldr	r5, [pc, #652]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d100      	bne.n	8000b78 <HAL_RCC_OscConfig+0x9c>
 8000b76:	e130      	b.n	8000dda <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_HSI_ENABLE();
 8000b78:	2201      	movs	r2, #1
 8000b7a:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b7c:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000b82:	f7ff fcef 	bl	8000564 <HAL_GetTick>
 8000b86:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b88:	e005      	b.n	8000b96 <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b8a:	f7ff fceb 	bl	8000564 <HAL_GetTick>
 8000b8e:	1b80      	subs	r0, r0, r6
 8000b90:	2802      	cmp	r0, #2
 8000b92:	d900      	bls.n	8000b96 <HAL_RCC_OscConfig+0xba>
 8000b94:	e0e8      	b.n	8000d68 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b96:	682b      	ldr	r3, [r5, #0]
 8000b98:	421f      	tst	r7, r3
 8000b9a:	d0f6      	beq.n	8000b8a <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b9c:	21f8      	movs	r1, #248	; 0xf8
 8000b9e:	682a      	ldr	r2, [r5, #0]
 8000ba0:	6923      	ldr	r3, [r4, #16]
 8000ba2:	438a      	bics	r2, r1
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000baa:	6823      	ldr	r3, [r4, #0]
 8000bac:	071a      	lsls	r2, r3, #28
 8000bae:	d42d      	bmi.n	8000c0c <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bb0:	075a      	lsls	r2, r3, #29
 8000bb2:	d544      	bpl.n	8000c3e <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bb4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000bb6:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bb8:	4b91      	ldr	r3, [pc, #580]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000bba:	0552      	lsls	r2, r2, #21
 8000bbc:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000bbe:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bc0:	4211      	tst	r1, r2
 8000bc2:	d108      	bne.n	8000bd6 <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bc4:	69d9      	ldr	r1, [r3, #28]
 8000bc6:	4311      	orrs	r1, r2
 8000bc8:	61d9      	str	r1, [r3, #28]
 8000bca:	69db      	ldr	r3, [r3, #28]
 8000bcc:	401a      	ands	r2, r3
 8000bce:	9201      	str	r2, [sp, #4]
 8000bd0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bd6:	2780      	movs	r7, #128	; 0x80
 8000bd8:	4e8c      	ldr	r6, [pc, #560]	; (8000e0c <HAL_RCC_OscConfig+0x330>)
 8000bda:	007f      	lsls	r7, r7, #1
 8000bdc:	6833      	ldr	r3, [r6, #0]
 8000bde:	423b      	tst	r3, r7
 8000be0:	d100      	bne.n	8000be4 <HAL_RCC_OscConfig+0x108>
 8000be2:	e0a5      	b.n	8000d30 <HAL_RCC_OscConfig+0x254>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000be4:	68a3      	ldr	r3, [r4, #8]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d100      	bne.n	8000bec <HAL_RCC_OscConfig+0x110>
 8000bea:	e115      	b.n	8000e18 <HAL_RCC_OscConfig+0x33c>
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d100      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x116>
 8000bf0:	e0d5      	b.n	8000d9e <HAL_RCC_OscConfig+0x2c2>
 8000bf2:	2b05      	cmp	r3, #5
 8000bf4:	d100      	bne.n	8000bf8 <HAL_RCC_OscConfig+0x11c>
 8000bf6:	e144      	b.n	8000e82 <HAL_RCC_OscConfig+0x3a6>
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	4b81      	ldr	r3, [pc, #516]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000bfc:	6a1a      	ldr	r2, [r3, #32]
 8000bfe:	438a      	bics	r2, r1
 8000c00:	621a      	str	r2, [r3, #32]
 8000c02:	6a1a      	ldr	r2, [r3, #32]
 8000c04:	3103      	adds	r1, #3
 8000c06:	438a      	bics	r2, r1
 8000c08:	621a      	str	r2, [r3, #32]
 8000c0a:	e109      	b.n	8000e20 <HAL_RCC_OscConfig+0x344>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c0c:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8000c0e:	4d7c      	ldr	r5, [pc, #496]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d060      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 8000c14:	2201      	movs	r2, #1
 8000c16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c18:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000c1e:	f7ff fca1 	bl	8000564 <HAL_GetTick>
 8000c22:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c24:	e005      	b.n	8000c32 <HAL_RCC_OscConfig+0x156>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c26:	f7ff fc9d 	bl	8000564 <HAL_GetTick>
 8000c2a:	1b80      	subs	r0, r0, r6
 8000c2c:	2802      	cmp	r0, #2
 8000c2e:	d900      	bls.n	8000c32 <HAL_RCC_OscConfig+0x156>
 8000c30:	e09a      	b.n	8000d68 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000c34:	421f      	tst	r7, r3
 8000c36:	d0f6      	beq.n	8000c26 <HAL_RCC_OscConfig+0x14a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c38:	6823      	ldr	r3, [r4, #0]
 8000c3a:	075a      	lsls	r2, r3, #29
 8000c3c:	d4ba      	bmi.n	8000bb4 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000c3e:	06db      	lsls	r3, r3, #27
 8000c40:	d512      	bpl.n	8000c68 <HAL_RCC_OscConfig+0x18c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000c42:	6963      	ldr	r3, [r4, #20]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d100      	bne.n	8000c4a <HAL_RCC_OscConfig+0x16e>
 8000c48:	e141      	b.n	8000ece <HAL_RCC_OscConfig+0x3f2>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000c4a:	3305      	adds	r3, #5
 8000c4c:	d000      	beq.n	8000c50 <HAL_RCC_OscConfig+0x174>
 8000c4e:	e0f9      	b.n	8000e44 <HAL_RCC_OscConfig+0x368>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000c50:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000c52:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8000c54:	4a6a      	ldr	r2, [pc, #424]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000c56:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000c58:	438b      	bics	r3, r1
 8000c5a:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000c5c:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8000c5e:	69a3      	ldr	r3, [r4, #24]
 8000c60:	4381      	bics	r1, r0
 8000c62:	00db      	lsls	r3, r3, #3
 8000c64:	430b      	orrs	r3, r1
 8000c66:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c68:	6a23      	ldr	r3, [r4, #32]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d01b      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c6e:	220c      	movs	r2, #12
 8000c70:	4d63      	ldr	r5, [pc, #396]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000c72:	6869      	ldr	r1, [r5, #4]
 8000c74:	400a      	ands	r2, r1
 8000c76:	2a08      	cmp	r2, #8
 8000c78:	d100      	bne.n	8000c7c <HAL_RCC_OscConfig+0x1a0>
 8000c7a:	e10c      	b.n	8000e96 <HAL_RCC_OscConfig+0x3ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c7c:	2b02      	cmp	r3, #2
 8000c7e:	d100      	bne.n	8000c82 <HAL_RCC_OscConfig+0x1a6>
 8000c80:	e143      	b.n	8000f0a <HAL_RCC_OscConfig+0x42e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c82:	682b      	ldr	r3, [r5, #0]
 8000c84:	4a62      	ldr	r2, [pc, #392]	; (8000e10 <HAL_RCC_OscConfig+0x334>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c86:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000c88:	4013      	ands	r3, r2
 8000c8a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000c8c:	f7ff fc6a 	bl	8000564 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c90:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8000c92:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c94:	e004      	b.n	8000ca0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c96:	f7ff fc65 	bl	8000564 <HAL_GetTick>
 8000c9a:	1b00      	subs	r0, r0, r4
 8000c9c:	2802      	cmp	r0, #2
 8000c9e:	d863      	bhi.n	8000d68 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ca0:	682b      	ldr	r3, [r5, #0]
 8000ca2:	4233      	tst	r3, r6
 8000ca4:	d1f7      	bne.n	8000c96 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }

  return HAL_OK;
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	e010      	b.n	8000ccc <HAL_RCC_OscConfig+0x1f0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000caa:	684a      	ldr	r2, [r1, #4]
 8000cac:	21c0      	movs	r1, #192	; 0xc0
 8000cae:	0249      	lsls	r1, r1, #9
 8000cb0:	400a      	ands	r2, r1
 8000cb2:	2180      	movs	r1, #128	; 0x80
 8000cb4:	0209      	lsls	r1, r1, #8
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	d000      	beq.n	8000cbc <HAL_RCC_OscConfig+0x1e0>
 8000cba:	e758      	b.n	8000b6e <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cbc:	4a50      	ldr	r2, [pc, #320]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000cbe:	6812      	ldr	r2, [r2, #0]
 8000cc0:	0792      	lsls	r2, r2, #30
 8000cc2:	d545      	bpl.n	8000d50 <HAL_RCC_OscConfig+0x274>
 8000cc4:	68e2      	ldr	r2, [r4, #12]
 8000cc6:	2a01      	cmp	r2, #1
 8000cc8:	d042      	beq.n	8000d50 <HAL_RCC_OscConfig+0x274>
        return HAL_ERROR;
 8000cca:	2001      	movs	r0, #1
}
 8000ccc:	b003      	add	sp, #12
 8000cce:	bcc0      	pop	{r6, r7}
 8000cd0:	46b9      	mov	r9, r7
 8000cd2:	46b0      	mov	r8, r6
 8000cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cda:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8000cdc:	4393      	bics	r3, r2
 8000cde:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000ce0:	f7ff fc40 	bl	8000564 <HAL_GetTick>
 8000ce4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ce6:	e004      	b.n	8000cf2 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ce8:	f7ff fc3c 	bl	8000564 <HAL_GetTick>
 8000cec:	1b80      	subs	r0, r0, r6
 8000cee:	2802      	cmp	r0, #2
 8000cf0:	d83a      	bhi.n	8000d68 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cf2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000cf4:	421f      	tst	r7, r3
 8000cf6:	d1f7      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x20c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cf8:	6823      	ldr	r3, [r4, #0]
 8000cfa:	e79e      	b.n	8000c3a <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cfc:	21c0      	movs	r1, #192	; 0xc0
 8000cfe:	6842      	ldr	r2, [r0, #4]
 8000d00:	0249      	lsls	r1, r1, #9
 8000d02:	400a      	ands	r2, r1
 8000d04:	2180      	movs	r1, #128	; 0x80
 8000d06:	0249      	lsls	r1, r1, #9
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	d000      	beq.n	8000d0e <HAL_RCC_OscConfig+0x232>
 8000d0c:	e6fe      	b.n	8000b0c <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d0e:	4a3c      	ldr	r2, [pc, #240]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000d10:	6812      	ldr	r2, [r2, #0]
 8000d12:	0392      	lsls	r2, r2, #14
 8000d14:	d400      	bmi.n	8000d18 <HAL_RCC_OscConfig+0x23c>
 8000d16:	e71d      	b.n	8000b54 <HAL_RCC_OscConfig+0x78>
 8000d18:	6862      	ldr	r2, [r4, #4]
 8000d1a:	2a00      	cmp	r2, #0
 8000d1c:	d000      	beq.n	8000d20 <HAL_RCC_OscConfig+0x244>
 8000d1e:	e719      	b.n	8000b54 <HAL_RCC_OscConfig+0x78>
 8000d20:	e7d3      	b.n	8000cca <HAL_RCC_OscConfig+0x1ee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	4a36      	ldr	r2, [pc, #216]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000d26:	025b      	lsls	r3, r3, #9
 8000d28:	6811      	ldr	r1, [r2, #0]
 8000d2a:	430b      	orrs	r3, r1
 8000d2c:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d2e:	e700      	b.n	8000b32 <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d30:	6833      	ldr	r3, [r6, #0]
 8000d32:	433b      	orrs	r3, r7
 8000d34:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000d36:	f7ff fc15 	bl	8000564 <HAL_GetTick>
 8000d3a:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d3c:	e004      	b.n	8000d48 <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d3e:	f7ff fc11 	bl	8000564 <HAL_GetTick>
 8000d42:	1b40      	subs	r0, r0, r5
 8000d44:	2864      	cmp	r0, #100	; 0x64
 8000d46:	d80f      	bhi.n	8000d68 <HAL_RCC_OscConfig+0x28c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d48:	6833      	ldr	r3, [r6, #0]
 8000d4a:	423b      	tst	r3, r7
 8000d4c:	d0f7      	beq.n	8000d3e <HAL_RCC_OscConfig+0x262>
 8000d4e:	e749      	b.n	8000be4 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d50:	25f8      	movs	r5, #248	; 0xf8
 8000d52:	482b      	ldr	r0, [pc, #172]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000d54:	6922      	ldr	r2, [r4, #16]
 8000d56:	6801      	ldr	r1, [r0, #0]
 8000d58:	00d2      	lsls	r2, r2, #3
 8000d5a:	43a9      	bics	r1, r5
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d60:	071a      	lsls	r2, r3, #28
 8000d62:	d400      	bmi.n	8000d66 <HAL_RCC_OscConfig+0x28a>
 8000d64:	e724      	b.n	8000bb0 <HAL_RCC_OscConfig+0xd4>
 8000d66:	e751      	b.n	8000c0c <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 8000d68:	2003      	movs	r0, #3
 8000d6a:	e7af      	b.n	8000ccc <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d6c:	4d24      	ldr	r5, [pc, #144]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
 8000d6e:	4a25      	ldr	r2, [pc, #148]	; (8000e04 <HAL_RCC_OscConfig+0x328>)
 8000d70:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d72:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d74:	4013      	ands	r3, r2
 8000d76:	602b      	str	r3, [r5, #0]
 8000d78:	682b      	ldr	r3, [r5, #0]
 8000d7a:	4a23      	ldr	r2, [pc, #140]	; (8000e08 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d7c:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d7e:	4013      	ands	r3, r2
 8000d80:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d82:	f7ff fbef 	bl	8000564 <HAL_GetTick>
 8000d86:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d88:	e004      	b.n	8000d94 <HAL_RCC_OscConfig+0x2b8>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d8a:	f7ff fbeb 	bl	8000564 <HAL_GetTick>
 8000d8e:	1b80      	subs	r0, r0, r6
 8000d90:	2864      	cmp	r0, #100	; 0x64
 8000d92:	d8e9      	bhi.n	8000d68 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d94:	682b      	ldr	r3, [r5, #0]
 8000d96:	423b      	tst	r3, r7
 8000d98:	d1f7      	bne.n	8000d8a <HAL_RCC_OscConfig+0x2ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d9a:	6823      	ldr	r3, [r4, #0]
 8000d9c:	e6da      	b.n	8000b54 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	4e17      	ldr	r6, [pc, #92]	; (8000e00 <HAL_RCC_OscConfig+0x324>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000da2:	4d1c      	ldr	r5, [pc, #112]	; (8000e14 <HAL_RCC_OscConfig+0x338>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000da4:	6a33      	ldr	r3, [r6, #32]
 8000da6:	4393      	bics	r3, r2
 8000da8:	6233      	str	r3, [r6, #32]
 8000daa:	6a33      	ldr	r3, [r6, #32]
 8000dac:	3203      	adds	r2, #3
 8000dae:	4393      	bics	r3, r2
 8000db0:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8000db2:	f7ff fbd7 	bl	8000564 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000db6:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8000db8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dba:	4698      	mov	r8, r3
 8000dbc:	e004      	b.n	8000dc8 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dbe:	f7ff fbd1 	bl	8000564 <HAL_GetTick>
 8000dc2:	1bc0      	subs	r0, r0, r7
 8000dc4:	42a8      	cmp	r0, r5
 8000dc6:	d8cf      	bhi.n	8000d68 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dc8:	4642      	mov	r2, r8
 8000dca:	6a33      	ldr	r3, [r6, #32]
 8000dcc:	421a      	tst	r2, r3
 8000dce:	d1f6      	bne.n	8000dbe <HAL_RCC_OscConfig+0x2e2>
    if(pwrclkchanged == SET)
 8000dd0:	464b      	mov	r3, r9
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d04e      	beq.n	8000e74 <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000dd6:	6823      	ldr	r3, [r4, #0]
 8000dd8:	e731      	b.n	8000c3e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8000dda:	2201      	movs	r2, #1
 8000ddc:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dde:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8000de0:	4393      	bics	r3, r2
 8000de2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000de4:	f7ff fbbe 	bl	8000564 <HAL_GetTick>
 8000de8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dea:	e004      	b.n	8000df6 <HAL_RCC_OscConfig+0x31a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dec:	f7ff fbba 	bl	8000564 <HAL_GetTick>
 8000df0:	1b80      	subs	r0, r0, r6
 8000df2:	2802      	cmp	r0, #2
 8000df4:	d8b8      	bhi.n	8000d68 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df6:	682b      	ldr	r3, [r5, #0]
 8000df8:	421f      	tst	r7, r3
 8000dfa:	d1f7      	bne.n	8000dec <HAL_RCC_OscConfig+0x310>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dfc:	6823      	ldr	r3, [r4, #0]
 8000dfe:	e6d5      	b.n	8000bac <HAL_RCC_OscConfig+0xd0>
 8000e00:	40021000 	.word	0x40021000
 8000e04:	fffeffff 	.word	0xfffeffff
 8000e08:	fffbffff 	.word	0xfffbffff
 8000e0c:	40007000 	.word	0x40007000
 8000e10:	feffffff 	.word	0xfeffffff
 8000e14:	00001388 	.word	0x00001388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e18:	495e      	ldr	r1, [pc, #376]	; (8000f94 <HAL_RCC_OscConfig+0x4b8>)
 8000e1a:	6a0a      	ldr	r2, [r1, #32]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8000e20:	f7ff fba0 	bl	8000564 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e24:	4b5b      	ldr	r3, [pc, #364]	; (8000f94 <HAL_RCC_OscConfig+0x4b8>)
      tickstart = HAL_GetTick();
 8000e26:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e28:	4698      	mov	r8, r3
 8000e2a:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e2c:	4d5a      	ldr	r5, [pc, #360]	; (8000f98 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e2e:	e004      	b.n	8000e3a <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e30:	f7ff fb98 	bl	8000564 <HAL_GetTick>
 8000e34:	1b80      	subs	r0, r0, r6
 8000e36:	42a8      	cmp	r0, r5
 8000e38:	d896      	bhi.n	8000d68 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e3a:	4643      	mov	r3, r8
 8000e3c:	6a1b      	ldr	r3, [r3, #32]
 8000e3e:	421f      	tst	r7, r3
 8000e40:	d0f6      	beq.n	8000e30 <HAL_RCC_OscConfig+0x354>
 8000e42:	e7c5      	b.n	8000dd0 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e44:	2204      	movs	r2, #4
 8000e46:	4d53      	ldr	r5, [pc, #332]	; (8000f94 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000e48:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e4a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000e50:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000e52:	3a03      	subs	r2, #3
 8000e54:	4393      	bics	r3, r2
 8000e56:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000e58:	f7ff fb84 	bl	8000564 <HAL_GetTick>
 8000e5c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000e5e:	e005      	b.n	8000e6c <HAL_RCC_OscConfig+0x390>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000e60:	f7ff fb80 	bl	8000564 <HAL_GetTick>
 8000e64:	1b80      	subs	r0, r0, r6
 8000e66:	2802      	cmp	r0, #2
 8000e68:	d900      	bls.n	8000e6c <HAL_RCC_OscConfig+0x390>
 8000e6a:	e77d      	b.n	8000d68 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000e6c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000e6e:	421f      	tst	r7, r3
 8000e70:	d1f6      	bne.n	8000e60 <HAL_RCC_OscConfig+0x384>
 8000e72:	e6f9      	b.n	8000c68 <HAL_RCC_OscConfig+0x18c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e74:	4a47      	ldr	r2, [pc, #284]	; (8000f94 <HAL_RCC_OscConfig+0x4b8>)
 8000e76:	4949      	ldr	r1, [pc, #292]	; (8000f9c <HAL_RCC_OscConfig+0x4c0>)
 8000e78:	69d3      	ldr	r3, [r2, #28]
 8000e7a:	400b      	ands	r3, r1
 8000e7c:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000e7e:	6823      	ldr	r3, [r4, #0]
 8000e80:	e6dd      	b.n	8000c3e <HAL_RCC_OscConfig+0x162>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e82:	2104      	movs	r1, #4
 8000e84:	4b43      	ldr	r3, [pc, #268]	; (8000f94 <HAL_RCC_OscConfig+0x4b8>)
 8000e86:	6a1a      	ldr	r2, [r3, #32]
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	621a      	str	r2, [r3, #32]
 8000e8c:	6a1a      	ldr	r2, [r3, #32]
 8000e8e:	3903      	subs	r1, #3
 8000e90:	430a      	orrs	r2, r1
 8000e92:	621a      	str	r2, [r3, #32]
 8000e94:	e7c4      	b.n	8000e20 <HAL_RCC_OscConfig+0x344>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d100      	bne.n	8000e9c <HAL_RCC_OscConfig+0x3c0>
 8000e9a:	e716      	b.n	8000cca <HAL_RCC_OscConfig+0x1ee>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e9c:	23c0      	movs	r3, #192	; 0xc0
        pll_config  = RCC->CFGR;
 8000e9e:	686a      	ldr	r2, [r5, #4]
        pll_config2 = RCC->CFGR2;
 8000ea0:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ea2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8000ea4:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 8000ea6:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	42ab      	cmp	r3, r5
 8000eac:	d000      	beq.n	8000eb0 <HAL_RCC_OscConfig+0x3d4>
 8000eae:	e70d      	b.n	8000ccc <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000eb0:	230f      	movs	r3, #15
 8000eb2:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eb4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d000      	beq.n	8000ebc <HAL_RCC_OscConfig+0x3e0>
 8000eba:	e707      	b.n	8000ccc <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000ebc:	20f0      	movs	r0, #240	; 0xf0
 8000ebe:	0380      	lsls	r0, r0, #14
 8000ec0:	4002      	ands	r2, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000ec2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000ec4:	1a10      	subs	r0, r2, r0
 8000ec6:	1e43      	subs	r3, r0, #1
 8000ec8:	4198      	sbcs	r0, r3
  return HAL_OK;
 8000eca:	b2c0      	uxtb	r0, r0
 8000ecc:	e6fe      	b.n	8000ccc <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ece:	2104      	movs	r1, #4
 8000ed0:	4d30      	ldr	r5, [pc, #192]	; (8000f94 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ed2:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ed4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	636a      	str	r2, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000eda:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000edc:	4313      	orrs	r3, r2
 8000ede:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000ee0:	f7ff fb40 	bl	8000564 <HAL_GetTick>
 8000ee4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ee6:	e005      	b.n	8000ef4 <HAL_RCC_OscConfig+0x418>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000ee8:	f7ff fb3c 	bl	8000564 <HAL_GetTick>
 8000eec:	1b80      	subs	r0, r0, r6
 8000eee:	2802      	cmp	r0, #2
 8000ef0:	d900      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x418>
 8000ef2:	e739      	b.n	8000d68 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ef4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000ef6:	421f      	tst	r7, r3
 8000ef8:	d0f6      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x40c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000efa:	21f8      	movs	r1, #248	; 0xf8
 8000efc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000efe:	69a3      	ldr	r3, [r4, #24]
 8000f00:	438a      	bics	r2, r1
 8000f02:	00db      	lsls	r3, r3, #3
 8000f04:	4313      	orrs	r3, r2
 8000f06:	636b      	str	r3, [r5, #52]	; 0x34
 8000f08:	e6ae      	b.n	8000c68 <HAL_RCC_OscConfig+0x18c>
        __HAL_RCC_PLL_DISABLE();
 8000f0a:	682b      	ldr	r3, [r5, #0]
 8000f0c:	4a24      	ldr	r2, [pc, #144]	; (8000fa0 <HAL_RCC_OscConfig+0x4c4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f0e:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000f10:	4013      	ands	r3, r2
 8000f12:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f14:	f7ff fb26 	bl	8000564 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f18:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8000f1a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f1c:	e005      	b.n	8000f2a <HAL_RCC_OscConfig+0x44e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f1e:	f7ff fb21 	bl	8000564 <HAL_GetTick>
 8000f22:	1b80      	subs	r0, r0, r6
 8000f24:	2802      	cmp	r0, #2
 8000f26:	d900      	bls.n	8000f2a <HAL_RCC_OscConfig+0x44e>
 8000f28:	e71e      	b.n	8000d68 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f2a:	682b      	ldr	r3, [r5, #0]
 8000f2c:	423b      	tst	r3, r7
 8000f2e:	d1f6      	bne.n	8000f1e <HAL_RCC_OscConfig+0x442>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f30:	220f      	movs	r2, #15
 8000f32:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f34:	4e17      	ldr	r6, [pc, #92]	; (8000f94 <HAL_RCC_OscConfig+0x4b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f36:	4393      	bics	r3, r2
 8000f38:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000f3e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000f40:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f42:	686a      	ldr	r2, [r5, #4]
 8000f44:	430b      	orrs	r3, r1
 8000f46:	4917      	ldr	r1, [pc, #92]	; (8000fa4 <HAL_RCC_OscConfig+0x4c8>)
 8000f48:	400a      	ands	r2, r1
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000f4e:	2380      	movs	r3, #128	; 0x80
 8000f50:	682a      	ldr	r2, [r5, #0]
 8000f52:	045b      	lsls	r3, r3, #17
 8000f54:	4313      	orrs	r3, r2
 8000f56:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f58:	f7ff fb04 	bl	8000564 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f5c:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000f5e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f60:	04ad      	lsls	r5, r5, #18
 8000f62:	e005      	b.n	8000f70 <HAL_RCC_OscConfig+0x494>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f64:	f7ff fafe 	bl	8000564 <HAL_GetTick>
 8000f68:	1b00      	subs	r0, r0, r4
 8000f6a:	2802      	cmp	r0, #2
 8000f6c:	d900      	bls.n	8000f70 <HAL_RCC_OscConfig+0x494>
 8000f6e:	e6fb      	b.n	8000d68 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f70:	6833      	ldr	r3, [r6, #0]
 8000f72:	422b      	tst	r3, r5
 8000f74:	d0f6      	beq.n	8000f64 <HAL_RCC_OscConfig+0x488>
  return HAL_OK;
 8000f76:	2000      	movs	r0, #0
 8000f78:	e6a8      	b.n	8000ccc <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f7a:	2280      	movs	r2, #128	; 0x80
 8000f7c:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <HAL_RCC_OscConfig+0x4b8>)
 8000f7e:	02d2      	lsls	r2, r2, #11
 8000f80:	6819      	ldr	r1, [r3, #0]
 8000f82:	430a      	orrs	r2, r1
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	2280      	movs	r2, #128	; 0x80
 8000f88:	6819      	ldr	r1, [r3, #0]
 8000f8a:	0252      	lsls	r2, r2, #9
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	e5cf      	b.n	8000b32 <HAL_RCC_OscConfig+0x56>
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	40021000 	.word	0x40021000
 8000f98:	00001388 	.word	0x00001388
 8000f9c:	efffffff 	.word	0xefffffff
 8000fa0:	feffffff 	.word	0xfeffffff
 8000fa4:	ffc27fff 	.word	0xffc27fff

08000fa8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000fa8:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8000faa:	4a0b      	ldr	r2, [pc, #44]	; (8000fd8 <HAL_RCC_GetSysClockFreq+0x30>)
{
 8000fac:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8000fae:	6854      	ldr	r4, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000fb0:	4023      	ands	r3, r4
 8000fb2:	2b08      	cmp	r3, #8
 8000fb4:	d001      	beq.n	8000fba <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000fb6:	4809      	ldr	r0, [pc, #36]	; (8000fdc <HAL_RCC_GetSysClockFreq+0x34>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000fb8:	bd70      	pop	{r4, r5, r6, pc}
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000fba:	250f      	movs	r5, #15
 8000fbc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8000fbe:	4a08      	ldr	r2, [pc, #32]	; (8000fe0 <HAL_RCC_GetSysClockFreq+0x38>)
 8000fc0:	402b      	ands	r3, r5
 8000fc2:	5cd1      	ldrb	r1, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000fc4:	4805      	ldr	r0, [pc, #20]	; (8000fdc <HAL_RCC_GetSysClockFreq+0x34>)
 8000fc6:	f7ff f89d 	bl	8000104 <__udivsi3>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000fca:	0ca4      	lsrs	r4, r4, #18
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8000fce:	402c      	ands	r4, r5
 8000fd0:	5d1b      	ldrb	r3, [r3, r4]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000fd2:	4358      	muls	r0, r3
 8000fd4:	e7f0      	b.n	8000fb8 <HAL_RCC_GetSysClockFreq+0x10>
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	007a1200 	.word	0x007a1200
 8000fe0:	08001470 	.word	0x08001470
 8000fe4:	08001460 	.word	0x08001460

08000fe8 <HAL_RCC_ClockConfig>:
{
 8000fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fea:	46ce      	mov	lr, r9
 8000fec:	4647      	mov	r7, r8
 8000fee:	0004      	movs	r4, r0
 8000ff0:	000d      	movs	r5, r1
 8000ff2:	b580      	push	{r7, lr}
  if(RCC_ClkInitStruct == NULL)
 8000ff4:	2800      	cmp	r0, #0
 8000ff6:	d00d      	beq.n	8001014 <HAL_RCC_ClockConfig+0x2c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	493b      	ldr	r1, [pc, #236]	; (80010e8 <HAL_RCC_ClockConfig+0x100>)
 8000ffc:	680a      	ldr	r2, [r1, #0]
 8000ffe:	401a      	ands	r2, r3
 8001000:	42aa      	cmp	r2, r5
 8001002:	d20c      	bcs.n	800101e <HAL_RCC_ClockConfig+0x36>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001004:	680a      	ldr	r2, [r1, #0]
 8001006:	439a      	bics	r2, r3
 8001008:	432a      	orrs	r2, r5
 800100a:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800100c:	680a      	ldr	r2, [r1, #0]
 800100e:	4013      	ands	r3, r2
 8001010:	42ab      	cmp	r3, r5
 8001012:	d004      	beq.n	800101e <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8001014:	2001      	movs	r0, #1
}
 8001016:	bcc0      	pop	{r6, r7}
 8001018:	46b9      	mov	r9, r7
 800101a:	46b0      	mov	r8, r6
 800101c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800101e:	6823      	ldr	r3, [r4, #0]
 8001020:	079a      	lsls	r2, r3, #30
 8001022:	d50e      	bpl.n	8001042 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001024:	075a      	lsls	r2, r3, #29
 8001026:	d505      	bpl.n	8001034 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001028:	22e0      	movs	r2, #224	; 0xe0
 800102a:	4930      	ldr	r1, [pc, #192]	; (80010ec <HAL_RCC_ClockConfig+0x104>)
 800102c:	00d2      	lsls	r2, r2, #3
 800102e:	6848      	ldr	r0, [r1, #4]
 8001030:	4302      	orrs	r2, r0
 8001032:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001034:	20f0      	movs	r0, #240	; 0xf0
 8001036:	492d      	ldr	r1, [pc, #180]	; (80010ec <HAL_RCC_ClockConfig+0x104>)
 8001038:	684a      	ldr	r2, [r1, #4]
 800103a:	4382      	bics	r2, r0
 800103c:	68a0      	ldr	r0, [r4, #8]
 800103e:	4302      	orrs	r2, r0
 8001040:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001042:	07db      	lsls	r3, r3, #31
 8001044:	d522      	bpl.n	800108c <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001046:	4b29      	ldr	r3, [pc, #164]	; (80010ec <HAL_RCC_ClockConfig+0x104>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001048:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800104a:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800104c:	2a01      	cmp	r2, #1
 800104e:	d046      	beq.n	80010de <HAL_RCC_ClockConfig+0xf6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001050:	2a02      	cmp	r2, #2
 8001052:	d041      	beq.n	80010d8 <HAL_RCC_ClockConfig+0xf0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001054:	079b      	lsls	r3, r3, #30
 8001056:	d5dd      	bpl.n	8001014 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001058:	2103      	movs	r1, #3
 800105a:	4e24      	ldr	r6, [pc, #144]	; (80010ec <HAL_RCC_ClockConfig+0x104>)
 800105c:	6873      	ldr	r3, [r6, #4]
 800105e:	438b      	bics	r3, r1
 8001060:	4313      	orrs	r3, r2
 8001062:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001064:	f7ff fa7e 	bl	8000564 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001068:	230c      	movs	r3, #12
 800106a:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800106c:	4b20      	ldr	r3, [pc, #128]	; (80010f0 <HAL_RCC_ClockConfig+0x108>)
    tickstart = HAL_GetTick();
 800106e:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001070:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001072:	e004      	b.n	800107e <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001074:	f7ff fa76 	bl	8000564 <HAL_GetTick>
 8001078:	1bc0      	subs	r0, r0, r7
 800107a:	4548      	cmp	r0, r9
 800107c:	d832      	bhi.n	80010e4 <HAL_RCC_ClockConfig+0xfc>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800107e:	4643      	mov	r3, r8
 8001080:	6872      	ldr	r2, [r6, #4]
 8001082:	401a      	ands	r2, r3
 8001084:	6863      	ldr	r3, [r4, #4]
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	429a      	cmp	r2, r3
 800108a:	d1f3      	bne.n	8001074 <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800108c:	2101      	movs	r1, #1
 800108e:	4a16      	ldr	r2, [pc, #88]	; (80010e8 <HAL_RCC_ClockConfig+0x100>)
 8001090:	6813      	ldr	r3, [r2, #0]
 8001092:	400b      	ands	r3, r1
 8001094:	42ab      	cmp	r3, r5
 8001096:	d905      	bls.n	80010a4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001098:	6813      	ldr	r3, [r2, #0]
 800109a:	438b      	bics	r3, r1
 800109c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800109e:	6813      	ldr	r3, [r2, #0]
 80010a0:	4219      	tst	r1, r3
 80010a2:	d1b7      	bne.n	8001014 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010a4:	6823      	ldr	r3, [r4, #0]
 80010a6:	075b      	lsls	r3, r3, #29
 80010a8:	d506      	bpl.n	80010b8 <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80010aa:	4a10      	ldr	r2, [pc, #64]	; (80010ec <HAL_RCC_ClockConfig+0x104>)
 80010ac:	4911      	ldr	r1, [pc, #68]	; (80010f4 <HAL_RCC_ClockConfig+0x10c>)
 80010ae:	6853      	ldr	r3, [r2, #4]
 80010b0:	400b      	ands	r3, r1
 80010b2:	68e1      	ldr	r1, [r4, #12]
 80010b4:	430b      	orrs	r3, r1
 80010b6:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80010b8:	f7ff ff76 	bl	8000fa8 <HAL_RCC_GetSysClockFreq>
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <HAL_RCC_ClockConfig+0x104>)
 80010be:	4a0e      	ldr	r2, [pc, #56]	; (80010f8 <HAL_RCC_ClockConfig+0x110>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	061b      	lsls	r3, r3, #24
 80010c4:	0f1b      	lsrs	r3, r3, #28
 80010c6:	5cd3      	ldrb	r3, [r2, r3]
 80010c8:	40d8      	lsrs	r0, r3
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <HAL_RCC_ClockConfig+0x114>)
 80010cc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80010ce:	2003      	movs	r0, #3
 80010d0:	f7ff fa06 	bl	80004e0 <HAL_InitTick>
  return HAL_OK;
 80010d4:	2000      	movs	r0, #0
 80010d6:	e79e      	b.n	8001016 <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010d8:	019b      	lsls	r3, r3, #6
 80010da:	d4bd      	bmi.n	8001058 <HAL_RCC_ClockConfig+0x70>
 80010dc:	e79a      	b.n	8001014 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010de:	039b      	lsls	r3, r3, #14
 80010e0:	d4ba      	bmi.n	8001058 <HAL_RCC_ClockConfig+0x70>
 80010e2:	e797      	b.n	8001014 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 80010e4:	2003      	movs	r0, #3
 80010e6:	e796      	b.n	8001016 <HAL_RCC_ClockConfig+0x2e>
 80010e8:	40022000 	.word	0x40022000
 80010ec:	40021000 	.word	0x40021000
 80010f0:	00001388 	.word	0x00001388
 80010f4:	fffff8ff 	.word	0xfffff8ff
 80010f8:	08001480 	.word	0x08001480
 80010fc:	20000008 	.word	0x20000008

08001100 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001102:	46ce      	mov	lr, r9
 8001104:	4647      	mov	r7, r8
 8001106:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001108:	6803      	ldr	r3, [r0, #0]
{
 800110a:	0004      	movs	r4, r0
 800110c:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800110e:	03da      	lsls	r2, r3, #15
 8001110:	d530      	bpl.n	8001174 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001112:	2280      	movs	r2, #128	; 0x80
 8001114:	4b43      	ldr	r3, [pc, #268]	; (8001224 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001116:	0552      	lsls	r2, r2, #21
 8001118:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 800111a:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800111c:	4211      	tst	r1, r2
 800111e:	d041      	beq.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001120:	2680      	movs	r6, #128	; 0x80
 8001122:	4d41      	ldr	r5, [pc, #260]	; (8001228 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001124:	0076      	lsls	r6, r6, #1
 8001126:	682b      	ldr	r3, [r5, #0]
 8001128:	4233      	tst	r3, r6
 800112a:	d049      	beq.n	80011c0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800112c:	4d3d      	ldr	r5, [pc, #244]	; (8001224 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800112e:	22c0      	movs	r2, #192	; 0xc0
 8001130:	6a2b      	ldr	r3, [r5, #32]
 8001132:	0092      	lsls	r2, r2, #2
 8001134:	0018      	movs	r0, r3
 8001136:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001138:	4213      	tst	r3, r2
 800113a:	d063      	beq.n	8001204 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800113c:	6861      	ldr	r1, [r4, #4]
 800113e:	400a      	ands	r2, r1
 8001140:	4282      	cmp	r2, r0
 8001142:	d00e      	beq.n	8001162 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001144:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001146:	6a28      	ldr	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001148:	6a2e      	ldr	r6, [r5, #32]
 800114a:	0252      	lsls	r2, r2, #9
 800114c:	4332      	orrs	r2, r6
 800114e:	622a      	str	r2, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001150:	6a2a      	ldr	r2, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001152:	4b36      	ldr	r3, [pc, #216]	; (800122c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001154:	4e36      	ldr	r6, [pc, #216]	; (8001230 <HAL_RCCEx_PeriphCLKConfig+0x130>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001156:	4003      	ands	r3, r0
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001158:	4032      	ands	r2, r6
 800115a:	622a      	str	r2, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800115c:	622b      	str	r3, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800115e:	07c3      	lsls	r3, r0, #31
 8001160:	d43f      	bmi.n	80011e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001162:	4a30      	ldr	r2, [pc, #192]	; (8001224 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001164:	4831      	ldr	r0, [pc, #196]	; (800122c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8001166:	6a13      	ldr	r3, [r2, #32]
 8001168:	4003      	ands	r3, r0
 800116a:	430b      	orrs	r3, r1
 800116c:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800116e:	2f01      	cmp	r7, #1
 8001170:	d051      	beq.n	8001216 <HAL_RCCEx_PeriphCLKConfig+0x116>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001172:	6823      	ldr	r3, [r4, #0]
 8001174:	07da      	lsls	r2, r3, #31
 8001176:	d506      	bpl.n	8001186 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001178:	2003      	movs	r0, #3
 800117a:	492a      	ldr	r1, [pc, #168]	; (8001224 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800117c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800117e:	4382      	bics	r2, r0
 8001180:	68a0      	ldr	r0, [r4, #8]
 8001182:	4302      	orrs	r2, r0
 8001184:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001186:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001188:	069b      	lsls	r3, r3, #26
 800118a:	d506      	bpl.n	800119a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800118c:	2110      	movs	r1, #16
 800118e:	4a25      	ldr	r2, [pc, #148]	; (8001224 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001190:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001192:	438b      	bics	r3, r1
 8001194:	68e1      	ldr	r1, [r4, #12]
 8001196:	430b      	orrs	r3, r1
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
}
 800119a:	b003      	add	sp, #12
 800119c:	bcc0      	pop	{r6, r7}
 800119e:	46b9      	mov	r9, r7
 80011a0:	46b0      	mov	r8, r6
 80011a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011a4:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 80011a6:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011a8:	4d1f      	ldr	r5, [pc, #124]	; (8001228 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80011aa:	4311      	orrs	r1, r2
 80011ac:	61d9      	str	r1, [r3, #28]
 80011ae:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b0:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80011b2:	401a      	ands	r2, r3
 80011b4:	9201      	str	r2, [sp, #4]
 80011b6:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b8:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 80011ba:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011bc:	4233      	tst	r3, r6
 80011be:	d1b5      	bne.n	800112c <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011c0:	682b      	ldr	r3, [r5, #0]
 80011c2:	4333      	orrs	r3, r6
 80011c4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80011c6:	f7ff f9cd 	bl	8000564 <HAL_GetTick>
 80011ca:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011cc:	682b      	ldr	r3, [r5, #0]
 80011ce:	4233      	tst	r3, r6
 80011d0:	d1ac      	bne.n	800112c <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011d2:	f7ff f9c7 	bl	8000564 <HAL_GetTick>
 80011d6:	4643      	mov	r3, r8
 80011d8:	1ac0      	subs	r0, r0, r3
 80011da:	2864      	cmp	r0, #100	; 0x64
 80011dc:	d9f6      	bls.n	80011cc <HAL_RCCEx_PeriphCLKConfig+0xcc>
          return HAL_TIMEOUT;
 80011de:	2003      	movs	r0, #3
 80011e0:	e7db      	b.n	800119a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 80011e2:	f7ff f9bf 	bl	8000564 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011e6:	2302      	movs	r3, #2
 80011e8:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ea:	4b12      	ldr	r3, [pc, #72]	; (8001234 <HAL_RCCEx_PeriphCLKConfig+0x134>)
        tickstart = HAL_GetTick();
 80011ec:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ee:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011f0:	e004      	b.n	80011fc <HAL_RCCEx_PeriphCLKConfig+0xfc>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011f2:	f7ff f9b7 	bl	8000564 <HAL_GetTick>
 80011f6:	1b80      	subs	r0, r0, r6
 80011f8:	4548      	cmp	r0, r9
 80011fa:	d8f0      	bhi.n	80011de <HAL_RCCEx_PeriphCLKConfig+0xde>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011fc:	4642      	mov	r2, r8
 80011fe:	6a2b      	ldr	r3, [r5, #32]
 8001200:	421a      	tst	r2, r3
 8001202:	d0f6      	beq.n	80011f2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001204:	4a07      	ldr	r2, [pc, #28]	; (8001224 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001206:	4809      	ldr	r0, [pc, #36]	; (800122c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8001208:	6a13      	ldr	r3, [r2, #32]
 800120a:	6861      	ldr	r1, [r4, #4]
 800120c:	4003      	ands	r3, r0
 800120e:	430b      	orrs	r3, r1
 8001210:	6213      	str	r3, [r2, #32]
    if(pwrclkchanged == SET)
 8001212:	2f01      	cmp	r7, #1
 8001214:	d1ad      	bne.n	8001172 <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001216:	69d3      	ldr	r3, [r2, #28]
 8001218:	4907      	ldr	r1, [pc, #28]	; (8001238 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 800121a:	400b      	ands	r3, r1
 800121c:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800121e:	6823      	ldr	r3, [r4, #0]
 8001220:	e7a8      	b.n	8001174 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	40021000 	.word	0x40021000
 8001228:	40007000 	.word	0x40007000
 800122c:	fffffcff 	.word	0xfffffcff
 8001230:	fffeffff 	.word	0xfffeffff
 8001234:	00001388 	.word	0x00001388
 8001238:	efffffff 	.word	0xefffffff

0800123c <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800123c:	4770      	bx	lr
 800123e:	46c0      	nop			; (mov r8, r8)

08001240 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001240:	e7fe      	b.n	8001240 <HardFault_Handler>
 8001242:	46c0      	nop			; (mov r8, r8)

08001244 <SVC_Handler>:
 8001244:	4770      	bx	lr
 8001246:	46c0      	nop			; (mov r8, r8)

08001248 <PendSV_Handler>:
 8001248:	4770      	bx	lr
 800124a:	46c0      	nop			; (mov r8, r8)

0800124c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800124c:	b510      	push	{r4, lr}
    HAL_IncTick();
 800124e:	f7ff f97d 	bl	800054c <HAL_IncTick>
}
 8001252:	bd10      	pop	{r4, pc}

08001254 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001254:	4770      	bx	lr
 8001256:	46c0      	nop			; (mov r8, r8)

08001258 <__libc_init_array>:
 8001258:	b570      	push	{r4, r5, r6, lr}
 800125a:	4d0c      	ldr	r5, [pc, #48]	; (800128c <__libc_init_array+0x34>)
 800125c:	4e0c      	ldr	r6, [pc, #48]	; (8001290 <__libc_init_array+0x38>)
 800125e:	1b76      	subs	r6, r6, r5
 8001260:	10b6      	asrs	r6, r6, #2
 8001262:	d005      	beq.n	8001270 <__libc_init_array+0x18>
 8001264:	2400      	movs	r4, #0
 8001266:	cd08      	ldmia	r5!, {r3}
 8001268:	3401      	adds	r4, #1
 800126a:	4798      	blx	r3
 800126c:	42a6      	cmp	r6, r4
 800126e:	d1fa      	bne.n	8001266 <__libc_init_array+0xe>
 8001270:	f000 f8ea 	bl	8001448 <_init>
 8001274:	4d07      	ldr	r5, [pc, #28]	; (8001294 <__libc_init_array+0x3c>)
 8001276:	4e08      	ldr	r6, [pc, #32]	; (8001298 <__libc_init_array+0x40>)
 8001278:	1b76      	subs	r6, r6, r5
 800127a:	10b6      	asrs	r6, r6, #2
 800127c:	d005      	beq.n	800128a <__libc_init_array+0x32>
 800127e:	2400      	movs	r4, #0
 8001280:	cd08      	ldmia	r5!, {r3}
 8001282:	3401      	adds	r4, #1
 8001284:	4798      	blx	r3
 8001286:	42a6      	cmp	r6, r4
 8001288:	d1fa      	bne.n	8001280 <__libc_init_array+0x28>
 800128a:	bd70      	pop	{r4, r5, r6, pc}
 800128c:	08001494 	.word	0x08001494
 8001290:	08001494 	.word	0x08001494
 8001294:	08001494 	.word	0x08001494
 8001298:	0800149c 	.word	0x0800149c

0800129c <memset>:
 800129c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800129e:	0005      	movs	r5, r0
 80012a0:	0783      	lsls	r3, r0, #30
 80012a2:	d049      	beq.n	8001338 <memset+0x9c>
 80012a4:	1e54      	subs	r4, r2, #1
 80012a6:	2a00      	cmp	r2, #0
 80012a8:	d045      	beq.n	8001336 <memset+0x9a>
 80012aa:	0003      	movs	r3, r0
 80012ac:	2603      	movs	r6, #3
 80012ae:	b2ca      	uxtb	r2, r1
 80012b0:	e002      	b.n	80012b8 <memset+0x1c>
 80012b2:	3501      	adds	r5, #1
 80012b4:	3c01      	subs	r4, #1
 80012b6:	d33e      	bcc.n	8001336 <memset+0x9a>
 80012b8:	3301      	adds	r3, #1
 80012ba:	702a      	strb	r2, [r5, #0]
 80012bc:	4233      	tst	r3, r6
 80012be:	d1f8      	bne.n	80012b2 <memset+0x16>
 80012c0:	2c03      	cmp	r4, #3
 80012c2:	d930      	bls.n	8001326 <memset+0x8a>
 80012c4:	22ff      	movs	r2, #255	; 0xff
 80012c6:	400a      	ands	r2, r1
 80012c8:	0215      	lsls	r5, r2, #8
 80012ca:	4315      	orrs	r5, r2
 80012cc:	042a      	lsls	r2, r5, #16
 80012ce:	4315      	orrs	r5, r2
 80012d0:	2c0f      	cmp	r4, #15
 80012d2:	d934      	bls.n	800133e <memset+0xa2>
 80012d4:	0027      	movs	r7, r4
 80012d6:	3f10      	subs	r7, #16
 80012d8:	093f      	lsrs	r7, r7, #4
 80012da:	013e      	lsls	r6, r7, #4
 80012dc:	46b4      	mov	ip, r6
 80012de:	001e      	movs	r6, r3
 80012e0:	001a      	movs	r2, r3
 80012e2:	3610      	adds	r6, #16
 80012e4:	4466      	add	r6, ip
 80012e6:	6015      	str	r5, [r2, #0]
 80012e8:	6055      	str	r5, [r2, #4]
 80012ea:	6095      	str	r5, [r2, #8]
 80012ec:	60d5      	str	r5, [r2, #12]
 80012ee:	3210      	adds	r2, #16
 80012f0:	42b2      	cmp	r2, r6
 80012f2:	d1f8      	bne.n	80012e6 <memset+0x4a>
 80012f4:	3701      	adds	r7, #1
 80012f6:	013f      	lsls	r7, r7, #4
 80012f8:	19db      	adds	r3, r3, r7
 80012fa:	270f      	movs	r7, #15
 80012fc:	220c      	movs	r2, #12
 80012fe:	4027      	ands	r7, r4
 8001300:	4022      	ands	r2, r4
 8001302:	003c      	movs	r4, r7
 8001304:	2a00      	cmp	r2, #0
 8001306:	d00e      	beq.n	8001326 <memset+0x8a>
 8001308:	1f3e      	subs	r6, r7, #4
 800130a:	08b6      	lsrs	r6, r6, #2
 800130c:	00b4      	lsls	r4, r6, #2
 800130e:	46a4      	mov	ip, r4
 8001310:	001a      	movs	r2, r3
 8001312:	1d1c      	adds	r4, r3, #4
 8001314:	4464      	add	r4, ip
 8001316:	c220      	stmia	r2!, {r5}
 8001318:	42a2      	cmp	r2, r4
 800131a:	d1fc      	bne.n	8001316 <memset+0x7a>
 800131c:	2403      	movs	r4, #3
 800131e:	3601      	adds	r6, #1
 8001320:	00b6      	lsls	r6, r6, #2
 8001322:	199b      	adds	r3, r3, r6
 8001324:	403c      	ands	r4, r7
 8001326:	2c00      	cmp	r4, #0
 8001328:	d005      	beq.n	8001336 <memset+0x9a>
 800132a:	b2c9      	uxtb	r1, r1
 800132c:	191c      	adds	r4, r3, r4
 800132e:	7019      	strb	r1, [r3, #0]
 8001330:	3301      	adds	r3, #1
 8001332:	429c      	cmp	r4, r3
 8001334:	d1fb      	bne.n	800132e <memset+0x92>
 8001336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001338:	0003      	movs	r3, r0
 800133a:	0014      	movs	r4, r2
 800133c:	e7c0      	b.n	80012c0 <memset+0x24>
 800133e:	0027      	movs	r7, r4
 8001340:	e7e2      	b.n	8001308 <memset+0x6c>
 8001342:	46c0      	nop			; (mov r8, r8)

08001344 <register_fini>:
 8001344:	4b03      	ldr	r3, [pc, #12]	; (8001354 <register_fini+0x10>)
 8001346:	b510      	push	{r4, lr}
 8001348:	2b00      	cmp	r3, #0
 800134a:	d002      	beq.n	8001352 <register_fini+0xe>
 800134c:	4802      	ldr	r0, [pc, #8]	; (8001358 <register_fini+0x14>)
 800134e:	f000 f805 	bl	800135c <atexit>
 8001352:	bd10      	pop	{r4, pc}
 8001354:	00000000 	.word	0x00000000
 8001358:	0800136d 	.word	0x0800136d

0800135c <atexit>:
 800135c:	b510      	push	{r4, lr}
 800135e:	0001      	movs	r1, r0
 8001360:	2300      	movs	r3, #0
 8001362:	2200      	movs	r2, #0
 8001364:	2000      	movs	r0, #0
 8001366:	f000 f819 	bl	800139c <__register_exitproc>
 800136a:	bd10      	pop	{r4, pc}

0800136c <__libc_fini_array>:
 800136c:	b570      	push	{r4, r5, r6, lr}
 800136e:	4d07      	ldr	r5, [pc, #28]	; (800138c <__libc_fini_array+0x20>)
 8001370:	4c07      	ldr	r4, [pc, #28]	; (8001390 <__libc_fini_array+0x24>)
 8001372:	1b64      	subs	r4, r4, r5
 8001374:	10a4      	asrs	r4, r4, #2
 8001376:	d005      	beq.n	8001384 <__libc_fini_array+0x18>
 8001378:	3c01      	subs	r4, #1
 800137a:	00a3      	lsls	r3, r4, #2
 800137c:	58eb      	ldr	r3, [r5, r3]
 800137e:	4798      	blx	r3
 8001380:	2c00      	cmp	r4, #0
 8001382:	d1f9      	bne.n	8001378 <__libc_fini_array+0xc>
 8001384:	f000 f866 	bl	8001454 <_fini>
 8001388:	bd70      	pop	{r4, r5, r6, pc}
 800138a:	46c0      	nop			; (mov r8, r8)
 800138c:	0800149c 	.word	0x0800149c
 8001390:	080014a0 	.word	0x080014a0

08001394 <__retarget_lock_acquire_recursive>:
 8001394:	4770      	bx	lr
 8001396:	46c0      	nop			; (mov r8, r8)

08001398 <__retarget_lock_release_recursive>:
 8001398:	4770      	bx	lr
 800139a:	46c0      	nop			; (mov r8, r8)

0800139c <__register_exitproc>:
 800139c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139e:	46d6      	mov	lr, sl
 80013a0:	464f      	mov	r7, r9
 80013a2:	4646      	mov	r6, r8
 80013a4:	b5c0      	push	{r6, r7, lr}
 80013a6:	4f26      	ldr	r7, [pc, #152]	; (8001440 <__register_exitproc+0xa4>)
 80013a8:	b082      	sub	sp, #8
 80013aa:	0006      	movs	r6, r0
 80013ac:	6838      	ldr	r0, [r7, #0]
 80013ae:	4692      	mov	sl, r2
 80013b0:	4698      	mov	r8, r3
 80013b2:	4689      	mov	r9, r1
 80013b4:	f7ff ffee 	bl	8001394 <__retarget_lock_acquire_recursive>
 80013b8:	4b22      	ldr	r3, [pc, #136]	; (8001444 <__register_exitproc+0xa8>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	9301      	str	r3, [sp, #4]
 80013be:	23a4      	movs	r3, #164	; 0xa4
 80013c0:	9a01      	ldr	r2, [sp, #4]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	58d5      	ldr	r5, [r2, r3]
 80013c6:	2d00      	cmp	r5, #0
 80013c8:	d02e      	beq.n	8001428 <__register_exitproc+0x8c>
 80013ca:	686c      	ldr	r4, [r5, #4]
 80013cc:	2c1f      	cmp	r4, #31
 80013ce:	dc30      	bgt.n	8001432 <__register_exitproc+0x96>
 80013d0:	2e00      	cmp	r6, #0
 80013d2:	d10f      	bne.n	80013f4 <__register_exitproc+0x58>
 80013d4:	1c63      	adds	r3, r4, #1
 80013d6:	606b      	str	r3, [r5, #4]
 80013d8:	464b      	mov	r3, r9
 80013da:	3402      	adds	r4, #2
 80013dc:	00a4      	lsls	r4, r4, #2
 80013de:	6838      	ldr	r0, [r7, #0]
 80013e0:	5163      	str	r3, [r4, r5]
 80013e2:	f7ff ffd9 	bl	8001398 <__retarget_lock_release_recursive>
 80013e6:	2000      	movs	r0, #0
 80013e8:	b002      	add	sp, #8
 80013ea:	bce0      	pop	{r5, r6, r7}
 80013ec:	46ba      	mov	sl, r7
 80013ee:	46b1      	mov	r9, r6
 80013f0:	46a8      	mov	r8, r5
 80013f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013f4:	2288      	movs	r2, #136	; 0x88
 80013f6:	4651      	mov	r1, sl
 80013f8:	0028      	movs	r0, r5
 80013fa:	00a3      	lsls	r3, r4, #2
 80013fc:	18eb      	adds	r3, r5, r3
 80013fe:	5099      	str	r1, [r3, r2]
 8001400:	3a87      	subs	r2, #135	; 0x87
 8001402:	40a2      	lsls	r2, r4
 8001404:	3089      	adds	r0, #137	; 0x89
 8001406:	30ff      	adds	r0, #255	; 0xff
 8001408:	6801      	ldr	r1, [r0, #0]
 800140a:	4311      	orrs	r1, r2
 800140c:	6001      	str	r1, [r0, #0]
 800140e:	2184      	movs	r1, #132	; 0x84
 8001410:	4640      	mov	r0, r8
 8001412:	0049      	lsls	r1, r1, #1
 8001414:	5058      	str	r0, [r3, r1]
 8001416:	2e02      	cmp	r6, #2
 8001418:	d1dc      	bne.n	80013d4 <__register_exitproc+0x38>
 800141a:	002b      	movs	r3, r5
 800141c:	338d      	adds	r3, #141	; 0x8d
 800141e:	33ff      	adds	r3, #255	; 0xff
 8001420:	6819      	ldr	r1, [r3, #0]
 8001422:	430a      	orrs	r2, r1
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	e7d5      	b.n	80013d4 <__register_exitproc+0x38>
 8001428:	0015      	movs	r5, r2
 800142a:	354d      	adds	r5, #77	; 0x4d
 800142c:	35ff      	adds	r5, #255	; 0xff
 800142e:	50d5      	str	r5, [r2, r3]
 8001430:	e7cb      	b.n	80013ca <__register_exitproc+0x2e>
 8001432:	6838      	ldr	r0, [r7, #0]
 8001434:	f7ff ffb0 	bl	8001398 <__retarget_lock_release_recursive>
 8001438:	2001      	movs	r0, #1
 800143a:	4240      	negs	r0, r0
 800143c:	e7d4      	b.n	80013e8 <__register_exitproc+0x4c>
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	20000438 	.word	0x20000438
 8001444:	08001490 	.word	0x08001490

08001448 <_init>:
 8001448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800144e:	bc08      	pop	{r3}
 8001450:	469e      	mov	lr, r3
 8001452:	4770      	bx	lr

08001454 <_fini>:
 8001454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001456:	46c0      	nop			; (mov r8, r8)
 8001458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800145a:	bc08      	pop	{r3}
 800145c:	469e      	mov	lr, r3
 800145e:	4770      	bx	lr
