library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity PC1table is
port (
	INPUT : in std_logic_vector(1 to 64);
	OUTPUT: out std_logic_vector(1 to 56));
end PC1table;

architecture PC1table_architecture of PC1table is
begin
	OUTPUT(1) <= INPUT(57);
	OUTPUT(2) <= INPUT(49);
	OUTPUT(3) <= INPUT(41);
	OUTPUT(4) <= INPUT(33);
	OUTPUT(5) <= INPUT(25);
	OUTPUT(6) <= INPUT(17);
	OUTPUT(7) <= INPUT(9);
	OUTPUT(8) <= INPUT(1);
	OUTPUT(9) <= INPUT(58);
	OUTPUT(10) <= INPUT(50);
	OUTPUT(11) <= INPUT(42);
	OUTPUT(12) <= INPUT(34);
	OUTPUT(13) <= INPUT(26);
	OUTPUT(14) <= INPUT(18);
	OUTPUT(15) <= INPUT(10);
	OUTPUT(16) <= INPUT(2);
	OUTPUT(17) <= INPUT(59);
	OUTPUT(18) <= INPUT(51);
	OUTPUT(19) <= INPUT(43);
	OUTPUT(20) <= INPUT(35);
	OUTPUT(21) <= INPUT(27);
	OUTPUT(22) <= INPUT(19);
	OUTPUT(23) <= INPUT(11);
	OUTPUT(24) <= INPUT(3);
	OUTPUT(25) <= INPUT(60);
	OUTPUT(26) <= INPUT(52);
	OUTPUT(27) <= INPUT(44);
	OUTPUT(28) <= INPUT(36);
	OUTPUT(29) <= INPUT(63);
	OUTPUT(30) <= INPUT(55);
	OUTPUT(31) <= INPUT(47);
	OUTPUT(32) <= INPUT(39);
	OUTPUT(33) <= INPUT(31);
	OUTPUT(34) <= INPUT(23);
	OUTPUT(35) <= INPUT(15);
	OUTPUT(36) <= INPUT(7);
	OUTPUT(37) <= INPUT(62);
	OUTPUT(38) <= INPUT(54);
	OUTPUT(39) <= INPUT(46);
	OUTPUT(40) <= INPUT(38);
	OUTPUT(41) <= INPUT(30);
	OUTPUT(42) <= INPUT(22);
	OUTPUT(43) <= INPUT(14);
	OUTPUT(44) <= INPUT(6);
	OUTPUT(45) <= INPUT(61);
	OUTPUT(46) <= INPUT(53);
	OUTPUT(47) <= INPUT(45);
	OUTPUT(48) <= INPUT(37);
	OUTPUT(49) <= INPUT(29);
	OUTPUT(50) <= INPUT(21);
	OUTPUT(51) <= INPUT(13);
	OUTPUT(52) <= INPUT(5);
	OUTPUT(53) <= INPUT(28);
	OUTPUT(54) <= INPUT(20);
	OUTPUT(55) <= INPUT(12);
	OUTPUT(56) <= INPUT(4);
end PC1table_architecture;
