# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_0/sim/rx_xlslice_1_0.v" \
"../../../../rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_1/sim/rx_xlslice_1_1.v" \
"../../../../rx.gen/sources_1/bd/rx/ip/rx_sim_clk_gen_0_0/sim/rx_sim_clk_gen_0_0.v" \
"../../../../rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_2/sim/rx_xlslice_1_2.v" \
"../../../../rx.gen/sources_1/bd/rx/sim/rx.v" \
"../../../../rx.gen/sources_1/bd/rx/ip/rx_xlslice_0_1/sim/rx_xlslice_0_1.v" \
"../../../../rx.srcs/sources_1/imports/hdl/rx_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
