<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RISC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder32.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder32.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder32.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_flip_flop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="d_flip_flop.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="d_flip_flop.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="diff.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="diff.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="diff.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="diff.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diff.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="diff.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="diff.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="diff.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="diff_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="diff_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diff_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="diff_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="diff_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diff_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="diff_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="processor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1666949633" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1666949633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667926071" xil_pn:in_ck="-7280921179753845158" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1667926071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="adder32.v"/>
      <outfile xil_pn:name="adder_32_tb.v"/>
      <outfile xil_pn:name="barrel_shifter.v"/>
      <outfile xil_pn:name="binary_to_bcd.v"/>
      <outfile xil_pn:name="branch_control.v"/>
      <outfile xil_pn:name="cla_16_bit.v"/>
      <outfile xil_pn:name="cla_4_bit_augment.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="d_flip_flop.v"/>
      <outfile xil_pn:name="diff.v"/>
      <outfile xil_pn:name="diff_tb.v"/>
      <outfile xil_pn:name="lac_unit.v"/>
      <outfile xil_pn:name="mux_32_2_to_1.v"/>
      <outfile xil_pn:name="mux_32_3_to_1.v"/>
      <outfile xil_pn:name="mux_5_3_to_1.v"/>
      <outfile xil_pn:name="processor.v"/>
      <outfile xil_pn:name="processor_tb.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="regoster_file_tb.v"/>
      <outfile xil_pn:name="shifter.v"/>
      <outfile xil_pn:name="shifter_tb.v"/>
      <outfile xil_pn:name="sign_extend.v"/>
    </transform>
    <transform xil_pn:end_ts="1667925952" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4050883807865580468" xil_pn:start_ts="1667925952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667925952" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="546199691448987754" xil_pn:start_ts="1667925952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667928683" xil_pn:in_ck="-8532484792011586304" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5189209075092374441" xil_pn:start_ts="1667928683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/BRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BRAM.v"/>
      <outfile xil_pn:name="ipcore_dir/BROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BROM.v"/>
    </transform>
    <transform xil_pn:end_ts="1667928683" xil_pn:in_ck="-1402159977140033038" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1667928683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="adder32.v"/>
      <outfile xil_pn:name="adder_32_tb.v"/>
      <outfile xil_pn:name="barrel_shifter.v"/>
      <outfile xil_pn:name="binary_to_bcd.v"/>
      <outfile xil_pn:name="branch_control.v"/>
      <outfile xil_pn:name="cla_16_bit.v"/>
      <outfile xil_pn:name="cla_4_bit_augment.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="d_flip_flop.v"/>
      <outfile xil_pn:name="diff.v"/>
      <outfile xil_pn:name="diff_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/BRAM.v"/>
      <outfile xil_pn:name="ipcore_dir/BROM.v"/>
      <outfile xil_pn:name="lac_unit.v"/>
      <outfile xil_pn:name="mux_32_2_to_1.v"/>
      <outfile xil_pn:name="mux_32_3_to_1.v"/>
      <outfile xil_pn:name="mux_5_3_to_1.v"/>
      <outfile xil_pn:name="processor.v"/>
      <outfile xil_pn:name="processor_tb.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="regoster_file_tb.v"/>
      <outfile xil_pn:name="shifter.v"/>
      <outfile xil_pn:name="shifter_tb.v"/>
      <outfile xil_pn:name="sign_extend.v"/>
    </transform>
    <transform xil_pn:end_ts="1667928685" xil_pn:in_ck="-1402159977140033038" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5223312056976595641" xil_pn:start_ts="1667928683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processor_tb_beh.prj"/>
      <outfile xil_pn:name="processor_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1667928686" xil_pn:in_ck="-4044900487411567871" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6602638478113147926" xil_pn:start_ts="1667928685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processor_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1667928625" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667928625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667928625" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-356681927414760395" xil_pn:start_ts="1667928625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667928625" xil_pn:in_ck="-8532484792011586304" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5189209075092374441" xil_pn:start_ts="1667928625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/BRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BRAM.v"/>
      <outfile xil_pn:name="ipcore_dir/BROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BROM.v"/>
    </transform>
    <transform xil_pn:end_ts="1667928625" xil_pn:in_ck="-5023379804905360258" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1667928625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667928625" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5415559394840432279" xil_pn:start_ts="1667928625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667928625" xil_pn:in_ck="-5023379804905360258" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8680532996107490311" xil_pn:start_ts="1667928625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667928625" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3813552236860039201" xil_pn:start_ts="1667928625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667928665" xil_pn:in_ck="2213752093158481054" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8647579848024159988" xil_pn:start_ts="1667928625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adder32.ngr"/>
      <outfile xil_pn:name="diff.ngr"/>
      <outfile xil_pn:name="processor.lso"/>
      <outfile xil_pn:name="processor.ngc"/>
      <outfile xil_pn:name="processor.ngr"/>
      <outfile xil_pn:name="processor.prj"/>
      <outfile xil_pn:name="processor.stx"/>
      <outfile xil_pn:name="processor.syr"/>
      <outfile xil_pn:name="processor.xst"/>
      <outfile xil_pn:name="processor_tb_beh.prj"/>
      <outfile xil_pn:name="processor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
