// Seed: 4254086237
module module_0 ();
  generate
    always @(posedge id_1 == 1)
      if (1'd0) begin
        id_1 <= #id_1 1;
      end
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    output wand  id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  uwire id_5
);
  always @(negedge 1 | 1) id_0 <= 1;
  module_0();
endmodule
module module_2 (
    output uwire id_0,
    input wor id_1,
    input supply0 id_2,
    output wand id_3,
    output tri id_4
);
  module_0();
  assign id_3 = 1 == 1 ? id_1 == id_2 <= 1 : id_1;
endmodule
