Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  8 12:12:16 2018
| Host         : LAPTOP-OG4VTB3M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fsm_sequence_detector_control_sets_placed.rpt
| Design       : fsm_sequence_detector
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------------+------------------+----------------+
|  display/my_clk/CLK |               |                        |                1 |              4 |
|  clk_IBUF_BUFG      |               |                        |                2 |              8 |
|  newClock/tmp_clk   |               |                        |                4 |             20 |
|  clk_IBUF_BUFG      |               | display/my_clk/tmp_clk |                8 |             62 |
|  clk_IBUF_BUFG      |               | newClock/tmp_clk_1     |                8 |             62 |
+---------------------+---------------+------------------------+------------------+----------------+


