{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521063180761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521063180761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 18:33:00 2018 " "Processing started: Wed Mar 14 18:33:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521063180761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521063180761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_RX -c UART_RX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_RX -c UART_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521063180761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521063181280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/modulo_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181893 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521063181893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../source/UART_TX.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181904 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../source/UART_TX.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521063181904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_fsm-rtl " "Found design unit 1: uart_rx_fsm-rtl" {  } { { "../source/uart_rx_fsm.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181920 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "../source/uart_rx_fsm.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_fsm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521063181920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/sync_n_edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/sync_n_edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_n_edgeDetector-rtl " "Found design unit 1: sync_n_edgeDetector-rtl" {  } { { "../source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/sync_n_edgeDetector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181935 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_n_edgeDetector " "Found entity 1: sync_n_edgeDetector" {  } { { "../source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/sync_n_edgeDetector.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521063181935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/hex2sevseg_w_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/hex2sevseg_w_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2sevseg_w_control-rtl " "Found design unit 1: hex2sevseg_w_control-rtl" {  } { { "../source/hex2sevseg_w_control.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/hex2sevseg_w_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181951 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2sevseg_w_control " "Found entity 1: hex2sevseg_w_control" {  } { { "../source/hex2sevseg_w_control.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/hex2sevseg_w_control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521063181951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/buffer_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/buffer_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_registers-rtl " "Found design unit 1: buffer_registers-rtl" {  } { { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181966 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_registers " "Found entity 1: buffer_registers" {  } { { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521063181966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/baud_tick_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/baud_tick_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick_generator-rtl " "Found design unit 1: baud_tick_generator-rtl" {  } { { "../source/baud_tick_generator.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/baud_tick_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181983 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick_generator " "Found entity 1: baud_tick_generator" {  } { { "../source/baud_tick_generator.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/baud_tick_generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521063181983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.bdf" "" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/synthesis/UART_RX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521063181997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521063181997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_RX " "Elaborating entity \"UART_RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521063182044 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "hex2sevseg_w_control inst6 " "Block or symbol \"hex2sevseg_w_control\" of instance \"inst6\" overlaps another block or symbol" {  } { { "UART_RX.bdf" "" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/synthesis/UART_RX.bdf" { { 520 848 1080 632 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1521063182048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2sevseg_w_control hex2sevseg_w_control:inst6 " "Elaborating entity \"hex2sevseg_w_control\" for hierarchy \"hex2sevseg_w_control:inst6\"" {  } { { "UART_RX.bdf" "inst6" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/synthesis/UART_RX.bdf" { { 520 848 1080 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521063182062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_registers buffer_registers:inst3 " "Elaborating entity \"buffer_registers\" for hierarchy \"buffer_registers:inst3\"" {  } { { "UART_RX.bdf" "inst3" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/synthesis/UART_RX.bdf" { { 464 496 696 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521063182066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_n_edgeDetector sync_n_edgeDetector:inst " "Elaborating entity \"sync_n_edgeDetector\" for hierarchy \"sync_n_edgeDetector:inst\"" {  } { { "UART_RX.bdf" "inst" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/synthesis/UART_RX.bdf" { { 160 192 368 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521063182069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick_generator baud_tick_generator:inst2 " "Elaborating entity \"baud_tick_generator\" for hierarchy \"baud_tick_generator:inst2\"" {  } { { "UART_RX.bdf" "inst2" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/synthesis/UART_RX.bdf" { { 160 816 976 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521063182072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_fsm uart_rx_fsm:inst9 " "Elaborating entity \"uart_rx_fsm\" for hierarchy \"uart_rx_fsm:inst9\"" {  } { { "UART_RX.bdf" "inst9" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/synthesis/UART_RX.bdf" { { 160 504 688 304 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521063182076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider modulo_divider:inst12 " "Elaborating entity \"modulo_divider\" for hierarchy \"modulo_divider:inst12\"" {  } { { "UART_RX.bdf" "inst12" { Schematic "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/synthesis/UART_RX.bdf" { { 424 -104 56 504 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521063182082 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 59 -1 0 } } { "../source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/sync_n_edgeDetector.vhd" 45 -1 0 } } { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1521063182615 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1521063182615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521063183053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521063183053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521063183146 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521063183146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521063183146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521063183146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521063183162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 18:33:03 2018 " "Processing ended: Wed Mar 14 18:33:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521063183162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521063183162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521063183162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521063183162 ""}
