digraph "CFG for '_Z10gcd_vectorPii' function" {
	label="CFG for '_Z10gcd_vectorPii' function";

	Node0x5109140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = icmp slt i32 %3, %1\l  br i1 %4, label %5, label %15\l|{<s0>T|<s1>F}}"];
	Node0x5109140:s0 -> Node0x5109fb0;
	Node0x5109140:s1 -> Node0x510a040;
	Node0x5109fb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%5:\l5:                                                \l  %6 = zext i32 %3 to i64\l  %7 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %6\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  br label %13\l}"];
	Node0x5109fb0 -> Node0x510afd0;
	Node0x510afd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%13:\l13:                                               \l  %14 = phi i32 [ %3, %5 ], [ %27, %26 ]\l  br label %16\l}"];
	Node0x510afd0 -> Node0x510b210;
	Node0x510a040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%15:\l15:                                               \l  ret void\l}"];
	Node0x510b210 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%16:\l16:                                               \l  %17 = phi i32 [ %19, %16 ], [ %1, %13 ]\l  %18 = phi i32 [ %17, %16 ], [ %14, %13 ]\l  %19 = srem i32 %18, %17\l  %20 = icmp eq i32 %19, 0\l  br i1 %20, label %21, label %16, !llvm.loop !7\l|{<s0>T|<s1>F}}"];
	Node0x510b210:s0 -> Node0x510b6a0;
	Node0x510b210:s1 -> Node0x510b210;
	Node0x510b6a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%21:\l21:                                               \l  %22 = icmp eq i32 %17, 1\l  br i1 %22, label %23, label %26\l|{<s0>T|<s1>F}}"];
	Node0x510b6a0:s0 -> Node0x510b960;
	Node0x510b6a0:s1 -> Node0x510b0d0;
	Node0x510b960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5d8d170",label="{%23:\l23:                                               \l  %24 = load i32, i32 addrspace(1)* %7, align 4, !tbaa !9\l  %25 = add nsw i32 %24, 1\l  store i32 %25, i32 addrspace(1)* %7, align 4, !tbaa !9\l  br label %26\l}"];
	Node0x510b960 -> Node0x510b0d0;
	Node0x510b0d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%26:\l26:                                               \l  %27 = add i32 %14, %12\l  %28 = icmp slt i32 %27, %1\l  br i1 %28, label %13, label %15, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x510b0d0:s0 -> Node0x510afd0;
	Node0x510b0d0:s1 -> Node0x510a040;
}
