Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab -wto 602e4366ef7c4cb2b915373ada5c43b8 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port ps2_data [/home/hastings/Lab10/Lab10.srcs/sim_3/new/topsim.sv:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port blue [/home/hastings/Lab10/Lab10.srcs/sim_3/new/topsim.sv:44]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port vsync [/home/hastings/Lab10/Lab10.srcs/sim_3/new/topsim.sv:45]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 32 for port addr [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:80]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 32 for port vga_addr [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:82]
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port addr [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/vgadisplaydriver.sv:32]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 32 for port addr [/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="OPTIMIZED"...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=10.0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.INV
Compiling module unisims_ver.BUFGCTRL(PRESELECT_I0="TRUE")
Compiling module unisims_ver.BUFGMUX(CLK_SEL_TYPE="ASYNC")
Compiling module xil_defaultlib.clockdivider_Nexys4
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(Nloc=128,initFile="bounce7....
Compiling module xil_defaultlib.dmem(Nloc=256,initFile="screente...
Compiling module xil_defaultlib.smem
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.bmem
Compiling module xil_defaultlib.vgadisplaydriver
Compiling module xil_defaultlib.tmem
Compiling module xil_defaultlib.hexto7seg
Compiling module xil_defaultlib.hexDisplay
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.screen_top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
