library ieee;
use ieee.std_logic_1164.all;

entity de1_add4 is 
port ( SW   : in      std_ulogic_vector(9 downto 0);
       HEX0 : out     std_ulogic_vector(6 downto 0);
       HEX1 : out     std_ulogic_vector(6 downto 0);
       HEX2 : out     std_ulogic_vector(6 downto 0);
       LEDG : out     std_ulogic_vector(7 downto 0);
       LEDR : out     std_ulogic_vector(9 downto 0));
end entity;

architecture rtl of de1_add4 is
  
  component bin2seg is 
  port ( bin_i   : in      std_ulogic_vector(3 downto 0);
         seg_o   : out     std_ulogic_vector(6 downto 0));  
  end component;

  component add4 is 
  port ( a_i   : in      std_ulogic_vector(3 downto 0);
         b_i   : in      std_ulogic_vector(3 downto 0);
         y_o   : out     std_ulogic_vector(3 downto 0));    
  end component;

begin
  
end architecture rtl;
