CANpie    CAN Programming Interface Environment    IH1_Z AE1_N OW1_P_AH0_N S_AO1_R_S P_R_AA1_JH_EH0_K_T AH0_N_D P_ER0_S_UW1_Z DH_AH0 AH0_B_JH_EH1_K_T_IH0_V AH1_V K_R_IY0_EY1_T_IH0_NG AH0_N_D IH0_S_T_AE1_B_L_IH0_SH_IH0_NG AE1_N OW1_P_AH0_N AH0_N_D S_T_AE1_N_D_ER0_D_AY2_Z_D S_AO1_F_T_W_EH2_R API F_AO1_R AE1_K_S_EH2_S T_UW1 DH_AH0 CAN B_AH1_S The P_R_AA1_JH_EH0_K_T W_AA1_Z IH0_S_T_AE1_B_L_IH0_SH_T IH0_N 2001    B_AY1 MicroControl AH0_N_D IH1_Z L_AY1_S_AH0_N_S_T AH1_N_D_ER0 Apache License Version The K_ER1_AH0_N_T V_ER1_ZH_AH0_N AH1_V DH_AH0 CANpie API    K_AH1_V_ER0_Z B_OW1_TH K_L_AE1_S_IH0_K_AH0_L CAN F_R_EY1_M_Z AE1_Z W_EH1_L AE1_Z ISO CAN FD    F_R_EY1_M_Z The API IH1_Z D_IH0_Z_AY1_N_D F_AO1_R EH0_M_B_EH1_D_IH0_D K_AH0_N_T_R_OW1_L AE2_P_L_AH0_K_EY1_SH_AH0_N_Z AE1_Z W_EH1_L AE1_Z F_AO1_R PC IH1_N_T_ER0_F_EY2_S B_AO1_R_D_Z    EH0_M_B_EH1_D_IH0_D microcontrollers AA1_R P_R_OW1_G_R_AE2_M_D IH0_N    AH0 ++  API IH1_Z P_R_AH0_V_AY1_D_AH0_D F_AO1_R OS IH2_N_D_IH0_P_EH1_N_D_AH0_N_T AE1_K_S_EH2_S T_UW1 IH1_N_T_ER0_F_EY2_S B_AO1_R_D_Z The API P_R_AH0_V_AY1_D_Z ISO OSI Layer    Data Link Layer    F_AH2_NG_K_SH_AH0_N_AE1_L_IH0_T_IY0 It IH1_Z N_AA1_T DH_AH0 IH2_N_T_EH1_N_CH_AH0_N AH1_V CANpie T_UW1 IH2_N_K_AO1_R_P_ER0_EY2_T HH_AY1_ER0 L_EY1_ER0 F_AH2_NG_K_SH_AH0_N_AE1_L_IH0_T_IY0    IY1 JH_IY1 CANopen    SAE J1939 The CANpie API S_AH0_P_AO1_R_T_S DH_AH0 K_AA1_N_S_EH0_P_T AH1_V HH_AA1_R_D_W_EH2_R M_EH1_S_AH0_JH B_AH1_F_ER0_Z    M_EY1_L_B_AA2_K_S_IH0_Z    W_IH1_DH AH0 T_OW1_T_AH0_L L_IH1_M_AH0_T AH1_V 255 B_AH1_F_ER0_Z M_EH1_S_AH0_JH B_AH1_F_ER0 HH_AE1_Z AH0 Y_UW0_N_IY1_K D_ER0_EH1_K_SH_AH0_N    R_AH0_S_IY1_V AO1_R T_R_AE0_N_Z_M_IH1_T    As AE1_N AA1_P_SH_AH0_N IH1_T IH1_Z P_AA1_S_AH0_B_AH0_L T_UW1 K_AH0_N_EH1_K_T AH0 FIFO W_IH1_DH AA1_R_B_AH0_T_R_EH2_R_IY0 S_AY1_Z T_UW1 AH0 M_EH1_S_AH0_JH B_AH1_F_ER0 F_AO1_R B_OW1_TH T_R_AE0_N_S_F_ER1 D_ER0_EH1_K_SH_AH0_N_Z The T_OW1_T_AH0_L N_AH1_M_B_ER0 AH1_V CAN CH_AE1_N_AH0_L_Z IH1_Z L_IH1_M_AH0_T_AH0_D T_UW1 255    DH_AH0 API P_R_AH0_V_AY1_D_Z AH0 M_EH1_TH_AH0_D T_UW1 G_AE1_DH_ER0 IH2_N_F_AO2_R_M_EY1_SH_AH0_N AH0_B_AW1_T DH_AH0 F_IY1_CH_ER0_Z AH1_V IY1_CH CAN HH_AA1_R_D_W_EH2_R CH_AE1_N_AH0_L This IH1_Z AH0_S_P_EH1_SH_L_IY0 IH2_M_P_AO1_R_T_AH0_N_T F_AO1_R AE1_N AE2_P_L_AH0_K_EY1_SH_AH0_N D_IH0_Z_AY1_N_ER0 HH_UW1 W_AA1_N_T_S T_UW1 R_AY1_T DH_AH0 K_OW1_D OW1_N_L_IY0 W_AH1_N_S The CAN F_R_EY1_M T_AY1_M S_T_AE1_M_P_IH0_NG    S_P_EH1_S_AH0_F_AY2_D B_AY1 CiA 603    CAN Frame T_AY1_M S_T_AE1_M_P_IH0_NG  â€“  Requirements F_AO1_R N_EH1_T_W_ER2_K T_AY1_M M_AE1_N_AH0_JH_M_AH0_N_T     IH1_Z S_AH0_P_AO1_R_T_AH0_D W_IH1_DH AH0 R_EH2_Z_AH0_L_UW1_SH_AH0_N AH1_V N_AA1_N_OW0 S_EH1_K_AH0_N_D The F_AA1_L_OW0_IH0_NG K_OW1_D S_N_IH1_P_AH0_T SH_OW1_Z DH_AH0 initialisation AH1_V AH0 microcontroller For DH_AH0 Linux AA1_P_ER0_EY2_T_IH0_NG S_IH1_S_T_AH0_M DH_AH0 P_R_AA1_JH_EH0_K_T_S can4linux AH0_N_D SocketCAN P_R_AH0_V_AY1_D S_AH0_P_AO1_R_T F_AO1_R Classical CAN AH0_N_D ISO CAN FD The K_AH0_M_ER1_SH_AH0_L AUTOSAR S_P_EH2_S_IH0_F_IH0_K_EY1_SH_AH0_N S_AH0_P_AO1_R_T_S CAN FD S_IH1_N_S V_ER1_ZH_AH0_N AH0_N_D IH1_Z AH0_V_EY1_L_AH0_B_AH0_L OW1_N_L_IY0 F_AO1_R AUTOSAR P_AA1_R_T_N_ER0_Z The CMSIS Driver    Cortex Microcontroller Software Interface Standard    S_P_EH2_S_IH0_F_IH0_K_EY1_SH_AH0_N IH1_Z AH0 S_AO1_F_T_W_EH2_R API DH_AE1_T D_IH0_S_K_R_AY1_B_Z P_ER0_IH1_F_ER0_AH0_L D_R_AY1_V_ER0 IH1_N_T_ER0_F_EY2_S_IH0_Z F_AO1_R middleware S_T_AE1_K_S AH0_N_D Y_UW1_Z_ER0 AE2_P_L_AH0_K_EY1_SH_AH0_N_Z AA1_N ARM Cortex P_R_AA1_S_EH2_S_ER0_Z   