
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-MLN7VOA0

Implementation : synthesis

# Written on Fri May 16 10:52:55 2025

##### DESIGN INFO #######################################################

Top View:                "prj_2_memory_sb"
Constraint File(s):      "C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\designer\prj_2_memory_sb\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                          Ending                                                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TBEC_RSC_decoder|un1_quad118_3_inferred_clock     OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
TBEC_RSC_decoder|un1_quad118_2_inferred_clock     OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
TBEC_RSC_decoder|un1_quad118_inferred_clock       OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LED1
p:LED2
p:MCU_A_0
p:MCU_A_1
p:MCU_A_2
p:MCU_A_3
p:MCU_A_4
p:MCU_A_5
p:MCU_A_6
p:MCU_A_7
p:MCU_A_8
p:MCU_A_9
p:MCU_A_10
p:MCU_A_11
p:MCU_A_12
p:MCU_A_13
p:MCU_A_14
p:MCU_A_15
p:MCU_A_16
p:MCU_A_17
p:MCU_A_18
p:MCU_A_19
p:MCU_A_20
p:MCU_CS
p:MCU_LB
p:MCU_OE
p:MCU_UB
p:MCU_WE
p:SRAM_A_0
p:SRAM_A_1
p:SRAM_A_2
p:SRAM_A_3
p:SRAM_A_4
p:SRAM_A_5
p:SRAM_A_6
p:SRAM_A_7
p:SRAM_A_8
p:SRAM_A_9
p:SRAM_A_10
p:SRAM_A_11
p:SRAM_A_12
p:SRAM_A_13
p:SRAM_A_14
p:SRAM_A_15
p:SRAM_A_16
p:SRAM_A_17
p:SRAM_A_18
p:SRAM_A_19
p:SRAM_A_20
p:SRAM_CS1
p:SRAM_CS2
p:SRAM_LB
p:SRAM_OE
p:SRAM_UB
p:SRAM_WE
p:ecc_sel0
p:ecc_sel1
p:ecc_sel2
p:flag0
p:flag1
p:flag3
p:mcu_fpga_io[0] (bidir end point)
p:mcu_fpga_io[0] (bidir start point)
p:mcu_fpga_io[1] (bidir end point)
p:mcu_fpga_io[1] (bidir start point)
p:mcu_fpga_io[2] (bidir end point)
p:mcu_fpga_io[2] (bidir start point)
p:mcu_fpga_io[3] (bidir end point)
p:mcu_fpga_io[3] (bidir start point)
p:mcu_fpga_io[4] (bidir end point)
p:mcu_fpga_io[4] (bidir start point)
p:mcu_fpga_io[5] (bidir end point)
p:mcu_fpga_io[5] (bidir start point)
p:mcu_fpga_io[6] (bidir end point)
p:mcu_fpga_io[6] (bidir start point)
p:mcu_fpga_io[7] (bidir end point)
p:mcu_fpga_io[7] (bidir start point)
p:mcu_fpga_io[8] (bidir end point)
p:mcu_fpga_io[8] (bidir start point)
p:mcu_fpga_io[9] (bidir end point)
p:mcu_fpga_io[9] (bidir start point)
p:mcu_fpga_io[10] (bidir end point)
p:mcu_fpga_io[10] (bidir start point)
p:mcu_fpga_io[11] (bidir end point)
p:mcu_fpga_io[11] (bidir start point)
p:mcu_fpga_io[12] (bidir end point)
p:mcu_fpga_io[12] (bidir start point)
p:mcu_fpga_io[13] (bidir end point)
p:mcu_fpga_io[13] (bidir start point)
p:mcu_fpga_io[14] (bidir end point)
p:mcu_fpga_io[14] (bidir start point)
p:mcu_fpga_io[15] (bidir end point)
p:mcu_fpga_io[15] (bidir start point)
p:mcu_mem_io_down[0] (bidir end point)
p:mcu_mem_io_down[0] (bidir start point)
p:mcu_mem_io_down[1] (bidir end point)
p:mcu_mem_io_down[1] (bidir start point)
p:mcu_mem_io_down[2] (bidir end point)
p:mcu_mem_io_down[2] (bidir start point)
p:mcu_mem_io_down[3] (bidir end point)
p:mcu_mem_io_down[3] (bidir start point)
p:mcu_mem_io_down[4] (bidir end point)
p:mcu_mem_io_down[4] (bidir start point)
p:mcu_mem_io_down[5] (bidir end point)
p:mcu_mem_io_down[5] (bidir start point)
p:mcu_mem_io_down[6] (bidir end point)
p:mcu_mem_io_down[6] (bidir start point)
p:mcu_mem_io_down[7] (bidir end point)
p:mcu_mem_io_down[7] (bidir start point)
p:mcu_mem_io_down[8] (bidir end point)
p:mcu_mem_io_down[8] (bidir start point)
p:mcu_mem_io_down[9] (bidir end point)
p:mcu_mem_io_down[9] (bidir start point)
p:mcu_mem_io_down[10] (bidir end point)
p:mcu_mem_io_down[10] (bidir start point)
p:mcu_mem_io_down[11] (bidir end point)
p:mcu_mem_io_down[11] (bidir start point)
p:mcu_mem_io_down[12] (bidir end point)
p:mcu_mem_io_down[12] (bidir start point)
p:mcu_mem_io_down[13] (bidir end point)
p:mcu_mem_io_down[13] (bidir start point)
p:mcu_mem_io_down[14] (bidir end point)
p:mcu_mem_io_down[14] (bidir start point)
p:mcu_mem_io_down[15] (bidir end point)
p:mcu_mem_io_down[15] (bidir start point)
p:mcu_mem_io_up[0] (bidir end point)
p:mcu_mem_io_up[0] (bidir start point)
p:mcu_mem_io_up[1] (bidir end point)
p:mcu_mem_io_up[1] (bidir start point)
p:mcu_mem_io_up[2] (bidir end point)
p:mcu_mem_io_up[2] (bidir start point)
p:mcu_mem_io_up[3] (bidir end point)
p:mcu_mem_io_up[3] (bidir start point)
p:mcu_mem_io_up[4] (bidir end point)
p:mcu_mem_io_up[4] (bidir start point)
p:mcu_mem_io_up[5] (bidir end point)
p:mcu_mem_io_up[5] (bidir start point)
p:mcu_mem_io_up[6] (bidir end point)
p:mcu_mem_io_up[6] (bidir start point)
p:mcu_mem_io_up[7] (bidir end point)
p:mcu_mem_io_up[7] (bidir start point)
p:mcu_mem_io_up[8] (bidir end point)
p:mcu_mem_io_up[8] (bidir start point)
p:mcu_mem_io_up[9] (bidir end point)
p:mcu_mem_io_up[9] (bidir start point)
p:mcu_mem_io_up[10] (bidir end point)
p:mcu_mem_io_up[10] (bidir start point)
p:mcu_mem_io_up[11] (bidir end point)
p:mcu_mem_io_up[11] (bidir start point)
p:mcu_mem_io_up[12] (bidir end point)
p:mcu_mem_io_up[12] (bidir start point)
p:mcu_mem_io_up[13] (bidir end point)
p:mcu_mem_io_up[13] (bidir start point)
p:mcu_mem_io_up[14] (bidir end point)
p:mcu_mem_io_up[14] (bidir start point)
p:mcu_mem_io_up[15] (bidir end point)
p:mcu_mem_io_up[15] (bidir start point)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
