Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 13:05:45 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  -0.052                                                                          
  Arrival (ns):                5.886                                                                           
  Required (ns):               5.938                                                                           

Path 2
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_3:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  -0.039                                                                          
  Arrival (ns):                5.900                                                                           
  Required (ns):               5.939                                                                           

Path 3
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  -0.026                                                                          
  Arrival (ns):                5.956                                                                           
  Required (ns):               5.982                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[10]
  Delay (ns):                  0.672                                                                           
  Slack (ns):                  0.001                                                                           
  Arrival (ns):                5.082                                                                           
  Required (ns):               5.081                                                                           

Path 5
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[15]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[14]:D
  Delay (ns):                  0.372                                                                           
  Slack (ns):                  0.002                                                                           
  Arrival (ns):                5.939                                                                           
  Required (ns):               5.937                                                                           

Path 6
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[34]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:D
  Delay (ns):                  0.372                                                                           
  Slack (ns):                  0.009                                                                           
  Arrival (ns):                5.947                                                                           
  Required (ns):               5.938                                                                           

Path 7
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.374                                                                           
  Slack (ns):                  0.009                                                                           
  Arrival (ns):                5.961                                                                           
  Required (ns):               5.952                                                                           

Path 8
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[33]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[32]:D
  Delay (ns):                  0.374                                                                           
  Slack (ns):                  0.010                                                                           
  Arrival (ns):                5.949                                                                           
  Required (ns):               5.939                                                                           

Path 9
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[32]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[31]:D
  Delay (ns):                  0.394                                                                           
  Slack (ns):                  0.023                                                                           
  Arrival (ns):                5.953                                                                           
  Required (ns):               5.930                                                                           

Path 10
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][22]:D
  Delay (ns):                  0.374                                                                           
  Slack (ns):                  0.028                                                                           
  Arrival (ns):                6.026                                                                           
  Required (ns):               5.998                                                                           

Path 11
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.401                                                                           
  Slack (ns):                  0.038                                                                           
  Arrival (ns):                5.968                                                                           
  Required (ns):               5.930                                                                           

Path 12
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.402                                                                           
  Slack (ns):                  0.057                                                                           
  Arrival (ns):                6.039                                                                           
  Required (ns):               5.982                                                                           

Path 13
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[3]
  Delay (ns):                  0.682                                                                           
  Slack (ns):                  0.060                                                                           
  Arrival (ns):                5.077                                                                           
  Required (ns):               5.017                                                                           

Path 14
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[7]
  Delay (ns):                  0.680                                                                           
  Slack (ns):                  0.068                                                                           
  Arrival (ns):                5.081                                                                           
  Required (ns):               5.013                                                                           

Path 15
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][33]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  0.071                                                                           
  Arrival (ns):                6.070                                                                           
  Required (ns):               5.999                                                                           

Path 16
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[4]
  Delay (ns):                  0.678                                                                           
  Slack (ns):                  0.073                                                                           
  Arrival (ns):                5.079                                                                           
  Required (ns):               5.006                                                                           

Path 17
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][31]:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.078                                                                           
  Arrival (ns):                6.077                                                                           
  Required (ns):               5.999                                                                           

Path 18
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][12]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  0.080                                                                           
  Arrival (ns):                6.084                                                                           
  Required (ns):               6.004                                                                           

Path 19
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.453                                                                           
  Slack (ns):                  0.081                                                                           
  Arrival (ns):                6.032                                                                           
  Required (ns):               5.951                                                                           

Path 20
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[5]
  Delay (ns):                  0.826                                                                           
  Slack (ns):                  0.087                                                                           
  Arrival (ns):                5.222                                                                           
  Required (ns):               5.135                                                                           

Path 21
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.460                                                                           
  Slack (ns):                  0.088                                                                           
  Arrival (ns):                6.035                                                                           
  Required (ns):               5.947                                                                           

Path 22
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][10]:D
  Delay (ns):                  0.453                                                                           
  Slack (ns):                  0.106                                                                           
  Arrival (ns):                6.110                                                                           
  Required (ns):               6.004                                                                           

Path 23
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[8]
  Delay (ns):                  0.679                                                                           
  Slack (ns):                  0.109                                                                           
  Arrival (ns):                5.088                                                                           
  Required (ns):               4.979                                                                           

Path 24
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:D
  Delay (ns):                  0.480                                                                           
  Slack (ns):                  0.116                                                                           
  Arrival (ns):                6.062                                                                           
  Required (ns):               5.946                                                                           

Path 25
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[13]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[12]:D
  Delay (ns):                  0.489                                                                           
  Slack (ns):                  0.118                                                                           
  Arrival (ns):                6.061                                                                           
  Required (ns):               5.943                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][30]:D
  Delay (ns):                  0.466                                                                           
  Slack (ns):                  0.120                                                                           
  Arrival (ns):                6.113                                                                           
  Required (ns):               5.993                                                                           

Path 27
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][34]:D
  Delay (ns):                  0.467                                                                           
  Slack (ns):                  0.121                                                                           
  Arrival (ns):                6.111                                                                           
  Required (ns):               5.990                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[7]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  0.121                                                                           
  Arrival (ns):                6.067                                                                           
  Required (ns):               5.946                                                                           

Path 29
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.496                                                                           
  Slack (ns):                  0.126                                                                           
  Arrival (ns):                6.069                                                                           
  Required (ns):               5.943                                                                           

Path 30
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[4]:D
  Delay (ns):                  0.487                                                                           
  Slack (ns):                  0.129                                                                           
  Arrival (ns):                6.069                                                                           
  Required (ns):               5.940                                                                           

Path 31
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:D
  Delay (ns):                  0.496                                                                           
  Slack (ns):                  0.132                                                                           
  Arrival (ns):                6.069                                                                           
  Required (ns):               5.937                                                                           

Path 32
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.497                                                                           
  Slack (ns):                  0.133                                                                           
  Arrival (ns):                6.076                                                                           
  Required (ns):               5.943                                                                           

Path 33
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[27]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  0.134                                                                           
  Arrival (ns):                6.071                                                                           
  Required (ns):               5.937                                                                           

Path 34
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[20]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[19]:D
  Delay (ns):                  0.494                                                                           
  Slack (ns):                  0.137                                                                           
  Arrival (ns):                6.074                                                                           
  Required (ns):               5.937                                                                           

Path 35
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[23]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[22]:D
  Delay (ns):                  0.503                                                                           
  Slack (ns):                  0.140                                                                           
  Arrival (ns):                6.072                                                                           
  Required (ns):               5.932                                                                           

Path 36
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:D
  Delay (ns):                  0.508                                                                           
  Slack (ns):                  0.145                                                                           
  Arrival (ns):                6.072                                                                           
  Required (ns):               5.927                                                                           

Path 37
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:D
  Delay (ns):                  0.508                                                                           
  Slack (ns):                  0.145                                                                           
  Arrival (ns):                6.072                                                                           
  Required (ns):               5.927                                                                           

Path 38
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_5:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.520                                                                           
  Slack (ns):                  0.148                                                                           
  Arrival (ns):                6.095                                                                           
  Required (ns):               5.947                                                                           

Path 39
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:D
  Delay (ns):                  0.504                                                                           
  Slack (ns):                  0.151                                                                           
  Arrival (ns):                6.134                                                                           
  Required (ns):               5.983                                                                           

Path 40
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][21]:D
  Delay (ns):                  0.510                                                                           
  Slack (ns):                  0.155                                                                           
  Arrival (ns):                6.154                                                                           
  Required (ns):               5.999                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[16]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[15]:D
  Delay (ns):                  0.514                                                                           
  Slack (ns):                  0.157                                                                           
  Arrival (ns):                6.087                                                                           
  Required (ns):               5.930                                                                           

Path 42
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.520                                                                           
  Slack (ns):                  0.157                                                                           
  Arrival (ns):                6.084                                                                           
  Required (ns):               5.927                                                                           

Path 43
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][33]:D
  Delay (ns):                  0.505                                                                           
  Slack (ns):                  0.159                                                                           
  Arrival (ns):                6.149                                                                           
  Required (ns):               5.990                                                                           

Path 44
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.538                                                                           
  Slack (ns):                  0.163                                                                           
  Arrival (ns):                6.098                                                                           
  Required (ns):               5.935                                                                           

Path 45
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][18]:D
  Delay (ns):                  0.509                                                                           
  Slack (ns):                  0.163                                                                           
  Arrival (ns):                6.153                                                                           
  Required (ns):               5.990                                                                           

Path 46
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][12]:D
  Delay (ns):                  0.505                                                                           
  Slack (ns):                  0.168                                                                           
  Arrival (ns):                6.163                                                                           
  Required (ns):               5.995                                                                           

Path 47
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][23]:D
  Delay (ns):                  0.505                                                                           
  Slack (ns):                  0.168                                                                           
  Arrival (ns):                6.158                                                                           
  Required (ns):               5.990                                                                           

Path 48
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][32]:D
  Delay (ns):                  0.507                                                                           
  Slack (ns):                  0.169                                                                           
  Arrival (ns):                6.159                                                                           
  Required (ns):               5.990                                                                           

Path 49
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][11]:D
  Delay (ns):                  0.508                                                                           
  Slack (ns):                  0.170                                                                           
  Arrival (ns):                6.165                                                                           
  Required (ns):               5.995                                                                           

Path 50
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[23]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[22]:D
  Delay (ns):                  0.543                                                                           
  Slack (ns):                  0.174                                                                           
  Arrival (ns):                6.106                                                                           
  Required (ns):               5.932                                                                           

Path 51
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][22]:D
  Delay (ns):                  0.527                                                                           
  Slack (ns):                  0.180                                                                           
  Arrival (ns):                6.179                                                                           
  Required (ns):               5.999                                                                           

Path 52
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[16]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[15]:D
  Delay (ns):                  0.548                                                                           
  Slack (ns):                  0.191                                                                           
  Arrival (ns):                6.121                                                                           
  Required (ns):               5.930                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[22]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[21]:D
  Delay (ns):                  0.549                                                                           
  Slack (ns):                  0.192                                                                           
  Arrival (ns):                6.118                                                                           
  Required (ns):               5.926                                                                           

Path 54
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][34]:D
  Delay (ns):                  0.547                                                                           
  Slack (ns):                  0.193                                                                           
  Arrival (ns):                6.191                                                                           
  Required (ns):               5.998                                                                           

Path 55
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[1]:D
  Delay (ns):                  0.550                                                                           
  Slack (ns):                  0.195                                                                           
  Arrival (ns):                6.125                                                                           
  Required (ns):               5.930                                                                           

Path 56
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[4]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[39]:D
  Delay (ns):                  0.565                                                                           
  Slack (ns):                  0.202                                                                           
  Arrival (ns):                6.128                                                                           
  Required (ns):               5.926                                                                           

Path 57
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.572                                                                           
  Slack (ns):                  0.209                                                                           
  Arrival (ns):                6.136                                                                           
  Required (ns):               5.927                                                                           

Path 58
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[2]
  Delay (ns):                  0.771                                                                           
  Slack (ns):                  0.210                                                                           
  Arrival (ns):                5.173                                                                           
  Required (ns):               4.963                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.566                                                                           
  Slack (ns):                  0.210                                                                           
  Arrival (ns):                6.145                                                                           
  Required (ns):               5.935                                                                           

Path 60
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[9]
  Delay (ns):                  0.826                                                                           
  Slack (ns):                  0.212                                                                           
  Arrival (ns):                5.212                                                                           
  Required (ns):               5.000                                                                           

Path 61
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[9]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[8]:D
  Delay (ns):                  0.583                                                                           
  Slack (ns):                  0.213                                                                           
  Arrival (ns):                6.148                                                                           
  Required (ns):               5.935                                                                           

Path 62
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[37]:D
  Delay (ns):                  0.585                                                                           
  Slack (ns):                  0.214                                                                           
  Arrival (ns):                6.148                                                                           
  Required (ns):               5.934                                                                           

Path 63
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[7]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:D
  Delay (ns):                  0.586                                                                           
  Slack (ns):                  0.216                                                                           
  Arrival (ns):                6.162                                                                           
  Required (ns):               5.946                                                                           

Path 64
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[0]:D
  Delay (ns):                  0.581                                                                           
  Slack (ns):                  0.218                                                                           
  Arrival (ns):                6.148                                                                           
  Required (ns):               5.930                                                                           

Path 65
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWRITE
  Delay (ns):                  0.857                                                                           
  Slack (ns):                  0.223                                                                           
  Arrival (ns):                5.253                                                                           
  Required (ns):               5.030                                                                           

Path 66
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[5]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[4]:D
  Delay (ns):                  0.588                                                                           
  Slack (ns):                  0.224                                                                           
  Arrival (ns):                6.164                                                                           
  Required (ns):               5.940                                                                           

Path 67
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][31]:D
  Delay (ns):                  0.578                                                                           
  Slack (ns):                  0.232                                                                           
  Arrival (ns):                6.231                                                                           
  Required (ns):               5.999                                                                           

Path 68
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][18]:D
  Delay (ns):                  0.589                                                                           
  Slack (ns):                  0.235                                                                           
  Arrival (ns):                6.233                                                                           
  Required (ns):               5.998                                                                           

Path 69
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[22]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[21]:D
  Delay (ns):                  0.599                                                                           
  Slack (ns):                  0.242                                                                           
  Arrival (ns):                6.168                                                                           
  Required (ns):               5.926                                                                           

Path 70
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][21]:D
  Delay (ns):                  0.589                                                                           
  Slack (ns):                  0.243                                                                           
  Arrival (ns):                6.233                                                                           
  Required (ns):               5.990                                                                           

Path 71
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_41:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.614                                                                           
  Slack (ns):                  0.250                                                                           
  Arrival (ns):                6.201                                                                           
  Required (ns):               5.951                                                                           

Path 72
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:D
  Delay (ns):                  0.615                                                                           
  Slack (ns):                  0.251                                                                           
  Arrival (ns):                6.178                                                                           
  Required (ns):               5.927                                                                           

Path 73
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_2:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.637                                                                           
  Slack (ns):                  0.264                                                                           
  Arrival (ns):                6.216                                                                           
  Required (ns):               5.952                                                                           

Path 74
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][30]:D
  Delay (ns):                  0.619                                                                           
  Slack (ns):                  0.265                                                                           
  Arrival (ns):                6.266                                                                           
  Required (ns):               6.001                                                                           

Path 75
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[1]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[1]
  Delay (ns):                  0.811                                                                           
  Slack (ns):                  0.265                                                                           
  Arrival (ns):                5.213                                                                           
  Required (ns):               4.948                                                                           

Path 76
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[12]
  Delay (ns):                  0.794                                                                           
  Slack (ns):                  0.268                                                                           
  Arrival (ns):                5.195                                                                           
  Required (ns):               4.927                                                                           

Path 77
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][10]:D
  Delay (ns):                  0.607                                                                           
  Slack (ns):                  0.269                                                                           
  Arrival (ns):                6.264                                                                           
  Required (ns):               5.995                                                                           

Path 78
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[35]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[34]:D
  Delay (ns):                  0.640                                                                           
  Slack (ns):                  0.282                                                                           
  Arrival (ns):                6.197                                                                           
  Required (ns):               5.915                                                                           

Path 79
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[8]:D
  Delay (ns):                  0.646                                                                           
  Slack (ns):                  0.283                                                                           
  Arrival (ns):                6.218                                                                           
  Required (ns):               5.935                                                                           

Path 80
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_6[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.665                                                                           
  Slack (ns):                  0.285                                                                           
  Arrival (ns):                6.232                                                                           
  Required (ns):               5.947                                                                           

Path 81
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[5]
  Delay (ns):                  0.847                                                                           
  Slack (ns):                  0.288                                                                           
  Arrival (ns):                5.249                                                                           
  Required (ns):               4.961                                                                           

Path 82
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[8]
  Delay (ns):                  0.848                                                                           
  Slack (ns):                  0.291                                                                           
  Arrival (ns):                5.249                                                                           
  Required (ns):               4.958                                                                           

Path 83
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[28]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_0:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.293                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.573                                                                           

Path 84
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[27]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][27]:D
  Delay (ns):                  0.655                                                                           
  Slack (ns):                  0.293                                                                           
  Arrival (ns):                6.295                                                                           
  Required (ns):               6.002                                                                           

Path 85
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[27]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][27]:D
  Delay (ns):                  0.655                                                                           
  Slack (ns):                  0.293                                                                           
  Arrival (ns):                6.295                                                                           
  Required (ns):               6.002                                                                           

Path 86
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.294                                                                           
  Arrival (ns):                3.855                                                                           
  Required (ns):               3.561                                                                           

Path 87
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[29]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[28]:D
  Delay (ns):                  0.659                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                6.229                                                                           
  Required (ns):               5.934                                                                           

Path 88
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin3:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.582                                                                           

Path 89
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[14]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_47:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.296                                                                           
  Arrival (ns):                3.860                                                                           
  Required (ns):               3.564                                                                           

Path 90
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[4]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.297                                                                           
  Arrival (ns):                3.851                                                                           
  Required (ns):               3.554                                                                           

Path 91
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[24]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][24]:D
  Delay (ns):                  0.652                                                                           
  Slack (ns):                  0.297                                                                           
  Arrival (ns):                6.299                                                                           
  Required (ns):               6.002                                                                           

Path 92
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[3]:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.297                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.570                                                                           

Path 93
  From:                        COREAXITOAHBL_1/U_AXIOutReg/BID[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_14_1/ram_id_0_[1]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.570                                                                           

Path 94
  From:                        CORESPI_0/USPI/UCC/stxs_strobetx:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.572                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[22]:D
  Delay (ns):                  0.656                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                6.231                                                                           
  Required (ns):               5.932                                                                           

Path 96
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_1:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.557                                                                           

Path 97
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[3]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.861                                                                           
  Required (ns):               3.561                                                                           

Path 98
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[2]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.576                                                                           

Path 99
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.881                                                                           
  Required (ns):               3.580                                                                           

Path 100
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[11]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[18]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.861                                                                           
  Required (ns):               3.560                                                                           

