--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Sep 23 23:04:52 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 20.000000 -name clk1 [get_nets DEBUG_c_1_c]
            4096 items scored, 608 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.311ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/rx_counter/X_277__i4  (from DEBUG_c_1_c +)
   Destination:    SB_RAM2048 WE             \line_buffer/mem0  (to DEBUG_c_1_c +)

   Delay:                  24.116ns  (25.2% logic, 74.8% route), 15 logic levels.

 Constraint Details:

     24.116ns data_path \receive_module/rx_counter/X_277__i4 to \line_buffer/mem0 violates
     20.000ns delay constraint less
      0.195ns EBSRCE_S requirement (totaling 19.805ns) by 4.311ns

 Path Details: \receive_module/rx_counter/X_277__i4 to \line_buffer/mem0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/rx_counter/X_277__i4 (from DEBUG_c_1_c)
Route         6   e 1.478                                  \receive_module/rx_counter/X[3]
LUT4        ---     0.408             I0 to CO             \receive_module/rx_counter/sub_29_add_2_2
Route         2   e 1.158                                  \receive_module/rx_counter/n3650
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_3
Route         2   e 1.158                                  \receive_module/rx_counter/n3651
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_4
Route         2   e 1.158                                  \receive_module/rx_counter/n3652
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_5
Route         2   e 1.158                                  \receive_module/rx_counter/n3653
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_6
Route         2   e 1.158                                  \receive_module/rx_counter/n3654
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_7
Route         1   e 1.020                                  \receive_module/rx_counter/n3655
LUT4        ---     0.408             I3 to O              \receive_module/rx_counter/sub_29_add_2_8_lut
Route         5   e 1.341                                  \receive_module/O_X[9]
LUT4        ---     0.408             I0 to O              \receive_module/i652_2_lut_org
Route         2   e 1.158                                  \receive_module/n7
LUT4        ---     0.408             I0 to CO             \receive_module/add_629_5
Route         2   e 1.158                                  \receive_module/n3702
LUT4        ---     0.408             CI to CO             \receive_module/add_629_6
Route         2   e 1.158                                  \receive_module/n3703
LUT4        ---     0.408             CI to CO             \receive_module/add_629_7
Route         2   e 1.158                                  \receive_module/n3704
LUT4        ---     0.408             CI to CO             \receive_module/add_629_8
Route         1   e 1.020                                  \receive_module/n3705
LUT4        ---     0.408             I3 to O              \receive_module/add_629_9_lut
Route         9   e 1.459                                  DEBUG_c_3
LUT4        ---     0.408             I3 to O              \line_buffer/i1_2_lut_3_lut_4_lut_adj_11
Route         4   e 1.297                                  \line_buffer/n626
                  --------
                   24.116  (25.2% logic, 74.8% route), 15 logic levels.


Error:  The following path violates requirements by 4.311ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/rx_counter/X_277__i4  (from DEBUG_c_1_c +)
   Destination:    SB_RAM2048 WE             \line_buffer/mem8  (to DEBUG_c_1_c +)

   Delay:                  24.116ns  (25.2% logic, 74.8% route), 15 logic levels.

 Constraint Details:

     24.116ns data_path \receive_module/rx_counter/X_277__i4 to \line_buffer/mem8 violates
     20.000ns delay constraint less
      0.195ns EBSRCE_S requirement (totaling 19.805ns) by 4.311ns

 Path Details: \receive_module/rx_counter/X_277__i4 to \line_buffer/mem8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/rx_counter/X_277__i4 (from DEBUG_c_1_c)
Route         6   e 1.478                                  \receive_module/rx_counter/X[3]
LUT4        ---     0.408             I0 to CO             \receive_module/rx_counter/sub_29_add_2_2
Route         2   e 1.158                                  \receive_module/rx_counter/n3650
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_3
Route         2   e 1.158                                  \receive_module/rx_counter/n3651
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_4
Route         2   e 1.158                                  \receive_module/rx_counter/n3652
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_5
Route         2   e 1.158                                  \receive_module/rx_counter/n3653
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_6
Route         2   e 1.158                                  \receive_module/rx_counter/n3654
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_7
Route         1   e 1.020                                  \receive_module/rx_counter/n3655
LUT4        ---     0.408             I3 to O              \receive_module/rx_counter/sub_29_add_2_8_lut
Route         5   e 1.341                                  \receive_module/O_X[9]
LUT4        ---     0.408             I0 to O              \receive_module/i652_2_lut_org
Route         2   e 1.158                                  \receive_module/n7
LUT4        ---     0.408             I0 to CO             \receive_module/add_629_5
Route         2   e 1.158                                  \receive_module/n3702
LUT4        ---     0.408             CI to CO             \receive_module/add_629_6
Route         2   e 1.158                                  \receive_module/n3703
LUT4        ---     0.408             CI to CO             \receive_module/add_629_7
Route         2   e 1.158                                  \receive_module/n3704
LUT4        ---     0.408             CI to CO             \receive_module/add_629_8
Route         1   e 1.020                                  \receive_module/n3705
LUT4        ---     0.408             I3 to O              \receive_module/add_629_9_lut
Route         9   e 1.459                                  DEBUG_c_3
LUT4        ---     0.408             I3 to O              \line_buffer/i1_3_lut_4_lut_adj_10
Route         4   e 1.297                                  \line_buffer/n561
                  --------
                   24.116  (25.2% logic, 74.8% route), 15 logic levels.


Error:  The following path violates requirements by 4.311ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \receive_module/rx_counter/X_277__i4  (from DEBUG_c_1_c +)
   Destination:    SB_RAM2048 WE             \line_buffer/mem9  (to DEBUG_c_1_c +)

   Delay:                  24.116ns  (25.2% logic, 74.8% route), 15 logic levels.

 Constraint Details:

     24.116ns data_path \receive_module/rx_counter/X_277__i4 to \line_buffer/mem9 violates
     20.000ns delay constraint less
      0.195ns EBSRCE_S requirement (totaling 19.805ns) by 4.311ns

 Path Details: \receive_module/rx_counter/X_277__i4 to \line_buffer/mem9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/rx_counter/X_277__i4 (from DEBUG_c_1_c)
Route         6   e 1.478                                  \receive_module/rx_counter/X[3]
LUT4        ---     0.408             I0 to CO             \receive_module/rx_counter/sub_29_add_2_2
Route         2   e 1.158                                  \receive_module/rx_counter/n3650
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_3
Route         2   e 1.158                                  \receive_module/rx_counter/n3651
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_4
Route         2   e 1.158                                  \receive_module/rx_counter/n3652
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_5
Route         2   e 1.158                                  \receive_module/rx_counter/n3653
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_6
Route         2   e 1.158                                  \receive_module/rx_counter/n3654
LUT4        ---     0.408             CI to CO             \receive_module/rx_counter/sub_29_add_2_7
Route         1   e 1.020                                  \receive_module/rx_counter/n3655
LUT4        ---     0.408             I3 to O              \receive_module/rx_counter/sub_29_add_2_8_lut
Route         5   e 1.341                                  \receive_module/O_X[9]
LUT4        ---     0.408             I0 to O              \receive_module/i652_2_lut_org
Route         2   e 1.158                                  \receive_module/n7
LUT4        ---     0.408             I0 to CO             \receive_module/add_629_5
Route         2   e 1.158                                  \receive_module/n3702
LUT4        ---     0.408             CI to CO             \receive_module/add_629_6
Route         2   e 1.158                                  \receive_module/n3703
LUT4        ---     0.408             CI to CO             \receive_module/add_629_7
Route         2   e 1.158                                  \receive_module/n3704
LUT4        ---     0.408             CI to CO             \receive_module/add_629_8
Route         1   e 1.020                                  \receive_module/n3705
LUT4        ---     0.408             I3 to O              \receive_module/add_629_9_lut
Route         9   e 1.459                                  DEBUG_c_3
LUT4        ---     0.408             I3 to O              \line_buffer/i1_3_lut_4_lut_adj_10
Route         4   e 1.297                                  \line_buffer/n561
                  --------
                   24.116  (25.2% logic, 74.8% route), 15 logic levels.

Warning: 24.311 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 20.000000 -name clk0 [get_nets ADV_CLK_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets DEBUG_c_1_c]             |    20.000 ns|    24.311 ns|    15 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\receive_module/rx_counter/n3652        |       2|     608|     99.00%
                                        |        |        |
\receive_module/n3703                   |       2|     576|     94.74%
                                        |        |        |
\receive_module/n3704                   |       2|     576|     94.74%
                                        |        |        |
\receive_module/rx_counter/n3651        |       2|     576|     94.74%
                                        |        |        |
\receive_module/rx_counter/n3653        |       2|     512|     84.21%
                                        |        |        |
\receive_module/n3702                   |       2|     480|     78.95%
                                        |        |        |
\receive_module/rx_counter/n3654        |       2|     416|     68.42%
                                        |        |        |
DEBUG_c_3                               |       9|     384|     63.16%
                                        |        |        |
\receive_module/n3705                   |       1|     384|     63.16%
                                        |        |        |
\receive_module/rx_counter/X[3]         |       6|     384|     63.16%
                                        |        |        |
\receive_module/rx_counter/n3650        |       2|     384|     63.16%
                                        |        |        |
\receive_module/O_X[9]                  |       5|     320|     52.63%
                                        |        |        |
\receive_module/rx_counter/n3655        |       1|     320|     52.63%
                                        |        |        |
\receive_module/n3701                   |       2|     288|     47.37%
                                        |        |        |
RX_ADDR[12]                             |       8|     192|     31.58%
                                        |        |        |
\receive_module/n7                      |       2|     192|     31.58%
                                        |        |        |
\receive_module/n3700                   |       2|     192|     31.58%
                                        |        |        |
\receive_module/rx_counter/X[4]         |       6|     192|     31.58%
                                        |        |        |
\receive_module/O_X[6]                  |       2|      96|     15.79%
                                        |        |        |
\receive_module/O_X[7]                  |       2|      96|     15.79%
                                        |        |        |
\receive_module/O_X[8]                  |       2|      96|     15.79%
                                        |        |        |
\receive_module/n6                      |       2|      96|     15.79%
                                        |        |        |
\receive_module/n3699                   |       2|      96|     15.79%
                                        |        |        |
\line_buffer/n561                       |       4|      76|     12.50%
                                        |        |        |
\line_buffer/n562                       |       4|      76|     12.50%
                                        |        |        |
\line_buffer/n626                       |       4|      76|     12.50%
                                        |        |        |
\line_buffer/n627                       |       4|      76|     12.50%
                                        |        |        |
n658                                    |       4|      76|     12.50%
                                        |        |        |
n659                                    |       4|      76|     12.50%
                                        |        |        |
n690                                    |       4|      76|     12.50%
                                        |        |        |
n691                                    |       4|      76|     12.50%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 608  Score: 1130304

Constraints cover  10173 paths, 162 nets, and 459 connections (30.1% coverage)


Peak memory: 43802624 bytes, TRCE: 3514368 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
