/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*
 * As a general rule, only version-specific property overrides should be placed
 * inside this file. However, device definitions should be placed inside the
 * msm8974.dtsi file.
 */

/include/ "sharp-common-sdcc.dtsi"

&soc {
	/*****************************************/
	/*  BLSP1                                */
	/*****************************************/
	/*---------------------*/
	/* BLSP1 QUP0(BLSP#1)  */
	/*---------------------*/
	spi@f9923000 {
		compatible = "qcom,spi-qup-v2";
		reg-names = "spi_physical", "spi_bam_physical";
		reg = <0xf9923000 0x1000>,
			  <0xf9904000 0x19000>;
		interrupt-names = "spi_irq", "spi_bam_irq";
		interrupts = <0 95 0>, <0 238 0>;
		spi-max-frequency = <19200000>;
		#address-cells = <1>;
		#size-cells = <0>;
		gpios = <&msmgpio 3 0>, /* CLK  */
			<&msmgpio 1 0>, /* MISO */
			<&msmgpio 0 0>; /* MOSI */
/*		cs-gpios = <&msmgpio 9 0>;*/
		cs-gpios = <>;

/*		qcom,use-bam;*/
		qcom,bam-consumer-pipe-index = <12>;
		qcom,bam-producer-pipe-index = <13>;
/*		qcom,ver-reg-exists;*/
		qcom,master-id = <86>;

		status = "disabled";
	};

	/*---------------------*/
	/* BLSP1 QUP1(BLSP#2)  */
	/*---------------------*/
	serial@f991e000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf991e000 0x1000>;
		interrupts = <0 108 0>;
		qcom,config-gpio = <1>;
		qcom,tx-gpio = <&msmgpio 4 0>;
		qcom,rx-gpio = <&msmgpio 5 0>;
		qcom,use-pm;
		status = "disabled";
	};
	i2c@f9924000 {
		cell-index = <2>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9924000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 96 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <100000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,master-id = <86>;
		qcom,sda-gpio = <&msmgpio 6 0>;
		qcom,scl-gpio = <&msmgpio 7 0>;
		status = "disabled";
	};
	spi@f9924000 {
		compatible = "qcom,spi-qup-v2";
		reg-names = "spi_physical", "spi_bam_physical";
		reg = <0xf9924000 0x1000>,
			  <0xf9904000 0x19000>;
		interrupt-names = "spi_irq", "spi_bam_irq";
		interrupts = <0 96 0>, <0 238 0>;
		spi-max-frequency = <19200000>;
		#address-cells = <1>;
		#size-cells = <0>;
		gpios = <&msmgpio 7 0>, /* CLK  */
			<&msmgpio 5 0>, /* MISO */
			<&msmgpio 4 0>; /* MOSI */
/*		cs-gpios = <&msmgpio 6 0>;*/
		cs-gpios = <>;

/*		qcom,use-bam;*/
		qcom,bam-consumer-pipe-index = <14>;
		qcom,bam-producer-pipe-index = <15>;
/*		qcom,ver-reg-exists;*/
		qcom,master-id = <86>;

		status = "disabled";
	};

	/*---------------------*/
	/* BLSP1 QUP2(BLSP#3)  */
	/*---------------------*/
	serial@f991f000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf991f000 0x1000>;
		interrupts = <0 109 0>;
		qcom,config-gpio = <1>;
		qcom,tx-gpio = <&msmgpio 8 0>;
		qcom,rx-gpio = <&msmgpio 9 0>;
		qcom,use-pm;
		status = "disabled";
	};

	/*---------------------*/
	/* BLSP1 QUP3(BLSP#4)  */
	/*---------------------*/
	serial@f9920000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf9920000 0x1000>;
		interrupts = <0 110 0>;
		qcom,config-gpio = <1>;
		qcom,tx-gpio = <&msmgpio 19 0>;
		qcom,rx-gpio = <&msmgpio 20 0>;
		qcom,use-pm;
		status = "disabled";
	};

	i2c@f9926000 {
		cell-index = <4>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9926000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 98 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <384000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,master-id = <86>;
		qcom,sda-gpio = <&msmgpio 21 0>;
		qcom,scl-gpio = <&msmgpio 22 0>;
		status = "disabled";
	};

	/*---------------------*/
	/* BLSP1 QUP4(BLSP#5)  */
	/*---------------------*/
	i2c@f9927000 {
		cell-index = <5>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9927000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 99 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <384000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,master-id = <86>;
		qcom,sda-gpio = <&msmgpio 25 0>;
		qcom,scl-gpio = <&msmgpio 26 0>;
		status = "disabled";

        felica_cen@57 {
            status = "ok";
            compatible = "sharp,felica_cen";
            reg = <0x57>;
            interrupt-parent = <&msmgpio>;
        };
	};

	/*---------------------*/
	/* BLSP1 QUP5(BLSP#6)  */
	/*---------------------*/
	serial@f9922000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf9922000 0x1000>;
		interrupts = <0 112 0>;
		qcom,tx-gpio = <&msmgpio 27 0>;
		qcom,rx-gpio = <&msmgpio 28 0>;
		qcom,use-pm;
		status = "disabled";
	};
	i2c@f9928000 {
		cell-index = <6>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9928000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 100 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <384000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,master-id = <86>;
		qcom,sda-gpio = <&msmgpio 29 0>;
		qcom,scl-gpio = <&msmgpio 30 0>;
		status = "disabled";
	};

	/*****************************************/
	/*  BLSP2                                */
	/*****************************************/

	/*---------------------*/
	/* BLSP2 QUP0(BLSP#7)  */
	/*---------------------*/
	uart@f995d000 {
		cell-index = <1>;
		compatible = "qcom,msm-hsuart-v14";
		reg = <0xf995d000 0x1000>,
			<0xf9944000 0x19000>;
		reg-names = "core_mem", "bam_mem";
		interrupts = <0 113 0>, <0 239 0>;
		interrupt-names = "core_irq", "bam_irq";

		qcom,tx-gpio = <&msmgpio 41 0x00>;
		qcom,rx-gpio = <&msmgpio 42 0x00>;
		qcom,cts-gpio = <&msmgpio 43 0x00>;
		qcom,rfr-gpio = <&msmgpio 44 0x00>;

		qcom,bam-tx-ep-pipe-index = <0>;
		qcom,bam-rx-ep-pipe-index = <1>;
		qcom,msm-bus,name = "uart7";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,active-only = <0>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<84 512 0 0>,
				<84 512 500 800>;
		status = "disabled";
	};

	/*---------------------*/
	/* BLSP2 QUP1(BLSP#8)  */
	/*---------------------*/
	serial@f995e000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf995e000 0x1000>;
		interrupts = <0 114 0>;
		qcom,config-gpio = <1>;
		qcom,tx-gpio = <&msmgpio 45 0>;
		qcom,rx-gpio = <&msmgpio 46 0>;
		qcom,use-pm;
		status = "disabled";
	};
	uart@f995e000 {
		cell-index = <0>;
		compatible = "qcom,msm-hsuart-v14";
		reg = <0xf995e000 0x1000>,
			<0xf9944000 0x19000>;
		reg-names = "core_mem", "bam_mem";
		interrupts = <0 114 0>, <0 239 0>;
		interrupt-names = "core_irq", "bam_irq";

		qcom,tx-gpio = <&msmgpio 45 0x00>;
		qcom,rx-gpio = <&msmgpio 46 0x00>;
		qcom,cts-gpio = <&msmgpio 47 0x00>;
		qcom,rfr-gpio = <&msmgpio 48 0x00>;

		qcom,bam-tx-ep-pipe-index = <2>;
		qcom,bam-rx-ep-pipe-index = <3>;
		qcom,msm-bus,name = "uart8";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,active-only = <0>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<84 512 0 0>,
				<84 512 500 800>;
		status = "disabled";
	};

	/*---------------------*/
	/* BLSP2 QUP2(BLSP#9)  */
	/*---------------------*/
	uart@f995f000 {
		cell-index = <0>;
		compatible = "qcom,msm-hsuart-v14";
		reg = <0xf995f000 0x1000>,
			<0xf9944000 0x19000>;
		reg-names = "core_mem", "bam_mem";
		interrupts = <0 115 0>, <0 239 0>;
		interrupt-names = "core_irq", "bam_irq";

		qcom,tx-gpio = <&msmgpio 49 0x00>;
		qcom,rx-gpio = <&msmgpio 50 0x00>;
		qcom,cts-gpio = <&msmgpio 51 0x00>;
		qcom,rfr-gpio = <&msmgpio 52 0x00>;

		qcom,bam-tx-ep-pipe-index = <4>;
		qcom,bam-rx-ep-pipe-index = <5>;
		qcom,msm-bus,name = "uart9";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,active-only = <0>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<84 512 0 0>,
				<84 512 500 800>;
		status = "disabled";
	};

	/*---------------------*/
	/* BLSP2 QUP3(BLSP#10) */
	/*---------------------*/
	spi@f9966000 {
		compatible = "qcom,spi-qup-v2";
		reg-names = "spi_physical", "spi_bam_physical";
		reg = <0xf9966000 0x1000>,
			  <0xf9944000 0x19000>;
		interrupt-names = "spi_irq", "spi_bam_irq";
		interrupts = <0 104 0>, <0 239 0>;
		spi-max-frequency = <19200000>;
		#address-cells = <1>;
		#size-cells = <0>;
		gpios = <&msmgpio 56 0>, /* CLK  */
			<&msmgpio 54 0>, /* MISO */
			<&msmgpio 53 0>; /* MOSI */
/*		cs-gpios = <&msmgpio 55 0>;*/
		cs-gpios = <>;

/*		qcom,use-bam;*/
		qcom,bam-consumer-pipe-index = <18>;
		qcom,bam-producer-pipe-index = <19>;
/*		qcom,ver-reg-exists;*/
		qcom,master-id = <84>;

		status = "disabled";
	};

	/*---------------------*/
	/* BLSP2 QUP4(BLSP#11) */
	/*---------------------*/
	i2c@f9967000 {
		cell-index = <11>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9967000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 105 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <384000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,master-id = <84>;
		qcom,sda-gpio = <&msmgpio 83 0>;
		qcom,scl-gpio = <&msmgpio 84 0>;
		status = "disabled";
	};

	/*---------------------*/
	/* BLSP2 QUP5(BLSP#12) */
	/*---------------------*/
	i2c@f9968000 {
		cell-index = <12>;
		compatible = "qcom,i2c-qup";
		reg = <0xf9968000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr";
		interrupts = <0 106 0>;
		interrupt-names = "qup_err_intr";
		qcom,i2c-bus-freq = <384000>;
		qcom,i2c-src-freq = <50000000>;
		qcom,master-id = <84>;
		qcom,sda-gpio = <&msmgpio 87 0>;
		qcom,scl-gpio = <&msmgpio 88 0>;
		status = "disabled";

		/* shmds add 1-6 -> */
		mpu9150@68 {
			status = "ok";
			reg = <0x68>;
			compatible = "InvenSense,mpu9150";
			interrupts = <66 0x1>;
			interrupt-parent = <&msmgpio>;
			device_id = <3>;
			int_config  = <0x00>;
			level_shifter = <1>;
			orientation = <1 0 0
						   0 1 0
						   0 0 1>;
			sec_slave_type = <2>;
			sec_slave_id   = <19>;
			secondary_i2c_addr = <0x0C>;
			secondary_orientation = <1 0 0
									 0 1 0
									 0 0 1>;
			key = <221 22 205 7 217 186 151 55 206 254 35 144 225 102 47 50>;
		};
		/* shmds add 1-6 <- */
	};

	/*-----------*/
	/* TSPP/TSIF */
	/*-----------*/
	tspp: msm_tspp@f99d8000 {
		compatible = "qcom,msm_tspp";
		cell-index = <0>;
		reg = <0xf99d8000 0x1000>, /* MSM_TSIF0_PHYS */
		      <0xf99d9000 0x1000>, /* MSM_TSIF1_PHYS */
		      <0xf99da000 0x1000>, /* MSM_TSPP_PHYS  */
		      <0xf99c4000 0x14000>; /* MSM_TSPP_BAM_PHYS */
		reg-names = "MSM_TSIF0_PHYS",
			"MSM_TSIF1_PHYS",
			"MSM_TSPP_PHYS",
			"MSM_TSPP_BAM_PHYS";
		interrupts = <0 121 0>, /* TSIF_TSPP_IRQ */
			<0 119 0>, /* TSIF0_IRQ */
			<0 120 0>, /* TSIF1_IRQ */
			<0 122 0>; /* TSIF_BAM_IRQ */
		interrupt-names = "TSIF_TSPP_IRQ",
			"TSIF0_IRQ",
			"TSIF1_IRQ",
			"TSIF_BAM_IRQ";
		qcom,tsif-pclk = "iface_clk";
		qcom,tsif-ref-clk = "ref_clk";
	    gpios = <&msmgpio 89 0>, /* TSIF0 CLK  */
			<&msmgpio 90 0>, /* TSIF0 EN   */
			<&msmgpio 91 0>, /* TSIF0 DATA */
			<&msmgpio 93 0>, /* TSIF1 CLK  */
			<&msmgpio 94 0>, /* TSIF1 EN   */
			<&msmgpio 95 0>; /* TSIF1 DATA */
		qcom,gpio-names = "tsif_clk",
				"tsif_en",
				"tsif_data",
				"tsif_clk",
				"tsif_en",
				"tsif_data";
		qcom,gpios-func = <1>;
	};
	/*----------------------------------------------*/
	/* msm_thermal cpu_clock restriction thresholds */
	/*----------------------------------------------*/
	qcom,msm-thermal {
		qcom,limit-temp = <75>;
		qcom,temp-hysteresis = <5>;
		qcom,vdd-apps-rstr{
			qcom,vdd-rstr-reg = "vdd_apps";
			qcom,levels = <1958400 2150400 2150400>;
			qcom,freq-req;
		};
	};

};

/*****************************************/
/*  PM8x41                               */
/*****************************************/
/include/ "sharp-common-pm8841.dtsi"
/include/ "sharp-common-pm8941.dtsi"
