/* (c) 2000-2008 HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_CORE_DEBUG_MASKS_H_
#define _HAVE_TRICORE_CORE_DEBUG_MASKS_H_


/****************** Masks for CREVT_t **********************/
/*
   CREVT                 "Core SFR Access Break Event Specifier Register"
*/
/**********************************************************/

#define CREVT_MASK                      0x00000000



/****************** Masks for DBGSR_t **********************/
/*
   DBGSR                 "Debug Status Register"
*/
/**********************************************************/

#define DBGSR_MASK                      0x00000000



/****************** Masks for DCX_t **********************/
/*
   DCX                   "Debug Context Save Area Pointer"
*/
/**********************************************************/

#define DCX_MASK                        0x00000000



/****************** Masks for DMS_t **********************/
/*
   DMS                   "Debug Monitor Start Address Register"
*/
/**********************************************************/

#define DMS_MASK                        0x00000000



/****************** Masks for EXEVT_t **********************/
/*
   EXEVT                 "External Break Input Event Specifier Register"
*/
/**********************************************************/

#define EXEVT_MASK                      0x00000000



/****************** Masks for SWEVT_t **********************/
/*
   SWEVT                 "Software Break Event Specifier Register"
*/
/**********************************************************/

#define SWEVT_MASK                      0x00000000




#endif /* _HAVE_TRICORE_CORE_DEBUG_MASKS_H_ */

