Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri May 16 15:48:55 2025
| Host         : eecs-digital-38 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 my_dp_formant/debug_segments_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            formant_graph_reg[400][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.636ns  (logic 3.177ns (27.303%)  route 8.459ns (72.697%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 11.999 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=21654, estimated)    1.805    -0.785    my_dp_formant/clk_pixel
    SLICE_X5Y107         FDRE                                         r  my_dp_formant/debug_segments_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  my_dp_formant/debug_segments_reg[0][4]/Q
                         net (fo=3, estimated)        0.632     0.303    my_dp_formant/debug_segments[0][4]
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.977 r  my_dp_formant/formant_graph_reg[716][23]_i_4/CO[3]
                         net (fo=1, estimated)        0.000     0.977    my_dp_formant/formant_graph_reg[716][23]_i_4_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.091 r  my_dp_formant/formant_graph_reg[284][22]_i_10/CO[3]
                         net (fo=1, estimated)        0.000     1.091    my_dp_formant/formant_graph_reg[284][22]_i_10_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.205 r  my_dp_formant/formant_graph_reg[284][22]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     1.205    my_dp_formant/formant_graph_reg[284][22]_i_15_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.319 r  my_dp_formant/formant_graph_reg[284][22]_i_20/CO[3]
                         net (fo=1, estimated)        0.000     1.319    my_dp_formant/formant_graph_reg[284][22]_i_20_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.433 r  my_dp_formant/formant_graph_reg[284][22]_i_21/CO[3]
                         net (fo=1, estimated)        0.000     1.433    my_dp_formant/formant_graph_reg[284][22]_i_21_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.746 f  my_dp_formant/formant_graph_reg[284][22]_i_22/O[3]
                         net (fo=3, estimated)        0.944     2.690    my_dp_formant/formant_graph_reg[284][22]_i_22_n_4
    SLICE_X4Y113         LUT4 (Prop_lut4_I0_O)        0.306     2.996 f  my_dp_formant/formant_graph[284][22]_i_13/O
                         net (fo=4, estimated)        0.991     3.987    my_dp_formant/formant_graph[284][22]_i_13_n_0
    SLICE_X4Y105         LUT4 (Prop_lut4_I2_O)        0.124     4.111 f  my_dp_formant/formant_graph[472][23]_i_12/O
                         net (fo=35, estimated)       1.111     5.222    my_dp_formant/formant_graph[472][23]_i_12_n_0
    SLICE_X16Y105        LUT3 (Prop_lut3_I2_O)        0.124     5.346 r  my_dp_formant/formant_graph[180][23]_i_5/O
                         net (fo=9, estimated)        1.378     6.724    my_dp_formant/formant_graph[180][23]_i_5_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.150     6.874 r  my_dp_formant/formant_graph[400][23]_i_11/O
                         net (fo=1, estimated)        0.499     7.373    my_dp_formant/formant_graph[400][23]_i_11_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.326     7.699 r  my_dp_formant/formant_graph[400][23]_i_8/O
                         net (fo=2, estimated)        2.465    10.164    my_dp_formant/formant_graph[400][23]_i_8_n_0
    SLICE_X50Y123        LUT4 (Prop_lut4_I1_O)        0.124    10.288 r  my_dp_formant/formant_graph[400][23]_i_2/O
                         net (fo=1, estimated)        0.439    10.727    my_dp_formant/formant_graph[400][23]_i_2_n_0
    SLICE_X49Y123        LUT6 (Prop_lut6_I0_O)        0.124    10.851 r  my_dp_formant/formant_graph[400][23]_i_1/O
                         net (fo=1, routed)           0.000    10.851    my_dp_formant_n_852
    SLICE_X49Y123        FDRE                                         r  formant_graph_reg[400][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=21654, estimated)    1.594    11.999    clk_pixel
    SLICE_X49Y123        FDRE                                         r  formant_graph_reg[400][23]/C
                         clock pessimism              0.491    12.489    
                         clock uncertainty           -0.168    12.321    
    SLICE_X49Y123        FDRE (Setup_fdre_C_D)        0.031    12.352    formant_graph_reg[400][23]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  1.501    




