Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Mar 11 17:14:42 2025
| Host         : Lemauro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_unit_timing_summary_routed.rpt -pb control_unit_timing_summary_routed.pb -rpx control_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : control_unit
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.219        0.000                      0                  204        0.226        0.000                      0                  204        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.219        0.000                      0                  204        0.226        0.000                      0                  204        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.118ns (26.634%)  route 3.080ns (73.366%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.797     9.389    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  deb_m/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.523    14.895    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_m/deb.count_reg[29]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y49          FDRE (Setup_fdre_C_R)       -0.524    14.608    deb_m/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.118ns (26.634%)  route 3.080ns (73.366%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.797     9.389    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  deb_m/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.523    14.895    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_m/deb.count_reg[30]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y49          FDRE (Setup_fdre_C_R)       -0.524    14.608    deb_m/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.118ns (26.634%)  route 3.080ns (73.366%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.797     9.389    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  deb_m/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.523    14.895    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_m/deb.count_reg[31]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y49          FDRE (Setup_fdre_C_R)       -0.524    14.608    deb_m/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.118ns (27.528%)  route 2.943ns (72.472%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.661     9.253    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y45          FDRE                                         r  deb_m/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522    14.894    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  deb_m/deb.count_reg[13]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y45          FDRE (Setup_fdre_C_R)       -0.524    14.607    deb_m/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.118ns (27.528%)  route 2.943ns (72.472%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.661     9.253    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y45          FDRE                                         r  deb_m/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522    14.894    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  deb_m/deb.count_reg[14]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y45          FDRE (Setup_fdre_C_R)       -0.524    14.607    deb_m/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.118ns (27.528%)  route 2.943ns (72.472%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.661     9.253    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y45          FDRE                                         r  deb_m/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522    14.894    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  deb_m/deb.count_reg[15]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y45          FDRE (Setup_fdre_C_R)       -0.524    14.607    deb_m/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.118ns (27.528%)  route 2.943ns (72.472%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.661     9.253    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y45          FDRE                                         r  deb_m/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522    14.894    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  deb_m/deb.count_reg[16]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y45          FDRE (Setup_fdre_C_R)       -0.524    14.607    deb_m/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.118ns (27.542%)  route 2.941ns (72.458%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.659     9.251    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  deb_m/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.523    14.895    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  deb_m/deb.count_reg[25]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    14.608    deb_m/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.118ns (27.542%)  route 2.941ns (72.458%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.659     9.251    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  deb_m/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.523    14.895    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  deb_m/deb.count_reg[26]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    14.608    deb_m/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.118ns (27.542%)  route 2.941ns (72.458%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  deb_m/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  deb_m/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.521    deb_m/deb.count_reg_n_0_[12]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.645 f  deb_m/FSM_sequential_BTN_state[1]_i_10/O
                         net (fo=2, routed)           0.643     7.289    deb_m/FSM_sequential_BTN_state[1]_i_10_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.150     7.439 f  deb_m/FSM_sequential_BTN_state[1]_i_4__0/O
                         net (fo=3, routed)           0.828     8.266    deb_m/FSM_sequential_BTN_state[1]_i_4__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.326     8.592 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.659     9.251    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  deb_m/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.523    14.895    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  deb_m/deb.count_reg[27]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    14.608    deb_m/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ric/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.803%)  route 0.147ns (44.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.597     1.510    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ric/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=6, routed)           0.147     1.799    ric/curr_state[2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  ric/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    ric/curr_state__0[0]
    SLICE_X3Y43          FDRE                                         r  ric/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    ric/CLK_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  ric/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091     1.617    ric/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ric/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.597     1.510    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ric/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=5, routed)           0.145     1.797    ric/curr_state[1]
    SLICE_X3Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  ric/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    ric/curr_state__0[1]
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.092     1.602    ric/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.878%)  route 0.166ns (47.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.596     1.509    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  deb_m/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  deb_m/deb.count_reg[0]/Q
                         net (fo=4, routed)           0.166     1.816    deb_m/deb.count_reg_n_0_[0]
    SLICE_X3Y42          LUT2 (Prop_lut2_I1_O)        0.045     1.861 r  deb_m/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    deb_m/deb.count[0]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  deb_m/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.867     2.025    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  deb_m/deb.count_reg[0]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092     1.601    deb_m/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.596     1.509    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  deb_i/deb.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  deb_i/deb.count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.770    deb_i/deb.count_reg_n_0_[24]
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  deb_i/deb.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    deb_i/data0[24]
    SLICE_X5Y47          FDRE                                         r  deb_i/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.867     2.025    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  deb_i/deb.count_reg[24]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.105     1.614    deb_i/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.596     1.509    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  deb_i/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  deb_i/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.770    deb_i/deb.count_reg_n_0_[28]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  deb_i/deb.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    deb_i/data0[28]
    SLICE_X5Y48          FDRE                                         r  deb_i/deb.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.867     2.025    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  deb_i/deb.count_reg[28]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.105     1.614    deb_i/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.595     1.508    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  deb_i/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  deb_i/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.770    deb_i/deb.count_reg_n_0_[12]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  deb_i/deb.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    deb_i/data0[12]
    SLICE_X5Y44          FDRE                                         r  deb_i/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.024    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  deb_i/deb.count_reg[12]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105     1.613    deb_i/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.595     1.508    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  deb_i/deb.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  deb_i/deb.count_reg[16]/Q
                         net (fo=3, routed)           0.120     1.770    deb_i/deb.count_reg_n_0_[16]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  deb_i/deb.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    deb_i/data0[16]
    SLICE_X5Y45          FDRE                                         r  deb_i/deb.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.024    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  deb_i/deb.count_reg[16]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.105     1.613    deb_i/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.595     1.508    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  deb_i/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  deb_i/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.770    deb_i/deb.count_reg_n_0_[20]
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  deb_i/deb.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    deb_i/data0[20]
    SLICE_X5Y46          FDRE                                         r  deb_i/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.024    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  deb_i/deb.count_reg[20]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105     1.613    deb_i/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.507    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  deb_i/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  deb_i/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.769    deb_i/deb.count_reg_n_0_[4]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  deb_i/deb.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    deb_i/data0[4]
    SLICE_X5Y42          FDRE                                         r  deb_i/deb.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.865     2.023    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  deb_i/deb.count_reg[4]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105     1.612    deb_i/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_i/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/deb.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.595     1.508    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  deb_i/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  deb_i/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.770    deb_i/deb.count_reg_n_0_[8]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  deb_i/deb.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    deb_i/data0[8]
    SLICE_X5Y43          FDRE                                         r  deb_i/deb.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.024    deb_i/CLK_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  deb_i/deb.count_reg[8]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.105     1.613    deb_i/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45     deb_i/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     deb_i/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44     deb_i/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44     deb_i/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44     deb_i/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y45     deb_i/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y45     deb_i/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45     deb_i/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45     deb_i/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     deb_i/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     deb_i/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44     deb_i/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44     deb_i/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45     deb_i/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45     deb_i/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46     deb_i/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     deb_i/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     deb_i/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44     deb_i/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44     deb_i/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.409ns  (logic 4.118ns (64.257%)  route 2.291ns (35.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.640     5.192    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.611 r  ric/y_reg/Q
                         net (fo=1, routed)           2.291     7.901    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.699    11.601 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.601    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.406ns (69.928%)  route 0.605ns (30.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.597     1.510    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  ric/y_reg/Q
                         net (fo=1, routed)           0.605     2.243    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.278     3.521 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.521    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 1.602ns (42.377%)  route 2.179ns (57.623%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  B1_IBUF_inst/O
                         net (fo=3, routed)           2.179     3.657    deb_i/B1_IBUF
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.124     3.781 r  deb_i/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.781    deb_i/BTN_state__0[0]
    SLICE_X4Y46          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.520     4.892    deb_i/CLK_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.602ns (42.458%)  route 2.172ns (57.542%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  B1_IBUF_inst/O
                         net (fo=3, routed)           2.172     3.650    deb_i/B1_IBUF
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     3.774 r  deb_i/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.774    deb_i/BTN_state__0[1]
    SLICE_X4Y46          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.520     4.892    deb_i/CLK_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 1.588ns (42.736%)  route 2.128ns (57.264%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B2_IBUF_inst/O
                         net (fo=3, routed)           2.128     3.593    deb_m/B2_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.717 r  deb_m/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.717    deb_m/BTN_state__0[1]
    SLICE_X3Y45          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522     4.894    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 1.588ns (42.759%)  route 2.126ns (57.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B2_IBUF_inst/O
                         net (fo=3, routed)           2.126     3.591    deb_m/B2_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.124     3.715 r  deb_m/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.715    deb_m/BTN_state__0[0]
    SLICE_X3Y45          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522     4.894    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.632ns  (logic 1.602ns (44.116%)  route 2.030ns (55.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  B1_IBUF_inst/O
                         net (fo=3, routed)           2.030     3.508    deb_i/B1_IBUF
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.124     3.632 r  deb_i/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     3.632    deb_i/CLEARED_BTN_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  deb_i/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.520     4.892    deb_i/CLK_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  deb_i/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.258ns  (logic 1.640ns (50.327%)  route 1.619ns (49.673%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  S1_IBUF_inst/O
                         net (fo=5, routed)           1.619     3.109    ric/S1_IBUF
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.149     3.258 r  ric//i_/O
                         net (fo=1, routed)           0.000     3.258    ric//i__n_0
    SLICE_X3Y44          FDRE                                         r  ric/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522     4.894    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/y_reg/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/FSM_sequential_curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 1.615ns (49.943%)  route 1.619ns (50.057%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  S1_IBUF_inst/O
                         net (fo=5, routed)           1.619     3.109    ric/S1_IBUF
    SLICE_X3Y44          LUT4 (Prop_lut4_I0_O)        0.124     3.233 r  ric/FSM_sequential_curr_state[3]_i_2/O
                         net (fo=1, routed)           0.000     3.233    ric/curr_state__0[3]
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522     4.894    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[3]/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 1.615ns (50.020%)  route 1.614ns (49.980%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  S1_IBUF_inst/O
                         net (fo=5, routed)           1.614     3.104    ric/S1_IBUF
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     3.228 r  ric/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.228    ric/curr_state__0[2]
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522     4.894    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[2]/C

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            ric/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 1.608ns (51.524%)  route 1.513ns (48.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  S2_IBUF_inst/O
                         net (fo=3, routed)           1.513     2.997    ric/S2_IBUF
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     3.121 r  ric/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.121    ric/curr_state__0[1]
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.522     4.894    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            deb_m/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.996ns  (logic 1.588ns (53.011%)  route 1.408ns (46.989%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B2_IBUF_inst/O
                         net (fo=3, routed)           1.408     2.872    deb_m/B2_IBUF
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.124     2.996 r  deb_m/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     2.996    deb_m/CLEARED_BTN_i_1__0_n_0
    SLICE_X4Y43          FDRE                                         r  deb_m/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.520     4.892    deb_m/CLK_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  deb_m/CLEARED_BTN_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            ric/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.297ns (42.185%)  route 0.407ns (57.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  S2_IBUF_inst/O
                         net (fo=3, routed)           0.407     0.659    ric/S2_IBUF
    SLICE_X3Y44          LUT6 (Prop_lut6_I2_O)        0.045     0.704 r  ric/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.704    ric/curr_state__0[2]
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[2]/C

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            ric/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.297ns (36.669%)  route 0.513ns (63.331%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  S2_IBUF_inst/O
                         net (fo=3, routed)           0.513     0.765    ric/S2_IBUF
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.810 r  ric/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.810    ric/curr_state__0[0]
    SLICE_X3Y43          FDRE                                         r  ric/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    ric/CLK_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  ric/FSM_sequential_curr_state_reg[0]/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            deb_m/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.277ns (32.508%)  route 0.576ns (67.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B2_IBUF_inst/O
                         net (fo=3, routed)           0.576     0.808    deb_m/B2_IBUF
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.045     0.853 r  deb_m/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.853    deb_m/CLEARED_BTN_i_1__0_n_0
    SLICE_X4Y43          FDRE                                         r  deb_m/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.024    deb_m/CLK_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  deb_m/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.304ns (35.336%)  route 0.556ns (64.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  S1_IBUF_inst/O
                         net (fo=5, routed)           0.556     0.814    ric/S1_IBUF
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.045     0.859 r  ric/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.859    ric/curr_state__0[1]
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[1]/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.303ns (32.778%)  route 0.621ns (67.222%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  S1_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.879    ric/S1_IBUF
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.044     0.923 r  ric//i_/O
                         net (fo=1, routed)           0.000     0.923    ric//i__n_0
    SLICE_X3Y44          FDRE                                         r  ric/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/y_reg/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            ric/FSM_sequential_curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.304ns (32.851%)  route 0.621ns (67.149%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  S1_IBUF_inst/O
                         net (fo=5, routed)           0.621     0.879    ric/S1_IBUF
    SLICE_X3Y44          LUT4 (Prop_lut4_I0_O)        0.045     0.924 r  ric/FSM_sequential_curr_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.924    ric/curr_state__0[3]
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    ric/CLK_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  ric/FSM_sequential_curr_state_reg[3]/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.291ns (26.498%)  route 0.808ns (73.502%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  B1_IBUF_inst/O
                         net (fo=3, routed)           0.808     1.054    deb_i/B1_IBUF
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     1.099 r  deb_i/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.099    deb_i/CLEARED_BTN_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  deb_i/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.024    deb_i/CLK_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  deb_i/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.277ns (25.178%)  route 0.824ns (74.822%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B2_IBUF_inst/O
                         net (fo=3, routed)           0.824     1.057    deb_m/B2_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.102 r  deb_m/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.102    deb_m/BTN_state__0[1]
    SLICE_X3Y45          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.277ns (25.155%)  route 0.825ns (74.845%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B2_IBUF_inst/O
                         net (fo=3, routed)           0.825     1.058    deb_m/B2_IBUF
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.103 r  deb_m/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.103    deb_m/BTN_state__0[0]
    SLICE_X3Y45          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.026    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.291ns (25.261%)  route 0.862ns (74.739%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  B1_IBUF_inst/O
                         net (fo=3, routed)           0.862     1.108    deb_i/B1_IBUF
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.153 r  deb_i/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.153    deb_i/BTN_state__0[1]
    SLICE_X4Y46          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.024    deb_i/CLK_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/C





