Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/HLi/FPGA_Inputs/FPGA_Inputs/TicTocBench_isim_beh.exe -prj C:/Users/HLi/FPGA_Inputs/FPGA_Inputs/TicTocBench_beh.prj work.TicTocBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/HLi/FPGA_Inputs/FPGA_Inputs/../TicTocBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/HLi/FPGA_Inputs/FPGA_Inputs/../FPGA_Inputs_Pkg.vhd" into library work
Parsing VHDL file "C:/Users/HLi/FPGA_Inputs/FPGA_Inputs/../TicToc.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module TicTocBench
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package fpga_inputs_pkg
Compiling architecture behavioral of entity TicToc [tictoc_default]
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Users/HLi/FPGA_Inputs/FPGA_Inputs/TicTocBench_isim_beh.exe
Fuse Memory Usage: 35100 KB
Fuse CPU Usage: 546 ms
