// Seed: 257817473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_6;
  assign id_1 = 1;
  tri1 id_7;
  assign id_6 = -1;
  wire id_8;
  assign module_1.id_6 = 0;
  wire id_9;
  assign id_1 = id_7 * id_8;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri1 id_13,
    \id_20 = 1,
    input tri1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output wor id_18
);
  assign id_13 = id_15;
  always id_4 = id_12;
  parameter id_21 = 1'b0;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
  assign id_8.\id_20 = -1;
  logic [7:0]["" : 'b0 -  -1] id_22;
endmodule
