#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Jul 27 14:25:58 2020
# Process ID: 12384
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr
create_peripheral xilinx.com user axi_full 1.0 -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:axi_full:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi_full:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi_full:1.0]
set_property ip_repo_paths  {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full/axi_full_1.0 E:/UV/FPGA/VERIFY/vry_AXI_DMA/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
set_property ip_repo_paths  e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full/axi_full_1.0 [current_project]
update_ip_catalog
source E:\UV\FPGA\VERIFY\vry_AXI_DMA\vry_AXI_DMA\ip_repo\axi_full\axi_full_1.0\example_designs\debug_hw_design\design.tcl
source E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full/axi_full_1.0/example_designs/debug_hw_design/design.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
source E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full/axi_full_1.0/example_designs/bfm_design/design.tcl
update_compile_order -fileset sources_1
