Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jan 19 08:40:41 2023
| Host         : DESKTOP-JQO8C5T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Control_timing_summary_routed.rpt -rpx Control_timing_summary_routed.rpx
| Design       : Control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Debouncer1/FREQ/CLK0_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Debouncer2/FREQ/CLK0_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Debouncer3/FREQ/CLK0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Number1_comp/nextD/tmp_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Number1_comp/nextD/tmp_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Number2_comp/nextD/tmp_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Number2_comp/nextD/tmp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decimalPointMover1_signal_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decimalPointMover2_signal_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: moveUpDown1_signal_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: moveUpDown2_signal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nextDigit1_signal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nextDigit2_signal_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: transformIEEEtoBCD_component/BinaryFracToBCD/done_signal_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: transformIEEEtoBCD_component/BinaryIntToBCD/done_signal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.004        0.000                      0                 2269        0.101        0.000                      0                 2269        4.500        0.000                       0                  1083  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.004        0.000                      0                 2221        0.101        0.000                      0                 2221        4.500        0.000                       0                  1083  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.755        0.000                      0                   48        1.008        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.200ns (18.257%)  route 5.373ns (81.743%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.911    11.644    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.511    14.852    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDRE (Setup_fdre_C_R)       -0.429    14.648    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.200ns (18.257%)  route 5.373ns (81.743%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.911    11.644    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.511    14.852    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDRE (Setup_fdre_C_R)       -0.429    14.648    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.200ns (18.257%)  route 5.373ns (81.743%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.911    11.644    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.511    14.852    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[4]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDRE (Setup_fdre_C_R)       -0.429    14.648    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.200ns (18.257%)  route 5.373ns (81.743%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.911    11.644    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.511    14.852    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDRE (Setup_fdre_C_R)       -0.429    14.648    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.200ns (18.257%)  route 5.373ns (81.743%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.911    11.644    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.511    14.852    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[6]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDRE (Setup_fdre_C_R)       -0.429    14.648    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.200ns (18.650%)  route 5.234ns (81.350%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.772    11.506    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.510    14.851    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[10]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDRE (Setup_fdre_C_R)       -0.429    14.647    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.200ns (18.650%)  route 5.234ns (81.350%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.772    11.506    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.510    14.851    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[11]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDRE (Setup_fdre_C_R)       -0.429    14.647    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.200ns (18.650%)  route 5.234ns (81.350%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.772    11.506    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.510    14.851    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[12]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDRE (Setup_fdre_C_R)       -0.429    14.647    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[12]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.200ns (18.650%)  route 5.234ns (81.350%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.772    11.506    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.510    14.851    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[13]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDRE (Setup_fdre_C_R)       -0.429    14.647    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[13]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.200ns (18.650%)  route 5.234ns (81.350%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.550     5.071    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  transformBCDtoIEEE1/mantissa_reg[16]/Q
                         net (fo=3, routed)           0.666     6.193    transformBCDtoIEEE1/input1_IEEE[16]
    SLICE_X45Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.317 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_20/O
                         net (fo=1, routed)           0.552     6.869    transformBCDtoIEEE1/binary_fractional_signal[45]_i_20_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_14/O
                         net (fo=1, routed)           0.673     7.666    transformBCDtoIEEE1/binary_fractional_signal[45]_i_14_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  transformBCDtoIEEE1/binary_fractional_signal[45]_i_8/O
                         net (fo=1, routed)           0.553     8.344    transformBCDtoIEEE1/binary_fractional_signal[45]_i_8_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.468 r  transformBCDtoIEEE1/binary_fractional_signal[45]_i_5/O
                         net (fo=37, routed)          0.995     9.463    Main_component/IEEE_Mul/mantissa_reg[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.587 f  Main_component/IEEE_Mul/binary_fractional_signal[45]_i_4/O
                         net (fo=55, routed)          1.023    10.609    transformIEEEtoBCD_component/IEEEtoBin/geqOp
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124    10.733 r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[13]_i_1/O
                         net (fo=13, routed)          0.772    11.506    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal[6]
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.510    14.851    transformIEEEtoBCD_component/IEEEtoBin/clk_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDRE (Setup_fdre_C_R)       -0.429    14.647    transformIEEEtoBCD_component/IEEEtoBin/binary_integer_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 transformBCDtoIEEE2/FractionalBCDtoBIN/binary_signal_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformBCDtoIEEE2/binaryFractionalNumberCopy_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.187ns (39.809%)  route 0.283ns (60.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.549     1.432    transformBCDtoIEEE2/FractionalBCDtoBIN/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  transformBCDtoIEEE2/FractionalBCDtoBIN/binary_signal_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  transformBCDtoIEEE2/FractionalBCDtoBIN/binary_signal_reg[44]/Q
                         net (fo=6, routed)           0.283     1.856    transformBCDtoIEEE2/FractionalBCDtoBIN/binaryFractionalNumber[38]
    SLICE_X39Y25         LUT3 (Prop_lut3_I2_O)        0.046     1.902 r  transformBCDtoIEEE2/FractionalBCDtoBIN/binaryFractionalNumberCopy[38]_i_1__0/O
                         net (fo=1, routed)           0.000     1.902    transformBCDtoIEEE2/FractionalBCDtoBIN_n_25
    SLICE_X39Y25         FDRE                                         r  transformBCDtoIEEE2/binaryFractionalNumberCopy_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.816     1.943    transformBCDtoIEEE2/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  transformBCDtoIEEE2/binaryFractionalNumberCopy_reg[38]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.107     1.801    transformBCDtoIEEE2/binaryFractionalNumberCopy_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 transformBCDtoIEEE1/mantissa_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.557     1.440    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  transformBCDtoIEEE1/mantissa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  transformBCDtoIEEE1/mantissa_reg[2]/Q
                         net (fo=3, routed)           0.076     1.657    transformBCDtoIEEE1/input1_IEEE[2]
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.702 r  transformBCDtoIEEE1/content[2]_i_1/O
                         net (fo=1, routed)           0.000     1.702    Main_component/IEEE_Mul/MUL/MultiplicandReg/load_main_reg_0[1]
    SLICE_X46Y18         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.825     1.952    Main_component/IEEE_Mul/MUL/MultiplicandReg/clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     1.574    Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 transformBCDtoIEEE1/BCDfractional_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformBCDtoIEEE1/FractionalBCDtoBIN/input_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.584     1.467    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  transformBCDtoIEEE1/BCDfractional_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  transformBCDtoIEEE1/BCDfractional_reg[2]/Q
                         net (fo=1, routed)           0.053     1.661    transformBCDtoIEEE1/FractionalBCDtoBIN/BCDfractional[2]
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.706 r  transformBCDtoIEEE1/FractionalBCDtoBIN/input_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.706    transformBCDtoIEEE1/FractionalBCDtoBIN/input_signal[2]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  transformBCDtoIEEE1/FractionalBCDtoBIN/input_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.851     1.978    transformBCDtoIEEE1/FractionalBCDtoBIN/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  transformBCDtoIEEE1/FractionalBCDtoBIN/input_signal_reg[2]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.092     1.572    transformBCDtoIEEE1/FractionalBCDtoBIN/input_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 transformBCDtoIEEE2/IntegerBCDtoBIN/input_signal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformBCDtoIEEE2/IntegerBCDtoBIN/BCDDivByTwo/input_signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.554     1.437    transformBCDtoIEEE2/IntegerBCDtoBIN/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  transformBCDtoIEEE2/IntegerBCDtoBIN/input_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  transformBCDtoIEEE2/IntegerBCDtoBIN/input_signal_reg[8]/Q
                         net (fo=1, routed)           0.089     1.667    transformBCDtoIEEE2/IntegerBCDtoBIN/BCDDivByTwo/input_signal_reg[15]_0[8]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.712 r  transformBCDtoIEEE2/IntegerBCDtoBIN/BCDDivByTwo/input_signal[12]_i_1__4/O
                         net (fo=1, routed)           0.000     1.712    transformBCDtoIEEE2/IntegerBCDtoBIN/BCDDivByTwo/input_signal[12]_i_1__4_n_0
    SLICE_X54Y26         FDRE                                         r  transformBCDtoIEEE2/IntegerBCDtoBIN/BCDDivByTwo/input_signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.822     1.949    transformBCDtoIEEE2/IntegerBCDtoBIN/BCDDivByTwo/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  transformBCDtoIEEE2/IntegerBCDtoBIN/BCDDivByTwo/input_signal_reg[12]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    transformBCDtoIEEE2/IntegerBCDtoBIN/BCDDivByTwo/input_signal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Main_component/IEEE_Mul/MUL/MultiplierReg/content_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/MultiplierReg/content_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.551     1.434    Main_component/IEEE_Mul/MUL/MultiplierReg/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplierReg/content_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Main_component/IEEE_Mul/MUL/MultiplierReg/content_reg[12]/Q
                         net (fo=2, routed)           0.069     1.644    transformBCDtoIEEE2/content_reg[12]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.689 r  transformBCDtoIEEE2/content[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.689    Main_component/IEEE_Mul/MUL/MultiplierReg/load_main_reg_12
    SLICE_X44Y25         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplierReg/content_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.818     1.945    Main_component/IEEE_Mul/MUL/MultiplierReg/clk_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplierReg/content_reg[11]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.092     1.539    Main_component/IEEE_Mul/MUL/MultiplierReg/content_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 transformBCDtoIEEE2/FractionalBCDtoBIN/binary_signal_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformBCDtoIEEE2/binaryFractionalNumberCopy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.846%)  route 0.319ns (63.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.552     1.435    transformBCDtoIEEE2/FractionalBCDtoBIN/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  transformBCDtoIEEE2/FractionalBCDtoBIN/binary_signal_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  transformBCDtoIEEE2/FractionalBCDtoBIN/binary_signal_reg[28]/Q
                         net (fo=6, routed)           0.319     1.895    transformBCDtoIEEE2/FractionalBCDtoBIN/binaryFractionalNumber[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.940 r  transformBCDtoIEEE2/FractionalBCDtoBIN/binaryFractionalNumberCopy[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.940    transformBCDtoIEEE2/FractionalBCDtoBIN_n_41
    SLICE_X36Y21         FDRE                                         r  transformBCDtoIEEE2/binaryFractionalNumberCopy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.820     1.947    transformBCDtoIEEE2/clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  transformBCDtoIEEE2/binaryFractionalNumberCopy_reg[22]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.092     1.790    transformBCDtoIEEE2/binaryFractionalNumberCopy_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 transformBCDtoIEEE1/binaryFractionalNumberCopy_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformBCDtoIEEE1/binaryCombinedNumber_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.560     1.443    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  transformBCDtoIEEE1/binaryFractionalNumberCopy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  transformBCDtoIEEE1/binaryFractionalNumberCopy_reg[15]/Q
                         net (fo=2, routed)           0.098     1.682    transformBCDtoIEEE1/binaryFractionalNumberCopy_reg_n_0_[15]
    SLICE_X50Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.727 r  transformBCDtoIEEE1/binaryCombinedNumber[15]_i_1/O
                         net (fo=1, routed)           0.000     1.727    transformBCDtoIEEE1/binaryCombinedNumber[15]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  transformBCDtoIEEE1/binaryCombinedNumber_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.829     1.956    transformBCDtoIEEE1/clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  transformBCDtoIEEE1/binaryCombinedNumber_reg[15]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.120     1.576    transformBCDtoIEEE1/binaryCombinedNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 transformBCDtoIEEE2/posInFractional_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformBCDtoIEEE2/posInFractional_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.554     1.437    transformBCDtoIEEE2/clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  transformBCDtoIEEE2/posInFractional_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  transformBCDtoIEEE2/posInFractional_reg[4]/Q
                         net (fo=8, routed)           0.100     1.678    transformBCDtoIEEE2/posInFractional_reg__0__0[4]
    SLICE_X42Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.723 r  transformBCDtoIEEE2/posInFractional[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.723    transformBCDtoIEEE2/minusOp__2[5]
    SLICE_X42Y20         FDSE                                         r  transformBCDtoIEEE2/posInFractional_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.822     1.949    transformBCDtoIEEE2/clk_IBUF_BUFG
    SLICE_X42Y20         FDSE                                         r  transformBCDtoIEEE2/posInFractional_reg[5]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y20         FDSE (Hold_fdse_C_D)         0.121     1.571    transformBCDtoIEEE2/posInFractional_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.555     1.438    Main_component/IEEE_Mul/MUL/MultiplicandReg/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[9]/Q
                         net (fo=2, routed)           0.071     1.650    transformBCDtoIEEE1/content_reg[21][9]
    SLICE_X44Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.695 r  transformBCDtoIEEE1/content[10]_i_1/O
                         net (fo=1, routed)           0.000     1.695    Main_component/IEEE_Mul/MUL/MultiplicandReg/load_main_reg_0[9]
    SLICE_X44Y20         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.823     1.950    Main_component/IEEE_Mul/MUL/MultiplicandReg/clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[10]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.091     1.542    Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    Main_component/IEEE_Mul/MUL/MultiplicandReg/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[6]/Q
                         net (fo=2, routed)           0.071     1.651    transformBCDtoIEEE1/content_reg[21][6]
    SLICE_X44Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.696 r  transformBCDtoIEEE1/content[7]_i_1/O
                         net (fo=1, routed)           0.000     1.696    Main_component/IEEE_Mul/MUL/MultiplicandReg/load_main_reg_0[6]
    SLICE_X44Y19         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.824     1.951    Main_component/IEEE_Mul/MUL/MultiplicandReg/clk_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[7]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.091     1.543    Main_component/IEEE_Mul/MUL/MultiplicandReg/content_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   Debouncer1/FREQ/CLK0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   Debouncer3/FREQ/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   Debouncer3/FREQ/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   Debouncer3/FREQ/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   Debouncer3/FREQ/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   Debouncer3/FREQ/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   Debouncer3/FREQ/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   Debouncer3/FREQ/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   Debouncer3/FREQ/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   transformBCDtoIEEE1/binaryCombinedNumber_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   transformBCDtoIEEE1/binaryCombinedNumber_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   decimalPointMover1_signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   decimalPointMover2_signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   moveUpDown1_signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   moveUpDown2_signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   transformBCDtoIEEE1/posInFractional_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   transformBCDtoIEEE1/IntegerBCDtoBIN/BCDDivByTwo/output_digits_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   transformBCDtoIEEE1/IntegerBCDtoBIN/BCDDivByTwo/output_digits_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   transformBCDtoIEEE1/binaryCombinedNumber_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   Debouncer1/FREQ/CLK0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   Debouncer3/FREQ/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   Debouncer3/FREQ/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   Debouncer3/FREQ/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   Debouncer3/FREQ/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   Debouncer3/FREQ/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   Debouncer3/FREQ/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   Debouncer3/FREQ/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   Debouncer3/FREQ/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   Debouncer3/FREQ/count_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[32]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.580ns (15.060%)  route 3.271ns (84.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          2.114     8.926    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y27         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.434    14.775    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[32]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[32]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[33]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.580ns (15.060%)  route 3.271ns (84.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          2.114     8.926    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y27         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.434    14.775    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[33]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[33]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[34]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.580ns (15.060%)  route 3.271ns (84.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          2.114     8.926    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y27         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.434    14.775    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[34]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[34]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[35]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.580ns (15.060%)  route 3.271ns (84.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          2.114     8.926    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y27         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.434    14.775    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y27         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[35]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[35]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.530%)  route 2.929ns (83.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          1.772     8.583    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y26         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.433    14.774    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[28]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.680    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[28]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.530%)  route 2.929ns (83.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          1.772     8.583    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y26         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.433    14.774    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[29]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.680    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[29]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.530%)  route 2.929ns (83.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          1.772     8.583    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y26         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.433    14.774    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[30]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.680    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[30]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.530%)  route 2.929ns (83.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          1.772     8.583    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y26         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.433    14.774    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[31]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.680    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[31]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.580ns (17.212%)  route 2.790ns (82.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          1.633     8.444    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y25         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.431    14.772    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y25         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[24]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y25         FDCE (Recov_fdce_C_CLR)     -0.319    14.678    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[24]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.580ns (17.212%)  route 2.790ns (82.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.553     5.074    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  load_main_reg/Q
                         net (fo=51, routed)          1.157     6.687    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.811 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          1.633     8.444    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y25         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        1.431    14.772    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y25         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[25]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y25         FDCE (Recov_fdce_C_CLR)     -0.319    14.678    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[25]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.068%)  route 0.789ns (80.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.172     2.415    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y19         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.824     1.951    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y19         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[0]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X46Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.068%)  route 0.789ns (80.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.172     2.415    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y19         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.824     1.951    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y19         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[1]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X46Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.068%)  route 0.789ns (80.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.172     2.415    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y19         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.824     1.951    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y19         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X46Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.068%)  route 0.789ns (80.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.172     2.415    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y19         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.824     1.951    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y19         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X46Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.730%)  route 0.863ns (82.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.246     2.488    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y20         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.823     1.950    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y20         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X46Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.405    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.730%)  route 0.863ns (82.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.246     2.488    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y20         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.823     1.950    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y20         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[5]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X46Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.405    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.730%)  route 0.863ns (82.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.246     2.488    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y20         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.823     1.950    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y20         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[6]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X46Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.405    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.730%)  route 0.863ns (82.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.246     2.488    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y20         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.823     1.950    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y20         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[7]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X46Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.405    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.573%)  route 0.936ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.319     2.561    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y21         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.822     1.949    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y21         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[10]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X46Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 load_main_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_component/IEEE_Mul/MUL/ProductReg/content_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.186ns (16.573%)  route 0.936ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  load_main_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  load_main_reg/Q
                         net (fo=51, routed)          0.617     2.197    Main_component/IEEE_Mul/MUL/ProductReg/load_main_reg_0
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.242 f  Main_component/IEEE_Mul/MUL/ProductReg/content[23]_i_1/O
                         net (fo=73, routed)          0.319     2.561    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[47]_0
    SLICE_X46Y21         FDCE                                         f  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1082, routed)        0.822     1.949    Main_component/IEEE_Mul/MUL/ProductReg/clk_IBUF_BUFG
    SLICE_X46Y21         FDCE                                         r  Main_component/IEEE_Mul/MUL/ProductReg/content_reg[11]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X46Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    Main_component/IEEE_Mul/MUL/ProductReg/content_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.157    





