
F427IIH_Saramander_Standard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000675c  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  08006910  08006910  00016910  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bc8  08006bc8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08006bc8  08006bc8  00016bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bd0  08006bd0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bd0  08006bd0  00016bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bd4  08006bd4  00016bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08006bd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000508  200001e0  08006db8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006e8  08006db8  000206e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018e27  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000399a  00000000  00000000  00039037  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000e450  00000000  00000000  0003c9d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000da0  00000000  00000000  0004ae28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00002440  00000000  00000000  0004bbc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0002596a  00000000  00000000  0004e008  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000f71c  00000000  00000000  00073972  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000dbe69  00000000  00000000  0008308e  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0015eef7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c4c  00000000  00000000  0015ef74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080068f4 	.word	0x080068f4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	080068f4 	.word	0x080068f4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033e:	f1a4 0401 	sub.w	r4, r4, #1
 8000342:	d1e9      	bne.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2iz>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae0:	d215      	bcs.n	8000b0e <__aeabi_d2iz+0x36>
 8000ae2:	d511      	bpl.n	8000b08 <__aeabi_d2iz+0x30>
 8000ae4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aec:	d912      	bls.n	8000b14 <__aeabi_d2iz+0x3c>
 8000aee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000afe:	fa23 f002 	lsr.w	r0, r3, r2
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b12:	d105      	bne.n	8000b20 <__aeabi_d2iz+0x48>
 8000b14:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	bf08      	it	eq
 8000b1a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_d2f>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b30:	bf24      	itt	cs
 8000b32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b3a:	d90d      	bls.n	8000b58 <__aeabi_d2f+0x30>
 8000b3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b50:	bf08      	it	eq
 8000b52:	f020 0001 	biceq.w	r0, r0, #1
 8000b56:	4770      	bx	lr
 8000b58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b5c:	d121      	bne.n	8000ba2 <__aeabi_d2f+0x7a>
 8000b5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b62:	bfbc      	itt	lt
 8000b64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	4770      	bxlt	lr
 8000b6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b72:	f1c2 0218 	rsb	r2, r2, #24
 8000b76:	f1c2 0c20 	rsb	ip, r2, #32
 8000b7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b82:	bf18      	it	ne
 8000b84:	f040 0001 	orrne.w	r0, r0, #1
 8000b88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b94:	ea40 000c 	orr.w	r0, r0, ip
 8000b98:	fa23 f302 	lsr.w	r3, r3, r2
 8000b9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba0:	e7cc      	b.n	8000b3c <__aeabi_d2f+0x14>
 8000ba2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ba6:	d107      	bne.n	8000bb8 <__aeabi_d2f+0x90>
 8000ba8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bac:	bf1e      	ittt	ne
 8000bae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bb6:	4770      	bxne	lr
 8000bb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b972 	b.w	8000ec4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	4688      	mov	r8, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14b      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4615      	mov	r5, r2
 8000c0a:	d967      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0720 	rsb	r7, r2, #32
 8000c16:	fa01 f302 	lsl.w	r3, r1, r2
 8000c1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c1e:	4095      	lsls	r5, r2
 8000c20:	ea47 0803 	orr.w	r8, r7, r3
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c30:	fa1f fc85 	uxth.w	ip, r5
 8000c34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c4a:	f080 811b 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8118 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c54:	3f02      	subs	r7, #2
 8000c56:	442b      	add	r3, r5
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6c:	45a4      	cmp	ip, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	192c      	adds	r4, r5, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8107 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	f240 8104 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c80:	3802      	subs	r0, #2
 8000c82:	442c      	add	r4, r5
 8000c84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c88:	eba4 040c 	sub.w	r4, r4, ip
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	b11e      	cbz	r6, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c6 4300 	strd	r4, r3, [r6]
 8000c98:	4639      	mov	r1, r7
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0xbe>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80eb 	beq.w	8000e7e <__udivmoddi4+0x286>
 8000ca8:	2700      	movs	r7, #0
 8000caa:	e9c6 0100 	strd	r0, r1, [r6]
 8000cae:	4638      	mov	r0, r7
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	fab3 f783 	clz	r7, r3
 8000cba:	2f00      	cmp	r7, #0
 8000cbc:	d147      	bne.n	8000d4e <__udivmoddi4+0x156>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d302      	bcc.n	8000cc8 <__udivmoddi4+0xd0>
 8000cc2:	4282      	cmp	r2, r0
 8000cc4:	f200 80fa 	bhi.w	8000ebc <__udivmoddi4+0x2c4>
 8000cc8:	1a84      	subs	r4, r0, r2
 8000cca:	eb61 0303 	sbc.w	r3, r1, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	4698      	mov	r8, r3
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	d0e0      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000cd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cda:	e7dd      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000cdc:	b902      	cbnz	r2, 8000ce0 <__udivmoddi4+0xe8>
 8000cde:	deff      	udf	#255	; 0xff
 8000ce0:	fab2 f282 	clz	r2, r2
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f040 808f 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000cea:	1b49      	subs	r1, r1, r5
 8000cec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf0:	fa1f f885 	uxth.w	r8, r5
 8000cf4:	2701      	movs	r7, #1
 8000cf6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d04:	fb08 f10c 	mul.w	r1, r8, ip
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0c:	18eb      	adds	r3, r5, r3
 8000d0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4299      	cmp	r1, r3
 8000d16:	f200 80cd 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d1a:	4684      	mov	ip, r0
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	b2a3      	uxth	r3, r4
 8000d20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d2c:	fb08 f800 	mul.w	r8, r8, r0
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x14c>
 8000d34:	192c      	adds	r4, r5, r4
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x14a>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f200 80b6 	bhi.w	8000eae <__udivmoddi4+0x2b6>
 8000d42:	4618      	mov	r0, r3
 8000d44:	eba4 0408 	sub.w	r4, r4, r8
 8000d48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d4c:	e79f      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d52:	40bb      	lsls	r3, r7
 8000d54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d6c:	4325      	orrs	r5, r4
 8000d6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d72:	0c2c      	lsrs	r4, r5, #16
 8000d74:	fb08 3319 	mls	r3, r8, r9, r3
 8000d78:	fa1f fa8e 	uxth.w	sl, lr
 8000d7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d80:	fb09 f40a 	mul.w	r4, r9, sl
 8000d84:	429c      	cmp	r4, r3
 8000d86:	fa02 f207 	lsl.w	r2, r2, r7
 8000d8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1e 0303 	adds.w	r3, lr, r3
 8000d94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d98:	f080 8087 	bcs.w	8000eaa <__udivmoddi4+0x2b2>
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	f240 8084 	bls.w	8000eaa <__udivmoddi4+0x2b2>
 8000da2:	f1a9 0902 	sub.w	r9, r9, #2
 8000da6:	4473      	add	r3, lr
 8000da8:	1b1b      	subs	r3, r3, r4
 8000daa:	b2ad      	uxth	r5, r5
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000db8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dbc:	45a2      	cmp	sl, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1e 0404 	adds.w	r4, lr, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	d26b      	bcs.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dca:	45a2      	cmp	sl, r4
 8000dcc:	d969      	bls.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dce:	3802      	subs	r0, #2
 8000dd0:	4474      	add	r4, lr
 8000dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dda:	eba4 040a 	sub.w	r4, r4, sl
 8000dde:	454c      	cmp	r4, r9
 8000de0:	46c2      	mov	sl, r8
 8000de2:	464b      	mov	r3, r9
 8000de4:	d354      	bcc.n	8000e90 <__udivmoddi4+0x298>
 8000de6:	d051      	beq.n	8000e8c <__udivmoddi4+0x294>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d069      	beq.n	8000ec0 <__udivmoddi4+0x2c8>
 8000dec:	ebb1 050a 	subs.w	r5, r1, sl
 8000df0:	eb64 0403 	sbc.w	r4, r4, r3
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40fd      	lsrs	r5, r7
 8000dfa:	40fc      	lsrs	r4, r7
 8000dfc:	ea4c 0505 	orr.w	r5, ip, r5
 8000e00:	e9c6 5400 	strd	r5, r4, [r6]
 8000e04:	2700      	movs	r7, #0
 8000e06:	e747      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e08:	f1c2 0320 	rsb	r3, r2, #32
 8000e0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e10:	4095      	lsls	r5, r2
 8000e12:	fa01 f002 	lsl.w	r0, r1, r2
 8000e16:	fa21 f303 	lsr.w	r3, r1, r3
 8000e1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e1e:	4338      	orrs	r0, r7
 8000e20:	0c01      	lsrs	r1, r0, #16
 8000e22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e26:	fa1f f885 	uxth.w	r8, r5
 8000e2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb07 f308 	mul.w	r3, r7, r8
 8000e36:	428b      	cmp	r3, r1
 8000e38:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x256>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e44:	d22f      	bcs.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d92d      	bls.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e4a:	3f02      	subs	r7, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1acb      	subs	r3, r1, r3
 8000e50:	b281      	uxth	r1, r0
 8000e52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e5e:	fb00 f308 	mul.w	r3, r0, r8
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x27e>
 8000e66:	1869      	adds	r1, r5, r1
 8000e68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e6c:	d217      	bcs.n	8000e9e <__udivmoddi4+0x2a6>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d915      	bls.n	8000e9e <__udivmoddi4+0x2a6>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4429      	add	r1, r5
 8000e76:	1ac9      	subs	r1, r1, r3
 8000e78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e7c:	e73b      	b.n	8000cf6 <__udivmoddi4+0xfe>
 8000e7e:	4637      	mov	r7, r6
 8000e80:	4630      	mov	r0, r6
 8000e82:	e709      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e84:	4607      	mov	r7, r0
 8000e86:	e6e7      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e88:	4618      	mov	r0, r3
 8000e8a:	e6fb      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e8c:	4541      	cmp	r1, r8
 8000e8e:	d2ab      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e94:	eb69 020e 	sbc.w	r2, r9, lr
 8000e98:	3801      	subs	r0, #1
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	e7a4      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000e9e:	4660      	mov	r0, ip
 8000ea0:	e7e9      	b.n	8000e76 <__udivmoddi4+0x27e>
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	e795      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea6:	4667      	mov	r7, ip
 8000ea8:	e7d1      	b.n	8000e4e <__udivmoddi4+0x256>
 8000eaa:	4681      	mov	r9, r0
 8000eac:	e77c      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	442c      	add	r4, r5
 8000eb2:	e747      	b.n	8000d44 <__udivmoddi4+0x14c>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	442b      	add	r3, r5
 8000eba:	e72f      	b.n	8000d1c <__udivmoddi4+0x124>
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	e708      	b.n	8000cd2 <__udivmoddi4+0xda>
 8000ec0:	4637      	mov	r7, r6
 8000ec2:	e6e9      	b.n	8000c98 <__udivmoddi4+0xa0>

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eca:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <HAL_InitTick+0x3c>)
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <HAL_InitTick+0x40>)
 8000ece:	7812      	ldrb	r2, [r2, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
{
 8000ed2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ed4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ed8:	fbb0 f0f2 	udiv	r0, r0, r2
 8000edc:	fbb3 f0f0 	udiv	r0, r3, r0
 8000ee0:	f000 fc0a 	bl	80016f8 <HAL_SYSTICK_Config>
 8000ee4:	b908      	cbnz	r0, 8000eea <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee6:	2d0f      	cmp	r5, #15
 8000ee8:	d901      	bls.n	8000eee <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000eea:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000eec:	bd38      	pop	{r3, r4, r5, pc}
 8000eee:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	4629      	mov	r1, r5
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef8:	f000 fbba 	bl	8001670 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000efc:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <HAL_InitTick+0x44>)
 8000efe:	4620      	mov	r0, r4
 8000f00:	601d      	str	r5, [r3, #0]
}
 8000f02:	bd38      	pop	{r3, r4, r5, pc}
 8000f04:	20000000 	.word	0x20000000
 8000f08:	2000000c 	.word	0x2000000c
 8000f0c:	20000004 	.word	0x20000004

08000f10 <HAL_Init>:
{
 8000f10:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f12:	4b0b      	ldr	r3, [pc, #44]	; (8000f40 <HAL_Init+0x30>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f1a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f22:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f2a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f2c:	2003      	movs	r0, #3
 8000f2e:	f000 fb8d 	bl	800164c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f32:	2000      	movs	r0, #0
 8000f34:	f7ff ffc8 	bl	8000ec8 <HAL_InitTick>
  HAL_MspInit();
 8000f38:	f002 feee 	bl	8003d18 <HAL_MspInit>
}
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	bd08      	pop	{r3, pc}
 8000f40:	40023c00 	.word	0x40023c00

08000f44 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f44:	4a03      	ldr	r2, [pc, #12]	; (8000f54 <HAL_IncTick+0x10>)
 8000f46:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <HAL_IncTick+0x14>)
 8000f48:	6811      	ldr	r1, [r2, #0]
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	440b      	add	r3, r1
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20000210 	.word	0x20000210
 8000f58:	20000000 	.word	0x20000000

08000f5c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f5c:	4b01      	ldr	r3, [pc, #4]	; (8000f64 <HAL_GetTick+0x8>)
 8000f5e:	6818      	ldr	r0, [r3, #0]
}
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000210 	.word	0x20000210

08000f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f68:	b538      	push	{r3, r4, r5, lr}
 8000f6a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f6c:	f7ff fff6 	bl	8000f5c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f70:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000f72:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000f74:	d002      	beq.n	8000f7c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f76:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <HAL_Delay+0x20>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f7c:	f7ff ffee 	bl	8000f5c <HAL_GetTick>
 8000f80:	1b40      	subs	r0, r0, r5
 8000f82:	42a0      	cmp	r0, r4
 8000f84:	d3fa      	bcc.n	8000f7c <HAL_Delay+0x14>
  {
  }
}
 8000f86:	bd38      	pop	{r3, r4, r5, pc}
 8000f88:	20000000 	.word	0x20000000

08000f8c <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f8c:	2800      	cmp	r0, #0
 8000f8e:	d07c      	beq.n	800108a <HAL_CAN_Init+0xfe>
{
 8000f90:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f92:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000f96:	4604      	mov	r4, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d073      	beq.n	8001084 <HAL_CAN_Init+0xf8>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f9c:	6822      	ldr	r2, [r4, #0]
 8000f9e:	6813      	ldr	r3, [r2, #0]
 8000fa0:	f023 0302 	bic.w	r3, r3, #2
 8000fa4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fa6:	f7ff ffd9 	bl	8000f5c <HAL_GetTick>
 8000faa:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fac:	e004      	b.n	8000fb8 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fae:	f7ff ffd5 	bl	8000f5c <HAL_GetTick>
 8000fb2:	1b40      	subs	r0, r0, r5
 8000fb4:	280a      	cmp	r0, #10
 8000fb6:	d85c      	bhi.n	8001072 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fb8:	6823      	ldr	r3, [r4, #0]
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	0791      	lsls	r1, r2, #30
 8000fbe:	d4f6      	bmi.n	8000fae <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	f042 0201 	orr.w	r2, r2, #1
 8000fc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fc8:	f7ff ffc8 	bl	8000f5c <HAL_GetTick>
 8000fcc:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fce:	e004      	b.n	8000fda <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fd0:	f7ff ffc4 	bl	8000f5c <HAL_GetTick>
 8000fd4:	1b40      	subs	r0, r0, r5
 8000fd6:	280a      	cmp	r0, #10
 8000fd8:	d84b      	bhi.n	8001072 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fda:	6823      	ldr	r3, [r4, #0]
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	07d2      	lsls	r2, r2, #31
 8000fe0:	d5f6      	bpl.n	8000fd0 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fe2:	7e22      	ldrb	r2, [r4, #24]
 8000fe4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	bf0c      	ite	eq
 8000fea:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fee:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000ff2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ff4:	7e62      	ldrb	r2, [r4, #25]
 8000ff6:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	bf0c      	ite	eq
 8000ffc:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001000:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001004:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001006:	7ea2      	ldrb	r2, [r4, #26]
 8001008:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	bf0c      	ite	eq
 800100e:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001012:	f022 0220 	bicne.w	r2, r2, #32
 8001016:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001018:	7ee2      	ldrb	r2, [r4, #27]
 800101a:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	bf0c      	ite	eq
 8001020:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001024:	f042 0210 	orrne.w	r2, r2, #16
 8001028:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800102a:	7f22      	ldrb	r2, [r4, #28]
 800102c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	bf0c      	ite	eq
 8001032:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001036:	f022 0208 	bicne.w	r2, r2, #8
 800103a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800103c:	7f62      	ldrb	r2, [r4, #29]
 800103e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	bf0c      	ite	eq
 8001044:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001048:	f022 0204 	bicne.w	r2, r2, #4
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800104e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8001052:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
 8001056:	430a      	orrs	r2, r1
 8001058:	6861      	ldr	r1, [r4, #4]
 800105a:	432a      	orrs	r2, r5
 800105c:	4302      	orrs	r2, r0
 800105e:	3901      	subs	r1, #1
 8001060:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001062:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001064:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001066:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 8001068:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800106a:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800106c:	f884 5020 	strb.w	r5, [r4, #32]
}
 8001070:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001072:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001074:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001076:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107a:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 800107c:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 800107e:	f884 2020 	strb.w	r2, [r4, #32]
}
 8001082:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8001084:	f001 fe66 	bl	8002d54 <HAL_CAN_MspInit>
 8001088:	e788      	b.n	8000f9c <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 800108a:	2001      	movs	r0, #1
}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001090:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001094:	3b01      	subs	r3, #1
 8001096:	2b01      	cmp	r3, #1
 8001098:	d905      	bls.n	80010a6 <HAL_CAN_ConfigFilter+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800109a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800109c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010a0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80010a2:	2001      	movs	r0, #1
  }
}
 80010a4:	4770      	bx	lr
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010a6:	4b3c      	ldr	r3, [pc, #240]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 80010a8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010ac:	f042 0201 	orr.w	r2, r2, #1
{
 80010b0:	b4f0      	push	{r4, r5, r6, r7}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010b2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80010b6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010ba:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80010be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80010c2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010c6:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80010c8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80010cc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80010d0:	694a      	ldr	r2, [r1, #20]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010d2:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80010d6:	2401      	movs	r4, #1
 80010d8:	f002 001f 	and.w	r0, r2, #31
 80010dc:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010e0:	43c4      	mvns	r4, r0
 80010e2:	4025      	ands	r5, r4
 80010e4:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80010e8:	69cd      	ldr	r5, [r1, #28]
 80010ea:	2d00      	cmp	r5, #0
 80010ec:	d03a      	beq.n	8001164 <HAL_CAN_ConfigFilter+0xd4>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80010ee:	2d01      	cmp	r5, #1
 80010f0:	d115      	bne.n	800111e <HAL_CAN_ConfigFilter+0x8e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80010f2:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 80010f6:	4305      	orrs	r5, r0
 80010f8:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 80010fc:	00d2      	lsls	r2, r2, #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80010fe:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001100:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001102:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001104:	898b      	ldrh	r3, [r1, #12]
 8001106:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800110a:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800110e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001112:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001116:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800111a:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800111e:	698b      	ldr	r3, [r1, #24]
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001120:	4a1d      	ldr	r2, [pc, #116]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001122:	bb9b      	cbnz	r3, 800118c <HAL_CAN_ConfigFilter+0xfc>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001124:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8001128:	4023      	ands	r3, r4
 800112a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800112e:	690b      	ldr	r3, [r1, #16]
 8001130:	bb2b      	cbnz	r3, 800117e <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 8001134:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001138:	4014      	ands	r4, r2
 800113a:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800113e:	6a0b      	ldr	r3, [r1, #32]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d105      	bne.n	8001150 <HAL_CAN_ConfigFilter+0xc0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001144:	4a14      	ldr	r2, [pc, #80]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 8001146:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
 800114a:	4318      	orrs	r0, r3
 800114c:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001150:	4a11      	ldr	r2, [pc, #68]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 8001152:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8001156:	f023 0301 	bic.w	r3, r3, #1
    return HAL_OK;
 800115a:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800115c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 8001160:	bcf0      	pop	{r4, r5, r6, r7}
 8001162:	4770      	bx	lr
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001164:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001168:	4025      	ands	r5, r4
 800116a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800116e:	00d2      	lsls	r2, r2, #3
 8001170:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001174:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001176:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001178:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800117a:	880b      	ldrh	r3, [r1, #0]
 800117c:	e7c5      	b.n	800110a <HAL_CAN_ConfigFilter+0x7a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800117e:	4a06      	ldr	r2, [pc, #24]	; (8001198 <HAL_CAN_ConfigFilter+0x108>)
 8001180:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8001184:	4303      	orrs	r3, r0
 8001186:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800118a:	e7d8      	b.n	800113e <HAL_CAN_ConfigFilter+0xae>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800118c:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8001190:	4303      	orrs	r3, r0
 8001192:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8001196:	e7ca      	b.n	800112e <HAL_CAN_ConfigFilter+0x9e>
 8001198:	40006400 	.word	0x40006400

0800119c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800119c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800119e:	f890 3020 	ldrb.w	r3, [r0, #32]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d005      	beq.n	80011b2 <HAL_CAN_Start+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80011a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011ac:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80011ae:	2001      	movs	r0, #1
  }
}
 80011b0:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011b2:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80011b4:	2302      	movs	r3, #2
 80011b6:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011ba:	6813      	ldr	r3, [r2, #0]
 80011bc:	f023 0301 	bic.w	r3, r3, #1
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 80011c4:	f7ff feca 	bl	8000f5c <HAL_GetTick>
 80011c8:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011ca:	e004      	b.n	80011d6 <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011cc:	f7ff fec6 	bl	8000f5c <HAL_GetTick>
 80011d0:	1b40      	subs	r0, r0, r5
 80011d2:	280a      	cmp	r0, #10
 80011d4:	d807      	bhi.n	80011e6 <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f013 0301 	ands.w	r3, r3, #1
 80011de:	d1f5      	bne.n	80011cc <HAL_CAN_Start+0x30>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011e0:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 80011e2:	4618      	mov	r0, r3
}
 80011e4:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80011e8:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ee:	6263      	str	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 80011f0:	2001      	movs	r0, #1
        hcan->State = HAL_CAN_STATE_ERROR;
 80011f2:	f884 2020 	strb.w	r2, [r4, #32]
}
 80011f6:	bd38      	pop	{r3, r4, r5, pc}

080011f8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80011f8:	b470      	push	{r4, r5, r6}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80011fa:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80011fe:	6805      	ldr	r5, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001200:	3c01      	subs	r4, #1
 8001202:	2c01      	cmp	r4, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001204:	68ae      	ldr	r6, [r5, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8001206:	d906      	bls.n	8001216 <HAL_CAN_AddTxMessage+0x1e>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001208:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800120a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800120e:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001210:	2001      	movs	r0, #1
  }
}
 8001212:	bc70      	pop	{r4, r5, r6}
 8001214:	4770      	bx	lr
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001216:	f016 5fe0 	tst.w	r6, #469762048	; 0x1c000000
 800121a:	d02e      	beq.n	800127a <HAL_CAN_AddTxMessage+0x82>
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800121c:	f3c6 6601 	ubfx	r6, r6, #24, #2
      if (transmitmailbox > 2U)
 8001220:	2e03      	cmp	r6, #3
 8001222:	d031      	beq.n	8001288 <HAL_CAN_AddTxMessage+0x90>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001224:	2001      	movs	r0, #1
 8001226:	40b0      	lsls	r0, r6
 8001228:	6018      	str	r0, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 800122a:	688b      	ldr	r3, [r1, #8]
 800122c:	bb93      	cbnz	r3, 8001294 <HAL_CAN_AddTxMessage+0x9c>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800122e:	680c      	ldr	r4, [r1, #0]
 8001230:	68c8      	ldr	r0, [r1, #12]
 8001232:	f106 0318 	add.w	r3, r6, #24
 8001236:	011b      	lsls	r3, r3, #4
 8001238:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 800123c:	50e8      	str	r0, [r5, r3]
      if (pHeader->TransmitGlobalTime == ENABLE)
 800123e:	7d08      	ldrb	r0, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001240:	6909      	ldr	r1, [r1, #16]
 8001242:	0136      	lsls	r6, r6, #4
 8001244:	19ab      	adds	r3, r5, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001246:	2801      	cmp	r0, #1
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001248:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 800124c:	d105      	bne.n	800125a <HAL_CAN_AddTxMessage+0x62>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800124e:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8001252:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001256:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800125a:	4435      	add	r5, r6
 800125c:	6851      	ldr	r1, [r2, #4]
 800125e:	f8c5 118c 	str.w	r1, [r5, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001262:	6812      	ldr	r2, [r2, #0]
 8001264:	f8c5 2188 	str.w	r2, [r5, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001268:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800126c:	f042 0201 	orr.w	r2, r2, #1
      return HAL_OK;
 8001270:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001272:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
 8001276:	bc70      	pop	{r4, r5, r6}
 8001278:	4770      	bx	lr
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800127a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800127c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001280:	6243      	str	r3, [r0, #36]	; 0x24
}
 8001282:	bc70      	pop	{r4, r5, r6}
      return HAL_ERROR;
 8001284:	2001      	movs	r0, #1
}
 8001286:	4770      	bx	lr
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001288:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800128a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800128e:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001290:	2001      	movs	r0, #1
 8001292:	e7be      	b.n	8001212 <HAL_CAN_AddTxMessage+0x1a>
                                                           pHeader->IDE |
 8001294:	68c8      	ldr	r0, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001296:	684c      	ldr	r4, [r1, #4]
                                                           pHeader->IDE |
 8001298:	4303      	orrs	r3, r0
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800129a:	f106 0018 	add.w	r0, r6, #24
 800129e:	0100      	lsls	r0, r0, #4
                                                           pHeader->IDE |
 80012a0:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012a4:	502b      	str	r3, [r5, r0]
 80012a6:	e7ca      	b.n	800123e <HAL_CAN_AddTxMessage+0x46>

080012a8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80012a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80012ac:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80012b0:	3c01      	subs	r4, #1
 80012b2:	2c01      	cmp	r4, #1
 80012b4:	d906      	bls.n	80012c4 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012bc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80012be:	2001      	movs	r0, #1
  }
}
 80012c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012c4:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012c6:	2900      	cmp	r1, #0
 80012c8:	d058      	beq.n	800137c <HAL_CAN_GetRxMessage+0xd4>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80012ca:	692c      	ldr	r4, [r5, #16]
 80012cc:	07a4      	lsls	r4, r4, #30
 80012ce:	d058      	beq.n	8001382 <HAL_CAN_GetRxMessage+0xda>
 80012d0:	010c      	lsls	r4, r1, #4
 80012d2:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80012d4:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80012d8:	f007 0704 	and.w	r7, r7, #4
 80012dc:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80012de:	2f00      	cmp	r7, #0
 80012e0:	d15c      	bne.n	800139c <HAL_CAN_GetRxMessage+0xf4>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80012e2:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80012e6:	0d7f      	lsrs	r7, r7, #21
 80012e8:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80012ea:	f8d6 e1b0 	ldr.w	lr, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80012ee:	f8d6 c1b4 	ldr.w	ip, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80012f2:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012f6:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012fa:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80012fc:	f3ce 0e40 	ubfx	lr, lr, #1, #1
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001300:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001304:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001308:	f00c 050f 	and.w	r5, ip, #15
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800130c:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800130e:	e9c2 e503 	strd	lr, r5, [r2, #12]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001312:	e9c2 6705 	strd	r6, r7, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001316:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800131a:	6802      	ldr	r2, [r0, #0]
 800131c:	4422      	add	r2, r4
 800131e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001322:	0a12      	lsrs	r2, r2, #8
 8001324:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001326:	6802      	ldr	r2, [r0, #0]
 8001328:	4422      	add	r2, r4
 800132a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800132e:	0c12      	lsrs	r2, r2, #16
 8001330:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001332:	6802      	ldr	r2, [r0, #0]
 8001334:	4422      	add	r2, r4
 8001336:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800133a:	0e12      	lsrs	r2, r2, #24
 800133c:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800133e:	6802      	ldr	r2, [r0, #0]
 8001340:	4422      	add	r2, r4
 8001342:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001346:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001348:	6802      	ldr	r2, [r0, #0]
 800134a:	4422      	add	r2, r4
 800134c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001350:	0a12      	lsrs	r2, r2, #8
 8001352:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001354:	6802      	ldr	r2, [r0, #0]
 8001356:	4422      	add	r2, r4
 8001358:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800135c:	0c12      	lsrs	r2, r2, #16
 800135e:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001360:	6802      	ldr	r2, [r0, #0]
 8001362:	4414      	add	r4, r2
 8001364:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001368:	0e12      	lsrs	r2, r2, #24
 800136a:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800136c:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800136e:	b979      	cbnz	r1, 8001390 <HAL_CAN_GetRxMessage+0xe8>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001370:	68d3      	ldr	r3, [r2, #12]
 8001372:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8001376:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001378:	60d3      	str	r3, [r2, #12]
 800137a:	e7a1      	b.n	80012c0 <HAL_CAN_GetRxMessage+0x18>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800137c:	68ec      	ldr	r4, [r5, #12]
 800137e:	07a6      	lsls	r6, r4, #30
 8001380:	d1a6      	bne.n	80012d0 <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001382:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001384:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001388:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 800138a:	2001      	movs	r0, #1
}
 800138c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001390:	6913      	ldr	r3, [r2, #16]
 8001392:	f043 0320 	orr.w	r3, r3, #32
 8001396:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 8001398:	2000      	movs	r0, #0
 800139a:	e791      	b.n	80012c0 <HAL_CAN_GetRxMessage+0x18>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800139c:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80013a0:	08ff      	lsrs	r7, r7, #3
 80013a2:	6057      	str	r7, [r2, #4]
 80013a4:	e7a1      	b.n	80012ea <HAL_CAN_GetRxMessage+0x42>
 80013a6:	bf00      	nop

080013a8 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80013a8:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80013ac:	3b01      	subs	r3, #1
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d905      	bls.n	80013be <HAL_CAN_ActivateNotification+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013b2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80013b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013b8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80013ba:	2001      	movs	r0, #1
  }
}
 80013bc:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80013be:	6802      	ldr	r2, [r0, #0]
 80013c0:	6953      	ldr	r3, [r2, #20]
 80013c2:	4319      	orrs	r1, r3
 80013c4:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80013c6:	2000      	movs	r0, #0
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop

080013cc <HAL_CAN_TxMailbox0CompleteCallback>:
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop

080013d0 <HAL_CAN_TxMailbox1CompleteCallback>:
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop

080013d4 <HAL_CAN_TxMailbox2CompleteCallback>:
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop

080013d8 <HAL_CAN_TxMailbox0AbortCallback>:
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop

080013dc <HAL_CAN_TxMailbox1AbortCallback>:
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop

080013e0 <HAL_CAN_TxMailbox2AbortCallback>:
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop

080013e4 <HAL_CAN_RxFifo0FullCallback>:
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop

080013e8 <HAL_CAN_RxFifo1MsgPendingCallback>:
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop

080013ec <HAL_CAN_RxFifo1FullCallback>:
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop

080013f0 <HAL_CAN_SleepCallback>:
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop

080013f4 <HAL_CAN_WakeUpFromRxMsgCallback>:
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop

080013f8 <HAL_CAN_ErrorCallback>:
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop

080013fc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80013fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001400:	6803      	ldr	r3, [r0, #0]
 8001402:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001404:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001408:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800140a:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800140e:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001412:	f8d3 a018 	ldr.w	sl, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001416:	f014 0601 	ands.w	r6, r4, #1
{
 800141a:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800141c:	d025      	beq.n	800146a <HAL_CAN_IRQHandler+0x6e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800141e:	f017 0601 	ands.w	r6, r7, #1
 8001422:	f040 809c 	bne.w	800155e <HAL_CAN_IRQHandler+0x162>
 8001426:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800142a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800142e:	05f8      	lsls	r0, r7, #23
 8001430:	d50d      	bpl.n	800144e <HAL_CAN_IRQHandler+0x52>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001432:	682b      	ldr	r3, [r5, #0]
 8001434:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001438:	6098      	str	r0, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800143a:	05bb      	lsls	r3, r7, #22
 800143c:	f100 80c7 	bmi.w	80015ce <HAL_CAN_IRQHandler+0x1d2>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001440:	0578      	lsls	r0, r7, #21
 8001442:	f100 80d7 	bmi.w	80015f4 <HAL_CAN_IRQHandler+0x1f8>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001446:	053a      	lsls	r2, r7, #20
 8001448:	f140 80e8 	bpl.w	800161c <HAL_CAN_IRQHandler+0x220>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800144c:	460e      	mov	r6, r1
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800144e:	03fb      	lsls	r3, r7, #15
 8001450:	d50b      	bpl.n	800146a <HAL_CAN_IRQHandler+0x6e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001452:	682b      	ldr	r3, [r5, #0]
 8001454:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001458:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800145a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800145c:	f100 80b3 	bmi.w	80015c6 <HAL_CAN_IRQHandler+0x1ca>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001460:	0379      	lsls	r1, r7, #13
 8001462:	f140 80c9 	bpl.w	80015f8 <HAL_CAN_IRQHandler+0x1fc>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001466:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800146a:	0723      	lsls	r3, r4, #28
 800146c:	d502      	bpl.n	8001474 <HAL_CAN_IRQHandler+0x78>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800146e:	f01b 0f10 	tst.w	fp, #16
 8001472:	d16e      	bne.n	8001552 <HAL_CAN_IRQHandler+0x156>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001474:	0767      	lsls	r7, r4, #29
 8001476:	d502      	bpl.n	800147e <HAL_CAN_IRQHandler+0x82>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001478:	f01b 0f08 	tst.w	fp, #8
 800147c:	d17f      	bne.n	800157e <HAL_CAN_IRQHandler+0x182>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800147e:	07a0      	lsls	r0, r4, #30
 8001480:	d504      	bpl.n	800148c <HAL_CAN_IRQHandler+0x90>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001482:	682b      	ldr	r3, [r5, #0]
 8001484:	68db      	ldr	r3, [r3, #12]
 8001486:	0799      	lsls	r1, r3, #30
 8001488:	f040 808e 	bne.w	80015a8 <HAL_CAN_IRQHandler+0x1ac>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800148c:	0662      	lsls	r2, r4, #25
 800148e:	d502      	bpl.n	8001496 <HAL_CAN_IRQHandler+0x9a>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001490:	f019 0f10 	tst.w	r9, #16
 8001494:	d157      	bne.n	8001546 <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001496:	06a3      	lsls	r3, r4, #26
 8001498:	d503      	bpl.n	80014a2 <HAL_CAN_IRQHandler+0xa6>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800149a:	f019 0f08 	tst.w	r9, #8
 800149e:	f040 8087 	bne.w	80015b0 <HAL_CAN_IRQHandler+0x1b4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80014a2:	06e7      	lsls	r7, r4, #27
 80014a4:	d504      	bpl.n	80014b0 <HAL_CAN_IRQHandler+0xb4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80014a6:	682b      	ldr	r3, [r5, #0]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	0798      	lsls	r0, r3, #30
 80014ac:	f040 8087 	bne.w	80015be <HAL_CAN_IRQHandler+0x1c2>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80014b0:	03a1      	lsls	r1, r4, #14
 80014b2:	d502      	bpl.n	80014ba <HAL_CAN_IRQHandler+0xbe>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80014b4:	f018 0f10 	tst.w	r8, #16
 80014b8:	d168      	bne.n	800158c <HAL_CAN_IRQHandler+0x190>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80014ba:	03e2      	lsls	r2, r4, #15
 80014bc:	d502      	bpl.n	80014c4 <HAL_CAN_IRQHandler+0xc8>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80014be:	f018 0f08 	tst.w	r8, #8
 80014c2:	d16a      	bne.n	800159a <HAL_CAN_IRQHandler+0x19e>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80014c4:	0423      	lsls	r3, r4, #16
 80014c6:	d535      	bpl.n	8001534 <HAL_CAN_IRQHandler+0x138>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80014c8:	f018 0f04 	tst.w	r8, #4
 80014cc:	682b      	ldr	r3, [r5, #0]
 80014ce:	d02f      	beq.n	8001530 <HAL_CAN_IRQHandler+0x134>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80014d0:	05e7      	lsls	r7, r4, #23
 80014d2:	d504      	bpl.n	80014de <HAL_CAN_IRQHandler+0xe2>
 80014d4:	f01a 0f01 	tst.w	sl, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80014d8:	bf18      	it	ne
 80014da:	f046 0601 	orrne.w	r6, r6, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80014de:	05a0      	lsls	r0, r4, #22
 80014e0:	d504      	bpl.n	80014ec <HAL_CAN_IRQHandler+0xf0>
 80014e2:	f01a 0f02 	tst.w	sl, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80014e6:	bf18      	it	ne
 80014e8:	f046 0602 	orrne.w	r6, r6, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80014ec:	0561      	lsls	r1, r4, #21
 80014ee:	d504      	bpl.n	80014fa <HAL_CAN_IRQHandler+0xfe>
 80014f0:	f01a 0f04 	tst.w	sl, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80014f4:	bf18      	it	ne
 80014f6:	f046 0604 	orrne.w	r6, r6, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80014fa:	0522      	lsls	r2, r4, #20
 80014fc:	d518      	bpl.n	8001530 <HAL_CAN_IRQHandler+0x134>
 80014fe:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 8001502:	d015      	beq.n	8001530 <HAL_CAN_IRQHandler+0x134>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 8001504:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8001508:	f000 8096 	beq.w	8001638 <HAL_CAN_IRQHandler+0x23c>
 800150c:	d979      	bls.n	8001602 <HAL_CAN_IRQHandler+0x206>
 800150e:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 8001512:	f000 808e 	beq.w	8001632 <HAL_CAN_IRQHandler+0x236>
 8001516:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 800151a:	f000 8090 	beq.w	800163e <HAL_CAN_IRQHandler+0x242>
 800151e:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8001522:	d101      	bne.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            /* Set CAN error code to Acknowledgement error */
            errorcode |= HAL_CAN_ERROR_ACK;
            break;
          case (CAN_ESR_LEC_2):
            /* Set CAN error code to Bit recessive error */
            errorcode |= HAL_CAN_ERROR_BR;
 8001524:	f046 0640 	orr.w	r6, r6, #64	; 0x40
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001528:	699a      	ldr	r2, [r3, #24]
 800152a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800152e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001530:	2204      	movs	r2, #4
 8001532:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001534:	b12e      	cbz	r6, 8001542 <HAL_CAN_IRQHandler+0x146>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001536:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001538:	431e      	orrs	r6, r3
 800153a:	626e      	str	r6, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800153c:	4628      	mov	r0, r5
 800153e:	f7ff ff5b 	bl	80013f8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001542:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001546:	682b      	ldr	r3, [r5, #0]
 8001548:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800154a:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800154e:	611a      	str	r2, [r3, #16]
 8001550:	e7a1      	b.n	8001496 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001552:	682b      	ldr	r3, [r5, #0]
 8001554:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001556:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800155a:	60da      	str	r2, [r3, #12]
 800155c:	e78a      	b.n	8001474 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800155e:	2201      	movs	r2, #1
 8001560:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001562:	07bb      	lsls	r3, r7, #30
 8001564:	d437      	bmi.n	80015d6 <HAL_CAN_IRQHandler+0x1da>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001566:	077e      	lsls	r6, r7, #29
 8001568:	d43d      	bmi.n	80015e6 <HAL_CAN_IRQHandler+0x1ea>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800156a:	f017 0608 	ands.w	r6, r7, #8
 800156e:	d059      	beq.n	8001624 <HAL_CAN_IRQHandler+0x228>
 8001570:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001574:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001578:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 800157c:	e757      	b.n	800142e <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800157e:	682b      	ldr	r3, [r5, #0]
 8001580:	2208      	movs	r2, #8
 8001582:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001584:	4628      	mov	r0, r5
 8001586:	f7ff ff2d 	bl	80013e4 <HAL_CAN_RxFifo0FullCallback>
 800158a:	e778      	b.n	800147e <HAL_CAN_IRQHandler+0x82>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800158c:	682b      	ldr	r3, [r5, #0]
 800158e:	2210      	movs	r2, #16
 8001590:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001592:	4628      	mov	r0, r5
 8001594:	f7ff ff2c 	bl	80013f0 <HAL_CAN_SleepCallback>
 8001598:	e78f      	b.n	80014ba <HAL_CAN_IRQHandler+0xbe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800159a:	682b      	ldr	r3, [r5, #0]
 800159c:	2208      	movs	r2, #8
 800159e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80015a0:	4628      	mov	r0, r5
 80015a2:	f7ff ff27 	bl	80013f4 <HAL_CAN_WakeUpFromRxMsgCallback>
 80015a6:	e78d      	b.n	80014c4 <HAL_CAN_IRQHandler+0xc8>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80015a8:	4628      	mov	r0, r5
 80015aa:	f001 fe2d 	bl	8003208 <HAL_CAN_RxFifo0MsgPendingCallback>
 80015ae:	e76d      	b.n	800148c <HAL_CAN_IRQHandler+0x90>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80015b0:	682b      	ldr	r3, [r5, #0]
 80015b2:	2208      	movs	r2, #8
 80015b4:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80015b6:	4628      	mov	r0, r5
 80015b8:	f7ff ff18 	bl	80013ec <HAL_CAN_RxFifo1FullCallback>
 80015bc:	e771      	b.n	80014a2 <HAL_CAN_IRQHandler+0xa6>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80015be:	4628      	mov	r0, r5
 80015c0:	f7ff ff12 	bl	80013e8 <HAL_CAN_RxFifo1MsgPendingCallback>
 80015c4:	e774      	b.n	80014b0 <HAL_CAN_IRQHandler+0xb4>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80015c6:	4628      	mov	r0, r5
 80015c8:	f7ff ff04 	bl	80013d4 <HAL_CAN_TxMailbox2CompleteCallback>
 80015cc:	e74d      	b.n	800146a <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80015ce:	4628      	mov	r0, r5
 80015d0:	f7ff fefe 	bl	80013d0 <HAL_CAN_TxMailbox1CompleteCallback>
 80015d4:	e73b      	b.n	800144e <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80015d6:	f7ff fef9 	bl	80013cc <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80015da:	2600      	movs	r6, #0
 80015dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015e4:	e723      	b.n	800142e <HAL_CAN_IRQHandler+0x32>
 80015e6:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80015ea:	f44f 4190 	mov.w	r1, #18432	; 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80015ee:	f44f 6600 	mov.w	r6, #2048	; 0x800
 80015f2:	e71c      	b.n	800142e <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80015f4:	4616      	mov	r6, r2
 80015f6:	e72a      	b.n	800144e <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80015f8:	033a      	lsls	r2, r7, #12
 80015fa:	d50b      	bpl.n	8001614 <HAL_CAN_IRQHandler+0x218>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80015fc:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8001600:	e733      	b.n	800146a <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8001602:	f1ba 0f10 	cmp.w	sl, #16
 8001606:	d01d      	beq.n	8001644 <HAL_CAN_IRQHandler+0x248>
 8001608:	f1ba 0f20 	cmp.w	sl, #32
 800160c:	d18c      	bne.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_FOR;
 800160e:	f046 0610 	orr.w	r6, r6, #16
            break;
 8001612:	e789      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001614:	4628      	mov	r0, r5
 8001616:	f7ff fee3 	bl	80013e0 <HAL_CAN_TxMailbox2AbortCallback>
 800161a:	e726      	b.n	800146a <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800161c:	4628      	mov	r0, r5
 800161e:	f7ff fedd 	bl	80013dc <HAL_CAN_TxMailbox1AbortCallback>
 8001622:	e714      	b.n	800144e <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001624:	f7ff fed8 	bl	80013d8 <HAL_CAN_TxMailbox0AbortCallback>
 8001628:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800162c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001630:	e6fd      	b.n	800142e <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 8001632:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 8001636:	e777      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001638:	f046 0620 	orr.w	r6, r6, #32
            break;
 800163c:	e774      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_CRC;
 800163e:	f446 7680 	orr.w	r6, r6, #256	; 0x100
            break;
 8001642:	e771      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001644:	f046 0608 	orr.w	r6, r6, #8
            break;
 8001648:	e76e      	b.n	8001528 <HAL_CAN_IRQHandler+0x12c>
 800164a:	bf00      	nop

0800164c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800164c:	4a07      	ldr	r2, [pc, #28]	; (800166c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800164e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001650:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8001654:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001656:	0200      	lsls	r0, r0, #8
 8001658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800165c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001664:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001666:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001670:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <HAL_NVIC_SetPriority+0x64>)
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001678:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800167a:	f1c3 0507 	rsb	r5, r3, #7
 800167e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001680:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001684:	bf28      	it	cs
 8001686:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001688:	2c06      	cmp	r4, #6
 800168a:	d919      	bls.n	80016c0 <HAL_NVIC_SetPriority+0x50>
 800168c:	3b03      	subs	r3, #3
 800168e:	f04f 34ff 	mov.w	r4, #4294967295
 8001692:	409c      	lsls	r4, r3
 8001694:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	f04f 32ff 	mov.w	r2, #4294967295
 800169c:	40aa      	lsls	r2, r5
 800169e:	ea21 0102 	bic.w	r1, r1, r2
 80016a2:	fa01 f203 	lsl.w	r2, r1, r3
 80016a6:	4322      	orrs	r2, r4
 80016a8:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 80016aa:	2800      	cmp	r0, #0
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	db0a      	blt.n	80016c6 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80016b4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80016b8:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80016bc:	bc30      	pop	{r4, r5}
 80016be:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016c0:	2400      	movs	r4, #0
 80016c2:	4623      	mov	r3, r4
 80016c4:	e7e8      	b.n	8001698 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c6:	4b04      	ldr	r3, [pc, #16]	; (80016d8 <HAL_NVIC_SetPriority+0x68>)
 80016c8:	f000 000f 	and.w	r0, r0, #15
 80016cc:	4403      	add	r3, r0
 80016ce:	761a      	strb	r2, [r3, #24]
 80016d0:	bc30      	pop	{r4, r5}
 80016d2:	4770      	bx	lr
 80016d4:	e000ed00 	.word	0xe000ed00
 80016d8:	e000ecfc 	.word	0xe000ecfc

080016dc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80016dc:	2800      	cmp	r0, #0
 80016de:	db07      	blt.n	80016f0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016e0:	f000 011f 	and.w	r1, r0, #31
 80016e4:	2301      	movs	r3, #1
 80016e6:	0940      	lsrs	r0, r0, #5
 80016e8:	4a02      	ldr	r2, [pc, #8]	; (80016f4 <HAL_NVIC_EnableIRQ+0x18>)
 80016ea:	408b      	lsls	r3, r1
 80016ec:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000e100 	.word	0xe000e100

080016f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f8:	3801      	subs	r0, #1
 80016fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80016fe:	d20e      	bcs.n	800171e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001702:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001704:	4c08      	ldr	r4, [pc, #32]	; (8001728 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001706:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001708:	20f0      	movs	r0, #240	; 0xf0
 800170a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001710:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001712:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001716:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8001718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800171c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800171e:	2001      	movs	r0, #1
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	e000e010 	.word	0xe000e010
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800172c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001730:	2b02      	cmp	r3, #2
 8001732:	d003      	beq.n	800173c <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001738:	2001      	movs	r0, #1
 800173a:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800173c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800173e:	2305      	movs	r3, #5
 8001740:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001744:	6813      	ldr	r3, [r2, #0]
 8001746:	f023 0301 	bic.w	r3, r3, #1
 800174a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800174c:	2000      	movs	r0, #0
}
 800174e:	4770      	bx	lr

08001750 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001754:	f8df c260 	ldr.w	ip, [pc, #608]	; 80019b8 <HAL_GPIO_Init+0x268>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001758:	f8df 8260 	ldr.w	r8, [pc, #608]	; 80019bc <HAL_GPIO_Init+0x26c>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800175c:	f8d1 e000 	ldr.w	lr, [r1]
{
 8001760:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001762:	2500      	movs	r5, #0
 8001764:	e003      	b.n	800176e <HAL_GPIO_Init+0x1e>
 8001766:	3501      	adds	r5, #1
 8001768:	2d10      	cmp	r5, #16
 800176a:	f000 80a4 	beq.w	80018b6 <HAL_GPIO_Init+0x166>
    ioposition = 0x01U << position;
 800176e:	2301      	movs	r3, #1
 8001770:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001772:	ea0e 0403 	and.w	r4, lr, r3
    if(iocurrent == ioposition)
 8001776:	42a3      	cmp	r3, r4
 8001778:	d1f5      	bne.n	8001766 <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800177a:	684e      	ldr	r6, [r1, #4]
 800177c:	f026 0a10 	bic.w	sl, r6, #16
 8001780:	f1ba 0f02 	cmp.w	sl, #2
 8001784:	f000 809a 	beq.w	80018bc <HAL_GPIO_Init+0x16c>
 8001788:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800178c:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 800178e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001792:	fa02 f209 	lsl.w	r2, r2, r9
 8001796:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001798:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800179c:	ea02 0b0b 	and.w	fp, r2, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017a0:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017a4:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017a8:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017ac:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 80017b0:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017b2:	f240 80a9 	bls.w	8001908 <HAL_GPIO_Init+0x1b8>
      temp = GPIOx->PUPDR;
 80017b6:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017b8:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017ba:	403a      	ands	r2, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017bc:	fa03 f309 	lsl.w	r3, r3, r9
 80017c0:	4313      	orrs	r3, r2
      GPIOx->PUPDR = temp;
 80017c2:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017c4:	00f3      	lsls	r3, r6, #3
 80017c6:	d5ce      	bpl.n	8001766 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c8:	2300      	movs	r3, #0
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80017d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d4:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 80017d8:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80017dc:	f025 0203 	bic.w	r2, r5, #3
 80017e0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80017e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e8:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 80017ec:	9301      	str	r3, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017ee:	f005 0703 	and.w	r7, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f2:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80017f4:	f8d2 9008 	ldr.w	r9, [r2, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017f8:	00bf      	lsls	r7, r7, #2
 80017fa:	230f      	movs	r3, #15
 80017fc:	40bb      	lsls	r3, r7
 80017fe:	ea29 0a03 	bic.w	sl, r9, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001802:	4b67      	ldr	r3, [pc, #412]	; (80019a0 <HAL_GPIO_Init+0x250>)
 8001804:	4298      	cmp	r0, r3
 8001806:	d02e      	beq.n	8001866 <HAL_GPIO_Init+0x116>
 8001808:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800180c:	4298      	cmp	r0, r3
 800180e:	f000 808e 	beq.w	800192e <HAL_GPIO_Init+0x1de>
 8001812:	4b64      	ldr	r3, [pc, #400]	; (80019a4 <HAL_GPIO_Init+0x254>)
 8001814:	4298      	cmp	r0, r3
 8001816:	f000 8091 	beq.w	800193c <HAL_GPIO_Init+0x1ec>
 800181a:	4b63      	ldr	r3, [pc, #396]	; (80019a8 <HAL_GPIO_Init+0x258>)
 800181c:	4298      	cmp	r0, r3
 800181e:	f000 8094 	beq.w	800194a <HAL_GPIO_Init+0x1fa>
 8001822:	4b62      	ldr	r3, [pc, #392]	; (80019ac <HAL_GPIO_Init+0x25c>)
 8001824:	4298      	cmp	r0, r3
 8001826:	f000 8097 	beq.w	8001958 <HAL_GPIO_Init+0x208>
 800182a:	4b61      	ldr	r3, [pc, #388]	; (80019b0 <HAL_GPIO_Init+0x260>)
 800182c:	4298      	cmp	r0, r3
 800182e:	f000 80a1 	beq.w	8001974 <HAL_GPIO_Init+0x224>
 8001832:	4b60      	ldr	r3, [pc, #384]	; (80019b4 <HAL_GPIO_Init+0x264>)
 8001834:	4298      	cmp	r0, r3
 8001836:	f000 80a4 	beq.w	8001982 <HAL_GPIO_Init+0x232>
 800183a:	f8df 9184 	ldr.w	r9, [pc, #388]	; 80019c0 <HAL_GPIO_Init+0x270>
 800183e:	4548      	cmp	r0, r9
 8001840:	f000 8091 	beq.w	8001966 <HAL_GPIO_Init+0x216>
 8001844:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80019c4 <HAL_GPIO_Init+0x274>
 8001848:	4548      	cmp	r0, r9
 800184a:	f000 80a1 	beq.w	8001990 <HAL_GPIO_Init+0x240>
 800184e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80019c8 <HAL_GPIO_Init+0x278>
 8001852:	4548      	cmp	r0, r9
 8001854:	bf0c      	ite	eq
 8001856:	f04f 0909 	moveq.w	r9, #9
 800185a:	f04f 090a 	movne.w	r9, #10
 800185e:	fa09 f707 	lsl.w	r7, r9, r7
 8001862:	ea4a 0a07 	orr.w	sl, sl, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001866:	f8c2 a008 	str.w	sl, [r2, #8]
        temp = EXTI->IMR;
 800186a:	f8dc 3000 	ldr.w	r3, [ip]
        temp &= ~((uint32_t)iocurrent);
 800186e:	43e2      	mvns	r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001870:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8001872:	bf54      	ite	pl
 8001874:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001876:	4323      	orrmi	r3, r4
        }
        EXTI->IMR = temp;
 8001878:	f8cc 3000 	str.w	r3, [ip]

        temp = EXTI->EMR;
 800187c:	f8dc 3004 	ldr.w	r3, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001880:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8001882:	bf54      	ite	pl
 8001884:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001886:	4323      	orrmi	r3, r4
        }
        EXTI->EMR = temp;
 8001888:	f8cc 3004 	str.w	r3, [ip, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800188c:	f8dc 3008 	ldr.w	r3, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001890:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8001892:	bf54      	ite	pl
 8001894:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001896:	4323      	orrmi	r3, r4
        }
        EXTI->RTSR = temp;
 8001898:	f8cc 3008 	str.w	r3, [ip, #8]

        temp = EXTI->FTSR;
 800189c:	f8dc 300c 	ldr.w	r3, [ip, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018a0:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018a2:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 80018a6:	bf54      	ite	pl
 80018a8:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 80018aa:	4323      	orrmi	r3, r4
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ac:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 80018ae:	f8cc 300c 	str.w	r3, [ip, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018b2:	f47f af5c 	bne.w	800176e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 80018b6:	b003      	add	sp, #12
 80018b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 80018bc:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 80018c0:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018c4:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 80018c8:	f8d9 2020 	ldr.w	r2, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018cc:	00bf      	lsls	r7, r7, #2
 80018ce:	f04f 0b0f 	mov.w	fp, #15
 80018d2:	fa0b fb07 	lsl.w	fp, fp, r7
 80018d6:	ea22 0a0b 	bic.w	sl, r2, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018da:	690a      	ldr	r2, [r1, #16]
 80018dc:	40ba      	lsls	r2, r7
 80018de:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->AFR[position >> 3U] = temp;
 80018e2:	f8c9 2020 	str.w	r2, [r9, #32]
 80018e6:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018ea:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 80018ec:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018f0:	fa02 f209 	lsl.w	r2, r2, r9
 80018f4:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018f6:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018fa:	ea02 0a0a 	and.w	sl, r2, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018fe:	fa07 f709 	lsl.w	r7, r7, r9
 8001902:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 8001906:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8001908:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800190a:	ea07 0a02 	and.w	sl, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 800190e:	68cf      	ldr	r7, [r1, #12]
 8001910:	fa07 f709 	lsl.w	r7, r7, r9
 8001914:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001918:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800191a:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800191e:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001922:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001926:	40af      	lsls	r7, r5
 8001928:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 800192a:	6047      	str	r7, [r0, #4]
 800192c:	e743      	b.n	80017b6 <HAL_GPIO_Init+0x66>
 800192e:	f04f 0901 	mov.w	r9, #1
 8001932:	fa09 f707 	lsl.w	r7, r9, r7
 8001936:	ea4a 0a07 	orr.w	sl, sl, r7
 800193a:	e794      	b.n	8001866 <HAL_GPIO_Init+0x116>
 800193c:	f04f 0902 	mov.w	r9, #2
 8001940:	fa09 f707 	lsl.w	r7, r9, r7
 8001944:	ea4a 0a07 	orr.w	sl, sl, r7
 8001948:	e78d      	b.n	8001866 <HAL_GPIO_Init+0x116>
 800194a:	f04f 0903 	mov.w	r9, #3
 800194e:	fa09 f707 	lsl.w	r7, r9, r7
 8001952:	ea4a 0a07 	orr.w	sl, sl, r7
 8001956:	e786      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001958:	f04f 0904 	mov.w	r9, #4
 800195c:	fa09 f707 	lsl.w	r7, r9, r7
 8001960:	ea4a 0a07 	orr.w	sl, sl, r7
 8001964:	e77f      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001966:	f04f 0907 	mov.w	r9, #7
 800196a:	fa09 f707 	lsl.w	r7, r9, r7
 800196e:	ea4a 0a07 	orr.w	sl, sl, r7
 8001972:	e778      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001974:	f04f 0905 	mov.w	r9, #5
 8001978:	fa09 f707 	lsl.w	r7, r9, r7
 800197c:	ea4a 0a07 	orr.w	sl, sl, r7
 8001980:	e771      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001982:	f04f 0906 	mov.w	r9, #6
 8001986:	fa09 f707 	lsl.w	r7, r9, r7
 800198a:	ea4a 0a07 	orr.w	sl, sl, r7
 800198e:	e76a      	b.n	8001866 <HAL_GPIO_Init+0x116>
 8001990:	f04f 0908 	mov.w	r9, #8
 8001994:	fa09 f707 	lsl.w	r7, r9, r7
 8001998:	ea4a 0a07 	orr.w	sl, sl, r7
 800199c:	e763      	b.n	8001866 <HAL_GPIO_Init+0x116>
 800199e:	bf00      	nop
 80019a0:	40020000 	.word	0x40020000
 80019a4:	40020800 	.word	0x40020800
 80019a8:	40020c00 	.word	0x40020c00
 80019ac:	40021000 	.word	0x40021000
 80019b0:	40021400 	.word	0x40021400
 80019b4:	40021800 	.word	0x40021800
 80019b8:	40013c00 	.word	0x40013c00
 80019bc:	40023800 	.word	0x40023800
 80019c0:	40021c00 	.word	0x40021c00
 80019c4:	40022000 	.word	0x40022000
 80019c8:	40022400 	.word	0x40022400

080019cc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019cc:	b902      	cbnz	r2, 80019d0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019ce:	0409      	lsls	r1, r1, #16
 80019d0:	6181      	str	r1, [r0, #24]
  }
}
 80019d2:	4770      	bx	lr

080019d4 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80019d4:	6943      	ldr	r3, [r0, #20]
 80019d6:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80019da:	bf08      	it	eq
 80019dc:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 80019de:	6181      	str	r1, [r0, #24]
  }
}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop

080019e4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019e4:	2800      	cmp	r0, #0
 80019e6:	f000 8132 	beq.w	8001c4e <HAL_RCC_OscConfig+0x26a>
{
 80019ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ee:	6803      	ldr	r3, [r0, #0]
 80019f0:	07dd      	lsls	r5, r3, #31
{
 80019f2:	b082      	sub	sp, #8
 80019f4:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019f6:	d52f      	bpl.n	8001a58 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019f8:	49ac      	ldr	r1, [pc, #688]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 80019fa:	688a      	ldr	r2, [r1, #8]
 80019fc:	f002 020c 	and.w	r2, r2, #12
 8001a00:	2a04      	cmp	r2, #4
 8001a02:	f000 80ea 	beq.w	8001bda <HAL_RCC_OscConfig+0x1f6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a06:	688a      	ldr	r2, [r1, #8]
 8001a08:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a0c:	2a08      	cmp	r2, #8
 8001a0e:	f000 80e0 	beq.w	8001bd2 <HAL_RCC_OscConfig+0x1ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a12:	6863      	ldr	r3, [r4, #4]
 8001a14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a18:	f000 80e9 	beq.w	8001bee <HAL_RCC_OscConfig+0x20a>
 8001a1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a20:	f000 8154 	beq.w	8001ccc <HAL_RCC_OscConfig+0x2e8>
 8001a24:	4da1      	ldr	r5, [pc, #644]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001a26:	682a      	ldr	r2, [r5, #0]
 8001a28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a2c:	602a      	str	r2, [r5, #0]
 8001a2e:	682a      	ldr	r2, [r5, #0]
 8001a30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a34:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	f040 80de 	bne.w	8001bf8 <HAL_RCC_OscConfig+0x214>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fa8e 	bl	8000f5c <HAL_GetTick>
 8001a40:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a42:	e005      	b.n	8001a50 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a44:	f7ff fa8a 	bl	8000f5c <HAL_GetTick>
 8001a48:	1b80      	subs	r0, r0, r6
 8001a4a:	2864      	cmp	r0, #100	; 0x64
 8001a4c:	f200 80f2 	bhi.w	8001c34 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a50:	682b      	ldr	r3, [r5, #0]
 8001a52:	039b      	lsls	r3, r3, #14
 8001a54:	d4f6      	bmi.n	8001a44 <HAL_RCC_OscConfig+0x60>
 8001a56:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a58:	079f      	lsls	r7, r3, #30
 8001a5a:	d475      	bmi.n	8001b48 <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a5c:	071a      	lsls	r2, r3, #28
 8001a5e:	d515      	bpl.n	8001a8c <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a60:	6963      	ldr	r3, [r4, #20]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f000 80a5 	beq.w	8001bb2 <HAL_RCC_OscConfig+0x1ce>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a68:	4b91      	ldr	r3, [pc, #580]	; (8001cb0 <HAL_RCC_OscConfig+0x2cc>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a6a:	4d90      	ldr	r5, [pc, #576]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001a70:	f7ff fa74 	bl	8000f5c <HAL_GetTick>
 8001a74:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a76:	e005      	b.n	8001a84 <HAL_RCC_OscConfig+0xa0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a78:	f7ff fa70 	bl	8000f5c <HAL_GetTick>
 8001a7c:	1b80      	subs	r0, r0, r6
 8001a7e:	2802      	cmp	r0, #2
 8001a80:	f200 80d8 	bhi.w	8001c34 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a84:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001a86:	079b      	lsls	r3, r3, #30
 8001a88:	d5f6      	bpl.n	8001a78 <HAL_RCC_OscConfig+0x94>
 8001a8a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a8c:	0758      	lsls	r0, r3, #29
 8001a8e:	d53b      	bpl.n	8001b08 <HAL_RCC_OscConfig+0x124>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a90:	4a86      	ldr	r2, [pc, #536]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001a92:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001a94:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8001a98:	f040 80db 	bne.w	8001c52 <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a9c:	9301      	str	r3, [sp, #4]
 8001a9e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	6413      	str	r3, [r2, #64]	; 0x40
 8001aa6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001ab0:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab2:	4d80      	ldr	r5, [pc, #512]	; (8001cb4 <HAL_RCC_OscConfig+0x2d0>)
 8001ab4:	682a      	ldr	r2, [r5, #0]
 8001ab6:	05d1      	lsls	r1, r2, #23
 8001ab8:	f140 80ac 	bpl.w	8001c14 <HAL_RCC_OscConfig+0x230>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001abc:	68a3      	ldr	r3, [r4, #8]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	f000 80c9 	beq.w	8001c56 <HAL_RCC_OscConfig+0x272>
 8001ac4:	2b05      	cmp	r3, #5
 8001ac6:	f000 810b 	beq.w	8001ce0 <HAL_RCC_OscConfig+0x2fc>
 8001aca:	4d78      	ldr	r5, [pc, #480]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001acc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001ace:	f022 0201 	bic.w	r2, r2, #1
 8001ad2:	672a      	str	r2, [r5, #112]	; 0x70
 8001ad4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001ad6:	f022 0204 	bic.w	r2, r2, #4
 8001ada:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f040 80bf 	bne.w	8001c60 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae2:	f7ff fa3b 	bl	8000f5c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ae6:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001aea:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aec:	e006      	b.n	8001afc <HAL_RCC_OscConfig+0x118>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aee:	f7ff fa35 	bl	8000f5c <HAL_GetTick>
 8001af2:	eba0 0008 	sub.w	r0, r0, r8
 8001af6:	42b8      	cmp	r0, r7
 8001af8:	f200 809c 	bhi.w	8001c34 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001afc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001afe:	0798      	lsls	r0, r3, #30
 8001b00:	d4f5      	bmi.n	8001aee <HAL_RCC_OscConfig+0x10a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b02:	2e00      	cmp	r6, #0
 8001b04:	f040 80dc 	bne.w	8001cc0 <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b08:	69a2      	ldr	r2, [r4, #24]
 8001b0a:	b1ca      	cbz	r2, 8001b40 <HAL_RCC_OscConfig+0x15c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b0c:	4d67      	ldr	r5, [pc, #412]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001b0e:	68a9      	ldr	r1, [r5, #8]
 8001b10:	f001 010c 	and.w	r1, r1, #12
 8001b14:	2908      	cmp	r1, #8
 8001b16:	d048      	beq.n	8001baa <HAL_RCC_OscConfig+0x1c6>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b18:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1a:	4a67      	ldr	r2, [pc, #412]	; (8001cb8 <HAL_RCC_OscConfig+0x2d4>)
 8001b1c:	f04f 0100 	mov.w	r1, #0
 8001b20:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b22:	f000 80e7 	beq.w	8001cf4 <HAL_RCC_OscConfig+0x310>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b26:	f7ff fa19 	bl	8000f5c <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b2a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001b2c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b2e:	e004      	b.n	8001b3a <HAL_RCC_OscConfig+0x156>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b30:	f7ff fa14 	bl	8000f5c <HAL_GetTick>
 8001b34:	1b40      	subs	r0, r0, r5
 8001b36:	2802      	cmp	r0, #2
 8001b38:	d87c      	bhi.n	8001c34 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b3a:	6823      	ldr	r3, [r4, #0]
 8001b3c:	019b      	lsls	r3, r3, #6
 8001b3e:	d4f7      	bmi.n	8001b30 <HAL_RCC_OscConfig+0x14c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001b40:	2000      	movs	r0, #0
}
 8001b42:	b002      	add	sp, #8
 8001b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b48:	4a58      	ldr	r2, [pc, #352]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001b4a:	6891      	ldr	r1, [r2, #8]
 8001b4c:	f011 0f0c 	tst.w	r1, #12
 8001b50:	d024      	beq.n	8001b9c <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b52:	6891      	ldr	r1, [r2, #8]
 8001b54:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b58:	2908      	cmp	r1, #8
 8001b5a:	d01c      	beq.n	8001b96 <HAL_RCC_OscConfig+0x1b2>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b5c:	68e3      	ldr	r3, [r4, #12]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 8092 	beq.w	8001c88 <HAL_RCC_OscConfig+0x2a4>
        __HAL_RCC_HSI_ENABLE();
 8001b64:	4b55      	ldr	r3, [pc, #340]	; (8001cbc <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b66:	4d51      	ldr	r5, [pc, #324]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 8001b68:	2201      	movs	r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b6c:	f7ff f9f6 	bl	8000f5c <HAL_GetTick>
 8001b70:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b72:	e004      	b.n	8001b7e <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b74:	f7ff f9f2 	bl	8000f5c <HAL_GetTick>
 8001b78:	1b80      	subs	r0, r0, r6
 8001b7a:	2802      	cmp	r0, #2
 8001b7c:	d85a      	bhi.n	8001c34 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b7e:	682b      	ldr	r3, [r5, #0]
 8001b80:	0798      	lsls	r0, r3, #30
 8001b82:	d5f7      	bpl.n	8001b74 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b84:	682b      	ldr	r3, [r5, #0]
 8001b86:	6922      	ldr	r2, [r4, #16]
 8001b88:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b8c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b90:	602b      	str	r3, [r5, #0]
 8001b92:	6823      	ldr	r3, [r4, #0]
 8001b94:	e762      	b.n	8001a5c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b96:	6852      	ldr	r2, [r2, #4]
 8001b98:	0256      	lsls	r6, r2, #9
 8001b9a:	d4df      	bmi.n	8001b5c <HAL_RCC_OscConfig+0x178>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b9c:	4a43      	ldr	r2, [pc, #268]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001b9e:	6812      	ldr	r2, [r2, #0]
 8001ba0:	0795      	lsls	r5, r2, #30
 8001ba2:	d54b      	bpl.n	8001c3c <HAL_RCC_OscConfig+0x258>
 8001ba4:	68e2      	ldr	r2, [r4, #12]
 8001ba6:	2a01      	cmp	r2, #1
 8001ba8:	d048      	beq.n	8001c3c <HAL_RCC_OscConfig+0x258>
    return HAL_ERROR;
 8001baa:	2001      	movs	r0, #1
}
 8001bac:	b002      	add	sp, #8
 8001bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001bb2:	4a3f      	ldr	r2, [pc, #252]	; (8001cb0 <HAL_RCC_OscConfig+0x2cc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb4:	4d3d      	ldr	r5, [pc, #244]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 8001bb6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001bb8:	f7ff f9d0 	bl	8000f5c <HAL_GetTick>
 8001bbc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bbe:	e004      	b.n	8001bca <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bc0:	f7ff f9cc 	bl	8000f5c <HAL_GetTick>
 8001bc4:	1b80      	subs	r0, r0, r6
 8001bc6:	2802      	cmp	r0, #2
 8001bc8:	d834      	bhi.n	8001c34 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bca:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001bcc:	079f      	lsls	r7, r3, #30
 8001bce:	d4f7      	bmi.n	8001bc0 <HAL_RCC_OscConfig+0x1dc>
 8001bd0:	e75b      	b.n	8001a8a <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bd2:	684a      	ldr	r2, [r1, #4]
 8001bd4:	0250      	lsls	r0, r2, #9
 8001bd6:	f57f af1c 	bpl.w	8001a12 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bda:	4a34      	ldr	r2, [pc, #208]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001bdc:	6812      	ldr	r2, [r2, #0]
 8001bde:	0391      	lsls	r1, r2, #14
 8001be0:	f57f af3a 	bpl.w	8001a58 <HAL_RCC_OscConfig+0x74>
 8001be4:	6862      	ldr	r2, [r4, #4]
 8001be6:	2a00      	cmp	r2, #0
 8001be8:	f47f af36 	bne.w	8001a58 <HAL_RCC_OscConfig+0x74>
 8001bec:	e7dd      	b.n	8001baa <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bee:	4a2f      	ldr	r2, [pc, #188]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001bf0:	6813      	ldr	r3, [r2, #0]
 8001bf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001bf8:	f7ff f9b0 	bl	8000f5c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bfc:	4d2b      	ldr	r5, [pc, #172]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001bfe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c00:	e004      	b.n	8001c0c <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c02:	f7ff f9ab 	bl	8000f5c <HAL_GetTick>
 8001c06:	1b80      	subs	r0, r0, r6
 8001c08:	2864      	cmp	r0, #100	; 0x64
 8001c0a:	d813      	bhi.n	8001c34 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0c:	682b      	ldr	r3, [r5, #0]
 8001c0e:	039a      	lsls	r2, r3, #14
 8001c10:	d5f7      	bpl.n	8001c02 <HAL_RCC_OscConfig+0x21e>
 8001c12:	e720      	b.n	8001a56 <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c14:	682a      	ldr	r2, [r5, #0]
 8001c16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c1a:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8001c1c:	f7ff f99e 	bl	8000f5c <HAL_GetTick>
 8001c20:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c22:	682b      	ldr	r3, [r5, #0]
 8001c24:	05da      	lsls	r2, r3, #23
 8001c26:	f53f af49 	bmi.w	8001abc <HAL_RCC_OscConfig+0xd8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c2a:	f7ff f997 	bl	8000f5c <HAL_GetTick>
 8001c2e:	1bc0      	subs	r0, r0, r7
 8001c30:	2802      	cmp	r0, #2
 8001c32:	d9f6      	bls.n	8001c22 <HAL_RCC_OscConfig+0x23e>
            return HAL_TIMEOUT;
 8001c34:	2003      	movs	r0, #3
}
 8001c36:	b002      	add	sp, #8
 8001c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c3c:	491b      	ldr	r1, [pc, #108]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001c3e:	6920      	ldr	r0, [r4, #16]
 8001c40:	680a      	ldr	r2, [r1, #0]
 8001c42:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001c46:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001c4a:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4c:	e706      	b.n	8001a5c <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 8001c4e:	2001      	movs	r0, #1
}
 8001c50:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 8001c52:	2600      	movs	r6, #0
 8001c54:	e72d      	b.n	8001ab2 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c56:	4a15      	ldr	r2, [pc, #84]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
 8001c58:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001c60:	f7ff f97c 	bl	8000f5c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c64:	4d11      	ldr	r5, [pc, #68]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001c66:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c68:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c6c:	e005      	b.n	8001c7a <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c6e:	f7ff f975 	bl	8000f5c <HAL_GetTick>
 8001c72:	eba0 0008 	sub.w	r0, r0, r8
 8001c76:	42b8      	cmp	r0, r7
 8001c78:	d8dc      	bhi.n	8001c34 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c7a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001c7c:	079b      	lsls	r3, r3, #30
 8001c7e:	d5f6      	bpl.n	8001c6e <HAL_RCC_OscConfig+0x28a>
    if(pwrclkchanged == SET)
 8001c80:	2e00      	cmp	r6, #0
 8001c82:	f43f af41 	beq.w	8001b08 <HAL_RCC_OscConfig+0x124>
 8001c86:	e01b      	b.n	8001cc0 <HAL_RCC_OscConfig+0x2dc>
        __HAL_RCC_HSI_DISABLE();
 8001c88:	4a0c      	ldr	r2, [pc, #48]	; (8001cbc <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c8a:	4d08      	ldr	r5, [pc, #32]	; (8001cac <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 8001c8c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c8e:	f7ff f965 	bl	8000f5c <HAL_GetTick>
 8001c92:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c94:	e004      	b.n	8001ca0 <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c96:	f7ff f961 	bl	8000f5c <HAL_GetTick>
 8001c9a:	1b80      	subs	r0, r0, r6
 8001c9c:	2802      	cmp	r0, #2
 8001c9e:	d8c9      	bhi.n	8001c34 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ca0:	682b      	ldr	r3, [r5, #0]
 8001ca2:	0799      	lsls	r1, r3, #30
 8001ca4:	d4f7      	bmi.n	8001c96 <HAL_RCC_OscConfig+0x2b2>
 8001ca6:	6823      	ldr	r3, [r4, #0]
 8001ca8:	e6d8      	b.n	8001a5c <HAL_RCC_OscConfig+0x78>
 8001caa:	bf00      	nop
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	42470e80 	.word	0x42470e80
 8001cb4:	40007000 	.word	0x40007000
 8001cb8:	42470060 	.word	0x42470060
 8001cbc:	42470000 	.word	0x42470000
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cc0:	4a23      	ldr	r2, [pc, #140]	; (8001d50 <HAL_RCC_OscConfig+0x36c>)
 8001cc2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001cc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cca:	e71d      	b.n	8001b08 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ccc:	4b20      	ldr	r3, [pc, #128]	; (8001d50 <HAL_RCC_OscConfig+0x36c>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	e78b      	b.n	8001bf8 <HAL_RCC_OscConfig+0x214>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ce0:	4b1b      	ldr	r3, [pc, #108]	; (8001d50 <HAL_RCC_OscConfig+0x36c>)
 8001ce2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001ce4:	f042 0204 	orr.w	r2, r2, #4
 8001ce8:	671a      	str	r2, [r3, #112]	; 0x70
 8001cea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001cec:	f042 0201 	orr.w	r2, r2, #1
 8001cf0:	671a      	str	r2, [r3, #112]	; 0x70
 8001cf2:	e7b5      	b.n	8001c60 <HAL_RCC_OscConfig+0x27c>
        tickstart = HAL_GetTick();
 8001cf4:	f7ff f932 	bl	8000f5c <HAL_GetTick>
 8001cf8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cfa:	e004      	b.n	8001d06 <HAL_RCC_OscConfig+0x322>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cfc:	f7ff f92e 	bl	8000f5c <HAL_GetTick>
 8001d00:	1b80      	subs	r0, r0, r6
 8001d02:	2802      	cmp	r0, #2
 8001d04:	d896      	bhi.n	8001c34 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d06:	682b      	ldr	r3, [r5, #0]
 8001d08:	0199      	lsls	r1, r3, #6
 8001d0a:	d4f7      	bmi.n	8001cfc <HAL_RCC_OscConfig+0x318>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d0c:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 8001d10:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8001d14:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d16:	4c0e      	ldr	r4, [pc, #56]	; (8001d50 <HAL_RCC_OscConfig+0x36c>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d18:	4333      	orrs	r3, r6
 8001d1a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001d1e:	0852      	lsrs	r2, r2, #1
 8001d20:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001d24:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8001d26:	490b      	ldr	r1, [pc, #44]	; (8001d54 <HAL_RCC_OscConfig+0x370>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001d2c:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d2e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001d30:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8001d32:	f7ff f913 	bl	8000f5c <HAL_GetTick>
 8001d36:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d38:	e005      	b.n	8001d46 <HAL_RCC_OscConfig+0x362>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d3a:	f7ff f90f 	bl	8000f5c <HAL_GetTick>
 8001d3e:	1b40      	subs	r0, r0, r5
 8001d40:	2802      	cmp	r0, #2
 8001d42:	f63f af77 	bhi.w	8001c34 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d46:	6823      	ldr	r3, [r4, #0]
 8001d48:	019a      	lsls	r2, r3, #6
 8001d4a:	d5f6      	bpl.n	8001d3a <HAL_RCC_OscConfig+0x356>
 8001d4c:	e6f8      	b.n	8001b40 <HAL_RCC_OscConfig+0x15c>
 8001d4e:	bf00      	nop
 8001d50:	40023800 	.word	0x40023800
 8001d54:	42470060 	.word	0x42470060

08001d58 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d58:	4917      	ldr	r1, [pc, #92]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8001d5a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d5c:	688b      	ldr	r3, [r1, #8]
 8001d5e:	f003 030c 	and.w	r3, r3, #12
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d01b      	beq.n	8001d9e <HAL_RCC_GetSysClockFreq+0x46>
 8001d66:	2b08      	cmp	r3, #8
 8001d68:	d117      	bne.n	8001d9a <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d6a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d6c:	684b      	ldr	r3, [r1, #4]
 8001d6e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d72:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d76:	d114      	bne.n	8001da2 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d78:	6849      	ldr	r1, [r1, #4]
 8001d7a:	4810      	ldr	r0, [pc, #64]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x64>)
 8001d7c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001d80:	fba1 0100 	umull	r0, r1, r1, r0
 8001d84:	f7fe ff20 	bl	8000bc8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x60>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001d90:	3301      	adds	r3, #1
 8001d92:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001d94:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001d98:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8001d9a:	4808      	ldr	r0, [pc, #32]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001d9c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001d9e:	4808      	ldr	r0, [pc, #32]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8001da0:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001da2:	684b      	ldr	r3, [r1, #4]
 8001da4:	4806      	ldr	r0, [pc, #24]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0x68>)
 8001da6:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001daa:	fba3 0100 	umull	r0, r1, r3, r0
 8001dae:	2300      	movs	r3, #0
 8001db0:	f7fe ff0a 	bl	8000bc8 <__aeabi_uldivmod>
 8001db4:	e7e8      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0x30>
 8001db6:	bf00      	nop
 8001db8:	40023800 	.word	0x40023800
 8001dbc:	00f42400 	.word	0x00f42400
 8001dc0:	00b71b00 	.word	0x00b71b00

08001dc4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001dc4:	b160      	cbz	r0, 8001de0 <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dc6:	4a48      	ldr	r2, [pc, #288]	; (8001ee8 <HAL_RCC_ClockConfig+0x124>)
 8001dc8:	6813      	ldr	r3, [r2, #0]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	428b      	cmp	r3, r1
 8001dd0:	d208      	bcs.n	8001de4 <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dd2:	b2cb      	uxtb	r3, r1
 8001dd4:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd6:	6813      	ldr	r3, [r2, #0]
 8001dd8:	f003 030f 	and.w	r3, r3, #15
 8001ddc:	428b      	cmp	r3, r1
 8001dde:	d001      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 8001de0:	2001      	movs	r0, #1
}
 8001de2:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001de4:	6803      	ldr	r3, [r0, #0]
{
 8001de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dea:	079d      	lsls	r5, r3, #30
 8001dec:	d514      	bpl.n	8001e18 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dee:	075c      	lsls	r4, r3, #29
 8001df0:	d504      	bpl.n	8001dfc <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001df2:	4c3e      	ldr	r4, [pc, #248]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001df4:	68a2      	ldr	r2, [r4, #8]
 8001df6:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8001dfa:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dfc:	071a      	lsls	r2, r3, #28
 8001dfe:	d504      	bpl.n	8001e0a <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e00:	4c3a      	ldr	r4, [pc, #232]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001e02:	68a2      	ldr	r2, [r4, #8]
 8001e04:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8001e08:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e0a:	4c38      	ldr	r4, [pc, #224]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001e0c:	6885      	ldr	r5, [r0, #8]
 8001e0e:	68a2      	ldr	r2, [r4, #8]
 8001e10:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001e14:	432a      	orrs	r2, r5
 8001e16:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e18:	07df      	lsls	r7, r3, #31
 8001e1a:	4604      	mov	r4, r0
 8001e1c:	460d      	mov	r5, r1
 8001e1e:	d522      	bpl.n	8001e66 <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e20:	6842      	ldr	r2, [r0, #4]
 8001e22:	2a01      	cmp	r2, #1
 8001e24:	d056      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x110>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e26:	1e93      	subs	r3, r2, #2
 8001e28:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e2e:	d958      	bls.n	8001ee2 <HAL_RCC_ClockConfig+0x11e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e30:	0799      	lsls	r1, r3, #30
 8001e32:	d525      	bpl.n	8001e80 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e34:	4e2d      	ldr	r6, [pc, #180]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001e36:	68b3      	ldr	r3, [r6, #8]
 8001e38:	f023 0303 	bic.w	r3, r3, #3
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001e40:	f7ff f88c 	bl	8000f5c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e44:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001e48:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4a:	e005      	b.n	8001e58 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e4c:	f7ff f886 	bl	8000f5c <HAL_GetTick>
 8001e50:	eba0 0008 	sub.w	r0, r0, r8
 8001e54:	42b8      	cmp	r0, r7
 8001e56:	d842      	bhi.n	8001ede <HAL_RCC_ClockConfig+0x11a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e58:	68b3      	ldr	r3, [r6, #8]
 8001e5a:	6862      	ldr	r2, [r4, #4]
 8001e5c:	f003 030c 	and.w	r3, r3, #12
 8001e60:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001e64:	d1f2      	bne.n	8001e4c <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e66:	4a20      	ldr	r2, [pc, #128]	; (8001ee8 <HAL_RCC_ClockConfig+0x124>)
 8001e68:	6813      	ldr	r3, [r2, #0]
 8001e6a:	f003 030f 	and.w	r3, r3, #15
 8001e6e:	42ab      	cmp	r3, r5
 8001e70:	d909      	bls.n	8001e86 <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e72:	b2eb      	uxtb	r3, r5
 8001e74:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e76:	6813      	ldr	r3, [r2, #0]
 8001e78:	f003 030f 	and.w	r3, r3, #15
 8001e7c:	42ab      	cmp	r3, r5
 8001e7e:	d002      	beq.n	8001e86 <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8001e80:	2001      	movs	r0, #1
}
 8001e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e86:	6823      	ldr	r3, [r4, #0]
 8001e88:	075a      	lsls	r2, r3, #29
 8001e8a:	d506      	bpl.n	8001e9a <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e8c:	4917      	ldr	r1, [pc, #92]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001e8e:	68e0      	ldr	r0, [r4, #12]
 8001e90:	688a      	ldr	r2, [r1, #8]
 8001e92:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001e96:	4302      	orrs	r2, r0
 8001e98:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e9a:	071b      	lsls	r3, r3, #28
 8001e9c:	d411      	bmi.n	8001ec2 <HAL_RCC_ClockConfig+0xfe>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e9e:	f7ff ff5b 	bl	8001d58 <HAL_RCC_GetSysClockFreq>
 8001ea2:	4b12      	ldr	r3, [pc, #72]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001ea4:	4912      	ldr	r1, [pc, #72]	; (8001ef0 <HAL_RCC_ClockConfig+0x12c>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	4a12      	ldr	r2, [pc, #72]	; (8001ef4 <HAL_RCC_ClockConfig+0x130>)
 8001eaa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001eae:	5ccb      	ldrb	r3, [r1, r3]
 8001eb0:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 8001eb4:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001eb6:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001eb8:	f7ff f806 	bl	8000ec8 <HAL_InitTick>
  return HAL_OK;
 8001ebc:	2000      	movs	r0, #0
}
 8001ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001ec4:	6921      	ldr	r1, [r4, #16]
 8001ec6:	6893      	ldr	r3, [r2, #8]
 8001ec8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001ecc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ed0:	6093      	str	r3, [r2, #8]
 8001ed2:	e7e4      	b.n	8001e9e <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_RCC_ClockConfig+0x128>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	039e      	lsls	r6, r3, #14
 8001eda:	d4ab      	bmi.n	8001e34 <HAL_RCC_ClockConfig+0x70>
 8001edc:	e7d0      	b.n	8001e80 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 8001ede:	2003      	movs	r0, #3
 8001ee0:	e7ed      	b.n	8001ebe <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ee2:	0198      	lsls	r0, r3, #6
 8001ee4:	d4a6      	bmi.n	8001e34 <HAL_RCC_ClockConfig+0x70>
 8001ee6:	e7cb      	b.n	8001e80 <HAL_RCC_ClockConfig+0xbc>
 8001ee8:	40023c00 	.word	0x40023c00
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	08006920 	.word	0x08006920
 8001ef4:	2000000c 	.word	0x2000000c

08001ef8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ef8:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001efa:	4a05      	ldr	r2, [pc, #20]	; (8001f10 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001efc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001efe:	4905      	ldr	r1, [pc, #20]	; (8001f14 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f00:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001f04:	6808      	ldr	r0, [r1, #0]
 8001f06:	5cd3      	ldrb	r3, [r2, r3]
}
 8001f08:	40d8      	lsrs	r0, r3
 8001f0a:	4770      	bx	lr
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	08006930 	.word	0x08006930
 8001f14:	2000000c 	.word	0x2000000c

08001f18 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f18:	4b04      	ldr	r3, [pc, #16]	; (8001f2c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001f1a:	4a05      	ldr	r2, [pc, #20]	; (8001f30 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001f1e:	4905      	ldr	r1, [pc, #20]	; (8001f34 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f20:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001f24:	6808      	ldr	r0, [r1, #0]
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
}
 8001f28:	40d8      	lsrs	r0, r3
 8001f2a:	4770      	bx	lr
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	08006930 	.word	0x08006930
 8001f34:	2000000c 	.word	0x2000000c

08001f38 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	d03b      	beq.n	8001fb4 <HAL_SPI_Init+0x7c>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f3c:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f40:	2300      	movs	r3, #0
{
 8001f42:	b570      	push	{r4, r5, r6, lr}
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f44:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 8001f48:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f4a:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f4c:	b362      	cbz	r2, 8001fa8 <HAL_SPI_Init+0x70>
 8001f4e:	4618      	mov	r0, r3
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f50:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8001f54:	e9d4 2103 	ldrd	r2, r1, [r4, #12]
 8001f58:	432b      	orrs	r3, r5
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	6962      	ldr	r2, [r4, #20]
 8001f5e:	69e5      	ldr	r5, [r4, #28]
 8001f60:	6a26      	ldr	r6, [r4, #32]
 8001f62:	430b      	orrs	r3, r1
 8001f64:	4313      	orrs	r3, r2
 8001f66:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8001f68:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f6a:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 8001f6c:	2502      	movs	r5, #2
 8001f6e:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f72:	4333      	orrs	r3, r6
 8001f74:	f402 7500 	and.w	r5, r2, #512	; 0x200
  __HAL_SPI_DISABLE(hspi);
 8001f78:	680e      	ldr	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f7a:	432b      	orrs	r3, r5
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001f7c:	0c12      	lsrs	r2, r2, #16
 8001f7e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8001f80:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f84:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001f86:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 8001f88:	f026 0640 	bic.w	r6, r6, #64	; 0x40
 8001f8c:	600e      	str	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f8e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001f90:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f92:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f94:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8001f9a:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f9c:	61cb      	str	r3, [r1, #28]

  return HAL_OK;
 8001f9e:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fa0:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001fa2:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
}
 8001fa6:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 8001fa8:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001fac:	f001 fe7c 	bl	8003ca8 <HAL_SPI_MspInit>
 8001fb0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001fb2:	e7cd      	b.n	8001f50 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8001fb4:	2001      	movs	r0, #1
}
 8001fb6:	4770      	bx	lr

08001fb8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fb8:	2800      	cmp	r0, #0
 8001fba:	d05c      	beq.n	8002076 <HAL_TIM_Base_Init+0xbe>
{
 8001fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fbe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001fc2:	4604      	mov	r4, r0
 8001fc4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fc8:	b3bb      	cbz	r3, 800203a <HAL_TIM_Base_Init+0x82>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fca:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fcc:	4e3a      	ldr	r6, [pc, #232]	; (80020b8 <HAL_TIM_Base_Init+0x100>)
 8001fce:	69a5      	ldr	r5, [r4, #24]
 8001fd0:	68e0      	ldr	r0, [r4, #12]
 8001fd2:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fda:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8001fdc:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fde:	d04c      	beq.n	800207a <HAL_TIM_Base_Init+0xc2>
 8001fe0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8001fe4:	d058      	beq.n	8002098 <HAL_TIM_Base_Init+0xe0>
 8001fe6:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8001fea:	42b2      	cmp	r2, r6
 8001fec:	d02a      	beq.n	8002044 <HAL_TIM_Base_Init+0x8c>
 8001fee:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001ff2:	42b2      	cmp	r2, r6
 8001ff4:	d026      	beq.n	8002044 <HAL_TIM_Base_Init+0x8c>
 8001ff6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001ffa:	42b2      	cmp	r2, r6
 8001ffc:	d022      	beq.n	8002044 <HAL_TIM_Base_Init+0x8c>
 8001ffe:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8002002:	42b2      	cmp	r2, r6
 8002004:	d01e      	beq.n	8002044 <HAL_TIM_Base_Init+0x8c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002006:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800200a:	42b2      	cmp	r2, r6
 800200c:	d013      	beq.n	8002036 <HAL_TIM_Base_Init+0x7e>
 800200e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002012:	42b2      	cmp	r2, r6
 8002014:	d00f      	beq.n	8002036 <HAL_TIM_Base_Init+0x7e>
 8002016:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800201a:	42b2      	cmp	r2, r6
 800201c:	d00b      	beq.n	8002036 <HAL_TIM_Base_Init+0x7e>
 800201e:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 8002022:	42b2      	cmp	r2, r6
 8002024:	d007      	beq.n	8002036 <HAL_TIM_Base_Init+0x7e>
 8002026:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800202a:	42b2      	cmp	r2, r6
 800202c:	d003      	beq.n	8002036 <HAL_TIM_Base_Init+0x7e>
 800202e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002032:	42b2      	cmp	r2, r6
 8002034:	d138      	bne.n	80020a8 <HAL_TIM_Base_Init+0xf0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002036:	6926      	ldr	r6, [r4, #16]
 8002038:	e033      	b.n	80020a2 <HAL_TIM_Base_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 800203a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800203e:	f002 f8bf 	bl	80041c0 <HAL_TIM_Base_MspInit>
 8002042:	e7c2      	b.n	8001fca <HAL_TIM_Base_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8002044:	68a6      	ldr	r6, [r4, #8]
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002046:	4f1d      	ldr	r7, [pc, #116]	; (80020bc <HAL_TIM_Base_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800204c:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800204e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002050:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002054:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002056:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800205a:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800205c:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 800205e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002060:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002062:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002064:	d101      	bne.n	800206a <HAL_TIM_Base_Init+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002066:	6963      	ldr	r3, [r4, #20]
 8002068:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800206a:	2301      	movs	r3, #1
 800206c:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 800206e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002070:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002076:	2001      	movs	r0, #1
}
 8002078:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800207a:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800207c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800207e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002082:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8002084:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002088:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800208a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800208e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002090:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002092:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002094:	6291      	str	r1, [r2, #40]	; 0x28
 8002096:	e7e6      	b.n	8002066 <HAL_TIM_Base_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 8002098:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800209a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800209c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80020a0:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80020a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020a6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80020ac:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80020ae:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020b0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80020b2:	6291      	str	r1, [r2, #40]	; 0x28
 80020b4:	e7d9      	b.n	800206a <HAL_TIM_Base_Init+0xb2>
 80020b6:	bf00      	nop
 80020b8:	40010000 	.word	0x40010000
 80020bc:	40010400 	.word	0x40010400

080020c0 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020c0:	6803      	ldr	r3, [r0, #0]
 80020c2:	68da      	ldr	r2, [r3, #12]
 80020c4:	f042 0201 	orr.w	r2, r2, #1
 80020c8:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020d0:	2a06      	cmp	r2, #6
 80020d2:	d003      	beq.n	80020dc <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]
}
 80020dc:	2000      	movs	r0, #0
 80020de:	4770      	bx	lr

080020e0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80020e0:	2800      	cmp	r0, #0
 80020e2:	d05c      	beq.n	800219e <HAL_TIM_PWM_Init+0xbe>
{
 80020e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80020e6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80020ea:	4604      	mov	r4, r0
 80020ec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020f0:	b3bb      	cbz	r3, 8002162 <HAL_TIM_PWM_Init+0x82>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020f2:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020f4:	4e3a      	ldr	r6, [pc, #232]	; (80021e0 <HAL_TIM_PWM_Init+0x100>)
 80020f6:	69a5      	ldr	r5, [r4, #24]
 80020f8:	68e0      	ldr	r0, [r4, #12]
 80020fa:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 80020fc:	2302      	movs	r3, #2
 80020fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002102:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8002104:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002106:	d04c      	beq.n	80021a2 <HAL_TIM_PWM_Init+0xc2>
 8002108:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800210c:	d058      	beq.n	80021c0 <HAL_TIM_PWM_Init+0xe0>
 800210e:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8002112:	42b2      	cmp	r2, r6
 8002114:	d02a      	beq.n	800216c <HAL_TIM_PWM_Init+0x8c>
 8002116:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800211a:	42b2      	cmp	r2, r6
 800211c:	d026      	beq.n	800216c <HAL_TIM_PWM_Init+0x8c>
 800211e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002122:	42b2      	cmp	r2, r6
 8002124:	d022      	beq.n	800216c <HAL_TIM_PWM_Init+0x8c>
 8002126:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800212a:	42b2      	cmp	r2, r6
 800212c:	d01e      	beq.n	800216c <HAL_TIM_PWM_Init+0x8c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800212e:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8002132:	42b2      	cmp	r2, r6
 8002134:	d013      	beq.n	800215e <HAL_TIM_PWM_Init+0x7e>
 8002136:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800213a:	42b2      	cmp	r2, r6
 800213c:	d00f      	beq.n	800215e <HAL_TIM_PWM_Init+0x7e>
 800213e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002142:	42b2      	cmp	r2, r6
 8002144:	d00b      	beq.n	800215e <HAL_TIM_PWM_Init+0x7e>
 8002146:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 800214a:	42b2      	cmp	r2, r6
 800214c:	d007      	beq.n	800215e <HAL_TIM_PWM_Init+0x7e>
 800214e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002152:	42b2      	cmp	r2, r6
 8002154:	d003      	beq.n	800215e <HAL_TIM_PWM_Init+0x7e>
 8002156:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800215a:	42b2      	cmp	r2, r6
 800215c:	d138      	bne.n	80021d0 <HAL_TIM_PWM_Init+0xf0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800215e:	6926      	ldr	r6, [r4, #16]
 8002160:	e033      	b.n	80021ca <HAL_TIM_PWM_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 8002162:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002166:	f001 ffff 	bl	8004168 <HAL_TIM_PWM_MspInit>
 800216a:	e7c2      	b.n	80020f2 <HAL_TIM_PWM_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 800216c:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800216e:	4f1d      	ldr	r7, [pc, #116]	; (80021e4 <HAL_TIM_PWM_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002174:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002176:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800217c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800217e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002182:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002184:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8002186:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002188:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800218a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800218c:	d101      	bne.n	8002192 <HAL_TIM_PWM_Init+0xb2>
    TIMx->RCR = Structure->RepetitionCounter;
 800218e:	6963      	ldr	r3, [r4, #20]
 8002190:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002192:	2301      	movs	r3, #1
 8002194:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8002196:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002198:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800219c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800219e:	2001      	movs	r0, #1
}
 80021a0:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80021a2:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021a4:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80021aa:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80021ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021b0:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021b6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80021b8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021ba:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80021bc:	6291      	str	r1, [r2, #40]	; 0x28
 80021be:	e7e6      	b.n	800218e <HAL_TIM_PWM_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 80021c0:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021c2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80021c8:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80021ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021ce:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021d4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80021d6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021d8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80021da:	6291      	str	r1, [r2, #40]	; 0x28
 80021dc:	e7d9      	b.n	8002192 <HAL_TIM_PWM_Init+0xb2>
 80021de:	bf00      	nop
 80021e0:	40010000 	.word	0x40010000
 80021e4:	40010400 	.word	0x40010400

080021e8 <HAL_TIM_PWM_Start>:
 80021e8:	6803      	ldr	r3, [r0, #0]
 80021ea:	2201      	movs	r2, #1
 80021ec:	6a18      	ldr	r0, [r3, #32]
 80021ee:	f001 011f 	and.w	r1, r1, #31
 80021f2:	fa02 f101 	lsl.w	r1, r2, r1
 80021f6:	ea20 0001 	bic.w	r0, r0, r1
 80021fa:	b410      	push	{r4}
 80021fc:	6218      	str	r0, [r3, #32]
 80021fe:	6a1a      	ldr	r2, [r3, #32]
 8002200:	4c0c      	ldr	r4, [pc, #48]	; (8002234 <HAL_TIM_PWM_Start+0x4c>)
 8002202:	4311      	orrs	r1, r2
 8002204:	42a3      	cmp	r3, r4
 8002206:	6219      	str	r1, [r3, #32]
 8002208:	d00f      	beq.n	800222a <HAL_TIM_PWM_Start+0x42>
 800220a:	4a0b      	ldr	r2, [pc, #44]	; (8002238 <HAL_TIM_PWM_Start+0x50>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d00c      	beq.n	800222a <HAL_TIM_PWM_Start+0x42>
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	f002 0207 	and.w	r2, r2, #7
 8002216:	2a06      	cmp	r2, #6
 8002218:	d003      	beq.n	8002222 <HAL_TIM_PWM_Start+0x3a>
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	f042 0201 	orr.w	r2, r2, #1
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	2000      	movs	r0, #0
 8002224:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002228:	4770      	bx	lr
 800222a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800222c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002230:	645a      	str	r2, [r3, #68]	; 0x44
 8002232:	e7ed      	b.n	8002210 <HAL_TIM_PWM_Start+0x28>
 8002234:	40010000 	.word	0x40010000
 8002238:	40010400 	.word	0x40010400

0800223c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800223c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002240:	2b01      	cmp	r3, #1
 8002242:	f000 80cc 	beq.w	80023de <HAL_TIM_PWM_ConfigChannel+0x1a2>
{
 8002246:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8002248:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800224a:	2401      	movs	r4, #1
 800224c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002250:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8002254:	2a0c      	cmp	r2, #12
 8002256:	d835      	bhi.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x88>
 8002258:	e8df f002 	tbb	[pc, r2]
 800225c:	34343407 	.word	0x34343407
 8002260:	3434346a 	.word	0x3434346a
 8002264:	34343496 	.word	0x34343496
 8002268:	3d          	.byte	0x3d
 8002269:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800226a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800226c:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002270:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8002272:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002274:	4e74      	ldr	r6, [pc, #464]	; (8002448 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002276:	f025 0501 	bic.w	r5, r5, #1
 800227a:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800227c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800227e:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8002280:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8002282:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002286:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800228a:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 800228c:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmrx |= OC_Config->OCMode;
 8002290:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002294:	f000 80bb 	beq.w	800240e <HAL_TIM_PWM_ConfigChannel+0x1d2>
 8002298:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800229c:	42b3      	cmp	r3, r6
 800229e:	f000 80b6 	beq.w	800240e <HAL_TIM_PWM_ConfigChannel+0x1d2>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80022a2:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80022a4:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80022a6:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80022a8:	635e      	str	r6, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022aa:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022ac:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022ae:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022b0:	f044 0408 	orr.w	r4, r4, #8
 80022b4:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80022b6:	6999      	ldr	r1, [r3, #24]
 80022b8:	f021 0104 	bic.w	r1, r1, #4
 80022bc:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022be:	699a      	ldr	r2, [r3, #24]
 80022c0:	432a      	orrs	r2, r5
 80022c2:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80022c4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80022c6:	2201      	movs	r2, #1
 80022c8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80022cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80022d0:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80022d2:	4618      	mov	r0, r3
}
 80022d4:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022d6:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80022d8:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80022dc:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022de:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022e0:	4e59      	ldr	r6, [pc, #356]	; (8002448 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80022e2:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 80022e6:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80022e8:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80022ea:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80022ec:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80022ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80022f2:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022f6:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80022f8:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022fc:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002300:	d06f      	beq.n	80023e2 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8002302:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002306:	42b3      	cmp	r3, r6
 8002308:	d06b      	beq.n	80023e2 <HAL_TIM_PWM_ConfigChannel+0x1a6>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800230a:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800230c:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800230e:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002310:	641e      	str	r6, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002312:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002314:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002316:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002318:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 800231c:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800231e:	69d9      	ldr	r1, [r3, #28]
 8002320:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002324:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002326:	69da      	ldr	r2, [r3, #28]
 8002328:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 800232c:	61da      	str	r2, [r3, #28]
      break;
 800232e:	e7c9      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002330:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002332:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002334:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002336:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002338:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8002448 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800233c:	f025 0510 	bic.w	r5, r5, #16
 8002340:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002342:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002344:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8002346:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8002348:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800234c:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002350:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002352:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002356:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800235a:	d065      	beq.n	8002428 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800235c:	4f3b      	ldr	r7, [pc, #236]	; (800244c <HAL_TIM_PWM_ConfigChannel+0x210>)
 800235e:	42bb      	cmp	r3, r7
 8002360:	d062      	beq.n	8002428 <HAL_TIM_PWM_ConfigChannel+0x1ec>
  TIMx->CCR2 = OC_Config->Pulse;
 8002362:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002364:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002366:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002368:	639e      	str	r6, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800236a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800236c:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800236e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002370:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8002374:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002376:	6999      	ldr	r1, [r3, #24]
 8002378:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800237c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800237e:	699a      	ldr	r2, [r3, #24]
 8002380:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8002384:	619a      	str	r2, [r3, #24]
      break;
 8002386:	e79d      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002388:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800238a:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800238c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800238e:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002390:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8002448 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002394:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8002398:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800239a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800239c:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800239e:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 80023a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023a4:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023a8:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023aa:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80023ae:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023b2:	d01c      	beq.n	80023ee <HAL_TIM_PWM_ConfigChannel+0x1b2>
 80023b4:	4f25      	ldr	r7, [pc, #148]	; (800244c <HAL_TIM_PWM_ConfigChannel+0x210>)
 80023b6:	42bb      	cmp	r3, r7
 80023b8:	d019      	beq.n	80023ee <HAL_TIM_PWM_ConfigChannel+0x1b2>
  TIMx->CCR3 = OC_Config->Pulse;
 80023ba:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80023bc:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80023be:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80023c0:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80023c2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023c4:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023c6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023c8:	f044 0408 	orr.w	r4, r4, #8
 80023cc:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80023ce:	69d9      	ldr	r1, [r3, #28]
 80023d0:	f021 0104 	bic.w	r1, r1, #4
 80023d4:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023d6:	69da      	ldr	r2, [r3, #28]
 80023d8:	432a      	orrs	r2, r5
 80023da:	61da      	str	r2, [r3, #28]
      break;
 80023dc:	e772      	b.n	80022c4 <HAL_TIM_PWM_ConfigChannel+0x88>
  __HAL_LOCK(htim);
 80023de:	2002      	movs	r0, #2
}
 80023e0:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80023e2:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80023e4:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80023e8:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 80023ec:	e78d      	b.n	800230a <HAL_TIM_PWM_ConfigChannel+0xce>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023ee:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80023f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023f4:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80023f8:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80023fc:	f425 5c40 	bic.w	ip, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002400:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8002404:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002408:	ea4c 1505 	orr.w	r5, ip, r5, lsl #4
 800240c:	e7d5      	b.n	80023ba <HAL_TIM_PWM_ConfigChannel+0x17e>
    tmpccer |= OC_Config->OCNPolarity;
 800240e:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002410:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002414:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8002416:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800241a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800241e:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8002420:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002424:	4335      	orrs	r5, r6
 8002426:	e73c      	b.n	80022a2 <HAL_TIM_PWM_ConfigChannel+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002428:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800242a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800242e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002432:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002436:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800243a:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 800243e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002442:	ea4c 0585 	orr.w	r5, ip, r5, lsl #2
 8002446:	e78c      	b.n	8002362 <HAL_TIM_PWM_ConfigChannel+0x126>
 8002448:	40010000 	.word	0x40010000
 800244c:	40010400 	.word	0x40010400

08002450 <HAL_TIM_OC_DelayElapsedCallback>:
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop

08002454 <HAL_TIM_IC_CaptureCallback>:
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop

08002458 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop

0800245c <HAL_TIM_TriggerCallback>:
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop

08002460 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002460:	6803      	ldr	r3, [r0, #0]
 8002462:	691a      	ldr	r2, [r3, #16]
 8002464:	0791      	lsls	r1, r2, #30
{
 8002466:	b510      	push	{r4, lr}
 8002468:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800246a:	d502      	bpl.n	8002472 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	0792      	lsls	r2, r2, #30
 8002470:	d45f      	bmi.n	8002532 <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002472:	691a      	ldr	r2, [r3, #16]
 8002474:	0750      	lsls	r0, r2, #29
 8002476:	d502      	bpl.n	800247e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	0751      	lsls	r1, r2, #29
 800247c:	d446      	bmi.n	800250c <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	0712      	lsls	r2, r2, #28
 8002482:	d502      	bpl.n	800248a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	0710      	lsls	r0, r2, #28
 8002488:	d42e      	bmi.n	80024e8 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800248a:	691a      	ldr	r2, [r3, #16]
 800248c:	06d2      	lsls	r2, r2, #27
 800248e:	d502      	bpl.n	8002496 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002490:	68da      	ldr	r2, [r3, #12]
 8002492:	06d0      	lsls	r0, r2, #27
 8002494:	d418      	bmi.n	80024c8 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002496:	691a      	ldr	r2, [r3, #16]
 8002498:	07d1      	lsls	r1, r2, #31
 800249a:	d502      	bpl.n	80024a2 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	07d2      	lsls	r2, r2, #31
 80024a0:	d45d      	bmi.n	800255e <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024a2:	691a      	ldr	r2, [r3, #16]
 80024a4:	0610      	lsls	r0, r2, #24
 80024a6:	d502      	bpl.n	80024ae <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80024a8:	68da      	ldr	r2, [r3, #12]
 80024aa:	0611      	lsls	r1, r2, #24
 80024ac:	d45f      	bmi.n	800256e <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024ae:	691a      	ldr	r2, [r3, #16]
 80024b0:	0652      	lsls	r2, r2, #25
 80024b2:	d502      	bpl.n	80024ba <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	0650      	lsls	r0, r2, #25
 80024b8:	d461      	bmi.n	800257e <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	0691      	lsls	r1, r2, #26
 80024be:	d502      	bpl.n	80024c6 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024c0:	68da      	ldr	r2, [r3, #12]
 80024c2:	0692      	lsls	r2, r2, #26
 80024c4:	d443      	bmi.n	800254e <HAL_TIM_IRQHandler+0xee>
}
 80024c6:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024c8:	f06f 0210 	mvn.w	r2, #16
 80024cc:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024ce:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024d0:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024d2:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024d6:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80024d8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024da:	d064      	beq.n	80025a6 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80024dc:	f7ff ffba 	bl	8002454 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024e0:	2200      	movs	r2, #0
 80024e2:	6823      	ldr	r3, [r4, #0]
 80024e4:	7722      	strb	r2, [r4, #28]
 80024e6:	e7d6      	b.n	8002496 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024e8:	f06f 0208 	mvn.w	r2, #8
 80024ec:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024ee:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024f0:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024f2:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024f4:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80024f6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024f8:	d152      	bne.n	80025a0 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024fa:	f7ff ffa9 	bl	8002450 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024fe:	4620      	mov	r0, r4
 8002500:	f7ff ffaa 	bl	8002458 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002504:	2200      	movs	r2, #0
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	7722      	strb	r2, [r4, #28]
 800250a:	e7be      	b.n	800248a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800250c:	f06f 0204 	mvn.w	r2, #4
 8002510:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002512:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002514:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002516:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800251a:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800251c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800251e:	d13c      	bne.n	800259a <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002520:	f7ff ff96 	bl	8002450 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002524:	4620      	mov	r0, r4
 8002526:	f7ff ff97 	bl	8002458 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800252a:	2200      	movs	r2, #0
 800252c:	6823      	ldr	r3, [r4, #0]
 800252e:	7722      	strb	r2, [r4, #28]
 8002530:	e7a5      	b.n	800247e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002532:	f06f 0202 	mvn.w	r2, #2
 8002536:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002538:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800253a:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800253c:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800253e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002540:	d025      	beq.n	800258e <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002542:	f7ff ff87 	bl	8002454 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002546:	2200      	movs	r2, #0
 8002548:	6823      	ldr	r3, [r4, #0]
 800254a:	7722      	strb	r2, [r4, #28]
 800254c:	e791      	b.n	8002472 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800254e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002552:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002554:	611a      	str	r2, [r3, #16]
}
 8002556:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800255a:	f000 b877 	b.w	800264c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800255e:	f06f 0201 	mvn.w	r2, #1
 8002562:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002564:	4620      	mov	r0, r4
 8002566:	f001 f8cf 	bl	8003708 <HAL_TIM_PeriodElapsedCallback>
 800256a:	6823      	ldr	r3, [r4, #0]
 800256c:	e799      	b.n	80024a2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800256e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002572:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002574:	4620      	mov	r0, r4
 8002576:	f000 f86b 	bl	8002650 <HAL_TIMEx_BreakCallback>
 800257a:	6823      	ldr	r3, [r4, #0]
 800257c:	e797      	b.n	80024ae <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800257e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002582:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002584:	4620      	mov	r0, r4
 8002586:	f7ff ff69 	bl	800245c <HAL_TIM_TriggerCallback>
 800258a:	6823      	ldr	r3, [r4, #0]
 800258c:	e795      	b.n	80024ba <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800258e:	f7ff ff5f 	bl	8002450 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002592:	4620      	mov	r0, r4
 8002594:	f7ff ff60 	bl	8002458 <HAL_TIM_PWM_PulseFinishedCallback>
 8002598:	e7d5      	b.n	8002546 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 800259a:	f7ff ff5b 	bl	8002454 <HAL_TIM_IC_CaptureCallback>
 800259e:	e7c4      	b.n	800252a <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 80025a0:	f7ff ff58 	bl	8002454 <HAL_TIM_IC_CaptureCallback>
 80025a4:	e7ae      	b.n	8002504 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025a6:	f7ff ff53 	bl	8002450 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025aa:	4620      	mov	r0, r4
 80025ac:	f7ff ff54 	bl	8002458 <HAL_TIM_PWM_PulseFinishedCallback>
 80025b0:	e796      	b.n	80024e0 <HAL_TIM_IRQHandler+0x80>
 80025b2:	bf00      	nop

080025b4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025b4:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80025b8:	2a01      	cmp	r2, #1
 80025ba:	d01a      	beq.n	80025f2 <HAL_TIMEx_MasterConfigSynchronization+0x3e>
{
 80025bc:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025be:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025c0:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80025c2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025c6:	e9d1 6500 	ldrd	r6, r5, [r1]
 80025ca:	4603      	mov	r3, r0
  tmpcr2 = htim->Instance->CR2;
 80025cc:	6860      	ldr	r0, [r4, #4]
  tmpsmcr = htim->Instance->SMCR;
 80025ce:	68a2      	ldr	r2, [r4, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80025d0:	f020 0170 	bic.w	r1, r0, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80025d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025d8:	4331      	orrs	r1, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025da:	432a      	orrs	r2, r5

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025dc:	2601      	movs	r6, #1

  __HAL_UNLOCK(htim);
 80025de:	2500      	movs	r5, #0
  htim->Instance->CR2 = tmpcr2;
 80025e0:	6061      	str	r1, [r4, #4]

  return HAL_OK;
 80025e2:	4628      	mov	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 80025e4:	60a2      	str	r2, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 80025e6:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80025ea:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
}
 80025ee:	bc70      	pop	{r4, r5, r6}
 80025f0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80025f2:	2002      	movs	r0, #2
}
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop

080025f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80025f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d021      	beq.n	8002644 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
{
 8002600:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002602:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002606:	e9d1 2400 	ldrd	r2, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800260a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800260e:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002610:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002614:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002616:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800261a:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800261e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002620:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002624:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002626:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800262a:	69c9      	ldr	r1, [r1, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800262c:	6802      	ldr	r2, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800262e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002630:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002634:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 8002636:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8002638:	6453      	str	r3, [r2, #68]	; 0x44

  return HAL_OK;
}
 800263a:	bc30      	pop	{r4, r5}
  __HAL_UNLOCK(htim);
 800263c:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
}
 8002640:	4608      	mov	r0, r1
 8002642:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002644:	2302      	movs	r3, #2
}
 8002646:	4618      	mov	r0, r3
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop

0800264c <HAL_TIMEx_CommutCallback>:
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop

08002650 <HAL_TIMEx_BreakCallback>:
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop

08002654 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002654:	2800      	cmp	r0, #0
 8002656:	f000 8104 	beq.w	8002862 <HAL_UART_Init+0x20e>
{
 800265a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800265e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002662:	4604      	mov	r4, r0
 8002664:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80f5 	beq.w	8002858 <HAL_UART_Init+0x204>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800266e:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002670:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8002672:	2224      	movs	r2, #36	; 0x24
 8002674:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002678:	68d8      	ldr	r0, [r3, #12]
 800267a:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800267e:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8002682:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002684:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002686:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002688:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800268c:	4329      	orrs	r1, r5
 800268e:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002690:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002692:	6965      	ldr	r5, [r4, #20]
 8002694:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 8002696:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800269a:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 800269c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026a0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80026a2:	430a      	orrs	r2, r1
 80026a4:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026a6:	695a      	ldr	r2, [r3, #20]
 80026a8:	69a1      	ldr	r1, [r4, #24]
 80026aa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80026ae:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026b0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026b4:	615a      	str	r2, [r3, #20]
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026b6:	4aaa      	ldr	r2, [pc, #680]	; (8002960 <HAL_UART_Init+0x30c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026b8:	d071      	beq.n	800279e <HAL_UART_Init+0x14a>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026ba:	4293      	cmp	r3, r2
 80026bc:	f000 80d3 	beq.w	8002866 <HAL_UART_Init+0x212>
 80026c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026c4:	4293      	cmp	r3, r2
 80026c6:	f000 80ce 	beq.w	8002866 <HAL_UART_Init+0x212>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80026ca:	f7ff fc15 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 80026ce:	4fa5      	ldr	r7, [pc, #660]	; (8002964 <HAL_UART_Init+0x310>)
 80026d0:	6863      	ldr	r3, [r4, #4]
 80026d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80026d6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80026e0:	fba7 2303 	umull	r2, r3, r7, r3
 80026e4:	095b      	lsrs	r3, r3, #5
 80026e6:	011d      	lsls	r5, r3, #4
 80026e8:	f7ff fc06 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 80026ec:	6866      	ldr	r6, [r4, #4]
 80026ee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80026f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80026f6:	00b6      	lsls	r6, r6, #2
 80026f8:	fbb0 f6f6 	udiv	r6, r0, r6
 80026fc:	f7ff fbfc 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 8002700:	6863      	ldr	r3, [r4, #4]
 8002702:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002706:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002710:	fba7 2303 	umull	r2, r3, r7, r3
 8002714:	095b      	lsrs	r3, r3, #5
 8002716:	f04f 0964 	mov.w	r9, #100	; 0x64
 800271a:	fb09 6313 	mls	r3, r9, r3, r6
 800271e:	011b      	lsls	r3, r3, #4
 8002720:	3332      	adds	r3, #50	; 0x32
 8002722:	fba7 2303 	umull	r2, r3, r7, r3
 8002726:	095b      	lsrs	r3, r3, #5
 8002728:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 800272c:	f7ff fbe4 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 8002730:	6862      	ldr	r2, [r4, #4]
 8002732:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002736:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800273a:	0093      	lsls	r3, r2, #2
 800273c:	fbb0 f8f3 	udiv	r8, r0, r3
 8002740:	f7ff fbda 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 8002744:	e9d4 2100 	ldrd	r2, r1, [r4]
 8002748:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800274c:	008b      	lsls	r3, r1, #2
 800274e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002752:	fbb0 f3f3 	udiv	r3, r0, r3
 8002756:	fba7 1303 	umull	r1, r3, r7, r3
 800275a:	095b      	lsrs	r3, r3, #5
 800275c:	fb09 8313 	mls	r3, r9, r3, r8
 8002760:	011b      	lsls	r3, r3, #4
 8002762:	3332      	adds	r3, #50	; 0x32
 8002764:	fba7 1303 	umull	r1, r3, r7, r3
 8002768:	f3c3 1343 	ubfx	r3, r3, #5, #4
 800276c:	4333      	orrs	r3, r6
 800276e:	442b      	add	r3, r5
 8002770:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002772:	6913      	ldr	r3, [r2, #16]
 8002774:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002778:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800277a:	6953      	ldr	r3, [r2, #20]
 800277c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002780:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002782:	68d3      	ldr	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002784:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8002786:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8002788:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800278c:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800278e:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002790:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002792:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002796:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 800279a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800279e:	4293      	cmp	r3, r2
 80027a0:	f000 809f 	beq.w	80028e2 <HAL_UART_Init+0x28e>
 80027a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027a8:	4293      	cmp	r3, r2
 80027aa:	f000 809a 	beq.w	80028e2 <HAL_UART_Init+0x28e>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80027ae:	f7ff fba3 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 80027b2:	4f6c      	ldr	r7, [pc, #432]	; (8002964 <HAL_UART_Init+0x310>)
 80027b4:	6863      	ldr	r3, [r4, #4]
 80027b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027ba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027c4:	fba7 2303 	umull	r2, r3, r7, r3
 80027c8:	095b      	lsrs	r3, r3, #5
 80027ca:	011e      	lsls	r6, r3, #4
 80027cc:	f7ff fb94 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 80027d0:	6865      	ldr	r5, [r4, #4]
 80027d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027d6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027da:	006d      	lsls	r5, r5, #1
 80027dc:	fbb0 f5f5 	udiv	r5, r0, r5
 80027e0:	f7ff fb8a 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 80027e4:	6863      	ldr	r3, [r4, #4]
 80027e6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027f4:	fba7 2303 	umull	r2, r3, r7, r3
 80027f8:	095b      	lsrs	r3, r3, #5
 80027fa:	f04f 0964 	mov.w	r9, #100	; 0x64
 80027fe:	fb09 5313 	mls	r3, r9, r3, r5
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	3332      	adds	r3, #50	; 0x32
 8002806:	fba7 2303 	umull	r2, r3, r7, r3
 800280a:	091b      	lsrs	r3, r3, #4
 800280c:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002810:	f7ff fb72 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 8002814:	6862      	ldr	r2, [r4, #4]
 8002816:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800281a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800281e:	0053      	lsls	r3, r2, #1
 8002820:	fbb0 f8f3 	udiv	r8, r0, r3
 8002824:	f7ff fb68 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 8002828:	e9d4 2100 	ldrd	r2, r1, [r4]
 800282c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002830:	004b      	lsls	r3, r1, #1
 8002832:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002836:	fbb0 f3f3 	udiv	r3, r0, r3
 800283a:	fba7 1303 	umull	r1, r3, r7, r3
 800283e:	095b      	lsrs	r3, r3, #5
 8002840:	fb09 8313 	mls	r3, r9, r3, r8
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	3332      	adds	r3, #50	; 0x32
 8002848:	fba7 1303 	umull	r1, r3, r7, r3
 800284c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002850:	4433      	add	r3, r6
 8002852:	442b      	add	r3, r5
 8002854:	6093      	str	r3, [r2, #8]
 8002856:	e78c      	b.n	8002772 <HAL_UART_Init+0x11e>
    huart->Lock = HAL_UNLOCKED;
 8002858:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800285c:	f001 fd42 	bl	80042e4 <HAL_UART_MspInit>
 8002860:	e705      	b.n	800266e <HAL_UART_Init+0x1a>
    return HAL_ERROR;
 8002862:	2001      	movs	r0, #1
}
 8002864:	4770      	bx	lr
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002866:	f7ff fb57 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 800286a:	4f3e      	ldr	r7, [pc, #248]	; (8002964 <HAL_UART_Init+0x310>)
 800286c:	6863      	ldr	r3, [r4, #4]
 800286e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002872:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	fbb0 f3f3 	udiv	r3, r0, r3
 800287c:	fba7 2303 	umull	r2, r3, r7, r3
 8002880:	095b      	lsrs	r3, r3, #5
 8002882:	011d      	lsls	r5, r3, #4
 8002884:	f7ff fb48 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 8002888:	6866      	ldr	r6, [r4, #4]
 800288a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800288e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002892:	00b6      	lsls	r6, r6, #2
 8002894:	fbb0 f6f6 	udiv	r6, r0, r6
 8002898:	f7ff fb3e 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 800289c:	6863      	ldr	r3, [r4, #4]
 800289e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80028ac:	fba7 2303 	umull	r2, r3, r7, r3
 80028b0:	f04f 0964 	mov.w	r9, #100	; 0x64
 80028b4:	095b      	lsrs	r3, r3, #5
 80028b6:	fb09 6313 	mls	r3, r9, r3, r6
 80028ba:	011b      	lsls	r3, r3, #4
 80028bc:	3332      	adds	r3, #50	; 0x32
 80028be:	fba7 2303 	umull	r2, r3, r7, r3
 80028c2:	095b      	lsrs	r3, r3, #5
 80028c4:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 80028c8:	f7ff fb26 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 80028cc:	6862      	ldr	r2, [r4, #4]
 80028ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028d2:	0093      	lsls	r3, r2, #2
 80028d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028d8:	fbb0 f8f3 	udiv	r8, r0, r3
 80028dc:	f7ff fb1c 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 80028e0:	e730      	b.n	8002744 <HAL_UART_Init+0xf0>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80028e2:	f7ff fb19 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 80028e6:	4f1f      	ldr	r7, [pc, #124]	; (8002964 <HAL_UART_Init+0x310>)
 80028e8:	6863      	ldr	r3, [r4, #4]
 80028ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028ee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80028f8:	fba7 2303 	umull	r2, r3, r7, r3
 80028fc:	095b      	lsrs	r3, r3, #5
 80028fe:	011e      	lsls	r6, r3, #4
 8002900:	f7ff fb0a 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 8002904:	6865      	ldr	r5, [r4, #4]
 8002906:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800290a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800290e:	006d      	lsls	r5, r5, #1
 8002910:	fbb0 f5f5 	udiv	r5, r0, r5
 8002914:	f7ff fb00 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 8002918:	6863      	ldr	r3, [r4, #4]
 800291a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800291e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	fbb0 f3f3 	udiv	r3, r0, r3
 8002928:	fba7 2303 	umull	r2, r3, r7, r3
 800292c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002930:	095b      	lsrs	r3, r3, #5
 8002932:	fb09 5313 	mls	r3, r9, r3, r5
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	3332      	adds	r3, #50	; 0x32
 800293a:	fba7 2303 	umull	r2, r3, r7, r3
 800293e:	091b      	lsrs	r3, r3, #4
 8002940:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002944:	f7ff fae8 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 8002948:	6862      	ldr	r2, [r4, #4]
 800294a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800294e:	0053      	lsls	r3, r2, #1
 8002950:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002954:	fbb0 f8f3 	udiv	r8, r0, r3
 8002958:	f7ff fade 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 800295c:	e764      	b.n	8002828 <HAL_UART_Init+0x1d4>
 800295e:	bf00      	nop
 8002960:	40011000 	.word	0x40011000
 8002964:	51eb851f 	.word	0x51eb851f

08002968 <HAL_UART_Transmit>:
{
 8002968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800296a:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 800296c:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8002970:	2920      	cmp	r1, #32
{
 8002972:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8002974:	d12d      	bne.n	80029d2 <HAL_UART_Transmit+0x6a>
    if ((pData == NULL) || (Size == 0U))
 8002976:	2e00      	cmp	r6, #0
 8002978:	d02e      	beq.n	80029d8 <HAL_UART_Transmit+0x70>
 800297a:	9201      	str	r2, [sp, #4]
 800297c:	b362      	cbz	r2, 80029d8 <HAL_UART_Transmit+0x70>
 800297e:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8002980:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002984:	2b01      	cmp	r3, #1
 8002986:	4604      	mov	r4, r0
 8002988:	d023      	beq.n	80029d2 <HAL_UART_Transmit+0x6a>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800298a:	2300      	movs	r3, #0
 800298c:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 800298e:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002990:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8002992:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002996:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800299a:	f7fe fadf 	bl	8000f5c <HAL_GetTick>
    huart->TxXferSize = Size;
 800299e:	9a01      	ldr	r2, [sp, #4]
 80029a0:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80029a2:	84e2      	strh	r2, [r4, #38]	; 0x26
 80029a4:	6822      	ldr	r2, [r4, #0]
    tickstart = HAL_GetTick();
 80029a6:	4605      	mov	r5, r0
    while (huart->TxXferCount > 0U)
 80029a8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d039      	beq.n	8002a24 <HAL_UART_Transmit+0xbc>
      huart->TxXferCount--;
 80029b0:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029b2:	68a1      	ldr	r1, [r4, #8]
      huart->TxXferCount--;
 80029b4:	3801      	subs	r0, #1
 80029b6:	b280      	uxth	r0, r0
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029b8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 80029bc:	84e0      	strh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029be:	d019      	beq.n	80029f4 <HAL_UART_Transmit+0x8c>
 80029c0:	1c78      	adds	r0, r7, #1
 80029c2:	d13b      	bne.n	8002a3c <HAL_UART_Transmit+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029c4:	6810      	ldr	r0, [r2, #0]
 80029c6:	0601      	lsls	r1, r0, #24
 80029c8:	d5fc      	bpl.n	80029c4 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80029ca:	7833      	ldrb	r3, [r6, #0]
 80029cc:	6053      	str	r3, [r2, #4]
 80029ce:	3601      	adds	r6, #1
 80029d0:	e7ea      	b.n	80029a8 <HAL_UART_Transmit+0x40>
    return HAL_BUSY;
 80029d2:	2002      	movs	r0, #2
}
 80029d4:	b003      	add	sp, #12
 80029d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 80029d8:	2001      	movs	r0, #1
}
 80029da:	b003      	add	sp, #12
 80029dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029de:	6813      	ldr	r3, [r2, #0]
 80029e0:	061b      	lsls	r3, r3, #24
 80029e2:	d40c      	bmi.n	80029fe <HAL_UART_Transmit+0x96>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80029e4:	2f00      	cmp	r7, #0
 80029e6:	d033      	beq.n	8002a50 <HAL_UART_Transmit+0xe8>
 80029e8:	f7fe fab8 	bl	8000f5c <HAL_GetTick>
 80029ec:	1b40      	subs	r0, r0, r5
 80029ee:	4287      	cmp	r7, r0
 80029f0:	6822      	ldr	r2, [r4, #0]
 80029f2:	d32d      	bcc.n	8002a50 <HAL_UART_Transmit+0xe8>
 80029f4:	1c78      	adds	r0, r7, #1
 80029f6:	d1f2      	bne.n	80029de <HAL_UART_Transmit+0x76>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029f8:	6810      	ldr	r0, [r2, #0]
 80029fa:	0601      	lsls	r1, r0, #24
 80029fc:	d5fc      	bpl.n	80029f8 <HAL_UART_Transmit+0x90>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80029fe:	8833      	ldrh	r3, [r6, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002a00:	6921      	ldr	r1, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a06:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002a08:	2900      	cmp	r1, #0
 8002a0a:	d1e0      	bne.n	80029ce <HAL_UART_Transmit+0x66>
          pData += 2U;
 8002a0c:	3602      	adds	r6, #2
 8002a0e:	e7cb      	b.n	80029a8 <HAL_UART_Transmit+0x40>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a10:	6813      	ldr	r3, [r2, #0]
 8002a12:	065b      	lsls	r3, r3, #25
 8002a14:	d40b      	bmi.n	8002a2e <HAL_UART_Transmit+0xc6>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a16:	b1df      	cbz	r7, 8002a50 <HAL_UART_Transmit+0xe8>
 8002a18:	f7fe faa0 	bl	8000f5c <HAL_GetTick>
 8002a1c:	1b40      	subs	r0, r0, r5
 8002a1e:	4287      	cmp	r7, r0
 8002a20:	6822      	ldr	r2, [r4, #0]
 8002a22:	d315      	bcc.n	8002a50 <HAL_UART_Transmit+0xe8>
 8002a24:	1c78      	adds	r0, r7, #1
 8002a26:	d1f3      	bne.n	8002a10 <HAL_UART_Transmit+0xa8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a28:	6813      	ldr	r3, [r2, #0]
 8002a2a:	0659      	lsls	r1, r3, #25
 8002a2c:	d5fc      	bpl.n	8002a28 <HAL_UART_Transmit+0xc0>
    huart->gState = HAL_UART_STATE_READY;
 8002a2e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002a30:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8002a32:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002a36:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8002a3a:	e7cb      	b.n	80029d4 <HAL_UART_Transmit+0x6c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a3c:	6813      	ldr	r3, [r2, #0]
 8002a3e:	061b      	lsls	r3, r3, #24
 8002a40:	d4c3      	bmi.n	80029ca <HAL_UART_Transmit+0x62>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a42:	b12f      	cbz	r7, 8002a50 <HAL_UART_Transmit+0xe8>
 8002a44:	f7fe fa8a 	bl	8000f5c <HAL_GetTick>
 8002a48:	1b40      	subs	r0, r0, r5
 8002a4a:	4287      	cmp	r7, r0
 8002a4c:	6822      	ldr	r2, [r4, #0]
 8002a4e:	d2b7      	bcs.n	80029c0 <HAL_UART_Transmit+0x58>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a50:	68d3      	ldr	r3, [r2, #12]
 8002a52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a56:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a58:	6953      	ldr	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002a5a:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a5c:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8002a60:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 8002a62:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a64:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002a66:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
        __HAL_UNLOCK(huart);
 8002a6a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8002a6e:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8002a72:	b003      	add	sp, #12
 8002a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a76:	bf00      	nop

08002a78 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a78:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002a7c:	2b20      	cmp	r3, #32
 8002a7e:	d120      	bne.n	8002ac2 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8002a80:	b309      	cbz	r1, 8002ac6 <HAL_UART_Receive_IT+0x4e>
 8002a82:	b302      	cbz	r2, 8002ac6 <HAL_UART_Receive_IT+0x4e>
    __HAL_LOCK(huart);
 8002a84:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d01a      	beq.n	8002ac2 <HAL_UART_Receive_IT+0x4a>
{
 8002a8c:	b430      	push	{r4, r5}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a8e:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a90:	6804      	ldr	r4, [r0, #0]
    huart->RxXferCount = Size;
 8002a92:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a94:	2522      	movs	r5, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a96:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a98:	f880 503a 	strb.w	r5, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002a9c:	68e5      	ldr	r5, [r4, #12]
    huart->RxXferSize = Size;
 8002a9e:	8582      	strh	r2, [r0, #44]	; 0x2c
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002aa0:	f445 7580 	orr.w	r5, r5, #256	; 0x100
    huart->pRxBuffPtr = pData;
 8002aa4:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UNLOCK(huart);
 8002aa6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002aaa:	60e5      	str	r5, [r4, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002aac:	6962      	ldr	r2, [r4, #20]
 8002aae:	f042 0201 	orr.w	r2, r2, #1
 8002ab2:	6162      	str	r2, [r4, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002ab4:	68e2      	ldr	r2, [r4, #12]
 8002ab6:	f042 0220 	orr.w	r2, r2, #32
    return HAL_OK;
 8002aba:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002abc:	60e2      	str	r2, [r4, #12]
}
 8002abe:	bc30      	pop	{r4, r5}
 8002ac0:	4770      	bx	lr
    return HAL_BUSY;
 8002ac2:	2002      	movs	r0, #2
}
 8002ac4:	4770      	bx	lr
      return HAL_ERROR;
 8002ac6:	2001      	movs	r0, #1
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop

08002acc <HAL_UART_TxCpltCallback>:
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop

08002ad0 <UART_Receive_IT.part.1>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8002ad0:	b510      	push	{r4, lr}
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ad2:	6884      	ldr	r4, [r0, #8]
 8002ad4:	6901      	ldr	r1, [r0, #16]
 8002ad6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002ad8:	6802      	ldr	r2, [r0, #0]
 8002ada:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8002ade:	d020      	beq.n	8002b22 <UART_Receive_IT.part.1+0x52>
 8002ae0:	1c5c      	adds	r4, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ae2:	6852      	ldr	r2, [r2, #4]
 8002ae4:	6284      	str	r4, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002ae6:	b9c9      	cbnz	r1, 8002b1c <UART_Receive_IT.part.1+0x4c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ae8:	701a      	strb	r2, [r3, #0]
    if (--huart->RxXferCount == 0U)
 8002aea:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8002aec:	3b01      	subs	r3, #1
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8002af2:	b98b      	cbnz	r3, 8002b18 <UART_Receive_IT.part.1+0x48>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002af4:	6802      	ldr	r2, [r0, #0]
 8002af6:	68d1      	ldr	r1, [r2, #12]
 8002af8:	f021 0120 	bic.w	r1, r1, #32
 8002afc:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002afe:	68d1      	ldr	r1, [r2, #12]
 8002b00:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002b04:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b06:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002b08:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b0a:	f021 0101 	bic.w	r1, r1, #1
 8002b0e:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002b10:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002b14:	f000 fafa 	bl	800310c <HAL_UART_RxCpltCallback>
}
 8002b18:	2000      	movs	r0, #0
 8002b1a:	bd10      	pop	{r4, pc}
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002b1c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b20:	e7e2      	b.n	8002ae8 <UART_Receive_IT.part.1+0x18>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b22:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002b24:	b929      	cbnz	r1, 8002b32 <UART_Receive_IT.part.1+0x62>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b2a:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 2U;
 8002b2e:	6283      	str	r3, [r0, #40]	; 0x28
 8002b30:	e7db      	b.n	8002aea <UART_Receive_IT.part.1+0x1a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002b32:	b2d2      	uxtb	r2, r2
 8002b34:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8002b38:	6283      	str	r3, [r0, #40]	; 0x28
 8002b3a:	e7d6      	b.n	8002aea <UART_Receive_IT.part.1+0x1a>

08002b3c <HAL_UART_ErrorCallback>:
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop

08002b40 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b40:	6803      	ldr	r3, [r0, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
{
 8002b44:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002b46:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b48:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b4a:	6959      	ldr	r1, [r3, #20]
{
 8002b4c:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002b4e:	d049      	beq.n	8002be4 <HAL_UART_IRQHandler+0xa4>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002b50:	f011 0101 	ands.w	r1, r1, #1
 8002b54:	d04f      	beq.n	8002bf6 <HAL_UART_IRQHandler+0xb6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b56:	07d6      	lsls	r6, r2, #31
 8002b58:	d505      	bpl.n	8002b66 <HAL_UART_IRQHandler+0x26>
 8002b5a:	05e8      	lsls	r0, r5, #23
 8002b5c:	d503      	bpl.n	8002b66 <HAL_UART_IRQHandler+0x26>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b5e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002b60:	f040 0001 	orr.w	r0, r0, #1
 8002b64:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b66:	0756      	lsls	r6, r2, #29
 8002b68:	f002 0002 	and.w	r0, r2, #2
 8002b6c:	d575      	bpl.n	8002c5a <HAL_UART_IRQHandler+0x11a>
 8002b6e:	b161      	cbz	r1, 8002b8a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b70:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002b72:	f041 0102 	orr.w	r1, r1, #2
 8002b76:	63e1      	str	r1, [r4, #60]	; 0x3c
 8002b78:	f002 0608 	and.w	r6, r2, #8
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b7c:	2800      	cmp	r0, #0
 8002b7e:	d171      	bne.n	8002c64 <HAL_UART_IRQHandler+0x124>
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b80:	b11e      	cbz	r6, 8002b8a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b82:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002b84:	f041 0108 	orr.w	r1, r1, #8
 8002b88:	63e1      	str	r1, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b8a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002b8c:	2900      	cmp	r1, #0
 8002b8e:	d031      	beq.n	8002bf4 <HAL_UART_IRQHandler+0xb4>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b90:	0696      	lsls	r6, r2, #26
 8002b92:	d501      	bpl.n	8002b98 <HAL_UART_IRQHandler+0x58>
 8002b94:	06a8      	lsls	r0, r5, #26
 8002b96:	d473      	bmi.n	8002c80 <HAL_UART_IRQHandler+0x140>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b98:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b9a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002b9c:	0709      	lsls	r1, r1, #28
 8002b9e:	d402      	bmi.n	8002ba6 <HAL_UART_IRQHandler+0x66>
 8002ba0:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002ba4:	d079      	beq.n	8002c9a <HAL_UART_IRQHandler+0x15a>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002bac:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bae:	695a      	ldr	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8002bb0:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bb2:	f022 0201 	bic.w	r2, r2, #1
 8002bb6:	615a      	str	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8002bb8:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bbc:	695a      	ldr	r2, [r3, #20]
 8002bbe:	0652      	lsls	r2, r2, #25
 8002bc0:	d55a      	bpl.n	8002c78 <HAL_UART_IRQHandler+0x138>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bc2:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002bc4:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bca:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002bcc:	2800      	cmp	r0, #0
 8002bce:	d053      	beq.n	8002c78 <HAL_UART_IRQHandler+0x138>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002bd0:	4b3a      	ldr	r3, [pc, #232]	; (8002cbc <HAL_UART_IRQHandler+0x17c>)
 8002bd2:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002bd4:	f7fe fdaa 	bl	800172c <HAL_DMA_Abort_IT>
 8002bd8:	b160      	cbz	r0, 8002bf4 <HAL_UART_IRQHandler+0xb4>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002bda:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002bdc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002be0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002be2:	4718      	bx	r3
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002be4:	0696      	lsls	r6, r2, #26
 8002be6:	d509      	bpl.n	8002bfc <HAL_UART_IRQHandler+0xbc>
 8002be8:	06a9      	lsls	r1, r5, #26
 8002bea:	d507      	bpl.n	8002bfc <HAL_UART_IRQHandler+0xbc>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002bec:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002bf0:	2b22      	cmp	r3, #34	; 0x22
 8002bf2:	d04e      	beq.n	8002c92 <HAL_UART_IRQHandler+0x152>
}
 8002bf4:	bd70      	pop	{r4, r5, r6, pc}
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002bf6:	f415 7f90 	tst.w	r5, #288	; 0x120
 8002bfa:	d1ac      	bne.n	8002b56 <HAL_UART_IRQHandler+0x16>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002bfc:	0616      	lsls	r6, r2, #24
 8002bfe:	d40e      	bmi.n	8002c1e <HAL_UART_IRQHandler+0xde>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c00:	0651      	lsls	r1, r2, #25
 8002c02:	d5f7      	bpl.n	8002bf4 <HAL_UART_IRQHandler+0xb4>
 8002c04:	066a      	lsls	r2, r5, #25
 8002c06:	d5f5      	bpl.n	8002bf4 <HAL_UART_IRQHandler+0xb4>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c08:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002c0a:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c10:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002c12:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8002c14:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002c18:	f7ff ff58 	bl	8002acc <HAL_UART_TxCpltCallback>
}
 8002c1c:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c1e:	0628      	lsls	r0, r5, #24
 8002c20:	d5ee      	bpl.n	8002c00 <HAL_UART_IRQHandler+0xc0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c22:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002c26:	2a21      	cmp	r2, #33	; 0x21
 8002c28:	d1e4      	bne.n	8002bf4 <HAL_UART_IRQHandler+0xb4>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c2a:	68a1      	ldr	r1, [r4, #8]
 8002c2c:	6a22      	ldr	r2, [r4, #32]
 8002c2e:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002c32:	d037      	beq.n	8002ca4 <HAL_UART_IRQHandler+0x164>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c34:	1c51      	adds	r1, r2, #1
 8002c36:	6221      	str	r1, [r4, #32]
 8002c38:	7812      	ldrb	r2, [r2, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8002c3c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002c3e:	3a01      	subs	r2, #1
 8002c40:	b292      	uxth	r2, r2
 8002c42:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002c44:	2a00      	cmp	r2, #0
 8002c46:	d1d5      	bne.n	8002bf4 <HAL_UART_IRQHandler+0xb4>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c4e:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002c50:	68da      	ldr	r2, [r3, #12]
 8002c52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c56:	60da      	str	r2, [r3, #12]
}
 8002c58:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c5a:	b140      	cbz	r0, 8002c6e <HAL_UART_IRQHandler+0x12e>
 8002c5c:	2900      	cmp	r1, #0
 8002c5e:	d094      	beq.n	8002b8a <HAL_UART_IRQHandler+0x4a>
 8002c60:	f002 0608 	and.w	r6, r2, #8
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c64:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002c66:	f041 0104 	orr.w	r1, r1, #4
 8002c6a:	63e1      	str	r1, [r4, #60]	; 0x3c
 8002c6c:	e788      	b.n	8002b80 <HAL_UART_IRQHandler+0x40>
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c6e:	0710      	lsls	r0, r2, #28
 8002c70:	d58b      	bpl.n	8002b8a <HAL_UART_IRQHandler+0x4a>
 8002c72:	2900      	cmp	r1, #0
 8002c74:	d185      	bne.n	8002b82 <HAL_UART_IRQHandler+0x42>
 8002c76:	e788      	b.n	8002b8a <HAL_UART_IRQHandler+0x4a>
            HAL_UART_ErrorCallback(huart);
 8002c78:	4620      	mov	r0, r4
 8002c7a:	f7ff ff5f 	bl	8002b3c <HAL_UART_ErrorCallback>
}
 8002c7e:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c80:	f894 203a 	ldrb.w	r2, [r4, #58]	; 0x3a
 8002c84:	2a22      	cmp	r2, #34	; 0x22
 8002c86:	d187      	bne.n	8002b98 <HAL_UART_IRQHandler+0x58>
 8002c88:	4620      	mov	r0, r4
 8002c8a:	f7ff ff21 	bl	8002ad0 <UART_Receive_IT.part.1>
 8002c8e:	6823      	ldr	r3, [r4, #0]
 8002c90:	e782      	b.n	8002b98 <HAL_UART_IRQHandler+0x58>
}
 8002c92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002c96:	f7ff bf1b 	b.w	8002ad0 <UART_Receive_IT.part.1>
        HAL_UART_ErrorCallback(huart);
 8002c9a:	4620      	mov	r0, r4
 8002c9c:	f7ff ff4e 	bl	8002b3c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ca0:	63e5      	str	r5, [r4, #60]	; 0x3c
}
 8002ca2:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ca4:	8811      	ldrh	r1, [r2, #0]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002ca6:	6920      	ldr	r0, [r4, #16]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ca8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002cac:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002cae:	b910      	cbnz	r0, 8002cb6 <HAL_UART_IRQHandler+0x176>
        huart->pTxBuffPtr += 2U;
 8002cb0:	3202      	adds	r2, #2
 8002cb2:	6222      	str	r2, [r4, #32]
 8002cb4:	e7c2      	b.n	8002c3c <HAL_UART_IRQHandler+0xfc>
        huart->pTxBuffPtr += 1U;
 8002cb6:	3201      	adds	r2, #1
 8002cb8:	6222      	str	r2, [r4, #32]
 8002cba:	e7bf      	b.n	8002c3c <HAL_UART_IRQHandler+0xfc>
 8002cbc:	08002cc1 	.word	0x08002cc1

08002cc0 <UART_DMAAbortOnError>:
{
 8002cc0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cc2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	85da      	strh	r2, [r3, #46]	; 0x2e
  HAL_UART_ErrorCallback(huart);
 8002cc8:	4618      	mov	r0, r3
  huart->TxXferCount = 0x00U;
 8002cca:	84da      	strh	r2, [r3, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002ccc:	f7ff ff36 	bl	8002b3c <HAL_UART_ErrorCallback>
}
 8002cd0:	bd08      	pop	{r3, pc}
 8002cd2:	bf00      	nop

08002cd4 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002cd4:	b538      	push	{r3, r4, r5, lr}

  hcan1.Instance = CAN1;
 8002cd6:	4b0d      	ldr	r3, [pc, #52]	; (8002d0c <MX_CAN1_Init+0x38>)
 8002cd8:	4a0d      	ldr	r2, [pc, #52]	; (8002d10 <MX_CAN1_Init+0x3c>)
 8002cda:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
 8002cdc:	2207      	movs	r2, #7
 8002cde:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002ce0:	2200      	movs	r2, #0
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002ce2:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002ce6:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = DISABLE;
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8002cea:	2101      	movs	r1, #1
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002cec:	4618      	mov	r0, r3
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002cee:	619a      	str	r2, [r3, #24]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002cf0:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8002cf4:	7759      	strb	r1, [r3, #29]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002cf6:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002cfa:	771a      	strb	r2, [r3, #28]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002cfc:	f7fe f946 	bl	8000f8c <HAL_CAN_Init>
 8002d00:	b900      	cbnz	r0, 8002d04 <MX_CAN1_Init+0x30>
  {
    Error_Handler();
  }

}
 8002d02:	bd38      	pop	{r3, r4, r5, pc}
 8002d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8002d08:	f000 bd9e 	b.w	8003848 <Error_Handler>
 8002d0c:	2000023c 	.word	0x2000023c
 8002d10:	40006400 	.word	0x40006400

08002d14 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8002d14:	b538      	push	{r3, r4, r5, lr}

  hcan2.Instance = CAN2;
 8002d16:	4b0d      	ldr	r3, [pc, #52]	; (8002d4c <MX_CAN2_Init+0x38>)
 8002d18:	4a0d      	ldr	r2, [pc, #52]	; (8002d50 <MX_CAN2_Init+0x3c>)
 8002d1a:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 7;
 8002d1c:	2207      	movs	r2, #7
 8002d1e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002d20:	2200      	movs	r2, #0
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002d22:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002d26:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  hcan2.Init.TimeTriggeredMode = DISABLE;
  hcan2.Init.AutoBusOff = DISABLE;
  hcan2.Init.AutoWakeUp = DISABLE;
  hcan2.Init.AutoRetransmission = DISABLE;
  hcan2.Init.ReceiveFifoLocked = DISABLE;
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8002d2a:	2101      	movs	r1, #1
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002d2c:	4618      	mov	r0, r3
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002d2e:	619a      	str	r2, [r3, #24]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002d30:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8002d34:	7759      	strb	r1, [r3, #29]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002d36:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002d3a:	771a      	strb	r2, [r3, #28]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002d3c:	f7fe f926 	bl	8000f8c <HAL_CAN_Init>
 8002d40:	b900      	cbnz	r0, 8002d44 <MX_CAN2_Init+0x30>
  {
    Error_Handler();
  }

}
 8002d42:	bd38      	pop	{r3, r4, r5, pc}
 8002d44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8002d48:	f000 bd7e 	b.w	8003848 <Error_Handler>
 8002d4c:	20000214 	.word	0x20000214
 8002d50:	40006800 	.word	0x40006800

08002d54 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002d54:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 8002d56:	6802      	ldr	r2, [r0, #0]
 8002d58:	4948      	ldr	r1, [pc, #288]	; (8002e7c <HAL_CAN_MspInit+0x128>)
{
 8002d5a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5c:	2300      	movs	r3, #0
  if(canHandle->Instance==CAN1)
 8002d5e:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d60:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002d64:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002d68:	9309      	str	r3, [sp, #36]	; 0x24
  if(canHandle->Instance==CAN1)
 8002d6a:	d040      	beq.n	8002dee <HAL_CAN_MspInit+0x9a>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
  else if(canHandle->Instance==CAN2)
 8002d6c:	4944      	ldr	r1, [pc, #272]	; (8002e80 <HAL_CAN_MspInit+0x12c>)
 8002d6e:	428a      	cmp	r2, r1
 8002d70:	d001      	beq.n	8002d76 <HAL_CAN_MspInit+0x22>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8002d72:	b00a      	add	sp, #40	; 0x28
 8002d74:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002d76:	4a43      	ldr	r2, [pc, #268]	; (8002e84 <HAL_CAN_MspInit+0x130>)
 8002d78:	9302      	str	r3, [sp, #8]
 8002d7a:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002d7c:	4c42      	ldr	r4, [pc, #264]	; (8002e88 <HAL_CAN_MspInit+0x134>)
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002d7e:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8002d82:	6411      	str	r1, [r2, #64]	; 0x40
 8002d84:	6c10      	ldr	r0, [r2, #64]	; 0x40
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002d86:	6821      	ldr	r1, [r4, #0]
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002d88:	f000 6080 	and.w	r0, r0, #67108864	; 0x4000000
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002d8c:	3101      	adds	r1, #1
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002d8e:	9002      	str	r0, [sp, #8]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002d90:	2901      	cmp	r1, #1
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002d92:	9802      	ldr	r0, [sp, #8]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002d94:	6021      	str	r1, [r4, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002d96:	d065      	beq.n	8002e64 <HAL_CAN_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d98:	2400      	movs	r4, #0
 8002d9a:	4b3a      	ldr	r3, [pc, #232]	; (8002e84 <HAL_CAN_MspInit+0x130>)
 8002d9c:	9404      	str	r4, [sp, #16]
 8002d9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da0:	483a      	ldr	r0, [pc, #232]	; (8002e8c <HAL_CAN_MspInit+0x138>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da2:	f042 0202 	orr.w	r2, r2, #2
 8002da6:	631a      	str	r2, [r3, #48]	; 0x30
 8002da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002db0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002db4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db6:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002db8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dba:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002dbc:	2309      	movs	r3, #9
 8002dbe:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc2:	9e04      	ldr	r6, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc4:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc6:	f7fe fcc3 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002dca:	4622      	mov	r2, r4
 8002dcc:	4621      	mov	r1, r4
 8002dce:	2040      	movs	r0, #64	; 0x40
 8002dd0:	f7fe fc4e 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002dd4:	2040      	movs	r0, #64	; 0x40
 8002dd6:	f7fe fc81 	bl	80016dc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8002dda:	4622      	mov	r2, r4
 8002ddc:	4621      	mov	r1, r4
 8002dde:	2041      	movs	r0, #65	; 0x41
 8002de0:	f7fe fc46 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8002de4:	2041      	movs	r0, #65	; 0x41
 8002de6:	f7fe fc79 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 8002dea:	b00a      	add	sp, #40	; 0x28
 8002dec:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002dee:	4926      	ldr	r1, [pc, #152]	; (8002e88 <HAL_CAN_MspInit+0x134>)
 8002df0:	680a      	ldr	r2, [r1, #0]
 8002df2:	3201      	adds	r2, #1
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002df4:	2a01      	cmp	r2, #1
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002df6:	600a      	str	r2, [r1, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002df8:	d028      	beq.n	8002e4c <HAL_CAN_MspInit+0xf8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dfa:	2400      	movs	r4, #0
 8002dfc:	4b21      	ldr	r3, [pc, #132]	; (8002e84 <HAL_CAN_MspInit+0x130>)
 8002dfe:	9401      	str	r4, [sp, #4]
 8002e00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e02:	4823      	ldr	r0, [pc, #140]	; (8002e90 <HAL_CAN_MspInit+0x13c>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e04:	f042 0208 	orr.w	r2, r2, #8
 8002e08:	631a      	str	r2, [r3, #48]	; 0x30
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0c:	f003 0308 	and.w	r3, r3, #8
 8002e10:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e12:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e14:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002e16:	2209      	movs	r2, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e18:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e1a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e1c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002e1e:	9209      	str	r2, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e20:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e22:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e24:	f7fe fc94 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002e28:	4622      	mov	r2, r4
 8002e2a:	4621      	mov	r1, r4
 8002e2c:	2014      	movs	r0, #20
 8002e2e:	f7fe fc1f 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002e32:	2014      	movs	r0, #20
 8002e34:	f7fe fc52 	bl	80016dc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002e38:	4622      	mov	r2, r4
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	2015      	movs	r0, #21
 8002e3e:	f7fe fc17 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002e42:	2015      	movs	r0, #21
 8002e44:	f7fe fc4a 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 8002e48:	b00a      	add	sp, #40	; 0x28
 8002e4a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002e4c:	4a0d      	ldr	r2, [pc, #52]	; (8002e84 <HAL_CAN_MspInit+0x130>)
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e56:	6413      	str	r3, [r2, #64]	; 0x40
 8002e58:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e5e:	9300      	str	r3, [sp, #0]
 8002e60:	9b00      	ldr	r3, [sp, #0]
 8002e62:	e7ca      	b.n	8002dfa <HAL_CAN_MspInit+0xa6>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002e64:	9303      	str	r3, [sp, #12]
 8002e66:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e6e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e74:	9303      	str	r3, [sp, #12]
 8002e76:	9b03      	ldr	r3, [sp, #12]
 8002e78:	e78e      	b.n	8002d98 <HAL_CAN_MspInit+0x44>
 8002e7a:	bf00      	nop
 8002e7c:	40006400 	.word	0x40006400
 8002e80:	40006800 	.word	0x40006800
 8002e84:	40023800 	.word	0x40023800
 8002e88:	200001fc 	.word	0x200001fc
 8002e8c:	40020400 	.word	0x40020400
 8002e90:	40020c00 	.word	0x40020c00

08002e94 <initCanFilter>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void initCanFilter() {
 8002e94:	b510      	push	{r4, lr}
 8002e96:	b08a      	sub	sp, #40	; 0x28
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8002e98:	2400      	movs	r4, #0
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002e9a:	2301      	movs	r3, #1
	sFilterConfig.FilterMaskIdLow = 0x0000;
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterActivation = ENABLE;
	sFilterConfig.SlaveStartFilterBank = 0;

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8002e9c:	4669      	mov	r1, sp
 8002e9e:	480a      	ldr	r0, [pc, #40]	; (8002ec8 <initCanFilter+0x34>)
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002ea0:	9404      	str	r4, [sp, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8002ea2:	e9cd 3307 	strd	r3, r3, [sp, #28]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002ea6:	e9cd 4405 	strd	r4, r4, [sp, #20]
	sFilterConfig.FilterIdLow = 0x0000;
 8002eaa:	e9cd 4400 	strd	r4, r4, [sp]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8002eae:	e9cd 4402 	strd	r4, r4, [sp, #8]
	sFilterConfig.SlaveStartFilterBank = 0;
 8002eb2:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8002eb4:	f7fe f8ec 	bl	8001090 <HAL_CAN_ConfigFilter>

	sFilterConfig.SlaveStartFilterBank = 0;
	sFilterConfig.FilterBank = 0;

	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 8002eb8:	4669      	mov	r1, sp
 8002eba:	4804      	ldr	r0, [pc, #16]	; (8002ecc <initCanFilter+0x38>)
	sFilterConfig.SlaveStartFilterBank = 0;
 8002ebc:	9409      	str	r4, [sp, #36]	; 0x24
	sFilterConfig.FilterBank = 0;
 8002ebe:	9405      	str	r4, [sp, #20]
	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 8002ec0:	f7fe f8e6 	bl	8001090 <HAL_CAN_ConfigFilter>
}
 8002ec4:	b00a      	add	sp, #40	; 0x28
 8002ec6:	bd10      	pop	{r4, pc}
 8002ec8:	2000023c 	.word	0x2000023c
 8002ecc:	20000214 	.word	0x20000214

08002ed0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed4:	2400      	movs	r4, #0
{
 8002ed6:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8002edc:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ee0:	4b54      	ldr	r3, [pc, #336]	; (8003034 <MX_GPIO_Init+0x164>)
 8002ee2:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOI_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 8002ee8:	f8df a154 	ldr.w	sl, [pc, #340]	; 8003040 <MX_GPIO_Init+0x170>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 8002eec:	f8df 9154 	ldr.w	r9, [pc, #340]	; 8003044 <MX_GPIO_Init+0x174>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 8002ef0:	f8df 8154 	ldr.w	r8, [pc, #340]	; 8003048 <MX_GPIO_Init+0x178>
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8002ef4:	4f50      	ldr	r7, [pc, #320]	; (8003038 <MX_GPIO_Init+0x168>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8002ef6:	4e51      	ldr	r6, [pc, #324]	; (800303c <MX_GPIO_Init+0x16c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ef8:	f042 0210 	orr.w	r2, r2, #16
 8002efc:	631a      	str	r2, [r3, #48]	; 0x30
 8002efe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f00:	f002 0210 	and.w	r2, r2, #16
 8002f04:	9201      	str	r2, [sp, #4]
 8002f06:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f08:	9402      	str	r4, [sp, #8]
 8002f0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f10:	631a      	str	r2, [r3, #48]	; 0x30
 8002f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f14:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8002f18:	9202      	str	r2, [sp, #8]
 8002f1a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f1c:	9403      	str	r4, [sp, #12]
 8002f1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f20:	f042 0201 	orr.w	r2, r2, #1
 8002f24:	631a      	str	r2, [r3, #48]	; 0x30
 8002f26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f28:	f002 0201 	and.w	r2, r2, #1
 8002f2c:	9203      	str	r2, [sp, #12]
 8002f2e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f30:	9404      	str	r4, [sp, #16]
 8002f32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f34:	f042 0202 	orr.w	r2, r2, #2
 8002f38:	631a      	str	r2, [r3, #48]	; 0x30
 8002f3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f3c:	f002 0202 	and.w	r2, r2, #2
 8002f40:	9204      	str	r2, [sp, #16]
 8002f42:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f44:	9405      	str	r4, [sp, #20]
 8002f46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f48:	f042 0208 	orr.w	r2, r2, #8
 8002f4c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f50:	f002 0208 	and.w	r2, r2, #8
 8002f54:	9205      	str	r2, [sp, #20]
 8002f56:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002f58:	9406      	str	r4, [sp, #24]
 8002f5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f60:	631a      	str	r2, [r3, #48]	; 0x30
 8002f62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f64:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002f68:	9206      	str	r2, [sp, #24]
 8002f6a:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f6c:	9407      	str	r4, [sp, #28]
 8002f6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f70:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
 8002f76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f78:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002f7c:	9207      	str	r2, [sp, #28]
 8002f7e:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f80:	9408      	str	r4, [sp, #32]
 8002f82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f84:	f042 0220 	orr.w	r2, r2, #32
 8002f88:	631a      	str	r2, [r3, #48]	; 0x30
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8c:	f003 0320 	and.w	r3, r3, #32
 8002f90:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 8002f92:	4622      	mov	r2, r4
 8002f94:	4650      	mov	r0, sl
 8002f96:	2101      	movs	r1, #1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f98:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 8002f9a:	f7fe fd17 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 8002f9e:	4622      	mov	r2, r4
 8002fa0:	4648      	mov	r0, r9
 8002fa2:	213c      	movs	r1, #60	; 0x3c
 8002fa4:	f7fe fd12 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 8002fa8:	4622      	mov	r2, r4
 8002faa:	4640      	mov	r0, r8
 8002fac:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 8002fb0:	f7fe fd0c 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8002fb4:	4622      	mov	r2, r4
 8002fb6:	4638      	mov	r0, r7
 8002fb8:	f244 0140 	movw	r1, #16448	; 0x4040
 8002fbc:	f7fe fd06 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8002fc0:	4622      	mov	r2, r4
 8002fc2:	4630      	mov	r0, r6
 8002fc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002fc8:	f7fe fd00 	bl	80019cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002fcc:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002fce:	4650      	mov	r0, sl
 8002fd0:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd2:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fd6:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002fda:	f7fe fbb9 	bl	8001750 <HAL_GPIO_Init>
  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002fde:	4648      	mov	r0, r9
 8002fe0:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
 8002fe2:	233c      	movs	r3, #60	; 0x3c
 8002fe4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002fec:	f7fe fbb0 	bl	8001750 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ff0:	4640      	mov	r0, r8
 8002ff2:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 8002ff4:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8002ff8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffa:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffe:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003000:	f7fe fba6 	bl	8001750 <HAL_GPIO_Init>
  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003004:	4638      	mov	r0, r7
 8003006:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
 8003008:	f244 0340 	movw	r3, #16448	; 0x4040
 800300c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300e:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003012:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003014:	f7fe fb9c 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 8003018:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 800301c:	a909      	add	r1, sp, #36	; 0x24
 800301e:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003020:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003024:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = LED_R_Pin;
 8003026:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8003028:	f7fe fb92 	bl	8001750 <HAL_GPIO_Init>

}
 800302c:	b00e      	add	sp, #56	; 0x38
 800302e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003032:	bf00      	nop
 8003034:	40023800 	.word	0x40023800
 8003038:	40021400 	.word	0x40021400
 800303c:	40021000 	.word	0x40021000
 8003040:	40022000 	.word	0x40022000
 8003044:	40021c00 	.word	0x40021c00
 8003048:	40021800 	.word	0x40021800

0800304c <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 800304c:	b500      	push	{lr}
 800304e:	b083      	sub	sp, #12
 8003050:	a902      	add	r1, sp, #8
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8003052:	2301      	movs	r3, #1
void __io_putchar(uint8_t ch) {
 8003054:	f801 0d01 	strb.w	r0, [r1, #-1]!
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8003058:	461a      	mov	r2, r3
 800305a:	4803      	ldr	r0, [pc, #12]	; (8003068 <__io_putchar+0x1c>)
 800305c:	f7ff fc84 	bl	8002968 <HAL_UART_Transmit>
}
 8003060:	b003      	add	sp, #12
 8003062:	f85d fb04 	ldr.w	pc, [sp], #4
 8003066:	bf00      	nop
 8003068:	200005e4 	.word	0x200005e4

0800306c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800306c:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800306e:	2300      	movs	r3, #0
{
 8003070:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003072:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8003076:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800307a:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800307e:	e9cd 3306 	strd	r3, r3, [sp, #24]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003082:	4920      	ldr	r1, [pc, #128]	; (8003104 <SystemClock_Config+0x98>)
 8003084:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003086:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003088:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800308a:	4a1f      	ldr	r2, [pc, #124]	; (8003108 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800308c:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8003090:	6408      	str	r0, [r1, #64]	; 0x40
 8003092:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003094:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8003098:	9101      	str	r1, [sp, #4]
 800309a:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800309c:	9302      	str	r3, [sp, #8]
 800309e:	6813      	ldr	r3, [r2, #0]
 80030a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030a4:	6013      	str	r3, [r2, #0]
 80030a6:	6813      	ldr	r3, [r2, #0]
 80030a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030ac:	9302      	str	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80030ae:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030b4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030b8:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 6;
 80030ba:	2106      	movs	r1, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80030bc:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030be:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 80030c0:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80030c2:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030c4:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030c6:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80030c8:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030ca:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030cc:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 168;
 80030ce:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80030d2:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030d4:	f7fe fc86 	bl	80019e4 <HAL_RCC_OscConfig>
 80030d8:	b100      	cbz	r0, 80030dc <SystemClock_Config+0x70>
 80030da:	e7fe      	b.n	80030da <SystemClock_Config+0x6e>
 80030dc:	4603      	mov	r3, r0
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030de:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80030e0:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80030e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80030e8:	a803      	add	r0, sp, #12
 80030ea:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030ec:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030ee:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030f0:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80030f2:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80030f6:	f7fe fe65 	bl	8001dc4 <HAL_RCC_ClockConfig>
 80030fa:	b100      	cbz	r0, 80030fe <SystemClock_Config+0x92>
 80030fc:	e7fe      	b.n	80030fc <SystemClock_Config+0x90>
  {
    Error_Handler();
  }
}
 80030fe:	b014      	add	sp, #80	; 0x50
 8003100:	bd70      	pop	{r4, r5, r6, pc}
 8003102:	bf00      	nop
 8003104:	40023800 	.word	0x40023800
 8003108:	40007000 	.word	0x40007000

0800310c <HAL_UART_RxCpltCallback>:
		}
		cnt_tim++;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 800310c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (UartHandle->Instance == huart1.Instance) {	//Propo-receive Interrupts
 800310e:	4b3a      	ldr	r3, [pc, #232]	; (80031f8 <HAL_UART_RxCpltCallback+0xec>)
 8003110:	6801      	ldr	r1, [r0, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	4291      	cmp	r1, r2
 8003116:	d000      	beq.n	800311a <HAL_UART_RxCpltCallback+0xe>
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;

	}
}
 8003118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_UART_Receive_IT(&huart1, rcData, 18);
 800311a:	4c38      	ldr	r4, [pc, #224]	; (80031fc <HAL_UART_RxCpltCallback+0xf0>)
 800311c:	4618      	mov	r0, r3
 800311e:	4621      	mov	r1, r4
 8003120:	2212      	movs	r2, #18
 8003122:	f7ff fca9 	bl	8002a78 <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_1);
 8003126:	2102      	movs	r1, #2
 8003128:	4835      	ldr	r0, [pc, #212]	; (8003200 <HAL_UART_RxCpltCallback+0xf4>)
 800312a:	f7fe fc53 	bl	80019d4 <HAL_GPIO_TogglePin>
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 800312e:	f894 c001 	ldrb.w	ip, [r4, #1]
 8003132:	7821      	ldrb	r1, [r4, #0]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2)
 8003134:	7927      	ldrb	r7, [r4, #4]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8003136:	78a2      	ldrb	r2, [r4, #2]
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 8003138:	7c60      	ldrb	r0, [r4, #17]
 800313a:	7c26      	ldrb	r6, [r4, #16]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2)
 800313c:	f894 e003 	ldrb.w	lr, [r4, #3]
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8003140:	7965      	ldrb	r5, [r4, #5]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8003142:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8003146:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800314a:	4319      	orrs	r1, r3
		rc.ch1 -= 1024;
 800314c:	4b2d      	ldr	r3, [pc, #180]	; (8003204 <HAL_UART_RxCpltCallback+0xf8>)
 800314e:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 8003152:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
		rc.ch1 -= 1024;
 8003156:	8019      	strh	r1, [r3, #0]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8003158:	0150      	lsls	r0, r2, #5
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2)
 800315a:	02b9      	lsls	r1, r7, #10
				| (rcData[2] >> 6));
 800315c:	0992      	lsrs	r2, r2, #6
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2)
 800315e:	f401 6180 	and.w	r1, r1, #1024	; 0x400
				| (rcData[2] >> 6));
 8003162:	ea42 028e 	orr.w	r2, r2, lr, lsl #2
 8003166:	430a      	orrs	r2, r1
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8003168:	f400 60fc 	and.w	r0, r0, #2016	; 0x7e0
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 800316c:	01e9      	lsls	r1, r5, #7
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 800316e:	ea40 00dc 	orr.w	r0, r0, ip, lsr #3
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8003172:	f401 61f0 	and.w	r1, r1, #1920	; 0x780
 8003176:	ea41 0157 	orr.w	r1, r1, r7, lsr #1
		rc.ch2 -= 1024;
 800317a:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
		rc.ch4 -= 1024;
 800317e:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
		rc.ch2 -= 1024;
 8003182:	8058      	strh	r0, [r3, #2]
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8003184:	f3c5 1001 	ubfx	r0, r5, #4, #2
		rc.ch5 = 1024-rc.ch5;
 8003188:	f5c6 6680 	rsb	r6, r6, #1024	; 0x400
		rc.ch3 -= 1024;
 800318c:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
		rc.ch4 -= 1024;
 8003190:	80d9      	strh	r1, [r3, #6]
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8003192:	7298      	strb	r0, [r3, #10]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8003194:	7a61      	ldrb	r1, [r4, #9]
 8003196:	7a20      	ldrb	r0, [r4, #8]
		rc.ch5 = 1024-rc.ch5;
 8003198:	811e      	strh	r6, [r3, #8]
		rc.ch3 -= 1024;
 800319a:	809a      	strh	r2, [r3, #4]
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 800319c:	79e6      	ldrb	r6, [r4, #7]
 800319e:	79a2      	ldrb	r2, [r4, #6]
		rc.key_v = ((int16_t)rcData[14]);
 80031a0:	7ba7      	ldrb	r7, [r4, #14]
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 80031a2:	09ad      	lsrs	r5, r5, #6
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 80031a4:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 80031a8:	72dd      	strb	r5, [r3, #11]
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 80031aa:	7aa1      	ldrb	r1, [r4, #10]
 80031ac:	7ae5      	ldrb	r5, [r4, #11]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 80031ae:	81d8      	strh	r0, [r3, #14]
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 80031b0:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 80031b4:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 80031b8:	819a      	strh	r2, [r3, #12]
		rc.key_v = ((int16_t)rcData[14]);
 80031ba:	b23a      	sxth	r2, r7
		rc.mouse_press_l = rcData[12];
 80031bc:	7b25      	ldrb	r5, [r4, #12]
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 80031be:	8219      	strh	r1, [r3, #16]
		rc.mouse_press_r = rcData[13];
 80031c0:	7b64      	ldrb	r4, [r4, #13]
		rc.mouse_press_l = rcData[12];
 80031c2:	825d      	strh	r5, [r3, #18]
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 80031c4:	f3c2 0040 	ubfx	r0, r2, #1, #1
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 80031c8:	f3c2 0180 	ubfx	r1, r2, #2, #1
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 80031cc:	f007 0701 	and.w	r7, r7, #1
		rc.mouse_press_r = rcData[13];
 80031d0:	829c      	strh	r4, [r3, #20]
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 80031d2:	f3c2 05c0 	ubfx	r5, r2, #3, #1
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 80031d6:	f3c2 1400 	ubfx	r4, r2, #4, #1
		rc.key_v = ((int16_t)rcData[14]);
 80031da:	82da      	strh	r2, [r3, #22]
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 80031dc:	7698      	strb	r0, [r3, #26]
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 80031de:	761f      	strb	r7, [r3, #24]
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 80031e0:	f3c2 1040 	ubfx	r0, r2, #5, #1
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 80031e4:	7659      	strb	r1, [r3, #25]
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 80031e6:	f3c2 1180 	ubfx	r1, r2, #6, #1
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 80031ea:	11d2      	asrs	r2, r2, #7
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 80031ec:	76dd      	strb	r5, [r3, #27]
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 80031ee:	779c      	strb	r4, [r3, #30]
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 80031f0:	77d8      	strb	r0, [r3, #31]
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 80031f2:	7719      	strb	r1, [r3, #28]
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 80031f4:	775a      	strb	r2, [r3, #29]
}
 80031f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031f8:	20000624 	.word	0x20000624
 80031fc:	20000488 	.word	0x20000488
 8003200:	40021800 	.word	0x40021800
 8003204:	20000264 	.word	0x20000264

08003208 <HAL_CAN_RxFifo0MsgPendingCallback>:

//can fifo0 receive interrupt
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
	/* Get RX message */
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8003208:	4a39      	ldr	r2, [pc, #228]	; (80032f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800320a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 800320c:	6812      	ldr	r2, [r2, #0]
 800320e:	6803      	ldr	r3, [r0, #0]
 8003210:	4293      	cmp	r3, r2
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8003212:	4604      	mov	r4, r0
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8003214:	d035      	beq.n	8003282 <HAL_CAN_RxFifo0MsgPendingCallback+0x7a>
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
		wheelFdb[id].temp = canRxData[6];
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
	}
	if (hcan->Instance == hcan1.Instance) {// can1 bus receive interrupt
 8003216:	4a37      	ldr	r2, [pc, #220]	; (80032f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8003218:	6812      	ldr	r2, [r2, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	d000      	beq.n	8003220 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
		fdb->torque = canRxData[4] * 256 + canRxData[5];
		fdb->temp = canRxData[6];
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
	}
}
 800321e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8003220:	4e35      	ldr	r6, [pc, #212]	; (80032f8 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8003222:	4d36      	ldr	r5, [pc, #216]	; (80032fc <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8003224:	4632      	mov	r2, r6
 8003226:	462b      	mov	r3, r5
 8003228:	4620      	mov	r0, r4
 800322a:	2100      	movs	r1, #0
 800322c:	f7fe f83c 	bl	80012a8 <HAL_CAN_GetRxMessage>
 8003230:	6833      	ldr	r3, [r6, #0]
 8003232:	f46f 7201 	mvn.w	r2, #516	; 0x204
 8003236:	4413      	add	r3, r2
 8003238:	2b02      	cmp	r3, #2
 800323a:	d81f      	bhi.n	800327c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
 800323c:	4830      	ldr	r0, [pc, #192]	; (8003300 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 800323e:	786a      	ldrb	r2, [r5, #1]
 8003240:	7829      	ldrb	r1, [r5, #0]
 8003242:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8003246:	eb02 2301 	add.w	r3, r2, r1, lsl #8
 800324a:	8023      	strh	r3, [r4, #0]
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
 800324c:	78ab      	ldrb	r3, [r5, #2]
 800324e:	78e8      	ldrb	r0, [r5, #3]
 8003250:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8003254:	b200      	sxth	r0, r0
 8003256:	8060      	strh	r0, [r4, #2]
		fdb->torque = canRxData[4] * 256 + canRxData[5];
 8003258:	792a      	ldrb	r2, [r5, #4]
 800325a:	796b      	ldrb	r3, [r5, #5]
 800325c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003260:	80a3      	strh	r3, [r4, #4]
		fdb->temp = canRxData[6];
 8003262:	79ab      	ldrb	r3, [r5, #6]
 8003264:	80e3      	strh	r3, [r4, #6]
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
 8003266:	f7fd f91d 	bl	80004a4 <__aeabi_i2d>
 800326a:	a31f      	add	r3, pc, #124	; (adr r3, 80032e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 800326c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003270:	f7fd f982 	bl	8000578 <__aeabi_dmul>
 8003274:	f7fd fc58 	bl	8000b28 <__aeabi_d2f>
 8003278:	60a0      	str	r0, [r4, #8]
}
 800327a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 800327c:	2300      	movs	r3, #0
 800327e:	801b      	strh	r3, [r3, #0]
 8003280:	deff      	udf	#255	; 0xff
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8003282:	4d1e      	ldr	r5, [pc, #120]	; (80032fc <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8003284:	4e1c      	ldr	r6, [pc, #112]	; (80032f8 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8003286:	462b      	mov	r3, r5
 8003288:	4632      	mov	r2, r6
 800328a:	2100      	movs	r1, #0
 800328c:	f7fe f80c 	bl	80012a8 <HAL_CAN_GetRxMessage>
		int id = canRxHeader.StdId - 513;
 8003290:	6833      	ldr	r3, [r6, #0]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8003292:	78aa      	ldrb	r2, [r5, #2]
 8003294:	78e8      	ldrb	r0, [r5, #3]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8003296:	4e1b      	ldr	r6, [pc, #108]	; (8003304 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8003298:	f895 c004 	ldrb.w	ip, [r5, #4]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 800329c:	f895 e000 	ldrb.w	lr, [r5]
 80032a0:	7869      	ldrb	r1, [r5, #1]
		int id = canRxHeader.StdId - 513;
 80032a2:	f46f 7700 	mvn.w	r7, #512	; 0x200
 80032a6:	443b      	add	r3, r7
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80032a8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80032ac:	009b      	lsls	r3, r3, #2
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 80032ae:	eb00 2002 	add.w	r0, r0, r2, lsl #8
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 80032b2:	796a      	ldrb	r2, [r5, #5]
		wheelFdb[id].temp = canRxData[6];
 80032b4:	79af      	ldrb	r7, [r5, #6]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80032b6:	18f5      	adds	r5, r6, r3
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 80032b8:	eb02 220c 	add.w	r2, r2, ip, lsl #8
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80032bc:	eb01 210e 	add.w	r1, r1, lr, lsl #8
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 80032c0:	b200      	sxth	r0, r0
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80032c2:	52f1      	strh	r1, [r6, r3]
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 80032c4:	80aa      	strh	r2, [r5, #4]
		wheelFdb[id].temp = canRxData[6];
 80032c6:	80ef      	strh	r7, [r5, #6]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 80032c8:	8068      	strh	r0, [r5, #2]
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
 80032ca:	f7fd f8eb 	bl	80004a4 <__aeabi_i2d>
 80032ce:	a306      	add	r3, pc, #24	; (adr r3, 80032e8 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80032d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d4:	f7fd f950 	bl	8000578 <__aeabi_dmul>
 80032d8:	f7fd fc26 	bl	8000b28 <__aeabi_d2f>
 80032dc:	6823      	ldr	r3, [r4, #0]
 80032de:	60a8      	str	r0, [r5, #8]
 80032e0:	e799      	b.n	8003216 <HAL_CAN_RxFifo0MsgPendingCallback+0xe>
 80032e2:	bf00      	nop
 80032e4:	f3af 8000 	nop.w
 80032e8:	bf90c83b 	.word	0xbf90c83b
 80032ec:	3f76934b 	.word	0x3f76934b
 80032f0:	20000214 	.word	0x20000214
 80032f4:	2000023c 	.word	0x2000023c
 80032f8:	2000044c 	.word	0x2000044c
 80032fc:	200003f4 	.word	0x200003f4
 8003300:	08006910 	.word	0x08006910
 8003304:	20000290 	.word	0x20000290

08003308 <initFriction>:
	mecanum.param.wheelbase = WHEELBASE;
	mecanum.param.rotate_x_offset = 0;
	mecanum.param.rotate_y_offset = 0;
}

void initFriction() {
 8003308:	b510      	push	{r4, lr}
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1500);
 800330a:	4c0a      	ldr	r4, [pc, #40]	; (8003334 <initFriction+0x2c>)
 800330c:	6823      	ldr	r3, [r4, #0]
 800330e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003312:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1500);
	HAL_Delay(3000);
 8003314:	f640 30b8 	movw	r0, #3000	; 0xbb8
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1500);
 8003318:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(3000);
 800331a:	f7fd fe25 	bl	8000f68 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1220);
 800331e:	6823      	ldr	r3, [r4, #0]
 8003320:	f240 42c4 	movw	r2, #1220	; 0x4c4
 8003324:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1220);
	HAL_Delay(5000);
 8003326:	f241 3088 	movw	r0, #5000	; 0x1388
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1220);
 800332a:	641a      	str	r2, [r3, #64]	; 0x40

}
 800332c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(5000);
 8003330:	f7fd be1a 	b.w	8000f68 <HAL_Delay>
 8003334:	20000564 	.word	0x20000564

08003338 <main>:
{
 8003338:	b508      	push	{r3, lr}
  HAL_Init();
 800333a:	f7fd fde9 	bl	8000f10 <HAL_Init>
  SystemClock_Config();
 800333e:	f7ff fe95 	bl	800306c <SystemClock_Config>
  MX_GPIO_Init();
 8003342:	f7ff fdc5 	bl	8002ed0 <MX_GPIO_Init>
  MX_CAN1_Init();
 8003346:	f7ff fcc5 	bl	8002cd4 <MX_CAN1_Init>
  MX_CAN2_Init();
 800334a:	f7ff fce3 	bl	8002d14 <MX_CAN2_Init>
  MX_SPI5_Init();
 800334e:	f000 fc87 	bl	8003c60 <MX_SPI5_Init>
  MX_TIM1_Init();
 8003352:	f000 fdaf 	bl	8003eb4 <MX_TIM1_Init>
  MX_TIM6_Init();
 8003356:	f000 fe5f 	bl	8004018 <MX_TIM6_Init>
  MX_TIM12_Init();
 800335a:	f000 fe81 	bl	8004060 <MX_TIM12_Init>
  MX_UART7_Init();
 800335e:	f000 ff4f 	bl	8004200 <MX_UART7_Init>
  MX_UART8_Init();
 8003362:	f000 ff69 	bl	8004238 <MX_UART8_Init>
  MX_USART1_UART_Init();
 8003366:	f000 ff83 	bl	8004270 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800336a:	f000 ff9f 	bl	80042ac <MX_USART6_UART_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 800336e:	2200      	movs	r2, #0
 8003370:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003374:	485c      	ldr	r0, [pc, #368]	; (80034e8 <main+0x1b0>)
		wheelPID[i].outLimit = 15000.0f;
 8003376:	4e5d      	ldr	r6, [pc, #372]	; (80034ec <main+0x1b4>)
	  printf("\r\n");
 8003378:	4c5d      	ldr	r4, [pc, #372]	; (80034f0 <main+0x1b8>)
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 800337a:	f7fe fb27 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, 1);
 800337e:	2201      	movs	r2, #1
 8003380:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003384:	485b      	ldr	r0, [pc, #364]	; (80034f4 <main+0x1bc>)
 8003386:	f7fe fb21 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, 1);
 800338a:	2201      	movs	r2, #1
 800338c:	2102      	movs	r1, #2
 800338e:	485a      	ldr	r0, [pc, #360]	; (80034f8 <main+0x1c0>)
 8003390:	f7fe fb1c 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8003394:	2201      	movs	r2, #1
 8003396:	2104      	movs	r1, #4
 8003398:	4857      	ldr	r0, [pc, #348]	; (80034f8 <main+0x1c0>)
 800339a:	f7fe fb17 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 800339e:	2201      	movs	r2, #1
 80033a0:	2108      	movs	r1, #8
 80033a2:	4855      	ldr	r0, [pc, #340]	; (80034f8 <main+0x1c0>)
 80033a4:	f7fe fb12 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, 1);
 80033a8:	2201      	movs	r2, #1
 80033aa:	2110      	movs	r1, #16
 80033ac:	4852      	ldr	r0, [pc, #328]	; (80034f8 <main+0x1c0>)
 80033ae:	f7fe fb0d 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, 1);
 80033b2:	2201      	movs	r2, #1
 80033b4:	2120      	movs	r1, #32
 80033b6:	4850      	ldr	r0, [pc, #320]	; (80034f8 <main+0x1c0>)
 80033b8:	f7fe fb08 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, 1);
 80033bc:	2201      	movs	r2, #1
 80033be:	2140      	movs	r1, #64	; 0x40
 80033c0:	484d      	ldr	r0, [pc, #308]	; (80034f8 <main+0x1c0>)
 80033c2:	f7fe fb03 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, 1);
 80033c6:	2201      	movs	r2, #1
 80033c8:	2180      	movs	r1, #128	; 0x80
 80033ca:	484b      	ldr	r0, [pc, #300]	; (80034f8 <main+0x1c0>)
 80033cc:	f7fe fafe 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8, 1);
 80033d0:	2201      	movs	r2, #1
 80033d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033d6:	4848      	ldr	r0, [pc, #288]	; (80034f8 <main+0x1c0>)
 80033d8:	f7fe faf8 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // friction wheel
 80033dc:	2100      	movs	r1, #0
 80033de:	4847      	ldr	r0, [pc, #284]	; (80034fc <main+0x1c4>)
 80033e0:	f7fe ff02 	bl	80021e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80033e4:	210c      	movs	r1, #12
 80033e6:	4845      	ldr	r0, [pc, #276]	; (80034fc <main+0x1c4>)
 80033e8:	f7fe fefe 	bl	80021e8 <HAL_TIM_PWM_Start>
  initFriction();
 80033ec:	f7ff ff8c 	bl	8003308 <initFriction>

void initLoadPID() {
	loadPID.t = 2.0f;
 80033f0:	4a43      	ldr	r2, [pc, #268]	; (8003500 <main+0x1c8>)
		wheelPID[i].t = 2.0f;
 80033f2:	4b44      	ldr	r3, [pc, #272]	; (8003504 <main+0x1cc>)
	loadPID.p = 10.0f;
	loadPID.i = 0.1f*500;
	loadPID.d = 0.07f;
 80033f4:	4844      	ldr	r0, [pc, #272]	; (8003508 <main+0x1d0>)
 80033f6:	60d0      	str	r0, [r2, #12]
		wheelPID[i].t = 2.0f;
 80033f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80033fc:	6018      	str	r0, [r3, #0]
 80033fe:	62d8      	str	r0, [r3, #44]	; 0x2c
 8003400:	6598      	str	r0, [r3, #88]	; 0x58
 8003402:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
	loadPID.t = 2.0f;
 8003406:	6010      	str	r0, [r2, #0]
	loadPID.p = 10.0f;
 8003408:	4840      	ldr	r0, [pc, #256]	; (800350c <main+0x1d4>)
 800340a:	6050      	str	r0, [r2, #4]
		wheelPID[i].p = 6.5f;
 800340c:	4840      	ldr	r0, [pc, #256]	; (8003510 <main+0x1d8>)
		wheelPID[i].i = 50.0f;
 800340e:	4941      	ldr	r1, [pc, #260]	; (8003514 <main+0x1dc>)
		wheelPID[i].p = 6.5f;
 8003410:	6058      	str	r0, [r3, #4]
 8003412:	6318      	str	r0, [r3, #48]	; 0x30
 8003414:	65d8      	str	r0, [r3, #92]	; 0x5c
 8003416:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
		wheelPID[i].integralOutLimit = 500.0f;
 800341a:	483f      	ldr	r0, [pc, #252]	; (8003518 <main+0x1e0>)
		wheelPID[i].i = 50.0f;
 800341c:	6099      	str	r1, [r3, #8]
		wheelPID[i].d = 0.0f;
 800341e:	2500      	movs	r5, #0
		wheelPID[i].i = 50.0f;
 8003420:	6359      	str	r1, [r3, #52]	; 0x34
 8003422:	6619      	str	r1, [r3, #96]	; 0x60
 8003424:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
	loadPID.i = 0.1f*500;
 8003428:	6091      	str	r1, [r2, #8]
		wheelPID[i].outLimit = 15000.0f;
 800342a:	611e      	str	r6, [r3, #16]
		wheelPID[i].differentialFilterRate = 0.9f;
 800342c:	493b      	ldr	r1, [pc, #236]	; (800351c <main+0x1e4>)
		wheelPID[i].outLimit = 15000.0f;
 800342e:	63de      	str	r6, [r3, #60]	; 0x3c
 8003430:	669e      	str	r6, [r3, #104]	; 0x68
 8003432:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
		wheelPID[i].integralOutLimit = 500.0f;
 8003436:	6158      	str	r0, [r3, #20]
 8003438:	6418      	str	r0, [r3, #64]	; 0x40
 800343a:	66d8      	str	r0, [r3, #108]	; 0x6c
 800343c:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	loadPID.outLimit = 30000.0f;
 8003440:	4e37      	ldr	r6, [pc, #220]	; (8003520 <main+0x1e8>)
	loadPID.integralOutLimit = 10000.0f;
 8003442:	4838      	ldr	r0, [pc, #224]	; (8003524 <main+0x1ec>)
		wheelPID[i].differentialFilterRate = 0.9f;
 8003444:	6199      	str	r1, [r3, #24]
 8003446:	6459      	str	r1, [r3, #68]	; 0x44
 8003448:	6719      	str	r1, [r3, #112]	; 0x70
 800344a:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
		wheelPID[i].d = 0.0f;
 800344e:	60dd      	str	r5, [r3, #12]
 8003450:	639d      	str	r5, [r3, #56]	; 0x38
 8003452:	665d      	str	r5, [r3, #100]	; 0x64
 8003454:	f8c3 5090 	str.w	r5, [r3, #144]	; 0x90
	loadPID.outLimit = 30000.0f;
 8003458:	6116      	str	r6, [r2, #16]
	loadPID.differentialFilterRate = 0.9f;
 800345a:	6191      	str	r1, [r2, #24]
	loadPID.integralOutLimit = 10000.0f;
 800345c:	6150      	str	r0, [r2, #20]
  initCanFilter();
 800345e:	f7ff fd19 	bl	8002e94 <initCanFilter>
	mecanum.param.wheel_perimeter = PERIMETER;
 8003462:	4b31      	ldr	r3, [pc, #196]	; (8003528 <main+0x1f0>)
 8003464:	4931      	ldr	r1, [pc, #196]	; (800352c <main+0x1f4>)
	mecanum.param.wheeltrack = WHEELTRACK;
 8003466:	4832      	ldr	r0, [pc, #200]	; (8003530 <main+0x1f8>)
	mecanum.param.wheel_perimeter = PERIMETER;
 8003468:	6019      	str	r1, [r3, #0]
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 800346a:	2212      	movs	r2, #18
	mecanum.param.wheeltrack = WHEELTRACK;
 800346c:	6058      	str	r0, [r3, #4]
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 800346e:	4931      	ldr	r1, [pc, #196]	; (8003534 <main+0x1fc>)
	mecanum.param.wheelbase = WHEELBASE;
 8003470:	4e31      	ldr	r6, [pc, #196]	; (8003538 <main+0x200>)
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 8003472:	4832      	ldr	r0, [pc, #200]	; (800353c <main+0x204>)
	mecanum.param.rotate_x_offset = 0;
 8003474:	60dd      	str	r5, [r3, #12]
	mecanum.param.rotate_y_offset = 0;
 8003476:	611d      	str	r5, [r3, #16]
	mecanum.param.wheelbase = WHEELBASE;
 8003478:	609e      	str	r6, [r3, #8]
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 800347a:	f7ff fafd 	bl	8002a78 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 800347e:	4830      	ldr	r0, [pc, #192]	; (8003540 <main+0x208>)
 8003480:	f7fe fe1e 	bl	80020c0 <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 8003484:	4b2f      	ldr	r3, [pc, #188]	; (8003544 <main+0x20c>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2100      	movs	r1, #0
 800348a:	6898      	ldr	r0, [r3, #8]
 800348c:	f001 fc0a 	bl	8004ca4 <setbuf>
  HAL_CAN_Start(&hcan1);
 8003490:	482d      	ldr	r0, [pc, #180]	; (8003548 <main+0x210>)
 8003492:	f7fd fe83 	bl	800119c <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8003496:	482d      	ldr	r0, [pc, #180]	; (800354c <main+0x214>)
 8003498:	f7fd fe80 	bl	800119c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800349c:	2102      	movs	r1, #2
 800349e:	482a      	ldr	r0, [pc, #168]	; (8003548 <main+0x210>)
 80034a0:	f7fd ff82 	bl	80013a8 <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80034a4:	2102      	movs	r1, #2
 80034a6:	4829      	ldr	r0, [pc, #164]	; (800354c <main+0x214>)
 80034a8:	f7fd ff7e 	bl	80013a8 <HAL_CAN_ActivateNotification>
  HAL_GPIO_WritePin(POWER_OUT1_GPIO_Port, POWER_OUT1_Pin, 1);
 80034ac:	2201      	movs	r2, #1
 80034ae:	2104      	movs	r1, #4
 80034b0:	4827      	ldr	r0, [pc, #156]	; (8003550 <main+0x218>)
 80034b2:	f7fe fa8b 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT2_GPIO_Port, POWER_OUT2_Pin, 1);
 80034b6:	2201      	movs	r2, #1
 80034b8:	2108      	movs	r1, #8
 80034ba:	4825      	ldr	r0, [pc, #148]	; (8003550 <main+0x218>)
 80034bc:	f7fe fa86 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT3_GPIO_Port, POWER_OUT3_Pin, 1);
 80034c0:	2201      	movs	r2, #1
 80034c2:	2110      	movs	r1, #16
 80034c4:	4822      	ldr	r0, [pc, #136]	; (8003550 <main+0x218>)
 80034c6:	f7fe fa81 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT4_GPIO_Port, POWER_OUT4_Pin, 1);
 80034ca:	2201      	movs	r2, #1
 80034cc:	2120      	movs	r1, #32
 80034ce:	4820      	ldr	r0, [pc, #128]	; (8003550 <main+0x218>)
 80034d0:	f7fe fa7c 	bl	80019cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 80034d4:	2201      	movs	r2, #1
 80034d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80034da:	4803      	ldr	r0, [pc, #12]	; (80034e8 <main+0x1b0>)
 80034dc:	f7fe fa76 	bl	80019cc <HAL_GPIO_WritePin>
	  printf("\r\n");
 80034e0:	4620      	mov	r0, r4
 80034e2:	f001 fbd7 	bl	8004c94 <puts>
 80034e6:	e7fb      	b.n	80034e0 <main+0x1a8>
 80034e8:	40021000 	.word	0x40021000
 80034ec:	466a6000 	.word	0x466a6000
 80034f0:	0800691c 	.word	0x0800691c
 80034f4:	40021400 	.word	0x40021400
 80034f8:	40021800 	.word	0x40021800
 80034fc:	20000564 	.word	0x20000564
 8003500:	2000049c 	.word	0x2000049c
 8003504:	20000344 	.word	0x20000344
 8003508:	3d8f5c29 	.word	0x3d8f5c29
 800350c:	41200000 	.word	0x41200000
 8003510:	40d00000 	.word	0x40d00000
 8003514:	42480000 	.word	0x42480000
 8003518:	43fa0000 	.word	0x43fa0000
 800351c:	3f666666 	.word	0x3f666666
 8003520:	46ea6000 	.word	0x46ea6000
 8003524:	461c4000 	.word	0x461c4000
 8003528:	200003fc 	.word	0x200003fc
 800352c:	43ef0000 	.word	0x43ef0000
 8003530:	43c50000 	.word	0x43c50000
 8003534:	20000488 	.word	0x20000488
 8003538:	43cf8000 	.word	0x43cf8000
 800353c:	20000624 	.word	0x20000624
 8003540:	20000524 	.word	0x20000524
 8003544:	20000010 	.word	0x20000010
 8003548:	2000023c 	.word	0x2000023c
 800354c:	20000214 	.word	0x20000214
 8003550:	40021c00 	.word	0x40021c00
 8003554:	00000000 	.word	0x00000000

08003558 <Gimbal_Task>:
}


void Gimbal_Task(){
 8003558:	b570      	push	{r4, r5, r6, lr}
	int fire = 0;
	int16_t u[4];
	if (rc.sw2 == 1) {
 800355a:	4d5b      	ldr	r5, [pc, #364]	; (80036c8 <Gimbal_Task+0x170>)
		fire = 1;
	} else {
		fire = 0;
	}
	DBUFF[1] = loadPID.error = -900.0f*fire - loadMotorFdb.rpm;
 800355c:	4a5b      	ldr	r2, [pc, #364]	; (80036cc <Gimbal_Task+0x174>)
	if (rc.sw2 == 1) {
 800355e:	7aeb      	ldrb	r3, [r5, #11]
	DBUFF[1] = loadPID.error = -900.0f*fire - loadMotorFdb.rpm;
 8003560:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8003564:	eddf 6a5a 	vldr	s13, [pc, #360]	; 80036d0 <Gimbal_Task+0x178>
 8003568:	4e5a      	ldr	r6, [pc, #360]	; (80036d4 <Gimbal_Task+0x17c>)
	if (rc.sw2 == 1) {
 800356a:	f1a3 0301 	sub.w	r3, r3, #1
 800356e:	fab3 f383 	clz	r3, r3
 8003572:	095b      	lsrs	r3, r3, #5
	DBUFF[1] = loadPID.error = -900.0f*fire - loadMotorFdb.rpm;
 8003574:	ee07 3a10 	vmov	s14, r3
 8003578:	ee07 2a90 	vmov	s15, r2
 800357c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003584:	4a54      	ldr	r2, [pc, #336]	; (80036d8 <Gimbal_Task+0x180>)
 8003586:	eed7 7a26 	vfnms.f32	s15, s14, s13
void Gimbal_Task(){
 800358a:	b082      	sub	sp, #8
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 800358c:	4610      	mov	r0, r2
	DBUFF[1] = loadPID.error = -900.0f*fire - loadMotorFdb.rpm;
 800358e:	edc2 7a0a 	vstr	s15, [r2, #40]	; 0x28
 8003592:	edc6 7a01 	vstr	s15, [r6, #4]
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 8003596:	f000 fb03 	bl	8003ba0 <pidExecute>

	target_yaw =(float) rc.ch1 / 660 * 70;
 800359a:	f9b5 3000 	ldrsh.w	r3, [r5]
 800359e:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 80036dc <Gimbal_Task+0x184>
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 80035a2:	4a4f      	ldr	r2, [pc, #316]	; (80036e0 <Gimbal_Task+0x188>)
	target_yaw =(float) rc.ch1 / 660 * 70;
 80035a4:	494f      	ldr	r1, [pc, #316]	; (80036e4 <Gimbal_Task+0x18c>)
 80035a6:	ee07 3a90 	vmov	s15, r3
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 80035aa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
	target_yaw =(float) rc.ch1 / 660 * 70;
 80035ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 80035b2:	ee10 3a10 	vmov	r3, s0
	target_yaw =(float) rc.ch1 / 660 * 70;
 80035b6:	ee67 7a87 	vmul.f32	s15, s15, s14
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 80035ba:	b21b      	sxth	r3, r3
	target_yaw =(float) rc.ch1 / 660 * 70;
 80035bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 80035c0:	ee07 3a10 	vmov	s14, r3
	target_yaw =(float) rc.ch1 / 660 * 70;
 80035c4:	ee17 0a90 	vmov	r0, s15
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 80035c8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	target_yaw =(float) rc.ch1 / 660 * 70;
 80035cc:	b204      	sxth	r4, r0
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 80035ce:	ed86 7a03 	vstr	s14, [r6, #12]
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 80035d2:	f9b2 0000 	ldrsh.w	r0, [r2]
	target_yaw =(float) rc.ch1 / 660 * 70;
 80035d6:	800c      	strh	r4, [r1, #0]
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 80035d8:	f8ad 3004 	strh.w	r3, [sp, #4]
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 80035dc:	f7fc ff62 	bl	80004a4 <__aeabi_i2d>
 80035e0:	2200      	movs	r2, #0
 80035e2:	4b41      	ldr	r3, [pc, #260]	; (80036e8 <Gimbal_Task+0x190>)
 80035e4:	f7fc fe10 	bl	8000208 <__aeabi_dsub>
 80035e8:	a335      	add	r3, pc, #212	; (adr r3, 80036c0 <Gimbal_Task+0x168>)
 80035ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ee:	f7fc ffc3 	bl	8000578 <__aeabi_dmul>
 80035f2:	f7fd fa99 	bl	8000b28 <__aeabi_d2f>
 80035f6:	ee07 0a90 	vmov	s15, r0
	u[0]=map(target_yaw-yaw_now, -180, 180, -30000, 30000);

	target_pich=(float) rc.ch2 / 660 * (-30);
 80035fa:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 80035fe:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80036ec <Gimbal_Task+0x194>
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 8003602:	4d3b      	ldr	r5, [pc, #236]	; (80036f0 <Gimbal_Task+0x198>)
	target_pich=(float) rc.ch2 / 660 * (-30);
 8003604:	493b      	ldr	r1, [pc, #236]	; (80036f4 <Gimbal_Task+0x19c>)
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 8003606:	eefd 6ae7 	vcvt.s32.f32	s13, s15
	target_pich=(float) rc.ch2 / 660 * (-30);
 800360a:	ee07 3a90 	vmov	s15, r3
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 800360e:	ee16 2a90 	vmov	r2, s13
	target_pich=(float) rc.ch2 / 660 * (-30);
 8003612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 8003616:	b210      	sxth	r0, r2
	target_pich=(float) rc.ch2 / 660 * (-30);
 8003618:	ee67 7a87 	vmul.f32	s15, s15, s14
	u[0]=map(target_yaw-yaw_now, -180, 180, -30000, 30000);
 800361c:	1a24      	subs	r4, r4, r0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800361e:	f104 02b4 	add.w	r2, r4, #180	; 0xb4
 8003622:	4b35      	ldr	r3, [pc, #212]	; (80036f8 <Gimbal_Task+0x1a0>)
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 8003624:	8028      	strh	r0, [r5, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003626:	f64e 2460 	movw	r4, #60000	; 0xea60
	target_pich=(float) rc.ch2 / 660 * (-30);
 800362a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800362e:	fb04 f402 	mul.w	r4, r4, r2
 8003632:	fb83 2304 	smull	r2, r3, r3, r4
	target_pich=(float) rc.ch2 / 660 * (-30);
 8003636:	ee17 0a90 	vmov	r0, s15
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800363a:	191a      	adds	r2, r3, r4
 800363c:	17e3      	asrs	r3, r4, #31
 800363e:	ebc3 2322 	rsb	r3, r3, r2, asr #8
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+24;
 8003642:	4a2e      	ldr	r2, [pc, #184]	; (80036fc <Gimbal_Task+0x1a4>)
 8003644:	4d2e      	ldr	r5, [pc, #184]	; (8003700 <Gimbal_Task+0x1a8>)
	target_pich=(float) rc.ch2 / 660 * (-30);
 8003646:	b204      	sxth	r4, r0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003648:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 800364c:	3b30      	subs	r3, #48	; 0x30
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+24;
 800364e:	f9b2 0000 	ldrsh.w	r0, [r2]
	target_pich=(float) rc.ch2 / 660 * (-30);
 8003652:	800c      	strh	r4, [r1, #0]
	u[0]=map(target_yaw-yaw_now, -180, 180, -30000, 30000);
 8003654:	f8ad 3000 	strh.w	r3, [sp]
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+24;
 8003658:	f7fc ff24 	bl	80004a4 <__aeabi_i2d>
 800365c:	2200      	movs	r2, #0
 800365e:	4b22      	ldr	r3, [pc, #136]	; (80036e8 <Gimbal_Task+0x190>)
 8003660:	f7fc fdd2 	bl	8000208 <__aeabi_dsub>
 8003664:	a316      	add	r3, pc, #88	; (adr r3, 80036c0 <Gimbal_Task+0x168>)
 8003666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366a:	f7fc ff85 	bl	8000578 <__aeabi_dmul>
 800366e:	f7fd fa5b 	bl	8000b28 <__aeabi_d2f>
 8003672:	ee07 0a10 	vmov	s14, r0
 8003676:	eef3 7a08 	vmov.f32	s15, #56	; 0x41c00000  24.0
 800367a:	ee77 7a27 	vadd.f32	s15, s14, s15
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800367e:	4921      	ldr	r1, [pc, #132]	; (8003704 <Gimbal_Task+0x1ac>)
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+24;
 8003680:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003684:	f247 5330 	movw	r3, #30000	; 0x7530
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+24;
 8003688:	ee17 2a90 	vmov	r2, s15
 800368c:	b212      	sxth	r2, r2
	u[1]=map(target_pich-pich_now, -30, 20, -15000, 15000);
 800368e:	1aa4      	subs	r4, r4, r2
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003690:	341e      	adds	r4, #30
 8003692:	fb03 f404 	mul.w	r4, r3, r4
 8003696:	fb81 1304 	smull	r1, r3, r1, r4
 800369a:	17e4      	asrs	r4, r4, #31
 800369c:	ebc4 1423 	rsb	r4, r4, r3, asr #4
 80036a0:	f5a4 546a 	sub.w	r4, r4, #14976	; 0x3a80


	u[3]=0;
 80036a4:	2300      	movs	r3, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80036a6:	3c18      	subs	r4, #24
	driveGimbalMotors(u);
 80036a8:	4668      	mov	r0, sp
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+24;
 80036aa:	802a      	strh	r2, [r5, #0]
	u[1]=map(target_pich-pich_now, -30, 20, -15000, 15000);
 80036ac:	f8ad 4002 	strh.w	r4, [sp, #2]
	u[3]=0;
 80036b0:	f8ad 3006 	strh.w	r3, [sp, #6]
	driveGimbalMotors(u);
 80036b4:	f000 fa34 	bl	8003b20 <driveGimbalMotors>
}
 80036b8:	b002      	add	sp, #8
 80036ba:	bd70      	pop	{r4, r5, r6, pc}
 80036bc:	f3af 8000 	nop.w
 80036c0:	05a02d01 	.word	0x05a02d01
 80036c4:	3fa680b4 	.word	0x3fa680b4
 80036c8:	20000264 	.word	0x20000264
 80036cc:	2000046c 	.word	0x2000046c
 80036d0:	c4610000 	.word	0xc4610000
 80036d4:	200002c4 	.word	0x200002c4
 80036d8:	2000049c 	.word	0x2000049c
 80036dc:	3dd9364d 	.word	0x3dd9364d
 80036e0:	20000284 	.word	0x20000284
 80036e4:	20000484 	.word	0x20000484
 80036e8:	40b00000 	.word	0x40b00000
 80036ec:	bd3a2e8b 	.word	0xbd3a2e8b
 80036f0:	2000049a 	.word	0x2000049a
 80036f4:	200002c0 	.word	0x200002c0
 80036f8:	b60b60b7 	.word	0xb60b60b7
 80036fc:	20000478 	.word	0x20000478
 8003700:	200004c8 	.word	0x200004c8
 8003704:	51eb851f 	.word	0x51eb851f

08003708 <HAL_TIM_PeriodElapsedCallback>:
	c++;
 8003708:	4a44      	ldr	r2, [pc, #272]	; (800381c <HAL_TIM_PeriodElapsedCallback+0x114>)
	if (htim->Instance == htim6.Instance) {//500Hz
 800370a:	4945      	ldr	r1, [pc, #276]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x118>)
	c++;
 800370c:	6813      	ldr	r3, [r2, #0]
	if (htim->Instance == htim6.Instance) {//500Hz
 800370e:	6800      	ldr	r0, [r0, #0]
 8003710:	6809      	ldr	r1, [r1, #0]
	c++;
 8003712:	3301      	adds	r3, #1
	if (htim->Instance == htim6.Instance) {//500Hz
 8003714:	4288      	cmp	r0, r1
	c++;
 8003716:	6013      	str	r3, [r2, #0]
	if (htim->Instance == htim6.Instance) {//500Hz
 8003718:	d000      	beq.n	800371c <HAL_TIM_PeriodElapsedCallback+0x14>
 800371a:	4770      	bx	lr
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800371c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	mecanum.speed.vx = (float) rc.ch4 / 660 * MAX_CHASSIS_VX_SPEED;
 8003720:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8003844 <HAL_TIM_PeriodElapsedCallback+0x13c>
	mecanum.speed.vw = -(float) rc.ch5 / 660 * MAX_CHASSIS_VW_SPEED;
 8003724:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 8003824 <HAL_TIM_PeriodElapsedCallback+0x11c>
	mecanum.speed.vx = (float) rc.ch4 / 660 * MAX_CHASSIS_VX_SPEED;
 8003728:	f9b9 3006 	ldrsh.w	r3, [r9, #6]
 800372c:	4f3e      	ldr	r7, [pc, #248]	; (8003828 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800372e:	4e3f      	ldr	r6, [pc, #252]	; (800382c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003730:	4c3f      	ldr	r4, [pc, #252]	; (8003830 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8003732:	ee06 3a90 	vmov	s13, r3
	mecanum.speed.vy = -(float) rc.ch3 / 660 * MAX_CHASSIS_VX_SPEED;
 8003736:	f9b9 3004 	ldrsh.w	r3, [r9, #4]
 800373a:	ee07 3a10 	vmov	s14, r3
	mecanum.speed.vw = -(float) rc.ch5 / 660 * MAX_CHASSIS_VW_SPEED;
 800373e:	f9b9 3008 	ldrsh.w	r3, [r9, #8]
 8003742:	ee07 3a90 	vmov	s15, r3
	mecanum.speed.vx = (float) rc.ch4 / 660 * MAX_CHASSIS_VX_SPEED;
 8003746:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	mecanum.speed.vy = -(float) rc.ch3 / 660 * MAX_CHASSIS_VX_SPEED;
 800374a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	mecanum.speed.vw = -(float) rc.ch5 / 660 * MAX_CHASSIS_VW_SPEED;
 800374e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	mecanum.speed.vx = (float) rc.ch4 / 660 * MAX_CHASSIS_VX_SPEED;
 8003752:	eeb1 5a04 	vmov.f32	s10, #20	; 0x40a00000  5.0
	mecanum.speed.vy = -(float) rc.ch3 / 660 * MAX_CHASSIS_VX_SPEED;
 8003756:	eef9 5a04 	vmov.f32	s11, #148	; 0xc0a00000 -5.0
	mecanum.speed.vx = (float) rc.ch4 / 660 * MAX_CHASSIS_VX_SPEED;
 800375a:	ee66 6a85 	vmul.f32	s13, s13, s10
	mecanum.speed.vy = -(float) rc.ch3 / 660 * MAX_CHASSIS_VX_SPEED;
 800375e:	ee27 7a25 	vmul.f32	s14, s14, s11
	mecanum.speed.vw = -(float) rc.ch5 / 660 * MAX_CHASSIS_VW_SPEED;
 8003762:	ee67 7a86 	vmul.f32	s15, s15, s12
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003766:	b083      	sub	sp, #12
	mecanum_calculate(&mecanum);
 8003768:	4638      	mov	r0, r7
	mecanum.speed.vx = (float) rc.ch4 / 660 * MAX_CHASSIS_VX_SPEED;
 800376a:	edc7 6a05 	vstr	s13, [r7, #20]
	mecanum.speed.vy = -(float) rc.ch3 / 660 * MAX_CHASSIS_VX_SPEED;
 800376e:	ed87 7a06 	vstr	s14, [r7, #24]
	mecanum.speed.vw = -(float) rc.ch5 / 660 * MAX_CHASSIS_VW_SPEED;
 8003772:	edc7 7a07 	vstr	s15, [r7, #28]
	mecanum_calculate(&mecanum);
 8003776:	f000 f869 	bl	800384c <mecanum_calculate>
 800377a:	f107 0540 	add.w	r5, r7, #64	; 0x40
 800377e:	46e8      	mov	r8, sp
 8003780:	3750      	adds	r7, #80	; 0x50
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8003782:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 8003786:	ecb5 7a01 	vldmia	r5!, {s14}
 800378a:	ee07 3a90 	vmov	s15, r3
 800378e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8003792:	4620      	mov	r0, r4
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8003794:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003798:	360c      	adds	r6, #12
 800379a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800379e:	342c      	adds	r4, #44	; 0x2c
		wheelPID[i].error = error;
 80037a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037a4:	ed44 7a01 	vstr	s15, [r4, #-4]
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 80037a8:	f000 f9fa 	bl	8003ba0 <pidExecute>
 80037ac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
	for (int i = 0; i < 4; i++) {
 80037b0:	42af      	cmp	r7, r5
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 80037b2:	ee10 3a10 	vmov	r3, s0
 80037b6:	f828 3b02 	strh.w	r3, [r8], #2
	for (int i = 0; i < 4; i++) {
 80037ba:	d1e2      	bne.n	8003782 <HAL_TIM_PeriodElapsedCallback+0x7a>
	driveWheel(u);
 80037bc:	4668      	mov	r0, sp
 80037be:	f000 f92f 	bl	8003a20 <driveWheel>
	Gimbal_Task();
 80037c2:	f7ff fec9 	bl	8003558 <Gimbal_Task>

void fire_Task(){
	if(rc.sw1==1){
 80037c6:	f899 300a 	ldrb.w	r3, [r9, #10]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d018      	beq.n	8003800 <HAL_TIM_PeriodElapsedCallback+0xf8>
		}
		else{sw1_cnt++;}
	}
	else{
		sw1_cnt=1220;
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sw1_cnt);
 80037ce:	4b19      	ldr	r3, [pc, #100]	; (8003834 <HAL_TIM_PeriodElapsedCallback+0x12c>)
		sw1_cnt=1220;
 80037d0:	4919      	ldr	r1, [pc, #100]	; (8003838 <HAL_TIM_PeriodElapsedCallback+0x130>)
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sw1_cnt);
 80037d2:	681a      	ldr	r2, [r3, #0]
		sw1_cnt=1220;
 80037d4:	f240 43c4 	movw	r3, #1220	; 0x4c4
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sw1_cnt);
 80037d8:	6353      	str	r3, [r2, #52]	; 0x34
		sw1_cnt=1220;
 80037da:	800b      	strh	r3, [r1, #0]
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, sw1_cnt);
 80037dc:	6413      	str	r3, [r2, #64]	; 0x40
		if(cnt_tim>20){
 80037de:	4c17      	ldr	r4, [pc, #92]	; (800383c <HAL_TIM_PeriodElapsedCallback+0x134>)
 80037e0:	7823      	ldrb	r3, [r4, #0]
 80037e2:	2b14      	cmp	r3, #20
 80037e4:	d805      	bhi.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0xea>
 80037e6:	3301      	adds	r3, #1
 80037e8:	b2db      	uxtb	r3, r3
		cnt_tim++;
 80037ea:	7023      	strb	r3, [r4, #0]
}
 80037ec:	b003      	add	sp, #12
 80037ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 80037f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80037f6:	4812      	ldr	r0, [pc, #72]	; (8003840 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80037f8:	f7fe f8ec 	bl	80019d4 <HAL_GPIO_TogglePin>
 80037fc:	2301      	movs	r3, #1
 80037fe:	e7f4      	b.n	80037ea <HAL_TIM_PeriodElapsedCallback+0xe2>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sw1_cnt);
 8003800:	490d      	ldr	r1, [pc, #52]	; (8003838 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8003802:	4a0c      	ldr	r2, [pc, #48]	; (8003834 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003804:	880b      	ldrh	r3, [r1, #0]
 8003806:	6812      	ldr	r2, [r2, #0]
		if(sw1_cnt>=1400){
 8003808:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sw1_cnt);
 800380c:	6353      	str	r3, [r2, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, sw1_cnt);
 800380e:	6413      	str	r3, [r2, #64]	; 0x40
			sw1_cnt=1400;
 8003810:	bf2c      	ite	cs
 8003812:	f44f 63af 	movcs.w	r3, #1400	; 0x578
		else{sw1_cnt++;}
 8003816:	3301      	addcc	r3, #1
 8003818:	800b      	strh	r3, [r1, #0]
 800381a:	e7e0      	b.n	80037de <HAL_TIM_PeriodElapsedCallback+0xd6>
 800381c:	20000200 	.word	0x20000200
 8003820:	20000524 	.word	0x20000524
 8003824:	bee8ba2e 	.word	0xbee8ba2e
 8003828:	200003fc 	.word	0x200003fc
 800382c:	20000290 	.word	0x20000290
 8003830:	20000344 	.word	0x20000344
 8003834:	20000564 	.word	0x20000564
 8003838:	20000008 	.word	0x20000008
 800383c:	20000468 	.word	0x20000468
 8003840:	40021400 	.word	0x40021400
 8003844:	20000264 	.word	0x20000264

08003848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003848:	e7fe      	b.n	8003848 <Error_Handler>
 800384a:	bf00      	nop

0800384c <mecanum_calculate>:
  static float rotate_ratio_fl;
  static float rotate_ratio_bl;
  static float rotate_ratio_br;
  static float wheel_rpm_ratio;

  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800384c:	edd0 7a01 	vldr	s15, [r0, #4]
 8003850:	edd0 6a02 	vldr	s13, [r0, #8]
 8003854:	ed90 5a03 	vldr	s10, [r0, #12]
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;

  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);

  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8003858:	edd0 4a05 	vldr	s9, [r0, #20]
 800385c:	ed9f 6a67 	vldr	s12, [pc, #412]	; 80039fc <mecanum_calculate+0x1b0>
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8003860:	ed90 7a04 	vldr	s14, [r0, #16]
  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 8003864:	ed90 2a00 	vldr	s4, [r0]
 8003868:	eddf 1a65 	vldr	s3, [pc, #404]	; 8003a00 <mecanum_calculate+0x1b4>
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800386c:	ee76 6aa7 	vadd.f32	s13, s13, s15
{
 8003870:	b430      	push	{r4, r5}
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8003872:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8003876:	eef0 7a45 	vmov.f32	s15, s10
 800387a:	eed6 7aa5 	vfnms.f32	s15, s13, s11
{
 800387e:	b084      	sub	sp, #16
 8003880:	4604      	mov	r4, r0
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8003882:	eea6 5aa5 	vfma.f32	s10, s13, s11
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8003886:	eef4 4ac6 	vcmpe.f32	s9, s12
 800388a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 800388e:	ee35 3a47 	vsub.f32	s6, s10, s14
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8003892:	ee77 2a87 	vadd.f32	s5, s15, s14
  rotate_ratio_fl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8003896:	ee77 3ac7 	vsub.f32	s7, s15, s14
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800389a:	ee37 5a05 	vadd.f32	s10, s14, s10
  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 800389e:	ee81 4a82 	vdiv.f32	s8, s3, s4
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 80038a2:	f200 809e 	bhi.w	80039e2 <mecanum_calculate+0x196>
 80038a6:	ed80 6a05 	vstr	s12, [r0, #20]
 80038aa:	eef0 4a46 	vmov.f32	s9, s12
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 80038ae:	edd4 7a06 	vldr	s15, [r4, #24]
 80038b2:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80039fc <mecanum_calculate+0x1b0>
 80038b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038be:	f200 8084 	bhi.w	80039ca <mecanum_calculate+0x17e>
 80038c2:	ed84 7a06 	vstr	s14, [r4, #24]
 80038c6:	eef0 7a47 	vmov.f32	s15, s14
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 80038ca:	edd4 5a07 	vldr	s11, [r4, #28]
 80038ce:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003a04 <mecanum_calculate+0x1b8>
 80038d2:	eef4 5ac7 	vcmpe.f32	s11, s14
 80038d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038da:	d866      	bhi.n	80039aa <mecanum_calculate+0x15e>
 80038dc:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8003a08 <mecanum_calculate+0x1bc>
 80038e0:	ed84 7a07 	vstr	s14, [r4, #28]
 80038e4:	ee34 7aa7 	vadd.f32	s14, s9, s15

  float wheel_rpm[4];
  float max = 0;

  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
  wheel_rpm[1] = (mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 80038e8:	ee74 6ae7 	vsub.f32	s13, s9, s15
 80038ec:	eeb0 6a47 	vmov.f32	s12, s14
 80038f0:	eea2 6aa5 	vfma.f32	s12, s5, s11
 80038f4:	eee3 6ae5 	vfms.f32	s13, s7, s11
  wheel_rpm[2] = (mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 80038f8:	eea3 7a65 	vfms.f32	s14, s6, s11
 80038fc:	ee26 6a04 	vmul.f32	s12, s12, s8
  wheel_rpm[1] = (mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8003900:	ee66 6a84 	vmul.f32	s13, s13, s8
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8003904:	ee77 7ae4 	vsub.f32	s15, s15, s9

  //find max item
  for (uint8_t i = 0; i < 4; i++)
  {
    if (fabs(wheel_rpm[i]) > max)
 8003908:	eef0 4ac6 	vabs.f32	s9, s12
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 800390c:	eee5 7a65 	vfms.f32	s15, s10, s11
    if (fabs(wheel_rpm[i]) > max)
 8003910:	eef0 5ae6 	vabs.f32	s11, s13
 8003914:	eef4 5ae4 	vcmpe.f32	s11, s9
  wheel_rpm[2] = (mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8003918:	ee27 7a04 	vmul.f32	s14, s14, s8
 800391c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003920:	bfb4      	ite	lt
 8003922:	eeb0 5a64 	vmovlt.f32	s10, s9
 8003926:	eeb0 5a65 	vmovge.f32	s10, s11
    if (fabs(wheel_rpm[i]) > max)
 800392a:	eef0 5ac7 	vabs.f32	s11, s14
 800392e:	eef4 5ac5 	vcmpe.f32	s11, s10
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8003932:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393a:	bfb8      	it	lt
 800393c:	eef0 5a45 	vmovlt.f32	s11, s10
    if (fabs(wheel_rpm[i]) > max)
 8003940:	eeb0 5ae7 	vabs.f32	s10, s15
 8003944:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8003948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      max = fabs(wheel_rpm[i]);
  }

  //equal proportion
  if (max > MAX_WHEEL_RPM)
 800394c:	eddf 4a2f 	vldr	s9, [pc, #188]	; 8003a0c <mecanum_calculate+0x1c0>
  wheel_rpm[1] = (mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8003950:	edcd 6a01 	vstr	s13, [sp, #4]
 8003954:	bfa8      	it	ge
 8003956:	eef0 5a45 	vmovge.f32	s11, s10
  if (max > MAX_WHEEL_RPM)
 800395a:	eef4 5ae4 	vcmpe.f32	s11, s9
 800395e:	eeb1 6a46 	vneg.f32	s12, s12
 8003962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  wheel_rpm[2] = (mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8003966:	ed8d 7a02 	vstr	s14, [sp, #8]
  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
 800396a:	ed8d 6a00 	vstr	s12, [sp]
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 800396e:	edcd 7a03 	vstr	s15, [sp, #12]
  if (max > MAX_WHEEL_RPM)
 8003972:	dd11      	ble.n	8003998 <mecanum_calculate+0x14c>
  {
    float rate = MAX_WHEEL_RPM / max;
 8003974:	ee84 5aa5 	vdiv.f32	s10, s9, s11
    for (uint8_t i = 0; i < 4; i++)
      wheel_rpm[i] *= rate;
 8003978:	ee26 6a05 	vmul.f32	s12, s12, s10
 800397c:	ee66 6a85 	vmul.f32	s13, s13, s10
 8003980:	ee27 7a05 	vmul.f32	s14, s14, s10
 8003984:	ee67 7a85 	vmul.f32	s15, s15, s10
 8003988:	ed8d 6a00 	vstr	s12, [sp]
 800398c:	edcd 6a01 	vstr	s13, [sp, #4]
 8003990:	ed8d 7a02 	vstr	s14, [sp, #8]
 8003994:	edcd 7a03 	vstr	s15, [sp, #12]
  }
  memcpy(mec->wheel_rpm, wheel_rpm, 4 * sizeof(float));
 8003998:	466d      	mov	r5, sp
 800399a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800399c:	6420      	str	r0, [r4, #64]	; 0x40
 800399e:	6461      	str	r1, [r4, #68]	; 0x44
 80039a0:	64a2      	str	r2, [r4, #72]	; 0x48
 80039a2:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 80039a4:	b004      	add	sp, #16
 80039a6:	bc30      	pop	{r4, r5}
 80039a8:	4770      	bx	lr
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 80039aa:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003a10 <mecanum_calculate+0x1c4>
 80039ae:	eef4 5ac7 	vcmpe.f32	s11, s14
 80039b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b6:	bfb3      	iteet	lt
 80039b8:	ed9f 7a16 	vldrlt	s14, [pc, #88]	; 8003a14 <mecanum_calculate+0x1c8>
 80039bc:	eddf 5a16 	vldrge	s11, [pc, #88]	; 8003a18 <mecanum_calculate+0x1cc>
 80039c0:	ed84 7a07 	vstrge	s14, [r4, #28]
 80039c4:	ee65 5a87 	vmullt.f32	s11, s11, s14
 80039c8:	e78c      	b.n	80038e4 <mecanum_calculate+0x98>
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 80039ca:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003a1c <mecanum_calculate+0x1d0>
 80039ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d6:	bfa4      	itt	ge
 80039d8:	eef0 7a47 	vmovge.f32	s15, s14
 80039dc:	ed84 7a06 	vstrge	s14, [r4, #24]
 80039e0:	e773      	b.n	80038ca <mecanum_calculate+0x7e>
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 80039e2:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8003a1c <mecanum_calculate+0x1d0>
 80039e6:	eef4 4ae7 	vcmpe.f32	s9, s15
 80039ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ee:	bfa4      	itt	ge
 80039f0:	eef0 4a67 	vmovge.f32	s9, s15
 80039f4:	edc0 7a05 	vstrge	s15, [r0, #20]
 80039f8:	e759      	b.n	80038ae <mecanum_calculate+0x62>
 80039fa:	bf00      	nop
 80039fc:	c54e4000 	.word	0xc54e4000
 8003a00:	448e8000 	.word	0x448e8000
 8003a04:	c3960000 	.word	0xc3960000
 8003a08:	c0a78a0e 	.word	0xc0a78a0e
 8003a0c:	4604d000 	.word	0x4604d000
 8003a10:	43960000 	.word	0x43960000
 8003a14:	3c8ef783 	.word	0x3c8ef783
 8003a18:	40a78a0e 	.word	0x40a78a0e
 8003a1c:	454e4000 	.word	0x454e4000

08003a20 <driveWheel>:
 */
#include "motor.h"

const int CaseMotor_MaxSpeed = 30 * 256;

void driveWheel(int16_t *u) {
 8003a20:	b530      	push	{r4, r5, lr}
	header.IDE = CAN_ID_STD;
	header.DLC = 8;
	//header.TransmitGlobalTime = DISABLE;

	for (int i = 0; i < 4; i++) {
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a22:	f9b0 3000 	ldrsh.w	r3, [r0]
void driveWheel(int16_t *u) {
 8003a26:	b08b      	sub	sp, #44	; 0x2c
	uint8_t TxData[8] = { 0 };
 8003a28:	2200      	movs	r2, #0
	header.StdId = 0x200;
 8003a2a:	f44f 7400 	mov.w	r4, #512	; 0x200
	header.DLC = 8;
 8003a2e:	2108      	movs	r1, #8
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a30:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
	header.RTR = CAN_RTR_DATA;
 8003a34:	9207      	str	r2, [sp, #28]
	header.IDE = CAN_ID_STD;
 8003a36:	9206      	str	r2, [sp, #24]
	header.StdId = 0x200;
 8003a38:	9404      	str	r4, [sp, #16]
	header.DLC = 8;
 8003a3a:	9108      	str	r1, [sp, #32]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a3c:	dc08      	bgt.n	8003a50 <driveWheel+0x30>
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8003a3e:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8003a42:	da67      	bge.n	8003b14 <driveWheel+0xf4>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8003a44:	f24e 2301 	movw	r3, #57857	; 0xe201
 8003a48:	8003      	strh	r3, [r0, #0]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	21e2      	movs	r1, #226	; 0xe2
 8003a4e:	e004      	b.n	8003a5a <driveWheel+0x3a>
			u[i] = CaseMotor_MaxSpeed - 1;
 8003a50:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8003a54:	8003      	strh	r3, [r0, #0]
 8003a56:	22ff      	movs	r2, #255	; 0xff
 8003a58:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a5a:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
		}
		TxData[i * 2] = u[i] >> 8;
 8003a5e:	f88d 1008 	strb.w	r1, [sp, #8]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a62:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003a66:	f88d 2009 	strb.w	r2, [sp, #9]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a6a:	dc08      	bgt.n	8003a7e <driveWheel+0x5e>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8003a6c:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8003a70:	da4c      	bge.n	8003b0c <driveWheel+0xec>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8003a72:	f24e 2301 	movw	r3, #57857	; 0xe201
 8003a76:	8043      	strh	r3, [r0, #2]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	21e2      	movs	r1, #226	; 0xe2
 8003a7c:	e004      	b.n	8003a88 <driveWheel+0x68>
			u[i] = CaseMotor_MaxSpeed - 1;
 8003a7e:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8003a82:	8043      	strh	r3, [r0, #2]
 8003a84:	22ff      	movs	r2, #255	; 0xff
 8003a86:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a88:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
		TxData[i * 2] = u[i] >> 8;
 8003a8c:	f88d 100a 	strb.w	r1, [sp, #10]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a90:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003a94:	f88d 200b 	strb.w	r2, [sp, #11]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003a98:	dc08      	bgt.n	8003aac <driveWheel+0x8c>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8003a9a:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8003a9e:	da31      	bge.n	8003b04 <driveWheel+0xe4>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8003aa0:	f24e 2301 	movw	r3, #57857	; 0xe201
 8003aa4:	8083      	strh	r3, [r0, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	21e2      	movs	r1, #226	; 0xe2
 8003aaa:	e004      	b.n	8003ab6 <driveWheel+0x96>
			u[i] = CaseMotor_MaxSpeed - 1;
 8003aac:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8003ab0:	8083      	strh	r3, [r0, #4]
 8003ab2:	22ff      	movs	r2, #255	; 0xff
 8003ab4:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 8003ab6:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
		TxData[i * 2] = u[i] >> 8;
 8003aba:	f88d 100c 	strb.w	r1, [sp, #12]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003abe:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003ac2:	f88d 200d 	strb.w	r2, [sp, #13]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003ac6:	dd10      	ble.n	8003aea <driveWheel+0xca>
			u[i] = CaseMotor_MaxSpeed - 1;
 8003ac8:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8003acc:	80c3      	strh	r3, [r0, #6]
 8003ace:	24ff      	movs	r4, #255	; 0xff
 8003ad0:	251d      	movs	r5, #29
	}

	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 8003ad2:	aa02      	add	r2, sp, #8
 8003ad4:	ab01      	add	r3, sp, #4
 8003ad6:	a904      	add	r1, sp, #16
 8003ad8:	4810      	ldr	r0, [pc, #64]	; (8003b1c <driveWheel+0xfc>)
		TxData[i * 2] = u[i] >> 8;
 8003ada:	f88d 500e 	strb.w	r5, [sp, #14]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003ade:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 8003ae2:	f7fd fb89 	bl	80011f8 <HAL_CAN_AddTxMessage>

}
 8003ae6:	b00b      	add	sp, #44	; 0x2c
 8003ae8:	bd30      	pop	{r4, r5, pc}
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8003aea:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8003aee:	da05      	bge.n	8003afc <driveWheel+0xdc>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8003af0:	f24e 2301 	movw	r3, #57857	; 0xe201
 8003af4:	80c3      	strh	r3, [r0, #6]
 8003af6:	2401      	movs	r4, #1
 8003af8:	25e2      	movs	r5, #226	; 0xe2
 8003afa:	e7ea      	b.n	8003ad2 <driveWheel+0xb2>
 8003afc:	f3c3 2507 	ubfx	r5, r3, #8, #8
 8003b00:	b2dc      	uxtb	r4, r3
 8003b02:	e7e6      	b.n	8003ad2 <driveWheel+0xb2>
 8003b04:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8003b08:	b2da      	uxtb	r2, r3
 8003b0a:	e7d4      	b.n	8003ab6 <driveWheel+0x96>
 8003b0c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	e7b9      	b.n	8003a88 <driveWheel+0x68>
 8003b14:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	e79e      	b.n	8003a5a <driveWheel+0x3a>
 8003b1c:	20000214 	.word	0x20000214

08003b20 <driveGimbalMotors>:

void driveGimbalMotors(int16_t *u) {
 8003b20:	b5f0      	push	{r4, r5, r6, r7, lr}
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
			u[i] = -CaseMotor_MaxSpeed + 1;
		}
		}
		TxData[i * 2] = u[i] >> 8;
 8003b22:	f9b0 3000 	ldrsh.w	r3, [r0]
 8003b26:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003b2a:	f9b0 4004 	ldrsh.w	r4, [r0, #4]
void driveGimbalMotors(int16_t *u) {
 8003b2e:	b08b      	sub	sp, #44	; 0x2c
	header.StdId = 0x1ff;
 8003b30:	f240 11ff 	movw	r1, #511	; 0x1ff
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003b34:	f88d 3009 	strb.w	r3, [sp, #9]
		TxData[i * 2] = u[i] >> 8;
 8003b38:	121b      	asrs	r3, r3, #8
 8003b3a:	1215      	asrs	r5, r2, #8
 8003b3c:	f88d 3008 	strb.w	r3, [sp, #8]
	header.IDE = CAN_ID_STD;
 8003b40:	2600      	movs	r6, #0
	header.DLC = 8;
 8003b42:	2308      	movs	r3, #8
	header.IDE = CAN_ID_STD;
 8003b44:	2700      	movs	r7, #0
		if (CaseMotor_MaxSpeed < u[i]) {
 8003b46:	f5b4 5ff0 	cmp.w	r4, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003b4a:	f88d 200b 	strb.w	r2, [sp, #11]
		TxData[i * 2] = u[i] >> 8;
 8003b4e:	f88d 500a 	strb.w	r5, [sp, #10]
	header.StdId = 0x1ff;
 8003b52:	9104      	str	r1, [sp, #16]
	header.IDE = CAN_ID_STD;
 8003b54:	e9cd 6706 	strd	r6, r7, [sp, #24]
	header.DLC = 8;
 8003b58:	9308      	str	r3, [sp, #32]
		if (CaseMotor_MaxSpeed < u[i]) {
 8003b5a:	dd16      	ble.n	8003b8a <driveGimbalMotors+0x6a>
			u[i] = CaseMotor_MaxSpeed - 1;
 8003b5c:	f641 54ff 	movw	r4, #7679	; 0x1dff
 8003b60:	8084      	strh	r4, [r0, #4]
		TxData[i * 2] = u[i] >> 8;
 8003b62:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003b66:	f88d 300f 	strb.w	r3, [sp, #15]
		TxData[i * 2] = u[i] >> 8;
 8003b6a:	1219      	asrs	r1, r3, #8
 8003b6c:	f88d 100e 	strb.w	r1, [sp, #14]
 8003b70:	1225      	asrs	r5, r4, #8
	}

	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 8003b72:	ab01      	add	r3, sp, #4
 8003b74:	aa02      	add	r2, sp, #8
 8003b76:	a904      	add	r1, sp, #16
 8003b78:	4808      	ldr	r0, [pc, #32]	; (8003b9c <driveGimbalMotors+0x7c>)
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003b7a:	f88d 400d 	strb.w	r4, [sp, #13]
		TxData[i * 2] = u[i] >> 8;
 8003b7e:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 8003b82:	f7fd fb39 	bl	80011f8 <HAL_CAN_AddTxMessage>
}
 8003b86:	b00b      	add	sp, #44	; 0x2c
 8003b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8003b8a:	f514 5ff0 	cmn.w	r4, #7680	; 0x1e00
 8003b8e:	dae8      	bge.n	8003b62 <driveGimbalMotors+0x42>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8003b90:	f24e 2401 	movw	r4, #57857	; 0xe201
 8003b94:	8084      	strh	r4, [r0, #4]
 8003b96:	b224      	sxth	r4, r4
 8003b98:	e7e3      	b.n	8003b62 <driveGimbalMotors+0x42>
 8003b9a:	bf00      	nop
 8003b9c:	2000023c 	.word	0x2000023c

08003ba0 <pidExecute>:
 */
#include "pid.h"

float pidExecute(_pid_t *pid) {
	float u = 0;
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8003ba0:	ed90 6a0a 	vldr	s12, [r0, #40]	; 0x28
 8003ba4:	edd0 7a02 	vldr	s15, [r0, #8]
 8003ba8:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8003c58 <pidExecute+0xb8>
 8003bac:	ed90 7a07 	vldr	s14, [r0, #28]
 8003bb0:	edd0 4a00 	vldr	s9, [r0]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8003bb4:	edd0 6a05 	vldr	s13, [r0, #20]
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8003bb8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003bbc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003bc0:	eea4 7aa7 	vfma.f32	s14, s9, s15
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8003bc4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8003bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8003bcc:	ed80 7a07 	vstr	s14, [r0, #28]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8003bd0:	dc06      	bgt.n	8003be0 <pidExecute+0x40>
	else if (pid->integralOut < -pid->integralOutLimit) pid->integralOut = -pid->integralOutLimit;
 8003bd2:	eef1 6a66 	vneg.f32	s13, s13
 8003bd6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8003bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bde:	d538      	bpl.n	8003c52 <pidExecute+0xb2>
 8003be0:	edc0 6a07 	vstr	s13, [r0, #28]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 8003be4:	ed9f 3a1d 	vldr	s6, [pc, #116]	; 8003c5c <pidExecute+0xbc>
 8003be8:	ed90 7a03 	vldr	s14, [r0, #12]
 8003bec:	edd0 5a08 	vldr	s11, [r0, #32]
 8003bf0:	ed90 5a06 	vldr	s10, [r0, #24]
 8003bf4:	edd0 3a09 	vldr	s7, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 8003bf8:	ed90 4a01 	vldr	s8, [r0, #4]
	if (pid->outLimit < u) u = pid->outLimit;
 8003bfc:	ed90 0a04 	vldr	s0, [r0, #16]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 8003c00:	eec3 7a24 	vdiv.f32	s15, s6, s9
 8003c04:	ee76 5a65 	vsub.f32	s11, s12, s11
 8003c08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c0c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003c10:	ee37 7a45 	vsub.f32	s14, s14, s10
 8003c14:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003c18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c1c:	eee3 7a85 	vfma.f32	s15, s7, s10
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 8003c20:	eeb0 7a67 	vmov.f32	s14, s15
 8003c24:	eea6 7a04 	vfma.f32	s14, s12, s8
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 8003c28:	edc0 7a09 	vstr	s15, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 8003c2c:	ee77 6a26 	vadd.f32	s13, s14, s13
	if (pid->outLimit < u) u = pid->outLimit;
 8003c30:	eeb4 0ae6 	vcmpe.f32	s0, s13
 8003c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c38:	d408      	bmi.n	8003c4c <pidExecute+0xac>
	else if (u < -pid->outLimit)u = -pid->outLimit;
 8003c3a:	eeb1 0a40 	vneg.f32	s0, s0
 8003c3e:	eeb4 0ae6 	vcmpe.f32	s0, s13
 8003c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c46:	bfb8      	it	lt
 8003c48:	eeb0 0a66 	vmovlt.f32	s0, s13
	pid->lastError = pid->error;
 8003c4c:	ed80 6a08 	vstr	s12, [r0, #32]
	return u;
}
 8003c50:	4770      	bx	lr
 8003c52:	eef0 6a47 	vmov.f32	s13, s14
 8003c56:	e7c5      	b.n	8003be4 <pidExecute+0x44>
 8003c58:	3a83126f 	.word	0x3a83126f
 8003c5c:	447a0000 	.word	0x447a0000

08003c60 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003c60:	b538      	push	{r3, r4, r5, lr}

  hspi5.Instance = SPI5;
 8003c62:	4b0f      	ldr	r3, [pc, #60]	; (8003ca0 <MX_SPI5_Init+0x40>)
 8003c64:	4a0f      	ldr	r2, [pc, #60]	; (8003ca4 <MX_SPI5_Init+0x44>)
 8003c66:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003c68:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8003c6c:	f44f 7500 	mov.w	r5, #512	; 0x200
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003c70:	2430      	movs	r4, #48	; 0x30
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi5.Init.CRCPolynomial = 10;
 8003c72:	210a      	movs	r1, #10
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003c74:	605a      	str	r2, [r3, #4]
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003c76:	4618      	mov	r0, r3
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8003c78:	2200      	movs	r2, #0
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003c7a:	e9c3 5406 	strd	r5, r4, [r3, #24]
  hspi5.Init.CRCPolynomial = 10;
 8003c7e:	62d9      	str	r1, [r3, #44]	; 0x2c
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c80:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003c84:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8003c88:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c8c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003c8e:	f7fe f953 	bl	8001f38 <HAL_SPI_Init>
 8003c92:	b900      	cbnz	r0, 8003c96 <MX_SPI5_Init+0x36>
  {
    Error_Handler();
  }

}
 8003c94:	bd38      	pop	{r3, r4, r5, pc}
 8003c96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8003c9a:	f7ff bdd5 	b.w	8003848 <Error_Handler>
 8003c9e:	bf00      	nop
 8003ca0:	200004cc 	.word	0x200004cc
 8003ca4:	40015000 	.word	0x40015000

08003ca8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003ca8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI5)
 8003caa:	6801      	ldr	r1, [r0, #0]
 8003cac:	4a18      	ldr	r2, [pc, #96]	; (8003d10 <HAL_SPI_MspInit+0x68>)
{
 8003cae:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb0:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI5)
 8003cb2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8003cb8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003cbc:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI5)
 8003cbe:	d001      	beq.n	8003cc4 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003cc0:	b008      	add	sp, #32
 8003cc2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003cc4:	f502 4268 	add.w	r2, r2, #59392	; 0xe800
 8003cc8:	9301      	str	r3, [sp, #4]
 8003cca:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003ccc:	4811      	ldr	r0, [pc, #68]	; (8003d14 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003cce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003cd2:	6451      	str	r1, [r2, #68]	; 0x44
 8003cd4:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003cd6:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 8003cda:	9101      	str	r1, [sp, #4]
 8003cdc:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cde:	9302      	str	r3, [sp, #8]
 8003ce0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003ce2:	f043 0320 	orr.w	r3, r3, #32
 8003ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ce8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003cea:	f003 0320 	and.w	r3, r3, #32
 8003cee:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cf0:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003cf2:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003cf4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8003cf6:	f44f 7560 	mov.w	r5, #896	; 0x380
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cfa:	2402      	movs	r4, #2
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cfc:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cfe:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003d02:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003d06:	f7fd fd23 	bl	8001750 <HAL_GPIO_Init>
}
 8003d0a:	b008      	add	sp, #32
 8003d0c:	bd70      	pop	{r4, r5, r6, pc}
 8003d0e:	bf00      	nop
 8003d10:	40015000 	.word	0x40015000
 8003d14:	40021400 	.word	0x40021400

08003d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d18:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d1a:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <HAL_MspInit+0x34>)
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	9100      	str	r1, [sp, #0]
 8003d20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d26:	645a      	str	r2, [r3, #68]	; 0x44
 8003d28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d2a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003d2e:	9200      	str	r2, [sp, #0]
 8003d30:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d32:	9101      	str	r1, [sp, #4]
 8003d34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d36:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003d3a:	641a      	str	r2, [r3, #64]	; 0x40
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d42:	9301      	str	r3, [sp, #4]
 8003d44:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d46:	b002      	add	sp, #8
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	40023800 	.word	0x40023800

08003d50 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop

08003d54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d54:	e7fe      	b.n	8003d54 <HardFault_Handler>
 8003d56:	bf00      	nop

08003d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d58:	e7fe      	b.n	8003d58 <MemManage_Handler>
 8003d5a:	bf00      	nop

08003d5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d5c:	e7fe      	b.n	8003d5c <BusFault_Handler>
 8003d5e:	bf00      	nop

08003d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d60:	e7fe      	b.n	8003d60 <UsageFault_Handler>
 8003d62:	bf00      	nop

08003d64 <SVC_Handler>:
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop

08003d68 <DebugMon_Handler>:
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop

08003d6c <PendSV_Handler>:
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop

08003d70 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d70:	f7fd b8e8 	b.w	8000f44 <HAL_IncTick>

08003d74 <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003d74:	4801      	ldr	r0, [pc, #4]	; (8003d7c <CAN1_RX0_IRQHandler+0x8>)
 8003d76:	f7fd bb41 	b.w	80013fc <HAL_CAN_IRQHandler>
 8003d7a:	bf00      	nop
 8003d7c:	2000023c 	.word	0x2000023c

08003d80 <CAN1_RX1_IRQHandler>:
 8003d80:	4801      	ldr	r0, [pc, #4]	; (8003d88 <CAN1_RX1_IRQHandler+0x8>)
 8003d82:	f7fd bb3b 	b.w	80013fc <HAL_CAN_IRQHandler>
 8003d86:	bf00      	nop
 8003d88:	2000023c 	.word	0x2000023c

08003d8c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003d8c:	4801      	ldr	r0, [pc, #4]	; (8003d94 <USART1_IRQHandler+0x8>)
 8003d8e:	f7fe bed7 	b.w	8002b40 <HAL_UART_IRQHandler>
 8003d92:	bf00      	nop
 8003d94:	20000624 	.word	0x20000624

08003d98 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003d98:	4801      	ldr	r0, [pc, #4]	; (8003da0 <TIM6_DAC_IRQHandler+0x8>)
 8003d9a:	f7fe bb61 	b.w	8002460 <HAL_TIM_IRQHandler>
 8003d9e:	bf00      	nop
 8003da0:	20000524 	.word	0x20000524

08003da4 <CAN2_RX0_IRQHandler>:
void CAN2_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8003da4:	4801      	ldr	r0, [pc, #4]	; (8003dac <CAN2_RX0_IRQHandler+0x8>)
 8003da6:	f7fd bb29 	b.w	80013fc <HAL_CAN_IRQHandler>
 8003daa:	bf00      	nop
 8003dac:	20000214 	.word	0x20000214

08003db0 <CAN2_RX1_IRQHandler>:
 8003db0:	4801      	ldr	r0, [pc, #4]	; (8003db8 <CAN2_RX1_IRQHandler+0x8>)
 8003db2:	f7fd bb23 	b.w	80013fc <HAL_CAN_IRQHandler>
 8003db6:	bf00      	nop
 8003db8:	20000214 	.word	0x20000214

08003dbc <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003dbc:	4801      	ldr	r0, [pc, #4]	; (8003dc4 <USART6_IRQHandler+0x8>)
 8003dbe:	f7fe bebf 	b.w	8002b40 <HAL_UART_IRQHandler>
 8003dc2:	bf00      	nop
 8003dc4:	200006a4 	.word	0x200006a4

08003dc8 <UART8_IRQHandler>:
void UART8_IRQHandler(void)
{
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8003dc8:	4801      	ldr	r0, [pc, #4]	; (8003dd0 <UART8_IRQHandler+0x8>)
 8003dca:	f7fe beb9 	b.w	8002b40 <HAL_UART_IRQHandler>
 8003dce:	bf00      	nop
 8003dd0:	20000664 	.word	0x20000664

08003dd4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8003dd4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dd6:	1e16      	subs	r6, r2, #0
 8003dd8:	dd07      	ble.n	8003dea <_read+0x16>
 8003dda:	460c      	mov	r4, r1
 8003ddc:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8003dde:	f3af 8000 	nop.w
 8003de2:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003de6:	42a5      	cmp	r5, r4
 8003de8:	d1f9      	bne.n	8003dde <_read+0xa>
	}

return len;
}
 8003dea:	4630      	mov	r0, r6
 8003dec:	bd70      	pop	{r4, r5, r6, pc}
 8003dee:	bf00      	nop

08003df0 <_write>:

int _write(int file, char *ptr, int len)
{
 8003df0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003df2:	1e16      	subs	r6, r2, #0
 8003df4:	dd07      	ble.n	8003e06 <_write+0x16>
 8003df6:	460c      	mov	r4, r1
 8003df8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8003dfa:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003dfe:	f7ff f925 	bl	800304c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e02:	42ac      	cmp	r4, r5
 8003e04:	d1f9      	bne.n	8003dfa <_write+0xa>
	}
	return len;
}
 8003e06:	4630      	mov	r0, r6
 8003e08:	bd70      	pop	{r4, r5, r6, pc}
 8003e0a:	bf00      	nop

08003e0c <_close>:


int _close(int file)
{
	return -1;
}
 8003e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop

08003e14 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003e14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e18:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop

08003e20 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003e20:	2001      	movs	r0, #1
 8003e22:	4770      	bx	lr

08003e24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003e24:	2000      	movs	r0, #0
 8003e26:	4770      	bx	lr

08003e28 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003e28:	4a0c      	ldr	r2, [pc, #48]	; (8003e5c <_sbrk+0x34>)
{
 8003e2a:	b508      	push	{r3, lr}
	if (heap_end == 0)
 8003e2c:	6813      	ldr	r3, [r2, #0]
 8003e2e:	b133      	cbz	r3, 8003e3e <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8003e30:	4418      	add	r0, r3
 8003e32:	4669      	mov	r1, sp
 8003e34:	4288      	cmp	r0, r1
 8003e36:	d808      	bhi.n	8003e4a <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8003e38:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8003e3e:	4b08      	ldr	r3, [pc, #32]	; (8003e60 <_sbrk+0x38>)
 8003e40:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8003e42:	4418      	add	r0, r3
 8003e44:	4669      	mov	r1, sp
 8003e46:	4288      	cmp	r0, r1
 8003e48:	d9f6      	bls.n	8003e38 <_sbrk+0x10>
		errno = ENOMEM;
 8003e4a:	f000 fb4b 	bl	80044e4 <__errno>
 8003e4e:	230c      	movs	r3, #12
 8003e50:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003e52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	bd08      	pop	{r3, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000204 	.word	0x20000204
 8003e60:	200006e8 	.word	0x200006e8

08003e64 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e64:	4910      	ldr	r1, [pc, #64]	; (8003ea8 <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003e66:	4b11      	ldr	r3, [pc, #68]	; (8003eac <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e68:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003e6c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8003e70:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e72:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8003e76:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003e78:	4c0d      	ldr	r4, [pc, #52]	; (8003eb0 <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 8003e7a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003e7c:	f042 0201 	orr.w	r2, r2, #1
 8003e80:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003e82:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003e8a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003e8e:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8003e90:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003e92:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003e94:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003e98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e9c:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 8003e9e:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ea0:	608c      	str	r4, [r1, #8]
#endif
}
 8003ea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	e000ed00 	.word	0xe000ed00
 8003eac:	40023800 	.word	0x40023800
 8003eb0:	24003010 	.word	0x24003010

08003eb4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003eb4:	b570      	push	{r4, r5, r6, lr}
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8003eb6:	4c51      	ldr	r4, [pc, #324]	; (8003ffc <MX_TIM1_Init+0x148>)
 8003eb8:	4b51      	ldr	r3, [pc, #324]	; (8004000 <MX_TIM1_Init+0x14c>)
 8003eba:	6023      	str	r3, [r4, #0]
{
 8003ebc:	b09a      	sub	sp, #104	; 0x68
  htim1.Init.Prescaler = 167;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ebe:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 167;
 8003ec0:	21a7      	movs	r1, #167	; 0xa7
  htim1.Init.Period = 20000-1;
 8003ec2:	f644 621f 	movw	r2, #19999	; 0x4e1f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003ec6:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 167;
 8003ec8:	6061      	str	r1, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eca:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim1.Init.RepetitionCounter = 0;
 8003ece:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ed2:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003ed4:	f7fe f904 	bl	80020e0 <HAL_TIM_PWM_Init>
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d148      	bne.n	8003f6e <MX_TIM1_Init+0xba>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003edc:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003ede:	a904      	add	r1, sp, #16
 8003ee0:	4846      	ldr	r0, [pc, #280]	; (8003ffc <MX_TIM1_Init+0x148>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ee2:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003ee6:	f7fe fb65 	bl	80025b4 <HAL_TIMEx_MasterConfigSynchronization>
 8003eea:	2800      	cmp	r0, #0
 8003eec:	d13c      	bne.n	8003f68 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 1000;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003eee:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ef0:	2060      	movs	r0, #96	; 0x60
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ef2:	461a      	mov	r2, r3
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003ef4:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003ef8:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003efc:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003efe:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 1000;
 8003f00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f04:	a90b      	add	r1, sp, #44	; 0x2c
 8003f06:	483d      	ldr	r0, [pc, #244]	; (8003ffc <MX_TIM1_Init+0x148>)
  sConfigOC.Pulse = 1000;
 8003f08:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f0a:	f7fe f997 	bl	800223c <HAL_TIM_PWM_ConfigChannel>
 8003f0e:	bb40      	cbnz	r0, 8003f62 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003f10:	a90b      	add	r1, sp, #44	; 0x2c
 8003f12:	220c      	movs	r2, #12
 8003f14:	4839      	ldr	r0, [pc, #228]	; (8003ffc <MX_TIM1_Init+0x148>)
 8003f16:	f7fe f991 	bl	800223c <HAL_TIM_PWM_ConfigChannel>
 8003f1a:	b9f8      	cbnz	r0, 8003f5c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003f1c:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003f1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003f22:	a912      	add	r1, sp, #72	; 0x48
 8003f24:	4835      	ldr	r0, [pc, #212]	; (8003ffc <MX_TIM1_Init+0x148>)
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003f26:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003f28:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.DeadTime = 0;
 8003f2c:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003f30:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003f32:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003f34:	f7fe fb60 	bl	80025f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8003f38:	b108      	cbz	r0, 8003f3e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8003f3a:	f7ff fc85 	bl	8003848 <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	4a2f      	ldr	r2, [pc, #188]	; (8004000 <MX_TIM1_Init+0x14c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f42:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8003f44:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f46:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8003f4a:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8003f4e:	940a      	str	r4, [sp, #40]	; 0x28
  if(timHandle->Instance==TIM1)
 8003f50:	d027      	beq.n	8003fa2 <MX_TIM1_Init+0xee>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM12)
 8003f52:	4a2c      	ldr	r2, [pc, #176]	; (8004004 <MX_TIM1_Init+0x150>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d00d      	beq.n	8003f74 <MX_TIM1_Init+0xc0>
}
 8003f58:	b01a      	add	sp, #104	; 0x68
 8003f5a:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8003f5c:	f7ff fc74 	bl	8003848 <Error_Handler>
 8003f60:	e7dc      	b.n	8003f1c <MX_TIM1_Init+0x68>
    Error_Handler();
 8003f62:	f7ff fc71 	bl	8003848 <Error_Handler>
 8003f66:	e7d3      	b.n	8003f10 <MX_TIM1_Init+0x5c>
    Error_Handler();
 8003f68:	f7ff fc6e 	bl	8003848 <Error_Handler>
 8003f6c:	e7bf      	b.n	8003eee <MX_TIM1_Init+0x3a>
    Error_Handler();
 8003f6e:	f7ff fc6b 	bl	8003848 <Error_Handler>
 8003f72:	e7b3      	b.n	8003edc <MX_TIM1_Init+0x28>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
  
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f74:	4b24      	ldr	r3, [pc, #144]	; (8004008 <MX_TIM1_Init+0x154>)
 8003f76:	9403      	str	r4, [sp, #12]
 8003f78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003f7a:	4824      	ldr	r0, [pc, #144]	; (800400c <MX_TIM1_Init+0x158>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f7c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f80:	631a      	str	r2, [r3, #48]	; 0x30
 8003f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f88:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f8a:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003f8c:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003f8e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8003f90:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f92:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003f94:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f96:	e9cd 4206 	strd	r4, r2, [sp, #24]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003f9a:	f7fd fbd9 	bl	8001750 <HAL_GPIO_Init>
}
 8003f9e:	b01a      	add	sp, #104	; 0x68
 8003fa0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fa2:	4b19      	ldr	r3, [pc, #100]	; (8004008 <MX_TIM1_Init+0x154>)
 8003fa4:	9401      	str	r4, [sp, #4]
 8003fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8003fa8:	4819      	ldr	r0, [pc, #100]	; (8004010 <MX_TIM1_Init+0x15c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	631a      	str	r2, [r3, #48]	; 0x30
 8003fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fb2:	f002 0201 	and.w	r2, r2, #1
 8003fb6:	9201      	str	r2, [sp, #4]
 8003fb8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fba:	9402      	str	r4, [sp, #8]
 8003fbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fbe:	f042 0210 	orr.w	r2, r2, #16
 8003fc2:	631a      	str	r2, [r3, #48]	; 0x30
 8003fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc6:	f003 0310 	and.w	r3, r3, #16
 8003fca:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fcc:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8003fce:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003fd2:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8003fd4:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fd6:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003fd8:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fda:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8003fde:	f7fd fbb7 	bl	8001750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8003fe2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8003fe6:	a906      	add	r1, sp, #24
 8003fe8:	480a      	ldr	r0, [pc, #40]	; (8004014 <MX_TIM1_Init+0x160>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fea:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003fec:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fee:	e9cd 4408 	strd	r4, r4, [sp, #32]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8003ff2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8003ff4:	f7fd fbac 	bl	8001750 <HAL_GPIO_Init>
}
 8003ff8:	b01a      	add	sp, #104	; 0x68
 8003ffa:	bd70      	pop	{r4, r5, r6, pc}
 8003ffc:	20000564 	.word	0x20000564
 8004000:	40010000 	.word	0x40010000
 8004004:	40001800 	.word	0x40001800
 8004008:	40023800 	.word	0x40023800
 800400c:	40021c00 	.word	0x40021c00
 8004010:	40020000 	.word	0x40020000
 8004014:	40021000 	.word	0x40021000

08004018 <MX_TIM6_Init>:
{
 8004018:	b510      	push	{r4, lr}
  htim6.Instance = TIM6;
 800401a:	4b0f      	ldr	r3, [pc, #60]	; (8004058 <MX_TIM6_Init+0x40>)
 800401c:	4a0f      	ldr	r2, [pc, #60]	; (800405c <MX_TIM6_Init+0x44>)
 800401e:	601a      	str	r2, [r3, #0]
{
 8004020:	b082      	sub	sp, #8
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004022:	2200      	movs	r2, #0
  htim6.Init.Prescaler = 10-1;
 8004024:	2409      	movs	r4, #9
  htim6.Init.Period = 16800;
 8004026:	f244 11a0 	movw	r1, #16800	; 0x41a0
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800402a:	4618      	mov	r0, r3
  htim6.Init.Prescaler = 10-1;
 800402c:	605c      	str	r4, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800402e:	e9c3 2102 	strd	r2, r1, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004032:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004034:	f7fd ffc0 	bl	8001fb8 <HAL_TIM_Base_Init>
 8004038:	b958      	cbnz	r0, 8004052 <MX_TIM6_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800403a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800403c:	4669      	mov	r1, sp
 800403e:	4806      	ldr	r0, [pc, #24]	; (8004058 <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004040:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004044:	f7fe fab6 	bl	80025b4 <HAL_TIMEx_MasterConfigSynchronization>
 8004048:	b108      	cbz	r0, 800404e <MX_TIM6_Init+0x36>
    Error_Handler();
 800404a:	f7ff fbfd 	bl	8003848 <Error_Handler>
}
 800404e:	b002      	add	sp, #8
 8004050:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004052:	f7ff fbf9 	bl	8003848 <Error_Handler>
 8004056:	e7f0      	b.n	800403a <MX_TIM6_Init+0x22>
 8004058:	20000524 	.word	0x20000524
 800405c:	40001000 	.word	0x40001000

08004060 <MX_TIM12_Init>:
{
 8004060:	b570      	push	{r4, r5, r6, lr}
  htim12.Instance = TIM12;
 8004062:	4c3a      	ldr	r4, [pc, #232]	; (800414c <MX_TIM12_Init+0xec>)
 8004064:	4b3a      	ldr	r3, [pc, #232]	; (8004150 <MX_TIM12_Init+0xf0>)
 8004066:	6023      	str	r3, [r4, #0]
{
 8004068:	b090      	sub	sp, #64	; 0x40
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800406a:	2300      	movs	r3, #0
  htim12.Init.Prescaler = 83;
 800406c:	2153      	movs	r1, #83	; 0x53
  htim12.Init.Period = 20000-1;
 800406e:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8004072:	4620      	mov	r0, r4
  htim12.Init.Prescaler = 83;
 8004074:	6061      	str	r1, [r4, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004076:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800407a:	6123      	str	r3, [r4, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800407c:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800407e:	f7fe f82f 	bl	80020e0 <HAL_TIM_PWM_Init>
 8004082:	b9e0      	cbnz	r0, 80040be <MX_TIM12_Init+0x5e>
  sConfigOC.Pulse = 0;
 8004084:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004086:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004088:	461a      	mov	r2, r3
 800408a:	a909      	add	r1, sp, #36	; 0x24
 800408c:	482f      	ldr	r0, [pc, #188]	; (800414c <MX_TIM12_Init+0xec>)
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800408e:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004090:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004094:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004096:	f7fe f8d1 	bl	800223c <HAL_TIM_PWM_ConfigChannel>
 800409a:	b108      	cbz	r0, 80040a0 <MX_TIM12_Init+0x40>
    Error_Handler();
 800409c:	f7ff fbd4 	bl	8003848 <Error_Handler>
  if(timHandle->Instance==TIM1)
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	4a2c      	ldr	r2, [pc, #176]	; (8004154 <MX_TIM12_Init+0xf4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040a4:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 80040a6:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040a8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80040ac:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80040b0:	9408      	str	r4, [sp, #32]
  if(timHandle->Instance==TIM1)
 80040b2:	d01e      	beq.n	80040f2 <MX_TIM12_Init+0x92>
  else if(timHandle->Instance==TIM12)
 80040b4:	4a26      	ldr	r2, [pc, #152]	; (8004150 <MX_TIM12_Init+0xf0>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d004      	beq.n	80040c4 <MX_TIM12_Init+0x64>
}
 80040ba:	b010      	add	sp, #64	; 0x40
 80040bc:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80040be:	f7ff fbc3 	bl	8003848 <Error_Handler>
 80040c2:	e7df      	b.n	8004084 <MX_TIM12_Init+0x24>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80040c4:	4b24      	ldr	r3, [pc, #144]	; (8004158 <MX_TIM12_Init+0xf8>)
 80040c6:	9403      	str	r4, [sp, #12]
 80040c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80040ca:	4824      	ldr	r0, [pc, #144]	; (800415c <MX_TIM12_Init+0xfc>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80040cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80040d0:	631a      	str	r2, [r3, #48]	; 0x30
 80040d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040da:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80040dc:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80040de:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 80040e0:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80040e2:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80040e4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e6:	e9cd 4204 	strd	r4, r2, [sp, #16]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80040ea:	f7fd fb31 	bl	8001750 <HAL_GPIO_Init>
}
 80040ee:	b010      	add	sp, #64	; 0x40
 80040f0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040f2:	4b19      	ldr	r3, [pc, #100]	; (8004158 <MX_TIM12_Init+0xf8>)
 80040f4:	9401      	str	r4, [sp, #4]
 80040f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 80040f8:	4819      	ldr	r0, [pc, #100]	; (8004160 <MX_TIM12_Init+0x100>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040fa:	f042 0201 	orr.w	r2, r2, #1
 80040fe:	631a      	str	r2, [r3, #48]	; 0x30
 8004100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004102:	f002 0201 	and.w	r2, r2, #1
 8004106:	9201      	str	r2, [sp, #4]
 8004108:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800410a:	9402      	str	r4, [sp, #8]
 800410c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800410e:	f042 0210 	orr.w	r2, r2, #16
 8004112:	631a      	str	r2, [r3, #48]	; 0x30
 8004114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004116:	f003 0310 	and.w	r3, r3, #16
 800411a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800411c:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 800411e:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004122:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8004124:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004126:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004128:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800412a:	e9cd 3604 	strd	r3, r6, [sp, #16]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800412e:	f7fd fb0f 	bl	8001750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8004132:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8004136:	a904      	add	r1, sp, #16
 8004138:	480a      	ldr	r0, [pc, #40]	; (8004164 <MX_TIM12_Init+0x104>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800413a:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800413c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800413e:	e9cd 4406 	strd	r4, r4, [sp, #24]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8004142:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8004144:	f7fd fb04 	bl	8001750 <HAL_GPIO_Init>
}
 8004148:	b010      	add	sp, #64	; 0x40
 800414a:	bd70      	pop	{r4, r5, r6, pc}
 800414c:	200005a4 	.word	0x200005a4
 8004150:	40001800 	.word	0x40001800
 8004154:	40010000 	.word	0x40010000
 8004158:	40023800 	.word	0x40023800
 800415c:	40021c00 	.word	0x40021c00
 8004160:	40020000 	.word	0x40020000
 8004164:	40021000 	.word	0x40021000

08004168 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 8004168:	6803      	ldr	r3, [r0, #0]
 800416a:	4a12      	ldr	r2, [pc, #72]	; (80041b4 <HAL_TIM_PWM_MspInit+0x4c>)
 800416c:	4293      	cmp	r3, r2
{
 800416e:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 8004170:	d012      	beq.n	8004198 <HAL_TIM_PWM_MspInit+0x30>
  else if(tim_pwmHandle->Instance==TIM12)
 8004172:	4a11      	ldr	r2, [pc, #68]	; (80041b8 <HAL_TIM_PWM_MspInit+0x50>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d001      	beq.n	800417c <HAL_TIM_PWM_MspInit+0x14>
}
 8004178:	b002      	add	sp, #8
 800417a:	4770      	bx	lr
    __HAL_RCC_TIM12_CLK_ENABLE();
 800417c:	4b0f      	ldr	r3, [pc, #60]	; (80041bc <HAL_TIM_PWM_MspInit+0x54>)
 800417e:	2200      	movs	r2, #0
 8004180:	9201      	str	r2, [sp, #4]
 8004182:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004184:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004188:	641a      	str	r2, [r3, #64]	; 0x40
 800418a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004190:	9301      	str	r3, [sp, #4]
 8004192:	9b01      	ldr	r3, [sp, #4]
}
 8004194:	b002      	add	sp, #8
 8004196:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004198:	4b08      	ldr	r3, [pc, #32]	; (80041bc <HAL_TIM_PWM_MspInit+0x54>)
 800419a:	2200      	movs	r2, #0
 800419c:	9200      	str	r2, [sp, #0]
 800419e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041a0:	f042 0201 	orr.w	r2, r2, #1
 80041a4:	645a      	str	r2, [r3, #68]	; 0x44
 80041a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	9b00      	ldr	r3, [sp, #0]
}
 80041b0:	b002      	add	sp, #8
 80041b2:	4770      	bx	lr
 80041b4:	40010000 	.word	0x40010000
 80041b8:	40001800 	.word	0x40001800
 80041bc:	40023800 	.word	0x40023800

080041c0 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM6)
 80041c0:	6802      	ldr	r2, [r0, #0]
 80041c2:	4b0e      	ldr	r3, [pc, #56]	; (80041fc <HAL_TIM_Base_MspInit+0x3c>)
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d000      	beq.n	80041ca <HAL_TIM_Base_MspInit+0xa>
 80041c8:	4770      	bx	lr
{
 80041ca:	b500      	push	{lr}
 80041cc:	b083      	sub	sp, #12
    __HAL_RCC_TIM6_CLK_ENABLE();
 80041ce:	2200      	movs	r2, #0
 80041d0:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 80041d4:	9201      	str	r2, [sp, #4]
 80041d6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80041d8:	f041 0110 	orr.w	r1, r1, #16
 80041dc:	6419      	str	r1, [r3, #64]	; 0x40
 80041de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80041e6:	2101      	movs	r1, #1
 80041e8:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80041ea:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80041ec:	f7fd fa40 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80041f0:	2036      	movs	r0, #54	; 0x36
}
 80041f2:	b003      	add	sp, #12
 80041f4:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80041f8:	f7fd ba70 	b.w	80016dc <HAL_NVIC_EnableIRQ>
 80041fc:	40001000 	.word	0x40001000

08004200 <MX_UART7_Init>:

/* UART7 init function */
void MX_UART7_Init(void)
{

  huart7.Instance = UART7;
 8004200:	4b0b      	ldr	r3, [pc, #44]	; (8004230 <MX_UART7_Init+0x30>)
 8004202:	4a0c      	ldr	r2, [pc, #48]	; (8004234 <MX_UART7_Init+0x34>)
{
 8004204:	b510      	push	{r4, lr}
  huart7.Init.BaudRate = 115200;
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
  huart7.Init.StopBits = UART_STOPBITS_1;
  huart7.Init.Parity = UART_PARITY_NONE;
  huart7.Init.Mode = UART_MODE_TX_RX;
 8004206:	210c      	movs	r1, #12
  huart7.Instance = UART7;
 8004208:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800420a:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800420e:	2200      	movs	r2, #0
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8004210:	4618      	mov	r0, r3
  huart7.Init.BaudRate = 115200;
 8004212:	605c      	str	r4, [r3, #4]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8004214:	6159      	str	r1, [r3, #20]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8004216:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart7.Init.Parity = UART_PARITY_NONE;
 800421a:	611a      	str	r2, [r3, #16]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 800421c:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8004220:	f7fe fa18 	bl	8002654 <HAL_UART_Init>
 8004224:	b900      	cbnz	r0, 8004228 <MX_UART7_Init+0x28>
  {
    Error_Handler();
  }

}
 8004226:	bd10      	pop	{r4, pc}
 8004228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800422c:	f7ff bb0c 	b.w	8003848 <Error_Handler>
 8004230:	200005e4 	.word	0x200005e4
 8004234:	40007800 	.word	0x40007800

08004238 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{

  huart8.Instance = UART8;
 8004238:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <MX_UART8_Init+0x30>)
 800423a:	4a0c      	ldr	r2, [pc, #48]	; (800426c <MX_UART8_Init+0x34>)
{
 800423c:	b510      	push	{r4, lr}
  huart8.Init.BaudRate = 115200;
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
  huart8.Init.StopBits = UART_STOPBITS_1;
  huart8.Init.Parity = UART_PARITY_NONE;
  huart8.Init.Mode = UART_MODE_TX_RX;
 800423e:	210c      	movs	r1, #12
  huart8.Instance = UART8;
 8004240:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8004242:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8004246:	2200      	movs	r2, #0
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8004248:	4618      	mov	r0, r3
  huart8.Init.BaudRate = 115200;
 800424a:	605c      	str	r4, [r3, #4]
  huart8.Init.Mode = UART_MODE_TX_RX;
 800424c:	6159      	str	r1, [r3, #20]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800424e:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart8.Init.Parity = UART_PARITY_NONE;
 8004252:	611a      	str	r2, [r3, #16]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8004254:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8004258:	f7fe f9fc 	bl	8002654 <HAL_UART_Init>
 800425c:	b900      	cbnz	r0, 8004260 <MX_UART8_Init+0x28>
  {
    Error_Handler();
  }

}
 800425e:	bd10      	pop	{r4, pc}
 8004260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004264:	f7ff baf0 	b.w	8003848 <Error_Handler>
 8004268:	20000664 	.word	0x20000664
 800426c:	40007c00 	.word	0x40007c00

08004270 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8004270:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <MX_USART1_UART_Init+0x30>)
 8004272:	4a0c      	ldr	r2, [pc, #48]	; (80042a4 <MX_USART1_UART_Init+0x34>)
{
 8004274:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 100000;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004276:	210c      	movs	r1, #12
  huart1.Init.BaudRate = 100000;
 8004278:	4c0b      	ldr	r4, [pc, #44]	; (80042a8 <MX_USART1_UART_Init+0x38>)
  huart1.Instance = USART1;
 800427a:	601a      	str	r2, [r3, #0]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800427c:	4618      	mov	r0, r3
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800427e:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 100000;
 8004280:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004282:	6159      	str	r1, [r3, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004284:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004288:	611a      	str	r2, [r3, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800428a:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800428e:	f7fe f9e1 	bl	8002654 <HAL_UART_Init>
 8004292:	b900      	cbnz	r0, 8004296 <MX_USART1_UART_Init+0x26>
  {
    Error_Handler();
  }

}
 8004294:	bd10      	pop	{r4, pc}
 8004296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800429a:	f7ff bad5 	b.w	8003848 <Error_Handler>
 800429e:	bf00      	nop
 80042a0:	20000624 	.word	0x20000624
 80042a4:	40011000 	.word	0x40011000
 80042a8:	000186a0 	.word	0x000186a0

080042ac <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{

  huart6.Instance = USART6;
 80042ac:	4b0b      	ldr	r3, [pc, #44]	; (80042dc <MX_USART6_UART_Init+0x30>)
 80042ae:	4a0c      	ldr	r2, [pc, #48]	; (80042e0 <MX_USART6_UART_Init+0x34>)
{
 80042b0:	b510      	push	{r4, lr}
  huart6.Init.BaudRate = 115200;
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 80042b2:	210c      	movs	r1, #12
  huart6.Instance = USART6;
 80042b4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80042b6:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80042ba:	2200      	movs	r2, #0
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80042bc:	4618      	mov	r0, r3
  huart6.Init.BaudRate = 115200;
 80042be:	605c      	str	r4, [r3, #4]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80042c0:	6159      	str	r1, [r3, #20]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80042c2:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart6.Init.Parity = UART_PARITY_NONE;
 80042c6:	611a      	str	r2, [r3, #16]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80042c8:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80042cc:	f7fe f9c2 	bl	8002654 <HAL_UART_Init>
 80042d0:	b900      	cbnz	r0, 80042d4 <MX_USART6_UART_Init+0x28>
  {
    Error_Handler();
  }

}
 80042d2:	bd10      	pop	{r4, pc}
 80042d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80042d8:	f7ff bab6 	b.w	8003848 <Error_Handler>
 80042dc:	200006a4 	.word	0x200006a4
 80042e0:	40011400 	.word	0x40011400

080042e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80042e4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==UART7)
 80042e6:	6803      	ldr	r3, [r0, #0]
 80042e8:	4a61      	ldr	r2, [pc, #388]	; (8004470 <HAL_UART_MspInit+0x18c>)
{
 80042ea:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ec:	2400      	movs	r4, #0
  if(uartHandle->Instance==UART7)
 80042ee:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f0:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80042f4:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 80042f8:	940d      	str	r4, [sp, #52]	; 0x34
  if(uartHandle->Instance==UART7)
 80042fa:	d039      	beq.n	8004370 <HAL_UART_MspInit+0x8c>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(uartHandle->Instance==UART8)
 80042fc:	4a5d      	ldr	r2, [pc, #372]	; (8004474 <HAL_UART_MspInit+0x190>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d05c      	beq.n	80043bc <HAL_UART_MspInit+0xd8>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 8004302:	4a5d      	ldr	r2, [pc, #372]	; (8004478 <HAL_UART_MspInit+0x194>)
 8004304:	4293      	cmp	r3, r2
 8004306:	f000 8085 	beq.w	8004414 <HAL_UART_MspInit+0x130>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART6)
 800430a:	4a5c      	ldr	r2, [pc, #368]	; (800447c <HAL_UART_MspInit+0x198>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d001      	beq.n	8004314 <HAL_UART_MspInit+0x30>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004310:	b00e      	add	sp, #56	; 0x38
 8004312:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART6_CLK_ENABLE();
 8004314:	4b5a      	ldr	r3, [pc, #360]	; (8004480 <HAL_UART_MspInit+0x19c>)
 8004316:	9407      	str	r4, [sp, #28]
 8004318:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800431a:	485a      	ldr	r0, [pc, #360]	; (8004484 <HAL_UART_MspInit+0x1a0>)
    __HAL_RCC_USART6_CLK_ENABLE();
 800431c:	f042 0220 	orr.w	r2, r2, #32
 8004320:	645a      	str	r2, [r3, #68]	; 0x44
 8004322:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004324:	f002 0220 	and.w	r2, r2, #32
 8004328:	9207      	str	r2, [sp, #28]
 800432a:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800432c:	9408      	str	r4, [sp, #32]
 800432e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004330:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004334:	631a      	str	r2, [r3, #48]	; 0x30
 8004336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800433c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 800433e:	f44f 4284 	mov.w	r2, #16896	; 0x4200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004342:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004344:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8004346:	9209      	str	r2, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004348:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800434a:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800434c:	2308      	movs	r3, #8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800434e:	2501      	movs	r5, #1
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004350:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004352:	e9cd 520b 	strd	r5, r2, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004356:	9e08      	ldr	r6, [sp, #32]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004358:	f7fd f9fa 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800435c:	4622      	mov	r2, r4
 800435e:	4621      	mov	r1, r4
 8004360:	2047      	movs	r0, #71	; 0x47
 8004362:	f7fd f985 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004366:	2047      	movs	r0, #71	; 0x47
 8004368:	f7fd f9b8 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 800436c:	b00e      	add	sp, #56	; 0x38
 800436e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_UART7_CLK_ENABLE();
 8004370:	4b43      	ldr	r3, [pc, #268]	; (8004480 <HAL_UART_MspInit+0x19c>)
 8004372:	9401      	str	r4, [sp, #4]
 8004374:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004376:	4844      	ldr	r0, [pc, #272]	; (8004488 <HAL_UART_MspInit+0x1a4>)
    __HAL_RCC_UART7_CLK_ENABLE();
 8004378:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800437c:	641a      	str	r2, [r3, #64]	; 0x40
 800437e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004380:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004384:	9201      	str	r2, [sp, #4]
 8004386:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004388:	9402      	str	r4, [sp, #8]
 800438a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800438c:	f042 0210 	orr.w	r2, r2, #16
 8004390:	631a      	str	r2, [r3, #48]	; 0x30
 8004392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004394:	f003 0310 	and.w	r3, r3, #16
 8004398:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 800439a:	f44f 73c0 	mov.w	r3, #384	; 0x180
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800439e:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 80043a0:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043a2:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80043a4:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a6:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043a8:	2401      	movs	r4, #1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80043aa:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043ac:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80043b0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043b4:	f7fd f9cc 	bl	8001750 <HAL_GPIO_Init>
}
 80043b8:	b00e      	add	sp, #56	; 0x38
 80043ba:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_UART8_CLK_ENABLE();
 80043bc:	4b30      	ldr	r3, [pc, #192]	; (8004480 <HAL_UART_MspInit+0x19c>)
 80043be:	9403      	str	r4, [sp, #12]
 80043c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043c2:	4831      	ldr	r0, [pc, #196]	; (8004488 <HAL_UART_MspInit+0x1a4>)
    __HAL_RCC_UART8_CLK_ENABLE();
 80043c4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80043c8:	641a      	str	r2, [r3, #64]	; 0x40
 80043ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043cc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80043d0:	9203      	str	r2, [sp, #12]
 80043d2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80043d4:	9404      	str	r4, [sp, #16]
 80043d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043d8:	f042 0210 	orr.w	r2, r2, #16
 80043dc:	631a      	str	r2, [r3, #48]	; 0x30
 80043de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e0:	f003 0310 	and.w	r3, r3, #16
 80043e4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80043e6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043e8:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043ea:	2201      	movs	r2, #1
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80043ec:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ee:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043f0:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80043f2:	2308      	movs	r3, #8
 80043f4:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043f6:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80043fa:	9e04      	ldr	r6, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043fc:	f7fd f9a8 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 8004400:	4622      	mov	r2, r4
 8004402:	4621      	mov	r1, r4
 8004404:	2053      	movs	r0, #83	; 0x53
 8004406:	f7fd f933 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 800440a:	2053      	movs	r0, #83	; 0x53
 800440c:	f7fd f966 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 8004410:	b00e      	add	sp, #56	; 0x38
 8004412:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8004414:	4b1a      	ldr	r3, [pc, #104]	; (8004480 <HAL_UART_MspInit+0x19c>)
 8004416:	9405      	str	r4, [sp, #20]
 8004418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800441a:	481c      	ldr	r0, [pc, #112]	; (800448c <HAL_UART_MspInit+0x1a8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800441c:	f042 0210 	orr.w	r2, r2, #16
 8004420:	645a      	str	r2, [r3, #68]	; 0x44
 8004422:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004424:	f002 0210 	and.w	r2, r2, #16
 8004428:	9205      	str	r2, [sp, #20]
 800442a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800442c:	9406      	str	r4, [sp, #24]
 800442e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004430:	f042 0202 	orr.w	r2, r2, #2
 8004434:	631a      	str	r2, [r3, #48]	; 0x30
 8004436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800443e:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004440:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004442:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004444:	9209      	str	r2, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004446:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004448:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800444a:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800444c:	2501      	movs	r5, #1
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800444e:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004450:	e9cd 520b 	strd	r5, r2, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004454:	9e06      	ldr	r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004456:	f7fd f97b 	bl	8001750 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800445a:	4622      	mov	r2, r4
 800445c:	4621      	mov	r1, r4
 800445e:	2025      	movs	r0, #37	; 0x25
 8004460:	f7fd f906 	bl	8001670 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004464:	2025      	movs	r0, #37	; 0x25
 8004466:	f7fd f939 	bl	80016dc <HAL_NVIC_EnableIRQ>
}
 800446a:	b00e      	add	sp, #56	; 0x38
 800446c:	bd70      	pop	{r4, r5, r6, pc}
 800446e:	bf00      	nop
 8004470:	40007800 	.word	0x40007800
 8004474:	40007c00 	.word	0x40007c00
 8004478:	40011000 	.word	0x40011000
 800447c:	40011400 	.word	0x40011400
 8004480:	40023800 	.word	0x40023800
 8004484:	40021800 	.word	0x40021800
 8004488:	40021000 	.word	0x40021000
 800448c:	40020400 	.word	0x40020400

08004490 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004490:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004494:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004496:	e003      	b.n	80044a0 <LoopCopyDataInit>

08004498 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004498:	4b0c      	ldr	r3, [pc, #48]	; (80044cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800449a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800449c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800449e:	3104      	adds	r1, #4

080044a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80044a0:	480b      	ldr	r0, [pc, #44]	; (80044d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80044a2:	4b0c      	ldr	r3, [pc, #48]	; (80044d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80044a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80044a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80044a8:	d3f6      	bcc.n	8004498 <CopyDataInit>
  ldr  r2, =_sbss
 80044aa:	4a0b      	ldr	r2, [pc, #44]	; (80044d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80044ac:	e002      	b.n	80044b4 <LoopFillZerobss>

080044ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80044ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80044b0:	f842 3b04 	str.w	r3, [r2], #4

080044b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80044b4:	4b09      	ldr	r3, [pc, #36]	; (80044dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80044b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80044b8:	d3f9      	bcc.n	80044ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80044ba:	f7ff fcd3 	bl	8003e64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044be:	f000 f817 	bl	80044f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044c2:	f7fe ff39 	bl	8003338 <main>
  bx  lr    
 80044c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80044c8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80044cc:	08006bd8 	.word	0x08006bd8
  ldr  r0, =_sdata
 80044d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80044d4:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 80044d8:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80044dc:	200006e8 	.word	0x200006e8

080044e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044e0:	e7fe      	b.n	80044e0 <ADC_IRQHandler>
	...

080044e4 <__errno>:
 80044e4:	4b01      	ldr	r3, [pc, #4]	; (80044ec <__errno+0x8>)
 80044e6:	6818      	ldr	r0, [r3, #0]
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	20000010 	.word	0x20000010

080044f0 <__libc_init_array>:
 80044f0:	b570      	push	{r4, r5, r6, lr}
 80044f2:	4e0d      	ldr	r6, [pc, #52]	; (8004528 <__libc_init_array+0x38>)
 80044f4:	4c0d      	ldr	r4, [pc, #52]	; (800452c <__libc_init_array+0x3c>)
 80044f6:	1ba4      	subs	r4, r4, r6
 80044f8:	10a4      	asrs	r4, r4, #2
 80044fa:	2500      	movs	r5, #0
 80044fc:	42a5      	cmp	r5, r4
 80044fe:	d109      	bne.n	8004514 <__libc_init_array+0x24>
 8004500:	4e0b      	ldr	r6, [pc, #44]	; (8004530 <__libc_init_array+0x40>)
 8004502:	4c0c      	ldr	r4, [pc, #48]	; (8004534 <__libc_init_array+0x44>)
 8004504:	f002 f9f6 	bl	80068f4 <_init>
 8004508:	1ba4      	subs	r4, r4, r6
 800450a:	10a4      	asrs	r4, r4, #2
 800450c:	2500      	movs	r5, #0
 800450e:	42a5      	cmp	r5, r4
 8004510:	d105      	bne.n	800451e <__libc_init_array+0x2e>
 8004512:	bd70      	pop	{r4, r5, r6, pc}
 8004514:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004518:	4798      	blx	r3
 800451a:	3501      	adds	r5, #1
 800451c:	e7ee      	b.n	80044fc <__libc_init_array+0xc>
 800451e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004522:	4798      	blx	r3
 8004524:	3501      	adds	r5, #1
 8004526:	e7f2      	b.n	800450e <__libc_init_array+0x1e>
 8004528:	08006bd0 	.word	0x08006bd0
 800452c:	08006bd0 	.word	0x08006bd0
 8004530:	08006bd0 	.word	0x08006bd0
 8004534:	08006bd4 	.word	0x08006bd4

08004538 <memset>:
 8004538:	4402      	add	r2, r0
 800453a:	4603      	mov	r3, r0
 800453c:	4293      	cmp	r3, r2
 800453e:	d100      	bne.n	8004542 <memset+0xa>
 8004540:	4770      	bx	lr
 8004542:	f803 1b01 	strb.w	r1, [r3], #1
 8004546:	e7f9      	b.n	800453c <memset+0x4>

08004548 <__cvt>:
 8004548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800454c:	ec55 4b10 	vmov	r4, r5, d0
 8004550:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004552:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004556:	2d00      	cmp	r5, #0
 8004558:	460e      	mov	r6, r1
 800455a:	4691      	mov	r9, r2
 800455c:	4619      	mov	r1, r3
 800455e:	bfb8      	it	lt
 8004560:	4622      	movlt	r2, r4
 8004562:	462b      	mov	r3, r5
 8004564:	f027 0720 	bic.w	r7, r7, #32
 8004568:	bfbb      	ittet	lt
 800456a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800456e:	461d      	movlt	r5, r3
 8004570:	2300      	movge	r3, #0
 8004572:	232d      	movlt	r3, #45	; 0x2d
 8004574:	bfb8      	it	lt
 8004576:	4614      	movlt	r4, r2
 8004578:	2f46      	cmp	r7, #70	; 0x46
 800457a:	700b      	strb	r3, [r1, #0]
 800457c:	d004      	beq.n	8004588 <__cvt+0x40>
 800457e:	2f45      	cmp	r7, #69	; 0x45
 8004580:	d100      	bne.n	8004584 <__cvt+0x3c>
 8004582:	3601      	adds	r6, #1
 8004584:	2102      	movs	r1, #2
 8004586:	e000      	b.n	800458a <__cvt+0x42>
 8004588:	2103      	movs	r1, #3
 800458a:	ab03      	add	r3, sp, #12
 800458c:	9301      	str	r3, [sp, #4]
 800458e:	ab02      	add	r3, sp, #8
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	4632      	mov	r2, r6
 8004594:	4653      	mov	r3, sl
 8004596:	ec45 4b10 	vmov	d0, r4, r5
 800459a:	f000 fd85 	bl	80050a8 <_dtoa_r>
 800459e:	2f47      	cmp	r7, #71	; 0x47
 80045a0:	4680      	mov	r8, r0
 80045a2:	d102      	bne.n	80045aa <__cvt+0x62>
 80045a4:	f019 0f01 	tst.w	r9, #1
 80045a8:	d026      	beq.n	80045f8 <__cvt+0xb0>
 80045aa:	2f46      	cmp	r7, #70	; 0x46
 80045ac:	eb08 0906 	add.w	r9, r8, r6
 80045b0:	d111      	bne.n	80045d6 <__cvt+0x8e>
 80045b2:	f898 3000 	ldrb.w	r3, [r8]
 80045b6:	2b30      	cmp	r3, #48	; 0x30
 80045b8:	d10a      	bne.n	80045d0 <__cvt+0x88>
 80045ba:	2200      	movs	r2, #0
 80045bc:	2300      	movs	r3, #0
 80045be:	4620      	mov	r0, r4
 80045c0:	4629      	mov	r1, r5
 80045c2:	f7fc fa41 	bl	8000a48 <__aeabi_dcmpeq>
 80045c6:	b918      	cbnz	r0, 80045d0 <__cvt+0x88>
 80045c8:	f1c6 0601 	rsb	r6, r6, #1
 80045cc:	f8ca 6000 	str.w	r6, [sl]
 80045d0:	f8da 3000 	ldr.w	r3, [sl]
 80045d4:	4499      	add	r9, r3
 80045d6:	2200      	movs	r2, #0
 80045d8:	2300      	movs	r3, #0
 80045da:	4620      	mov	r0, r4
 80045dc:	4629      	mov	r1, r5
 80045de:	f7fc fa33 	bl	8000a48 <__aeabi_dcmpeq>
 80045e2:	b938      	cbnz	r0, 80045f4 <__cvt+0xac>
 80045e4:	2230      	movs	r2, #48	; 0x30
 80045e6:	9b03      	ldr	r3, [sp, #12]
 80045e8:	454b      	cmp	r3, r9
 80045ea:	d205      	bcs.n	80045f8 <__cvt+0xb0>
 80045ec:	1c59      	adds	r1, r3, #1
 80045ee:	9103      	str	r1, [sp, #12]
 80045f0:	701a      	strb	r2, [r3, #0]
 80045f2:	e7f8      	b.n	80045e6 <__cvt+0x9e>
 80045f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80045f8:	9b03      	ldr	r3, [sp, #12]
 80045fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045fc:	eba3 0308 	sub.w	r3, r3, r8
 8004600:	4640      	mov	r0, r8
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	b004      	add	sp, #16
 8004606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800460a <__exponent>:
 800460a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800460c:	2900      	cmp	r1, #0
 800460e:	4604      	mov	r4, r0
 8004610:	bfba      	itte	lt
 8004612:	4249      	neglt	r1, r1
 8004614:	232d      	movlt	r3, #45	; 0x2d
 8004616:	232b      	movge	r3, #43	; 0x2b
 8004618:	2909      	cmp	r1, #9
 800461a:	f804 2b02 	strb.w	r2, [r4], #2
 800461e:	7043      	strb	r3, [r0, #1]
 8004620:	dd20      	ble.n	8004664 <__exponent+0x5a>
 8004622:	f10d 0307 	add.w	r3, sp, #7
 8004626:	461f      	mov	r7, r3
 8004628:	260a      	movs	r6, #10
 800462a:	fb91 f5f6 	sdiv	r5, r1, r6
 800462e:	fb06 1115 	mls	r1, r6, r5, r1
 8004632:	3130      	adds	r1, #48	; 0x30
 8004634:	2d09      	cmp	r5, #9
 8004636:	f803 1c01 	strb.w	r1, [r3, #-1]
 800463a:	f103 32ff 	add.w	r2, r3, #4294967295
 800463e:	4629      	mov	r1, r5
 8004640:	dc09      	bgt.n	8004656 <__exponent+0x4c>
 8004642:	3130      	adds	r1, #48	; 0x30
 8004644:	3b02      	subs	r3, #2
 8004646:	f802 1c01 	strb.w	r1, [r2, #-1]
 800464a:	42bb      	cmp	r3, r7
 800464c:	4622      	mov	r2, r4
 800464e:	d304      	bcc.n	800465a <__exponent+0x50>
 8004650:	1a10      	subs	r0, r2, r0
 8004652:	b003      	add	sp, #12
 8004654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004656:	4613      	mov	r3, r2
 8004658:	e7e7      	b.n	800462a <__exponent+0x20>
 800465a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800465e:	f804 2b01 	strb.w	r2, [r4], #1
 8004662:	e7f2      	b.n	800464a <__exponent+0x40>
 8004664:	2330      	movs	r3, #48	; 0x30
 8004666:	4419      	add	r1, r3
 8004668:	7083      	strb	r3, [r0, #2]
 800466a:	1d02      	adds	r2, r0, #4
 800466c:	70c1      	strb	r1, [r0, #3]
 800466e:	e7ef      	b.n	8004650 <__exponent+0x46>

08004670 <_printf_float>:
 8004670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004674:	b08d      	sub	sp, #52	; 0x34
 8004676:	460c      	mov	r4, r1
 8004678:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800467c:	4616      	mov	r6, r2
 800467e:	461f      	mov	r7, r3
 8004680:	4605      	mov	r5, r0
 8004682:	f001 fc43 	bl	8005f0c <_localeconv_r>
 8004686:	6803      	ldr	r3, [r0, #0]
 8004688:	9304      	str	r3, [sp, #16]
 800468a:	4618      	mov	r0, r3
 800468c:	f7fb fdb0 	bl	80001f0 <strlen>
 8004690:	2300      	movs	r3, #0
 8004692:	930a      	str	r3, [sp, #40]	; 0x28
 8004694:	f8d8 3000 	ldr.w	r3, [r8]
 8004698:	9005      	str	r0, [sp, #20]
 800469a:	3307      	adds	r3, #7
 800469c:	f023 0307 	bic.w	r3, r3, #7
 80046a0:	f103 0208 	add.w	r2, r3, #8
 80046a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80046a8:	f8d4 b000 	ldr.w	fp, [r4]
 80046ac:	f8c8 2000 	str.w	r2, [r8]
 80046b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80046b8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80046bc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80046c0:	9307      	str	r3, [sp, #28]
 80046c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80046c6:	f04f 32ff 	mov.w	r2, #4294967295
 80046ca:	4ba7      	ldr	r3, [pc, #668]	; (8004968 <_printf_float+0x2f8>)
 80046cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80046d0:	f7fc f9ec 	bl	8000aac <__aeabi_dcmpun>
 80046d4:	bb70      	cbnz	r0, 8004734 <_printf_float+0xc4>
 80046d6:	f04f 32ff 	mov.w	r2, #4294967295
 80046da:	4ba3      	ldr	r3, [pc, #652]	; (8004968 <_printf_float+0x2f8>)
 80046dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80046e0:	f7fc f9c6 	bl	8000a70 <__aeabi_dcmple>
 80046e4:	bb30      	cbnz	r0, 8004734 <_printf_float+0xc4>
 80046e6:	2200      	movs	r2, #0
 80046e8:	2300      	movs	r3, #0
 80046ea:	4640      	mov	r0, r8
 80046ec:	4649      	mov	r1, r9
 80046ee:	f7fc f9b5 	bl	8000a5c <__aeabi_dcmplt>
 80046f2:	b110      	cbz	r0, 80046fa <_printf_float+0x8a>
 80046f4:	232d      	movs	r3, #45	; 0x2d
 80046f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046fa:	4a9c      	ldr	r2, [pc, #624]	; (800496c <_printf_float+0x2fc>)
 80046fc:	4b9c      	ldr	r3, [pc, #624]	; (8004970 <_printf_float+0x300>)
 80046fe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004702:	bf8c      	ite	hi
 8004704:	4690      	movhi	r8, r2
 8004706:	4698      	movls	r8, r3
 8004708:	2303      	movs	r3, #3
 800470a:	f02b 0204 	bic.w	r2, fp, #4
 800470e:	6123      	str	r3, [r4, #16]
 8004710:	6022      	str	r2, [r4, #0]
 8004712:	f04f 0900 	mov.w	r9, #0
 8004716:	9700      	str	r7, [sp, #0]
 8004718:	4633      	mov	r3, r6
 800471a:	aa0b      	add	r2, sp, #44	; 0x2c
 800471c:	4621      	mov	r1, r4
 800471e:	4628      	mov	r0, r5
 8004720:	f000 f9e6 	bl	8004af0 <_printf_common>
 8004724:	3001      	adds	r0, #1
 8004726:	f040 808d 	bne.w	8004844 <_printf_float+0x1d4>
 800472a:	f04f 30ff 	mov.w	r0, #4294967295
 800472e:	b00d      	add	sp, #52	; 0x34
 8004730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004734:	4642      	mov	r2, r8
 8004736:	464b      	mov	r3, r9
 8004738:	4640      	mov	r0, r8
 800473a:	4649      	mov	r1, r9
 800473c:	f7fc f9b6 	bl	8000aac <__aeabi_dcmpun>
 8004740:	b110      	cbz	r0, 8004748 <_printf_float+0xd8>
 8004742:	4a8c      	ldr	r2, [pc, #560]	; (8004974 <_printf_float+0x304>)
 8004744:	4b8c      	ldr	r3, [pc, #560]	; (8004978 <_printf_float+0x308>)
 8004746:	e7da      	b.n	80046fe <_printf_float+0x8e>
 8004748:	6861      	ldr	r1, [r4, #4]
 800474a:	1c4b      	adds	r3, r1, #1
 800474c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004750:	a80a      	add	r0, sp, #40	; 0x28
 8004752:	d13e      	bne.n	80047d2 <_printf_float+0x162>
 8004754:	2306      	movs	r3, #6
 8004756:	6063      	str	r3, [r4, #4]
 8004758:	2300      	movs	r3, #0
 800475a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800475e:	ab09      	add	r3, sp, #36	; 0x24
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	ec49 8b10 	vmov	d0, r8, r9
 8004766:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800476a:	6022      	str	r2, [r4, #0]
 800476c:	f8cd a004 	str.w	sl, [sp, #4]
 8004770:	6861      	ldr	r1, [r4, #4]
 8004772:	4628      	mov	r0, r5
 8004774:	f7ff fee8 	bl	8004548 <__cvt>
 8004778:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800477c:	2b47      	cmp	r3, #71	; 0x47
 800477e:	4680      	mov	r8, r0
 8004780:	d109      	bne.n	8004796 <_printf_float+0x126>
 8004782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004784:	1cd8      	adds	r0, r3, #3
 8004786:	db02      	blt.n	800478e <_printf_float+0x11e>
 8004788:	6862      	ldr	r2, [r4, #4]
 800478a:	4293      	cmp	r3, r2
 800478c:	dd47      	ble.n	800481e <_printf_float+0x1ae>
 800478e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004792:	fa5f fa8a 	uxtb.w	sl, sl
 8004796:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800479a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800479c:	d824      	bhi.n	80047e8 <_printf_float+0x178>
 800479e:	3901      	subs	r1, #1
 80047a0:	4652      	mov	r2, sl
 80047a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80047a6:	9109      	str	r1, [sp, #36]	; 0x24
 80047a8:	f7ff ff2f 	bl	800460a <__exponent>
 80047ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047ae:	1813      	adds	r3, r2, r0
 80047b0:	2a01      	cmp	r2, #1
 80047b2:	4681      	mov	r9, r0
 80047b4:	6123      	str	r3, [r4, #16]
 80047b6:	dc02      	bgt.n	80047be <_printf_float+0x14e>
 80047b8:	6822      	ldr	r2, [r4, #0]
 80047ba:	07d1      	lsls	r1, r2, #31
 80047bc:	d501      	bpl.n	80047c2 <_printf_float+0x152>
 80047be:	3301      	adds	r3, #1
 80047c0:	6123      	str	r3, [r4, #16]
 80047c2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0a5      	beq.n	8004716 <_printf_float+0xa6>
 80047ca:	232d      	movs	r3, #45	; 0x2d
 80047cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047d0:	e7a1      	b.n	8004716 <_printf_float+0xa6>
 80047d2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80047d6:	f000 8177 	beq.w	8004ac8 <_printf_float+0x458>
 80047da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80047de:	d1bb      	bne.n	8004758 <_printf_float+0xe8>
 80047e0:	2900      	cmp	r1, #0
 80047e2:	d1b9      	bne.n	8004758 <_printf_float+0xe8>
 80047e4:	2301      	movs	r3, #1
 80047e6:	e7b6      	b.n	8004756 <_printf_float+0xe6>
 80047e8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80047ec:	d119      	bne.n	8004822 <_printf_float+0x1b2>
 80047ee:	2900      	cmp	r1, #0
 80047f0:	6863      	ldr	r3, [r4, #4]
 80047f2:	dd0c      	ble.n	800480e <_printf_float+0x19e>
 80047f4:	6121      	str	r1, [r4, #16]
 80047f6:	b913      	cbnz	r3, 80047fe <_printf_float+0x18e>
 80047f8:	6822      	ldr	r2, [r4, #0]
 80047fa:	07d2      	lsls	r2, r2, #31
 80047fc:	d502      	bpl.n	8004804 <_printf_float+0x194>
 80047fe:	3301      	adds	r3, #1
 8004800:	440b      	add	r3, r1
 8004802:	6123      	str	r3, [r4, #16]
 8004804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004806:	65a3      	str	r3, [r4, #88]	; 0x58
 8004808:	f04f 0900 	mov.w	r9, #0
 800480c:	e7d9      	b.n	80047c2 <_printf_float+0x152>
 800480e:	b913      	cbnz	r3, 8004816 <_printf_float+0x1a6>
 8004810:	6822      	ldr	r2, [r4, #0]
 8004812:	07d0      	lsls	r0, r2, #31
 8004814:	d501      	bpl.n	800481a <_printf_float+0x1aa>
 8004816:	3302      	adds	r3, #2
 8004818:	e7f3      	b.n	8004802 <_printf_float+0x192>
 800481a:	2301      	movs	r3, #1
 800481c:	e7f1      	b.n	8004802 <_printf_float+0x192>
 800481e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004822:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004826:	4293      	cmp	r3, r2
 8004828:	db05      	blt.n	8004836 <_printf_float+0x1c6>
 800482a:	6822      	ldr	r2, [r4, #0]
 800482c:	6123      	str	r3, [r4, #16]
 800482e:	07d1      	lsls	r1, r2, #31
 8004830:	d5e8      	bpl.n	8004804 <_printf_float+0x194>
 8004832:	3301      	adds	r3, #1
 8004834:	e7e5      	b.n	8004802 <_printf_float+0x192>
 8004836:	2b00      	cmp	r3, #0
 8004838:	bfd4      	ite	le
 800483a:	f1c3 0302 	rsble	r3, r3, #2
 800483e:	2301      	movgt	r3, #1
 8004840:	4413      	add	r3, r2
 8004842:	e7de      	b.n	8004802 <_printf_float+0x192>
 8004844:	6823      	ldr	r3, [r4, #0]
 8004846:	055a      	lsls	r2, r3, #21
 8004848:	d407      	bmi.n	800485a <_printf_float+0x1ea>
 800484a:	6923      	ldr	r3, [r4, #16]
 800484c:	4642      	mov	r2, r8
 800484e:	4631      	mov	r1, r6
 8004850:	4628      	mov	r0, r5
 8004852:	47b8      	blx	r7
 8004854:	3001      	adds	r0, #1
 8004856:	d12b      	bne.n	80048b0 <_printf_float+0x240>
 8004858:	e767      	b.n	800472a <_printf_float+0xba>
 800485a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800485e:	f240 80dc 	bls.w	8004a1a <_printf_float+0x3aa>
 8004862:	2200      	movs	r2, #0
 8004864:	2300      	movs	r3, #0
 8004866:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800486a:	f7fc f8ed 	bl	8000a48 <__aeabi_dcmpeq>
 800486e:	2800      	cmp	r0, #0
 8004870:	d033      	beq.n	80048da <_printf_float+0x26a>
 8004872:	2301      	movs	r3, #1
 8004874:	4a41      	ldr	r2, [pc, #260]	; (800497c <_printf_float+0x30c>)
 8004876:	4631      	mov	r1, r6
 8004878:	4628      	mov	r0, r5
 800487a:	47b8      	blx	r7
 800487c:	3001      	adds	r0, #1
 800487e:	f43f af54 	beq.w	800472a <_printf_float+0xba>
 8004882:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004886:	429a      	cmp	r2, r3
 8004888:	db02      	blt.n	8004890 <_printf_float+0x220>
 800488a:	6823      	ldr	r3, [r4, #0]
 800488c:	07d8      	lsls	r0, r3, #31
 800488e:	d50f      	bpl.n	80048b0 <_printf_float+0x240>
 8004890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004894:	4631      	mov	r1, r6
 8004896:	4628      	mov	r0, r5
 8004898:	47b8      	blx	r7
 800489a:	3001      	adds	r0, #1
 800489c:	f43f af45 	beq.w	800472a <_printf_float+0xba>
 80048a0:	f04f 0800 	mov.w	r8, #0
 80048a4:	f104 091a 	add.w	r9, r4, #26
 80048a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048aa:	3b01      	subs	r3, #1
 80048ac:	4543      	cmp	r3, r8
 80048ae:	dc09      	bgt.n	80048c4 <_printf_float+0x254>
 80048b0:	6823      	ldr	r3, [r4, #0]
 80048b2:	079b      	lsls	r3, r3, #30
 80048b4:	f100 8103 	bmi.w	8004abe <_printf_float+0x44e>
 80048b8:	68e0      	ldr	r0, [r4, #12]
 80048ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048bc:	4298      	cmp	r0, r3
 80048be:	bfb8      	it	lt
 80048c0:	4618      	movlt	r0, r3
 80048c2:	e734      	b.n	800472e <_printf_float+0xbe>
 80048c4:	2301      	movs	r3, #1
 80048c6:	464a      	mov	r2, r9
 80048c8:	4631      	mov	r1, r6
 80048ca:	4628      	mov	r0, r5
 80048cc:	47b8      	blx	r7
 80048ce:	3001      	adds	r0, #1
 80048d0:	f43f af2b 	beq.w	800472a <_printf_float+0xba>
 80048d4:	f108 0801 	add.w	r8, r8, #1
 80048d8:	e7e6      	b.n	80048a8 <_printf_float+0x238>
 80048da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048dc:	2b00      	cmp	r3, #0
 80048de:	dc2b      	bgt.n	8004938 <_printf_float+0x2c8>
 80048e0:	2301      	movs	r3, #1
 80048e2:	4a26      	ldr	r2, [pc, #152]	; (800497c <_printf_float+0x30c>)
 80048e4:	4631      	mov	r1, r6
 80048e6:	4628      	mov	r0, r5
 80048e8:	47b8      	blx	r7
 80048ea:	3001      	adds	r0, #1
 80048ec:	f43f af1d 	beq.w	800472a <_printf_float+0xba>
 80048f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048f2:	b923      	cbnz	r3, 80048fe <_printf_float+0x28e>
 80048f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048f6:	b913      	cbnz	r3, 80048fe <_printf_float+0x28e>
 80048f8:	6823      	ldr	r3, [r4, #0]
 80048fa:	07d9      	lsls	r1, r3, #31
 80048fc:	d5d8      	bpl.n	80048b0 <_printf_float+0x240>
 80048fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004902:	4631      	mov	r1, r6
 8004904:	4628      	mov	r0, r5
 8004906:	47b8      	blx	r7
 8004908:	3001      	adds	r0, #1
 800490a:	f43f af0e 	beq.w	800472a <_printf_float+0xba>
 800490e:	f04f 0900 	mov.w	r9, #0
 8004912:	f104 0a1a 	add.w	sl, r4, #26
 8004916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004918:	425b      	negs	r3, r3
 800491a:	454b      	cmp	r3, r9
 800491c:	dc01      	bgt.n	8004922 <_printf_float+0x2b2>
 800491e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004920:	e794      	b.n	800484c <_printf_float+0x1dc>
 8004922:	2301      	movs	r3, #1
 8004924:	4652      	mov	r2, sl
 8004926:	4631      	mov	r1, r6
 8004928:	4628      	mov	r0, r5
 800492a:	47b8      	blx	r7
 800492c:	3001      	adds	r0, #1
 800492e:	f43f aefc 	beq.w	800472a <_printf_float+0xba>
 8004932:	f109 0901 	add.w	r9, r9, #1
 8004936:	e7ee      	b.n	8004916 <_printf_float+0x2a6>
 8004938:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800493a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800493c:	429a      	cmp	r2, r3
 800493e:	bfa8      	it	ge
 8004940:	461a      	movge	r2, r3
 8004942:	2a00      	cmp	r2, #0
 8004944:	4691      	mov	r9, r2
 8004946:	dd07      	ble.n	8004958 <_printf_float+0x2e8>
 8004948:	4613      	mov	r3, r2
 800494a:	4631      	mov	r1, r6
 800494c:	4642      	mov	r2, r8
 800494e:	4628      	mov	r0, r5
 8004950:	47b8      	blx	r7
 8004952:	3001      	adds	r0, #1
 8004954:	f43f aee9 	beq.w	800472a <_printf_float+0xba>
 8004958:	f104 031a 	add.w	r3, r4, #26
 800495c:	f04f 0b00 	mov.w	fp, #0
 8004960:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004964:	9306      	str	r3, [sp, #24]
 8004966:	e015      	b.n	8004994 <_printf_float+0x324>
 8004968:	7fefffff 	.word	0x7fefffff
 800496c:	08006940 	.word	0x08006940
 8004970:	0800693c 	.word	0x0800693c
 8004974:	08006948 	.word	0x08006948
 8004978:	08006944 	.word	0x08006944
 800497c:	0800694c 	.word	0x0800694c
 8004980:	2301      	movs	r3, #1
 8004982:	9a06      	ldr	r2, [sp, #24]
 8004984:	4631      	mov	r1, r6
 8004986:	4628      	mov	r0, r5
 8004988:	47b8      	blx	r7
 800498a:	3001      	adds	r0, #1
 800498c:	f43f aecd 	beq.w	800472a <_printf_float+0xba>
 8004990:	f10b 0b01 	add.w	fp, fp, #1
 8004994:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004998:	ebaa 0309 	sub.w	r3, sl, r9
 800499c:	455b      	cmp	r3, fp
 800499e:	dcef      	bgt.n	8004980 <_printf_float+0x310>
 80049a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049a4:	429a      	cmp	r2, r3
 80049a6:	44d0      	add	r8, sl
 80049a8:	db15      	blt.n	80049d6 <_printf_float+0x366>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	07da      	lsls	r2, r3, #31
 80049ae:	d412      	bmi.n	80049d6 <_printf_float+0x366>
 80049b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049b4:	eba3 020a 	sub.w	r2, r3, sl
 80049b8:	eba3 0a01 	sub.w	sl, r3, r1
 80049bc:	4592      	cmp	sl, r2
 80049be:	bfa8      	it	ge
 80049c0:	4692      	movge	sl, r2
 80049c2:	f1ba 0f00 	cmp.w	sl, #0
 80049c6:	dc0e      	bgt.n	80049e6 <_printf_float+0x376>
 80049c8:	f04f 0800 	mov.w	r8, #0
 80049cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80049d0:	f104 091a 	add.w	r9, r4, #26
 80049d4:	e019      	b.n	8004a0a <_printf_float+0x39a>
 80049d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049da:	4631      	mov	r1, r6
 80049dc:	4628      	mov	r0, r5
 80049de:	47b8      	blx	r7
 80049e0:	3001      	adds	r0, #1
 80049e2:	d1e5      	bne.n	80049b0 <_printf_float+0x340>
 80049e4:	e6a1      	b.n	800472a <_printf_float+0xba>
 80049e6:	4653      	mov	r3, sl
 80049e8:	4642      	mov	r2, r8
 80049ea:	4631      	mov	r1, r6
 80049ec:	4628      	mov	r0, r5
 80049ee:	47b8      	blx	r7
 80049f0:	3001      	adds	r0, #1
 80049f2:	d1e9      	bne.n	80049c8 <_printf_float+0x358>
 80049f4:	e699      	b.n	800472a <_printf_float+0xba>
 80049f6:	2301      	movs	r3, #1
 80049f8:	464a      	mov	r2, r9
 80049fa:	4631      	mov	r1, r6
 80049fc:	4628      	mov	r0, r5
 80049fe:	47b8      	blx	r7
 8004a00:	3001      	adds	r0, #1
 8004a02:	f43f ae92 	beq.w	800472a <_printf_float+0xba>
 8004a06:	f108 0801 	add.w	r8, r8, #1
 8004a0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	eba3 030a 	sub.w	r3, r3, sl
 8004a14:	4543      	cmp	r3, r8
 8004a16:	dcee      	bgt.n	80049f6 <_printf_float+0x386>
 8004a18:	e74a      	b.n	80048b0 <_printf_float+0x240>
 8004a1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a1c:	2a01      	cmp	r2, #1
 8004a1e:	dc01      	bgt.n	8004a24 <_printf_float+0x3b4>
 8004a20:	07db      	lsls	r3, r3, #31
 8004a22:	d53a      	bpl.n	8004a9a <_printf_float+0x42a>
 8004a24:	2301      	movs	r3, #1
 8004a26:	4642      	mov	r2, r8
 8004a28:	4631      	mov	r1, r6
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	47b8      	blx	r7
 8004a2e:	3001      	adds	r0, #1
 8004a30:	f43f ae7b 	beq.w	800472a <_printf_float+0xba>
 8004a34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a38:	4631      	mov	r1, r6
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	47b8      	blx	r7
 8004a3e:	3001      	adds	r0, #1
 8004a40:	f108 0801 	add.w	r8, r8, #1
 8004a44:	f43f ae71 	beq.w	800472a <_printf_float+0xba>
 8004a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f103 3aff 	add.w	sl, r3, #4294967295
 8004a50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a54:	2300      	movs	r3, #0
 8004a56:	f7fb fff7 	bl	8000a48 <__aeabi_dcmpeq>
 8004a5a:	b9c8      	cbnz	r0, 8004a90 <_printf_float+0x420>
 8004a5c:	4653      	mov	r3, sl
 8004a5e:	4642      	mov	r2, r8
 8004a60:	4631      	mov	r1, r6
 8004a62:	4628      	mov	r0, r5
 8004a64:	47b8      	blx	r7
 8004a66:	3001      	adds	r0, #1
 8004a68:	d10e      	bne.n	8004a88 <_printf_float+0x418>
 8004a6a:	e65e      	b.n	800472a <_printf_float+0xba>
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	4652      	mov	r2, sl
 8004a70:	4631      	mov	r1, r6
 8004a72:	4628      	mov	r0, r5
 8004a74:	47b8      	blx	r7
 8004a76:	3001      	adds	r0, #1
 8004a78:	f43f ae57 	beq.w	800472a <_printf_float+0xba>
 8004a7c:	f108 0801 	add.w	r8, r8, #1
 8004a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a82:	3b01      	subs	r3, #1
 8004a84:	4543      	cmp	r3, r8
 8004a86:	dcf1      	bgt.n	8004a6c <_printf_float+0x3fc>
 8004a88:	464b      	mov	r3, r9
 8004a8a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a8e:	e6de      	b.n	800484e <_printf_float+0x1de>
 8004a90:	f04f 0800 	mov.w	r8, #0
 8004a94:	f104 0a1a 	add.w	sl, r4, #26
 8004a98:	e7f2      	b.n	8004a80 <_printf_float+0x410>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e7df      	b.n	8004a5e <_printf_float+0x3ee>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	464a      	mov	r2, r9
 8004aa2:	4631      	mov	r1, r6
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	47b8      	blx	r7
 8004aa8:	3001      	adds	r0, #1
 8004aaa:	f43f ae3e 	beq.w	800472a <_printf_float+0xba>
 8004aae:	f108 0801 	add.w	r8, r8, #1
 8004ab2:	68e3      	ldr	r3, [r4, #12]
 8004ab4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004ab6:	1a9b      	subs	r3, r3, r2
 8004ab8:	4543      	cmp	r3, r8
 8004aba:	dcf0      	bgt.n	8004a9e <_printf_float+0x42e>
 8004abc:	e6fc      	b.n	80048b8 <_printf_float+0x248>
 8004abe:	f04f 0800 	mov.w	r8, #0
 8004ac2:	f104 0919 	add.w	r9, r4, #25
 8004ac6:	e7f4      	b.n	8004ab2 <_printf_float+0x442>
 8004ac8:	2900      	cmp	r1, #0
 8004aca:	f43f ae8b 	beq.w	80047e4 <_printf_float+0x174>
 8004ace:	2300      	movs	r3, #0
 8004ad0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004ad4:	ab09      	add	r3, sp, #36	; 0x24
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	ec49 8b10 	vmov	d0, r8, r9
 8004adc:	6022      	str	r2, [r4, #0]
 8004ade:	f8cd a004 	str.w	sl, [sp, #4]
 8004ae2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	f7ff fd2e 	bl	8004548 <__cvt>
 8004aec:	4680      	mov	r8, r0
 8004aee:	e648      	b.n	8004782 <_printf_float+0x112>

08004af0 <_printf_common>:
 8004af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004af4:	4691      	mov	r9, r2
 8004af6:	461f      	mov	r7, r3
 8004af8:	688a      	ldr	r2, [r1, #8]
 8004afa:	690b      	ldr	r3, [r1, #16]
 8004afc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b00:	4293      	cmp	r3, r2
 8004b02:	bfb8      	it	lt
 8004b04:	4613      	movlt	r3, r2
 8004b06:	f8c9 3000 	str.w	r3, [r9]
 8004b0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b0e:	4606      	mov	r6, r0
 8004b10:	460c      	mov	r4, r1
 8004b12:	b112      	cbz	r2, 8004b1a <_printf_common+0x2a>
 8004b14:	3301      	adds	r3, #1
 8004b16:	f8c9 3000 	str.w	r3, [r9]
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	0699      	lsls	r1, r3, #26
 8004b1e:	bf42      	ittt	mi
 8004b20:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004b24:	3302      	addmi	r3, #2
 8004b26:	f8c9 3000 	strmi.w	r3, [r9]
 8004b2a:	6825      	ldr	r5, [r4, #0]
 8004b2c:	f015 0506 	ands.w	r5, r5, #6
 8004b30:	d107      	bne.n	8004b42 <_printf_common+0x52>
 8004b32:	f104 0a19 	add.w	sl, r4, #25
 8004b36:	68e3      	ldr	r3, [r4, #12]
 8004b38:	f8d9 2000 	ldr.w	r2, [r9]
 8004b3c:	1a9b      	subs	r3, r3, r2
 8004b3e:	42ab      	cmp	r3, r5
 8004b40:	dc28      	bgt.n	8004b94 <_printf_common+0xa4>
 8004b42:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004b46:	6822      	ldr	r2, [r4, #0]
 8004b48:	3300      	adds	r3, #0
 8004b4a:	bf18      	it	ne
 8004b4c:	2301      	movne	r3, #1
 8004b4e:	0692      	lsls	r2, r2, #26
 8004b50:	d42d      	bmi.n	8004bae <_printf_common+0xbe>
 8004b52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b56:	4639      	mov	r1, r7
 8004b58:	4630      	mov	r0, r6
 8004b5a:	47c0      	blx	r8
 8004b5c:	3001      	adds	r0, #1
 8004b5e:	d020      	beq.n	8004ba2 <_printf_common+0xb2>
 8004b60:	6823      	ldr	r3, [r4, #0]
 8004b62:	68e5      	ldr	r5, [r4, #12]
 8004b64:	f8d9 2000 	ldr.w	r2, [r9]
 8004b68:	f003 0306 	and.w	r3, r3, #6
 8004b6c:	2b04      	cmp	r3, #4
 8004b6e:	bf08      	it	eq
 8004b70:	1aad      	subeq	r5, r5, r2
 8004b72:	68a3      	ldr	r3, [r4, #8]
 8004b74:	6922      	ldr	r2, [r4, #16]
 8004b76:	bf0c      	ite	eq
 8004b78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b7c:	2500      	movne	r5, #0
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	bfc4      	itt	gt
 8004b82:	1a9b      	subgt	r3, r3, r2
 8004b84:	18ed      	addgt	r5, r5, r3
 8004b86:	f04f 0900 	mov.w	r9, #0
 8004b8a:	341a      	adds	r4, #26
 8004b8c:	454d      	cmp	r5, r9
 8004b8e:	d11a      	bne.n	8004bc6 <_printf_common+0xd6>
 8004b90:	2000      	movs	r0, #0
 8004b92:	e008      	b.n	8004ba6 <_printf_common+0xb6>
 8004b94:	2301      	movs	r3, #1
 8004b96:	4652      	mov	r2, sl
 8004b98:	4639      	mov	r1, r7
 8004b9a:	4630      	mov	r0, r6
 8004b9c:	47c0      	blx	r8
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	d103      	bne.n	8004baa <_printf_common+0xba>
 8004ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004baa:	3501      	adds	r5, #1
 8004bac:	e7c3      	b.n	8004b36 <_printf_common+0x46>
 8004bae:	18e1      	adds	r1, r4, r3
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	2030      	movs	r0, #48	; 0x30
 8004bb4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bb8:	4422      	add	r2, r4
 8004bba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bbe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bc2:	3302      	adds	r3, #2
 8004bc4:	e7c5      	b.n	8004b52 <_printf_common+0x62>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	4622      	mov	r2, r4
 8004bca:	4639      	mov	r1, r7
 8004bcc:	4630      	mov	r0, r6
 8004bce:	47c0      	blx	r8
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	d0e6      	beq.n	8004ba2 <_printf_common+0xb2>
 8004bd4:	f109 0901 	add.w	r9, r9, #1
 8004bd8:	e7d8      	b.n	8004b8c <_printf_common+0x9c>
	...

08004bdc <_puts_r>:
 8004bdc:	b570      	push	{r4, r5, r6, lr}
 8004bde:	460e      	mov	r6, r1
 8004be0:	4605      	mov	r5, r0
 8004be2:	b118      	cbz	r0, 8004bec <_puts_r+0x10>
 8004be4:	6983      	ldr	r3, [r0, #24]
 8004be6:	b90b      	cbnz	r3, 8004bec <_puts_r+0x10>
 8004be8:	f001 f906 	bl	8005df8 <__sinit>
 8004bec:	69ab      	ldr	r3, [r5, #24]
 8004bee:	68ac      	ldr	r4, [r5, #8]
 8004bf0:	b913      	cbnz	r3, 8004bf8 <_puts_r+0x1c>
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	f001 f900 	bl	8005df8 <__sinit>
 8004bf8:	4b23      	ldr	r3, [pc, #140]	; (8004c88 <_puts_r+0xac>)
 8004bfa:	429c      	cmp	r4, r3
 8004bfc:	d117      	bne.n	8004c2e <_puts_r+0x52>
 8004bfe:	686c      	ldr	r4, [r5, #4]
 8004c00:	89a3      	ldrh	r3, [r4, #12]
 8004c02:	071b      	lsls	r3, r3, #28
 8004c04:	d51d      	bpl.n	8004c42 <_puts_r+0x66>
 8004c06:	6923      	ldr	r3, [r4, #16]
 8004c08:	b1db      	cbz	r3, 8004c42 <_puts_r+0x66>
 8004c0a:	3e01      	subs	r6, #1
 8004c0c:	68a3      	ldr	r3, [r4, #8]
 8004c0e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004c12:	3b01      	subs	r3, #1
 8004c14:	60a3      	str	r3, [r4, #8]
 8004c16:	b9e9      	cbnz	r1, 8004c54 <_puts_r+0x78>
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	da2e      	bge.n	8004c7a <_puts_r+0x9e>
 8004c1c:	4622      	mov	r2, r4
 8004c1e:	210a      	movs	r1, #10
 8004c20:	4628      	mov	r0, r5
 8004c22:	f000 f8f5 	bl	8004e10 <__swbuf_r>
 8004c26:	3001      	adds	r0, #1
 8004c28:	d011      	beq.n	8004c4e <_puts_r+0x72>
 8004c2a:	200a      	movs	r0, #10
 8004c2c:	e011      	b.n	8004c52 <_puts_r+0x76>
 8004c2e:	4b17      	ldr	r3, [pc, #92]	; (8004c8c <_puts_r+0xb0>)
 8004c30:	429c      	cmp	r4, r3
 8004c32:	d101      	bne.n	8004c38 <_puts_r+0x5c>
 8004c34:	68ac      	ldr	r4, [r5, #8]
 8004c36:	e7e3      	b.n	8004c00 <_puts_r+0x24>
 8004c38:	4b15      	ldr	r3, [pc, #84]	; (8004c90 <_puts_r+0xb4>)
 8004c3a:	429c      	cmp	r4, r3
 8004c3c:	bf08      	it	eq
 8004c3e:	68ec      	ldreq	r4, [r5, #12]
 8004c40:	e7de      	b.n	8004c00 <_puts_r+0x24>
 8004c42:	4621      	mov	r1, r4
 8004c44:	4628      	mov	r0, r5
 8004c46:	f000 f935 	bl	8004eb4 <__swsetup_r>
 8004c4a:	2800      	cmp	r0, #0
 8004c4c:	d0dd      	beq.n	8004c0a <_puts_r+0x2e>
 8004c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c52:	bd70      	pop	{r4, r5, r6, pc}
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	da04      	bge.n	8004c62 <_puts_r+0x86>
 8004c58:	69a2      	ldr	r2, [r4, #24]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	dc06      	bgt.n	8004c6c <_puts_r+0x90>
 8004c5e:	290a      	cmp	r1, #10
 8004c60:	d004      	beq.n	8004c6c <_puts_r+0x90>
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	6022      	str	r2, [r4, #0]
 8004c68:	7019      	strb	r1, [r3, #0]
 8004c6a:	e7cf      	b.n	8004c0c <_puts_r+0x30>
 8004c6c:	4622      	mov	r2, r4
 8004c6e:	4628      	mov	r0, r5
 8004c70:	f000 f8ce 	bl	8004e10 <__swbuf_r>
 8004c74:	3001      	adds	r0, #1
 8004c76:	d1c9      	bne.n	8004c0c <_puts_r+0x30>
 8004c78:	e7e9      	b.n	8004c4e <_puts_r+0x72>
 8004c7a:	6823      	ldr	r3, [r4, #0]
 8004c7c:	200a      	movs	r0, #10
 8004c7e:	1c5a      	adds	r2, r3, #1
 8004c80:	6022      	str	r2, [r4, #0]
 8004c82:	7018      	strb	r0, [r3, #0]
 8004c84:	e7e5      	b.n	8004c52 <_puts_r+0x76>
 8004c86:	bf00      	nop
 8004c88:	0800697c 	.word	0x0800697c
 8004c8c:	0800699c 	.word	0x0800699c
 8004c90:	0800695c 	.word	0x0800695c

08004c94 <puts>:
 8004c94:	4b02      	ldr	r3, [pc, #8]	; (8004ca0 <puts+0xc>)
 8004c96:	4601      	mov	r1, r0
 8004c98:	6818      	ldr	r0, [r3, #0]
 8004c9a:	f7ff bf9f 	b.w	8004bdc <_puts_r>
 8004c9e:	bf00      	nop
 8004ca0:	20000010 	.word	0x20000010

08004ca4 <setbuf>:
 8004ca4:	2900      	cmp	r1, #0
 8004ca6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004caa:	bf0c      	ite	eq
 8004cac:	2202      	moveq	r2, #2
 8004cae:	2200      	movne	r2, #0
 8004cb0:	f000 b800 	b.w	8004cb4 <setvbuf>

08004cb4 <setvbuf>:
 8004cb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004cb8:	461d      	mov	r5, r3
 8004cba:	4b51      	ldr	r3, [pc, #324]	; (8004e00 <setvbuf+0x14c>)
 8004cbc:	681e      	ldr	r6, [r3, #0]
 8004cbe:	4604      	mov	r4, r0
 8004cc0:	460f      	mov	r7, r1
 8004cc2:	4690      	mov	r8, r2
 8004cc4:	b126      	cbz	r6, 8004cd0 <setvbuf+0x1c>
 8004cc6:	69b3      	ldr	r3, [r6, #24]
 8004cc8:	b913      	cbnz	r3, 8004cd0 <setvbuf+0x1c>
 8004cca:	4630      	mov	r0, r6
 8004ccc:	f001 f894 	bl	8005df8 <__sinit>
 8004cd0:	4b4c      	ldr	r3, [pc, #304]	; (8004e04 <setvbuf+0x150>)
 8004cd2:	429c      	cmp	r4, r3
 8004cd4:	d152      	bne.n	8004d7c <setvbuf+0xc8>
 8004cd6:	6874      	ldr	r4, [r6, #4]
 8004cd8:	f1b8 0f02 	cmp.w	r8, #2
 8004cdc:	d006      	beq.n	8004cec <setvbuf+0x38>
 8004cde:	f1b8 0f01 	cmp.w	r8, #1
 8004ce2:	f200 8089 	bhi.w	8004df8 <setvbuf+0x144>
 8004ce6:	2d00      	cmp	r5, #0
 8004ce8:	f2c0 8086 	blt.w	8004df8 <setvbuf+0x144>
 8004cec:	4621      	mov	r1, r4
 8004cee:	4630      	mov	r0, r6
 8004cf0:	f001 f818 	bl	8005d24 <_fflush_r>
 8004cf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004cf6:	b141      	cbz	r1, 8004d0a <setvbuf+0x56>
 8004cf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004cfc:	4299      	cmp	r1, r3
 8004cfe:	d002      	beq.n	8004d06 <setvbuf+0x52>
 8004d00:	4630      	mov	r0, r6
 8004d02:	f001 fc71 	bl	80065e8 <_free_r>
 8004d06:	2300      	movs	r3, #0
 8004d08:	6363      	str	r3, [r4, #52]	; 0x34
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	61a3      	str	r3, [r4, #24]
 8004d0e:	6063      	str	r3, [r4, #4]
 8004d10:	89a3      	ldrh	r3, [r4, #12]
 8004d12:	061b      	lsls	r3, r3, #24
 8004d14:	d503      	bpl.n	8004d1e <setvbuf+0x6a>
 8004d16:	6921      	ldr	r1, [r4, #16]
 8004d18:	4630      	mov	r0, r6
 8004d1a:	f001 fc65 	bl	80065e8 <_free_r>
 8004d1e:	89a3      	ldrh	r3, [r4, #12]
 8004d20:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004d24:	f023 0303 	bic.w	r3, r3, #3
 8004d28:	f1b8 0f02 	cmp.w	r8, #2
 8004d2c:	81a3      	strh	r3, [r4, #12]
 8004d2e:	d05d      	beq.n	8004dec <setvbuf+0x138>
 8004d30:	ab01      	add	r3, sp, #4
 8004d32:	466a      	mov	r2, sp
 8004d34:	4621      	mov	r1, r4
 8004d36:	4630      	mov	r0, r6
 8004d38:	f001 f8f6 	bl	8005f28 <__swhatbuf_r>
 8004d3c:	89a3      	ldrh	r3, [r4, #12]
 8004d3e:	4318      	orrs	r0, r3
 8004d40:	81a0      	strh	r0, [r4, #12]
 8004d42:	bb2d      	cbnz	r5, 8004d90 <setvbuf+0xdc>
 8004d44:	9d00      	ldr	r5, [sp, #0]
 8004d46:	4628      	mov	r0, r5
 8004d48:	f001 f952 	bl	8005ff0 <malloc>
 8004d4c:	4607      	mov	r7, r0
 8004d4e:	2800      	cmp	r0, #0
 8004d50:	d14e      	bne.n	8004df0 <setvbuf+0x13c>
 8004d52:	f8dd 9000 	ldr.w	r9, [sp]
 8004d56:	45a9      	cmp	r9, r5
 8004d58:	d13c      	bne.n	8004dd4 <setvbuf+0x120>
 8004d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d5e:	89a3      	ldrh	r3, [r4, #12]
 8004d60:	f043 0302 	orr.w	r3, r3, #2
 8004d64:	81a3      	strh	r3, [r4, #12]
 8004d66:	2300      	movs	r3, #0
 8004d68:	60a3      	str	r3, [r4, #8]
 8004d6a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004d6e:	6023      	str	r3, [r4, #0]
 8004d70:	6123      	str	r3, [r4, #16]
 8004d72:	2301      	movs	r3, #1
 8004d74:	6163      	str	r3, [r4, #20]
 8004d76:	b003      	add	sp, #12
 8004d78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d7c:	4b22      	ldr	r3, [pc, #136]	; (8004e08 <setvbuf+0x154>)
 8004d7e:	429c      	cmp	r4, r3
 8004d80:	d101      	bne.n	8004d86 <setvbuf+0xd2>
 8004d82:	68b4      	ldr	r4, [r6, #8]
 8004d84:	e7a8      	b.n	8004cd8 <setvbuf+0x24>
 8004d86:	4b21      	ldr	r3, [pc, #132]	; (8004e0c <setvbuf+0x158>)
 8004d88:	429c      	cmp	r4, r3
 8004d8a:	bf08      	it	eq
 8004d8c:	68f4      	ldreq	r4, [r6, #12]
 8004d8e:	e7a3      	b.n	8004cd8 <setvbuf+0x24>
 8004d90:	2f00      	cmp	r7, #0
 8004d92:	d0d8      	beq.n	8004d46 <setvbuf+0x92>
 8004d94:	69b3      	ldr	r3, [r6, #24]
 8004d96:	b913      	cbnz	r3, 8004d9e <setvbuf+0xea>
 8004d98:	4630      	mov	r0, r6
 8004d9a:	f001 f82d 	bl	8005df8 <__sinit>
 8004d9e:	f1b8 0f01 	cmp.w	r8, #1
 8004da2:	bf08      	it	eq
 8004da4:	89a3      	ldrheq	r3, [r4, #12]
 8004da6:	6027      	str	r7, [r4, #0]
 8004da8:	bf04      	itt	eq
 8004daa:	f043 0301 	orreq.w	r3, r3, #1
 8004dae:	81a3      	strheq	r3, [r4, #12]
 8004db0:	89a3      	ldrh	r3, [r4, #12]
 8004db2:	f013 0008 	ands.w	r0, r3, #8
 8004db6:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8004dba:	d01b      	beq.n	8004df4 <setvbuf+0x140>
 8004dbc:	f013 0001 	ands.w	r0, r3, #1
 8004dc0:	bf18      	it	ne
 8004dc2:	426d      	negne	r5, r5
 8004dc4:	f04f 0300 	mov.w	r3, #0
 8004dc8:	bf1d      	ittte	ne
 8004dca:	60a3      	strne	r3, [r4, #8]
 8004dcc:	61a5      	strne	r5, [r4, #24]
 8004dce:	4618      	movne	r0, r3
 8004dd0:	60a5      	streq	r5, [r4, #8]
 8004dd2:	e7d0      	b.n	8004d76 <setvbuf+0xc2>
 8004dd4:	4648      	mov	r0, r9
 8004dd6:	f001 f90b 	bl	8005ff0 <malloc>
 8004dda:	4607      	mov	r7, r0
 8004ddc:	2800      	cmp	r0, #0
 8004dde:	d0bc      	beq.n	8004d5a <setvbuf+0xa6>
 8004de0:	89a3      	ldrh	r3, [r4, #12]
 8004de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004de6:	81a3      	strh	r3, [r4, #12]
 8004de8:	464d      	mov	r5, r9
 8004dea:	e7d3      	b.n	8004d94 <setvbuf+0xe0>
 8004dec:	2000      	movs	r0, #0
 8004dee:	e7b6      	b.n	8004d5e <setvbuf+0xaa>
 8004df0:	46a9      	mov	r9, r5
 8004df2:	e7f5      	b.n	8004de0 <setvbuf+0x12c>
 8004df4:	60a0      	str	r0, [r4, #8]
 8004df6:	e7be      	b.n	8004d76 <setvbuf+0xc2>
 8004df8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dfc:	e7bb      	b.n	8004d76 <setvbuf+0xc2>
 8004dfe:	bf00      	nop
 8004e00:	20000010 	.word	0x20000010
 8004e04:	0800697c 	.word	0x0800697c
 8004e08:	0800699c 	.word	0x0800699c
 8004e0c:	0800695c 	.word	0x0800695c

08004e10 <__swbuf_r>:
 8004e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e12:	460e      	mov	r6, r1
 8004e14:	4614      	mov	r4, r2
 8004e16:	4605      	mov	r5, r0
 8004e18:	b118      	cbz	r0, 8004e22 <__swbuf_r+0x12>
 8004e1a:	6983      	ldr	r3, [r0, #24]
 8004e1c:	b90b      	cbnz	r3, 8004e22 <__swbuf_r+0x12>
 8004e1e:	f000 ffeb 	bl	8005df8 <__sinit>
 8004e22:	4b21      	ldr	r3, [pc, #132]	; (8004ea8 <__swbuf_r+0x98>)
 8004e24:	429c      	cmp	r4, r3
 8004e26:	d12a      	bne.n	8004e7e <__swbuf_r+0x6e>
 8004e28:	686c      	ldr	r4, [r5, #4]
 8004e2a:	69a3      	ldr	r3, [r4, #24]
 8004e2c:	60a3      	str	r3, [r4, #8]
 8004e2e:	89a3      	ldrh	r3, [r4, #12]
 8004e30:	071a      	lsls	r2, r3, #28
 8004e32:	d52e      	bpl.n	8004e92 <__swbuf_r+0x82>
 8004e34:	6923      	ldr	r3, [r4, #16]
 8004e36:	b363      	cbz	r3, 8004e92 <__swbuf_r+0x82>
 8004e38:	6923      	ldr	r3, [r4, #16]
 8004e3a:	6820      	ldr	r0, [r4, #0]
 8004e3c:	1ac0      	subs	r0, r0, r3
 8004e3e:	6963      	ldr	r3, [r4, #20]
 8004e40:	b2f6      	uxtb	r6, r6
 8004e42:	4283      	cmp	r3, r0
 8004e44:	4637      	mov	r7, r6
 8004e46:	dc04      	bgt.n	8004e52 <__swbuf_r+0x42>
 8004e48:	4621      	mov	r1, r4
 8004e4a:	4628      	mov	r0, r5
 8004e4c:	f000 ff6a 	bl	8005d24 <_fflush_r>
 8004e50:	bb28      	cbnz	r0, 8004e9e <__swbuf_r+0x8e>
 8004e52:	68a3      	ldr	r3, [r4, #8]
 8004e54:	3b01      	subs	r3, #1
 8004e56:	60a3      	str	r3, [r4, #8]
 8004e58:	6823      	ldr	r3, [r4, #0]
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	6022      	str	r2, [r4, #0]
 8004e5e:	701e      	strb	r6, [r3, #0]
 8004e60:	6963      	ldr	r3, [r4, #20]
 8004e62:	3001      	adds	r0, #1
 8004e64:	4283      	cmp	r3, r0
 8004e66:	d004      	beq.n	8004e72 <__swbuf_r+0x62>
 8004e68:	89a3      	ldrh	r3, [r4, #12]
 8004e6a:	07db      	lsls	r3, r3, #31
 8004e6c:	d519      	bpl.n	8004ea2 <__swbuf_r+0x92>
 8004e6e:	2e0a      	cmp	r6, #10
 8004e70:	d117      	bne.n	8004ea2 <__swbuf_r+0x92>
 8004e72:	4621      	mov	r1, r4
 8004e74:	4628      	mov	r0, r5
 8004e76:	f000 ff55 	bl	8005d24 <_fflush_r>
 8004e7a:	b190      	cbz	r0, 8004ea2 <__swbuf_r+0x92>
 8004e7c:	e00f      	b.n	8004e9e <__swbuf_r+0x8e>
 8004e7e:	4b0b      	ldr	r3, [pc, #44]	; (8004eac <__swbuf_r+0x9c>)
 8004e80:	429c      	cmp	r4, r3
 8004e82:	d101      	bne.n	8004e88 <__swbuf_r+0x78>
 8004e84:	68ac      	ldr	r4, [r5, #8]
 8004e86:	e7d0      	b.n	8004e2a <__swbuf_r+0x1a>
 8004e88:	4b09      	ldr	r3, [pc, #36]	; (8004eb0 <__swbuf_r+0xa0>)
 8004e8a:	429c      	cmp	r4, r3
 8004e8c:	bf08      	it	eq
 8004e8e:	68ec      	ldreq	r4, [r5, #12]
 8004e90:	e7cb      	b.n	8004e2a <__swbuf_r+0x1a>
 8004e92:	4621      	mov	r1, r4
 8004e94:	4628      	mov	r0, r5
 8004e96:	f000 f80d 	bl	8004eb4 <__swsetup_r>
 8004e9a:	2800      	cmp	r0, #0
 8004e9c:	d0cc      	beq.n	8004e38 <__swbuf_r+0x28>
 8004e9e:	f04f 37ff 	mov.w	r7, #4294967295
 8004ea2:	4638      	mov	r0, r7
 8004ea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	0800697c 	.word	0x0800697c
 8004eac:	0800699c 	.word	0x0800699c
 8004eb0:	0800695c 	.word	0x0800695c

08004eb4 <__swsetup_r>:
 8004eb4:	4b32      	ldr	r3, [pc, #200]	; (8004f80 <__swsetup_r+0xcc>)
 8004eb6:	b570      	push	{r4, r5, r6, lr}
 8004eb8:	681d      	ldr	r5, [r3, #0]
 8004eba:	4606      	mov	r6, r0
 8004ebc:	460c      	mov	r4, r1
 8004ebe:	b125      	cbz	r5, 8004eca <__swsetup_r+0x16>
 8004ec0:	69ab      	ldr	r3, [r5, #24]
 8004ec2:	b913      	cbnz	r3, 8004eca <__swsetup_r+0x16>
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	f000 ff97 	bl	8005df8 <__sinit>
 8004eca:	4b2e      	ldr	r3, [pc, #184]	; (8004f84 <__swsetup_r+0xd0>)
 8004ecc:	429c      	cmp	r4, r3
 8004ece:	d10f      	bne.n	8004ef0 <__swsetup_r+0x3c>
 8004ed0:	686c      	ldr	r4, [r5, #4]
 8004ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	0715      	lsls	r5, r2, #28
 8004eda:	d42c      	bmi.n	8004f36 <__swsetup_r+0x82>
 8004edc:	06d0      	lsls	r0, r2, #27
 8004ede:	d411      	bmi.n	8004f04 <__swsetup_r+0x50>
 8004ee0:	2209      	movs	r2, #9
 8004ee2:	6032      	str	r2, [r6, #0]
 8004ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ee8:	81a3      	strh	r3, [r4, #12]
 8004eea:	f04f 30ff 	mov.w	r0, #4294967295
 8004eee:	e03e      	b.n	8004f6e <__swsetup_r+0xba>
 8004ef0:	4b25      	ldr	r3, [pc, #148]	; (8004f88 <__swsetup_r+0xd4>)
 8004ef2:	429c      	cmp	r4, r3
 8004ef4:	d101      	bne.n	8004efa <__swsetup_r+0x46>
 8004ef6:	68ac      	ldr	r4, [r5, #8]
 8004ef8:	e7eb      	b.n	8004ed2 <__swsetup_r+0x1e>
 8004efa:	4b24      	ldr	r3, [pc, #144]	; (8004f8c <__swsetup_r+0xd8>)
 8004efc:	429c      	cmp	r4, r3
 8004efe:	bf08      	it	eq
 8004f00:	68ec      	ldreq	r4, [r5, #12]
 8004f02:	e7e6      	b.n	8004ed2 <__swsetup_r+0x1e>
 8004f04:	0751      	lsls	r1, r2, #29
 8004f06:	d512      	bpl.n	8004f2e <__swsetup_r+0x7a>
 8004f08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f0a:	b141      	cbz	r1, 8004f1e <__swsetup_r+0x6a>
 8004f0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f10:	4299      	cmp	r1, r3
 8004f12:	d002      	beq.n	8004f1a <__swsetup_r+0x66>
 8004f14:	4630      	mov	r0, r6
 8004f16:	f001 fb67 	bl	80065e8 <_free_r>
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	6363      	str	r3, [r4, #52]	; 0x34
 8004f1e:	89a3      	ldrh	r3, [r4, #12]
 8004f20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004f24:	81a3      	strh	r3, [r4, #12]
 8004f26:	2300      	movs	r3, #0
 8004f28:	6063      	str	r3, [r4, #4]
 8004f2a:	6923      	ldr	r3, [r4, #16]
 8004f2c:	6023      	str	r3, [r4, #0]
 8004f2e:	89a3      	ldrh	r3, [r4, #12]
 8004f30:	f043 0308 	orr.w	r3, r3, #8
 8004f34:	81a3      	strh	r3, [r4, #12]
 8004f36:	6923      	ldr	r3, [r4, #16]
 8004f38:	b94b      	cbnz	r3, 8004f4e <__swsetup_r+0x9a>
 8004f3a:	89a3      	ldrh	r3, [r4, #12]
 8004f3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004f40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f44:	d003      	beq.n	8004f4e <__swsetup_r+0x9a>
 8004f46:	4621      	mov	r1, r4
 8004f48:	4630      	mov	r0, r6
 8004f4a:	f001 f811 	bl	8005f70 <__smakebuf_r>
 8004f4e:	89a2      	ldrh	r2, [r4, #12]
 8004f50:	f012 0301 	ands.w	r3, r2, #1
 8004f54:	d00c      	beq.n	8004f70 <__swsetup_r+0xbc>
 8004f56:	2300      	movs	r3, #0
 8004f58:	60a3      	str	r3, [r4, #8]
 8004f5a:	6963      	ldr	r3, [r4, #20]
 8004f5c:	425b      	negs	r3, r3
 8004f5e:	61a3      	str	r3, [r4, #24]
 8004f60:	6923      	ldr	r3, [r4, #16]
 8004f62:	b953      	cbnz	r3, 8004f7a <__swsetup_r+0xc6>
 8004f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f68:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004f6c:	d1ba      	bne.n	8004ee4 <__swsetup_r+0x30>
 8004f6e:	bd70      	pop	{r4, r5, r6, pc}
 8004f70:	0792      	lsls	r2, r2, #30
 8004f72:	bf58      	it	pl
 8004f74:	6963      	ldrpl	r3, [r4, #20]
 8004f76:	60a3      	str	r3, [r4, #8]
 8004f78:	e7f2      	b.n	8004f60 <__swsetup_r+0xac>
 8004f7a:	2000      	movs	r0, #0
 8004f7c:	e7f7      	b.n	8004f6e <__swsetup_r+0xba>
 8004f7e:	bf00      	nop
 8004f80:	20000010 	.word	0x20000010
 8004f84:	0800697c 	.word	0x0800697c
 8004f88:	0800699c 	.word	0x0800699c
 8004f8c:	0800695c 	.word	0x0800695c

08004f90 <quorem>:
 8004f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f94:	6903      	ldr	r3, [r0, #16]
 8004f96:	690c      	ldr	r4, [r1, #16]
 8004f98:	42a3      	cmp	r3, r4
 8004f9a:	4680      	mov	r8, r0
 8004f9c:	f2c0 8082 	blt.w	80050a4 <quorem+0x114>
 8004fa0:	3c01      	subs	r4, #1
 8004fa2:	f101 0714 	add.w	r7, r1, #20
 8004fa6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004faa:	f100 0614 	add.w	r6, r0, #20
 8004fae:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004fb2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004fb6:	eb06 030c 	add.w	r3, r6, ip
 8004fba:	3501      	adds	r5, #1
 8004fbc:	eb07 090c 	add.w	r9, r7, ip
 8004fc0:	9301      	str	r3, [sp, #4]
 8004fc2:	fbb0 f5f5 	udiv	r5, r0, r5
 8004fc6:	b395      	cbz	r5, 800502e <quorem+0x9e>
 8004fc8:	f04f 0a00 	mov.w	sl, #0
 8004fcc:	4638      	mov	r0, r7
 8004fce:	46b6      	mov	lr, r6
 8004fd0:	46d3      	mov	fp, sl
 8004fd2:	f850 2b04 	ldr.w	r2, [r0], #4
 8004fd6:	b293      	uxth	r3, r2
 8004fd8:	fb05 a303 	mla	r3, r5, r3, sl
 8004fdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	ebab 0303 	sub.w	r3, fp, r3
 8004fe6:	0c12      	lsrs	r2, r2, #16
 8004fe8:	f8de b000 	ldr.w	fp, [lr]
 8004fec:	fb05 a202 	mla	r2, r5, r2, sl
 8004ff0:	fa13 f38b 	uxtah	r3, r3, fp
 8004ff4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004ff8:	fa1f fb82 	uxth.w	fp, r2
 8004ffc:	f8de 2000 	ldr.w	r2, [lr]
 8005000:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005004:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005008:	b29b      	uxth	r3, r3
 800500a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800500e:	4581      	cmp	r9, r0
 8005010:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005014:	f84e 3b04 	str.w	r3, [lr], #4
 8005018:	d2db      	bcs.n	8004fd2 <quorem+0x42>
 800501a:	f856 300c 	ldr.w	r3, [r6, ip]
 800501e:	b933      	cbnz	r3, 800502e <quorem+0x9e>
 8005020:	9b01      	ldr	r3, [sp, #4]
 8005022:	3b04      	subs	r3, #4
 8005024:	429e      	cmp	r6, r3
 8005026:	461a      	mov	r2, r3
 8005028:	d330      	bcc.n	800508c <quorem+0xfc>
 800502a:	f8c8 4010 	str.w	r4, [r8, #16]
 800502e:	4640      	mov	r0, r8
 8005030:	f001 fa06 	bl	8006440 <__mcmp>
 8005034:	2800      	cmp	r0, #0
 8005036:	db25      	blt.n	8005084 <quorem+0xf4>
 8005038:	3501      	adds	r5, #1
 800503a:	4630      	mov	r0, r6
 800503c:	f04f 0c00 	mov.w	ip, #0
 8005040:	f857 2b04 	ldr.w	r2, [r7], #4
 8005044:	f8d0 e000 	ldr.w	lr, [r0]
 8005048:	b293      	uxth	r3, r2
 800504a:	ebac 0303 	sub.w	r3, ip, r3
 800504e:	0c12      	lsrs	r2, r2, #16
 8005050:	fa13 f38e 	uxtah	r3, r3, lr
 8005054:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005058:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800505c:	b29b      	uxth	r3, r3
 800505e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005062:	45b9      	cmp	r9, r7
 8005064:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005068:	f840 3b04 	str.w	r3, [r0], #4
 800506c:	d2e8      	bcs.n	8005040 <quorem+0xb0>
 800506e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005072:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005076:	b92a      	cbnz	r2, 8005084 <quorem+0xf4>
 8005078:	3b04      	subs	r3, #4
 800507a:	429e      	cmp	r6, r3
 800507c:	461a      	mov	r2, r3
 800507e:	d30b      	bcc.n	8005098 <quorem+0x108>
 8005080:	f8c8 4010 	str.w	r4, [r8, #16]
 8005084:	4628      	mov	r0, r5
 8005086:	b003      	add	sp, #12
 8005088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800508c:	6812      	ldr	r2, [r2, #0]
 800508e:	3b04      	subs	r3, #4
 8005090:	2a00      	cmp	r2, #0
 8005092:	d1ca      	bne.n	800502a <quorem+0x9a>
 8005094:	3c01      	subs	r4, #1
 8005096:	e7c5      	b.n	8005024 <quorem+0x94>
 8005098:	6812      	ldr	r2, [r2, #0]
 800509a:	3b04      	subs	r3, #4
 800509c:	2a00      	cmp	r2, #0
 800509e:	d1ef      	bne.n	8005080 <quorem+0xf0>
 80050a0:	3c01      	subs	r4, #1
 80050a2:	e7ea      	b.n	800507a <quorem+0xea>
 80050a4:	2000      	movs	r0, #0
 80050a6:	e7ee      	b.n	8005086 <quorem+0xf6>

080050a8 <_dtoa_r>:
 80050a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050ac:	ec57 6b10 	vmov	r6, r7, d0
 80050b0:	b097      	sub	sp, #92	; 0x5c
 80050b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80050b4:	9106      	str	r1, [sp, #24]
 80050b6:	4604      	mov	r4, r0
 80050b8:	920b      	str	r2, [sp, #44]	; 0x2c
 80050ba:	9312      	str	r3, [sp, #72]	; 0x48
 80050bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80050c0:	e9cd 6700 	strd	r6, r7, [sp]
 80050c4:	b93d      	cbnz	r5, 80050d6 <_dtoa_r+0x2e>
 80050c6:	2010      	movs	r0, #16
 80050c8:	f000 ff92 	bl	8005ff0 <malloc>
 80050cc:	6260      	str	r0, [r4, #36]	; 0x24
 80050ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80050d2:	6005      	str	r5, [r0, #0]
 80050d4:	60c5      	str	r5, [r0, #12]
 80050d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050d8:	6819      	ldr	r1, [r3, #0]
 80050da:	b151      	cbz	r1, 80050f2 <_dtoa_r+0x4a>
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	604a      	str	r2, [r1, #4]
 80050e0:	2301      	movs	r3, #1
 80050e2:	4093      	lsls	r3, r2
 80050e4:	608b      	str	r3, [r1, #8]
 80050e6:	4620      	mov	r0, r4
 80050e8:	f000 ffc9 	bl	800607e <_Bfree>
 80050ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050ee:	2200      	movs	r2, #0
 80050f0:	601a      	str	r2, [r3, #0]
 80050f2:	1e3b      	subs	r3, r7, #0
 80050f4:	bfbb      	ittet	lt
 80050f6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80050fa:	9301      	strlt	r3, [sp, #4]
 80050fc:	2300      	movge	r3, #0
 80050fe:	2201      	movlt	r2, #1
 8005100:	bfac      	ite	ge
 8005102:	f8c8 3000 	strge.w	r3, [r8]
 8005106:	f8c8 2000 	strlt.w	r2, [r8]
 800510a:	4baf      	ldr	r3, [pc, #700]	; (80053c8 <_dtoa_r+0x320>)
 800510c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005110:	ea33 0308 	bics.w	r3, r3, r8
 8005114:	d114      	bne.n	8005140 <_dtoa_r+0x98>
 8005116:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005118:	f242 730f 	movw	r3, #9999	; 0x270f
 800511c:	6013      	str	r3, [r2, #0]
 800511e:	9b00      	ldr	r3, [sp, #0]
 8005120:	b923      	cbnz	r3, 800512c <_dtoa_r+0x84>
 8005122:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005126:	2800      	cmp	r0, #0
 8005128:	f000 8542 	beq.w	8005bb0 <_dtoa_r+0xb08>
 800512c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800512e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80053dc <_dtoa_r+0x334>
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 8544 	beq.w	8005bc0 <_dtoa_r+0xb18>
 8005138:	f10b 0303 	add.w	r3, fp, #3
 800513c:	f000 bd3e 	b.w	8005bbc <_dtoa_r+0xb14>
 8005140:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005144:	2200      	movs	r2, #0
 8005146:	2300      	movs	r3, #0
 8005148:	4630      	mov	r0, r6
 800514a:	4639      	mov	r1, r7
 800514c:	f7fb fc7c 	bl	8000a48 <__aeabi_dcmpeq>
 8005150:	4681      	mov	r9, r0
 8005152:	b168      	cbz	r0, 8005170 <_dtoa_r+0xc8>
 8005154:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005156:	2301      	movs	r3, #1
 8005158:	6013      	str	r3, [r2, #0]
 800515a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 8524 	beq.w	8005baa <_dtoa_r+0xb02>
 8005162:	4b9a      	ldr	r3, [pc, #616]	; (80053cc <_dtoa_r+0x324>)
 8005164:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005166:	f103 3bff 	add.w	fp, r3, #4294967295
 800516a:	6013      	str	r3, [r2, #0]
 800516c:	f000 bd28 	b.w	8005bc0 <_dtoa_r+0xb18>
 8005170:	aa14      	add	r2, sp, #80	; 0x50
 8005172:	a915      	add	r1, sp, #84	; 0x54
 8005174:	ec47 6b10 	vmov	d0, r6, r7
 8005178:	4620      	mov	r0, r4
 800517a:	f001 f9d8 	bl	800652e <__d2b>
 800517e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005182:	9004      	str	r0, [sp, #16]
 8005184:	2d00      	cmp	r5, #0
 8005186:	d07c      	beq.n	8005282 <_dtoa_r+0x1da>
 8005188:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800518c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005190:	46b2      	mov	sl, r6
 8005192:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8005196:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800519a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800519e:	2200      	movs	r2, #0
 80051a0:	4b8b      	ldr	r3, [pc, #556]	; (80053d0 <_dtoa_r+0x328>)
 80051a2:	4650      	mov	r0, sl
 80051a4:	4659      	mov	r1, fp
 80051a6:	f7fb f82f 	bl	8000208 <__aeabi_dsub>
 80051aa:	a381      	add	r3, pc, #516	; (adr r3, 80053b0 <_dtoa_r+0x308>)
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	f7fb f9e2 	bl	8000578 <__aeabi_dmul>
 80051b4:	a380      	add	r3, pc, #512	; (adr r3, 80053b8 <_dtoa_r+0x310>)
 80051b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ba:	f7fb f827 	bl	800020c <__adddf3>
 80051be:	4606      	mov	r6, r0
 80051c0:	4628      	mov	r0, r5
 80051c2:	460f      	mov	r7, r1
 80051c4:	f7fb f96e 	bl	80004a4 <__aeabi_i2d>
 80051c8:	a37d      	add	r3, pc, #500	; (adr r3, 80053c0 <_dtoa_r+0x318>)
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	f7fb f9d3 	bl	8000578 <__aeabi_dmul>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	4630      	mov	r0, r6
 80051d8:	4639      	mov	r1, r7
 80051da:	f7fb f817 	bl	800020c <__adddf3>
 80051de:	4606      	mov	r6, r0
 80051e0:	460f      	mov	r7, r1
 80051e2:	f7fb fc79 	bl	8000ad8 <__aeabi_d2iz>
 80051e6:	2200      	movs	r2, #0
 80051e8:	4682      	mov	sl, r0
 80051ea:	2300      	movs	r3, #0
 80051ec:	4630      	mov	r0, r6
 80051ee:	4639      	mov	r1, r7
 80051f0:	f7fb fc34 	bl	8000a5c <__aeabi_dcmplt>
 80051f4:	b148      	cbz	r0, 800520a <_dtoa_r+0x162>
 80051f6:	4650      	mov	r0, sl
 80051f8:	f7fb f954 	bl	80004a4 <__aeabi_i2d>
 80051fc:	4632      	mov	r2, r6
 80051fe:	463b      	mov	r3, r7
 8005200:	f7fb fc22 	bl	8000a48 <__aeabi_dcmpeq>
 8005204:	b908      	cbnz	r0, 800520a <_dtoa_r+0x162>
 8005206:	f10a 3aff 	add.w	sl, sl, #4294967295
 800520a:	f1ba 0f16 	cmp.w	sl, #22
 800520e:	d859      	bhi.n	80052c4 <_dtoa_r+0x21c>
 8005210:	4970      	ldr	r1, [pc, #448]	; (80053d4 <_dtoa_r+0x32c>)
 8005212:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005216:	e9dd 2300 	ldrd	r2, r3, [sp]
 800521a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800521e:	f7fb fc3b 	bl	8000a98 <__aeabi_dcmpgt>
 8005222:	2800      	cmp	r0, #0
 8005224:	d050      	beq.n	80052c8 <_dtoa_r+0x220>
 8005226:	f10a 3aff 	add.w	sl, sl, #4294967295
 800522a:	2300      	movs	r3, #0
 800522c:	930f      	str	r3, [sp, #60]	; 0x3c
 800522e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005230:	1b5d      	subs	r5, r3, r5
 8005232:	f1b5 0801 	subs.w	r8, r5, #1
 8005236:	bf49      	itett	mi
 8005238:	f1c5 0301 	rsbmi	r3, r5, #1
 800523c:	2300      	movpl	r3, #0
 800523e:	9305      	strmi	r3, [sp, #20]
 8005240:	f04f 0800 	movmi.w	r8, #0
 8005244:	bf58      	it	pl
 8005246:	9305      	strpl	r3, [sp, #20]
 8005248:	f1ba 0f00 	cmp.w	sl, #0
 800524c:	db3e      	blt.n	80052cc <_dtoa_r+0x224>
 800524e:	2300      	movs	r3, #0
 8005250:	44d0      	add	r8, sl
 8005252:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005256:	9307      	str	r3, [sp, #28]
 8005258:	9b06      	ldr	r3, [sp, #24]
 800525a:	2b09      	cmp	r3, #9
 800525c:	f200 8090 	bhi.w	8005380 <_dtoa_r+0x2d8>
 8005260:	2b05      	cmp	r3, #5
 8005262:	bfc4      	itt	gt
 8005264:	3b04      	subgt	r3, #4
 8005266:	9306      	strgt	r3, [sp, #24]
 8005268:	9b06      	ldr	r3, [sp, #24]
 800526a:	f1a3 0302 	sub.w	r3, r3, #2
 800526e:	bfcc      	ite	gt
 8005270:	2500      	movgt	r5, #0
 8005272:	2501      	movle	r5, #1
 8005274:	2b03      	cmp	r3, #3
 8005276:	f200 808f 	bhi.w	8005398 <_dtoa_r+0x2f0>
 800527a:	e8df f003 	tbb	[pc, r3]
 800527e:	7f7d      	.short	0x7f7d
 8005280:	7131      	.short	0x7131
 8005282:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8005286:	441d      	add	r5, r3
 8005288:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800528c:	2820      	cmp	r0, #32
 800528e:	dd13      	ble.n	80052b8 <_dtoa_r+0x210>
 8005290:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005294:	9b00      	ldr	r3, [sp, #0]
 8005296:	fa08 f800 	lsl.w	r8, r8, r0
 800529a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800529e:	fa23 f000 	lsr.w	r0, r3, r0
 80052a2:	ea48 0000 	orr.w	r0, r8, r0
 80052a6:	f7fb f8ed 	bl	8000484 <__aeabi_ui2d>
 80052aa:	2301      	movs	r3, #1
 80052ac:	4682      	mov	sl, r0
 80052ae:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80052b2:	3d01      	subs	r5, #1
 80052b4:	9313      	str	r3, [sp, #76]	; 0x4c
 80052b6:	e772      	b.n	800519e <_dtoa_r+0xf6>
 80052b8:	9b00      	ldr	r3, [sp, #0]
 80052ba:	f1c0 0020 	rsb	r0, r0, #32
 80052be:	fa03 f000 	lsl.w	r0, r3, r0
 80052c2:	e7f0      	b.n	80052a6 <_dtoa_r+0x1fe>
 80052c4:	2301      	movs	r3, #1
 80052c6:	e7b1      	b.n	800522c <_dtoa_r+0x184>
 80052c8:	900f      	str	r0, [sp, #60]	; 0x3c
 80052ca:	e7b0      	b.n	800522e <_dtoa_r+0x186>
 80052cc:	9b05      	ldr	r3, [sp, #20]
 80052ce:	eba3 030a 	sub.w	r3, r3, sl
 80052d2:	9305      	str	r3, [sp, #20]
 80052d4:	f1ca 0300 	rsb	r3, sl, #0
 80052d8:	9307      	str	r3, [sp, #28]
 80052da:	2300      	movs	r3, #0
 80052dc:	930e      	str	r3, [sp, #56]	; 0x38
 80052de:	e7bb      	b.n	8005258 <_dtoa_r+0x1b0>
 80052e0:	2301      	movs	r3, #1
 80052e2:	930a      	str	r3, [sp, #40]	; 0x28
 80052e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	dd59      	ble.n	800539e <_dtoa_r+0x2f6>
 80052ea:	9302      	str	r3, [sp, #8]
 80052ec:	4699      	mov	r9, r3
 80052ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80052f0:	2200      	movs	r2, #0
 80052f2:	6072      	str	r2, [r6, #4]
 80052f4:	2204      	movs	r2, #4
 80052f6:	f102 0014 	add.w	r0, r2, #20
 80052fa:	4298      	cmp	r0, r3
 80052fc:	6871      	ldr	r1, [r6, #4]
 80052fe:	d953      	bls.n	80053a8 <_dtoa_r+0x300>
 8005300:	4620      	mov	r0, r4
 8005302:	f000 fe88 	bl	8006016 <_Balloc>
 8005306:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005308:	6030      	str	r0, [r6, #0]
 800530a:	f1b9 0f0e 	cmp.w	r9, #14
 800530e:	f8d3 b000 	ldr.w	fp, [r3]
 8005312:	f200 80e6 	bhi.w	80054e2 <_dtoa_r+0x43a>
 8005316:	2d00      	cmp	r5, #0
 8005318:	f000 80e3 	beq.w	80054e2 <_dtoa_r+0x43a>
 800531c:	ed9d 7b00 	vldr	d7, [sp]
 8005320:	f1ba 0f00 	cmp.w	sl, #0
 8005324:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005328:	dd74      	ble.n	8005414 <_dtoa_r+0x36c>
 800532a:	4a2a      	ldr	r2, [pc, #168]	; (80053d4 <_dtoa_r+0x32c>)
 800532c:	f00a 030f 	and.w	r3, sl, #15
 8005330:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005334:	ed93 7b00 	vldr	d7, [r3]
 8005338:	ea4f 162a 	mov.w	r6, sl, asr #4
 800533c:	06f0      	lsls	r0, r6, #27
 800533e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005342:	d565      	bpl.n	8005410 <_dtoa_r+0x368>
 8005344:	4b24      	ldr	r3, [pc, #144]	; (80053d8 <_dtoa_r+0x330>)
 8005346:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800534a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800534e:	f7fb fa3d 	bl	80007cc <__aeabi_ddiv>
 8005352:	e9cd 0100 	strd	r0, r1, [sp]
 8005356:	f006 060f 	and.w	r6, r6, #15
 800535a:	2503      	movs	r5, #3
 800535c:	4f1e      	ldr	r7, [pc, #120]	; (80053d8 <_dtoa_r+0x330>)
 800535e:	e04c      	b.n	80053fa <_dtoa_r+0x352>
 8005360:	2301      	movs	r3, #1
 8005362:	930a      	str	r3, [sp, #40]	; 0x28
 8005364:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005366:	4453      	add	r3, sl
 8005368:	f103 0901 	add.w	r9, r3, #1
 800536c:	9302      	str	r3, [sp, #8]
 800536e:	464b      	mov	r3, r9
 8005370:	2b01      	cmp	r3, #1
 8005372:	bfb8      	it	lt
 8005374:	2301      	movlt	r3, #1
 8005376:	e7ba      	b.n	80052ee <_dtoa_r+0x246>
 8005378:	2300      	movs	r3, #0
 800537a:	e7b2      	b.n	80052e2 <_dtoa_r+0x23a>
 800537c:	2300      	movs	r3, #0
 800537e:	e7f0      	b.n	8005362 <_dtoa_r+0x2ba>
 8005380:	2501      	movs	r5, #1
 8005382:	2300      	movs	r3, #0
 8005384:	9306      	str	r3, [sp, #24]
 8005386:	950a      	str	r5, [sp, #40]	; 0x28
 8005388:	f04f 33ff 	mov.w	r3, #4294967295
 800538c:	9302      	str	r3, [sp, #8]
 800538e:	4699      	mov	r9, r3
 8005390:	2200      	movs	r2, #0
 8005392:	2312      	movs	r3, #18
 8005394:	920b      	str	r2, [sp, #44]	; 0x2c
 8005396:	e7aa      	b.n	80052ee <_dtoa_r+0x246>
 8005398:	2301      	movs	r3, #1
 800539a:	930a      	str	r3, [sp, #40]	; 0x28
 800539c:	e7f4      	b.n	8005388 <_dtoa_r+0x2e0>
 800539e:	2301      	movs	r3, #1
 80053a0:	9302      	str	r3, [sp, #8]
 80053a2:	4699      	mov	r9, r3
 80053a4:	461a      	mov	r2, r3
 80053a6:	e7f5      	b.n	8005394 <_dtoa_r+0x2ec>
 80053a8:	3101      	adds	r1, #1
 80053aa:	6071      	str	r1, [r6, #4]
 80053ac:	0052      	lsls	r2, r2, #1
 80053ae:	e7a2      	b.n	80052f6 <_dtoa_r+0x24e>
 80053b0:	636f4361 	.word	0x636f4361
 80053b4:	3fd287a7 	.word	0x3fd287a7
 80053b8:	8b60c8b3 	.word	0x8b60c8b3
 80053bc:	3fc68a28 	.word	0x3fc68a28
 80053c0:	509f79fb 	.word	0x509f79fb
 80053c4:	3fd34413 	.word	0x3fd34413
 80053c8:	7ff00000 	.word	0x7ff00000
 80053cc:	0800694d 	.word	0x0800694d
 80053d0:	3ff80000 	.word	0x3ff80000
 80053d4:	080069e8 	.word	0x080069e8
 80053d8:	080069c0 	.word	0x080069c0
 80053dc:	08006957 	.word	0x08006957
 80053e0:	07f1      	lsls	r1, r6, #31
 80053e2:	d508      	bpl.n	80053f6 <_dtoa_r+0x34e>
 80053e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80053e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053ec:	f7fb f8c4 	bl	8000578 <__aeabi_dmul>
 80053f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80053f4:	3501      	adds	r5, #1
 80053f6:	1076      	asrs	r6, r6, #1
 80053f8:	3708      	adds	r7, #8
 80053fa:	2e00      	cmp	r6, #0
 80053fc:	d1f0      	bne.n	80053e0 <_dtoa_r+0x338>
 80053fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005402:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005406:	f7fb f9e1 	bl	80007cc <__aeabi_ddiv>
 800540a:	e9cd 0100 	strd	r0, r1, [sp]
 800540e:	e01a      	b.n	8005446 <_dtoa_r+0x39e>
 8005410:	2502      	movs	r5, #2
 8005412:	e7a3      	b.n	800535c <_dtoa_r+0x2b4>
 8005414:	f000 80a0 	beq.w	8005558 <_dtoa_r+0x4b0>
 8005418:	f1ca 0600 	rsb	r6, sl, #0
 800541c:	4b9f      	ldr	r3, [pc, #636]	; (800569c <_dtoa_r+0x5f4>)
 800541e:	4fa0      	ldr	r7, [pc, #640]	; (80056a0 <_dtoa_r+0x5f8>)
 8005420:	f006 020f 	and.w	r2, r6, #15
 8005424:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005430:	f7fb f8a2 	bl	8000578 <__aeabi_dmul>
 8005434:	e9cd 0100 	strd	r0, r1, [sp]
 8005438:	1136      	asrs	r6, r6, #4
 800543a:	2300      	movs	r3, #0
 800543c:	2502      	movs	r5, #2
 800543e:	2e00      	cmp	r6, #0
 8005440:	d17f      	bne.n	8005542 <_dtoa_r+0x49a>
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1e1      	bne.n	800540a <_dtoa_r+0x362>
 8005446:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 8087 	beq.w	800555c <_dtoa_r+0x4b4>
 800544e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005452:	2200      	movs	r2, #0
 8005454:	4b93      	ldr	r3, [pc, #588]	; (80056a4 <_dtoa_r+0x5fc>)
 8005456:	4630      	mov	r0, r6
 8005458:	4639      	mov	r1, r7
 800545a:	f7fb faff 	bl	8000a5c <__aeabi_dcmplt>
 800545e:	2800      	cmp	r0, #0
 8005460:	d07c      	beq.n	800555c <_dtoa_r+0x4b4>
 8005462:	f1b9 0f00 	cmp.w	r9, #0
 8005466:	d079      	beq.n	800555c <_dtoa_r+0x4b4>
 8005468:	9b02      	ldr	r3, [sp, #8]
 800546a:	2b00      	cmp	r3, #0
 800546c:	dd35      	ble.n	80054da <_dtoa_r+0x432>
 800546e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005472:	9308      	str	r3, [sp, #32]
 8005474:	4639      	mov	r1, r7
 8005476:	2200      	movs	r2, #0
 8005478:	4b8b      	ldr	r3, [pc, #556]	; (80056a8 <_dtoa_r+0x600>)
 800547a:	4630      	mov	r0, r6
 800547c:	f7fb f87c 	bl	8000578 <__aeabi_dmul>
 8005480:	e9cd 0100 	strd	r0, r1, [sp]
 8005484:	9f02      	ldr	r7, [sp, #8]
 8005486:	3501      	adds	r5, #1
 8005488:	4628      	mov	r0, r5
 800548a:	f7fb f80b 	bl	80004a4 <__aeabi_i2d>
 800548e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005492:	f7fb f871 	bl	8000578 <__aeabi_dmul>
 8005496:	2200      	movs	r2, #0
 8005498:	4b84      	ldr	r3, [pc, #528]	; (80056ac <_dtoa_r+0x604>)
 800549a:	f7fa feb7 	bl	800020c <__adddf3>
 800549e:	4605      	mov	r5, r0
 80054a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80054a4:	2f00      	cmp	r7, #0
 80054a6:	d15d      	bne.n	8005564 <_dtoa_r+0x4bc>
 80054a8:	2200      	movs	r2, #0
 80054aa:	4b81      	ldr	r3, [pc, #516]	; (80056b0 <_dtoa_r+0x608>)
 80054ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054b0:	f7fa feaa 	bl	8000208 <__aeabi_dsub>
 80054b4:	462a      	mov	r2, r5
 80054b6:	4633      	mov	r3, r6
 80054b8:	e9cd 0100 	strd	r0, r1, [sp]
 80054bc:	f7fb faec 	bl	8000a98 <__aeabi_dcmpgt>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	f040 8288 	bne.w	80059d6 <_dtoa_r+0x92e>
 80054c6:	462a      	mov	r2, r5
 80054c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80054cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054d0:	f7fb fac4 	bl	8000a5c <__aeabi_dcmplt>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	f040 827c 	bne.w	80059d2 <_dtoa_r+0x92a>
 80054da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80054de:	e9cd 2300 	strd	r2, r3, [sp]
 80054e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f2c0 8150 	blt.w	800578a <_dtoa_r+0x6e2>
 80054ea:	f1ba 0f0e 	cmp.w	sl, #14
 80054ee:	f300 814c 	bgt.w	800578a <_dtoa_r+0x6e2>
 80054f2:	4b6a      	ldr	r3, [pc, #424]	; (800569c <_dtoa_r+0x5f4>)
 80054f4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80054f8:	ed93 7b00 	vldr	d7, [r3]
 80054fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054fe:	2b00      	cmp	r3, #0
 8005500:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005504:	f280 80d8 	bge.w	80056b8 <_dtoa_r+0x610>
 8005508:	f1b9 0f00 	cmp.w	r9, #0
 800550c:	f300 80d4 	bgt.w	80056b8 <_dtoa_r+0x610>
 8005510:	f040 825e 	bne.w	80059d0 <_dtoa_r+0x928>
 8005514:	2200      	movs	r2, #0
 8005516:	4b66      	ldr	r3, [pc, #408]	; (80056b0 <_dtoa_r+0x608>)
 8005518:	ec51 0b17 	vmov	r0, r1, d7
 800551c:	f7fb f82c 	bl	8000578 <__aeabi_dmul>
 8005520:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005524:	f7fb faae 	bl	8000a84 <__aeabi_dcmpge>
 8005528:	464f      	mov	r7, r9
 800552a:	464e      	mov	r6, r9
 800552c:	2800      	cmp	r0, #0
 800552e:	f040 8234 	bne.w	800599a <_dtoa_r+0x8f2>
 8005532:	2331      	movs	r3, #49	; 0x31
 8005534:	f10b 0501 	add.w	r5, fp, #1
 8005538:	f88b 3000 	strb.w	r3, [fp]
 800553c:	f10a 0a01 	add.w	sl, sl, #1
 8005540:	e22f      	b.n	80059a2 <_dtoa_r+0x8fa>
 8005542:	07f2      	lsls	r2, r6, #31
 8005544:	d505      	bpl.n	8005552 <_dtoa_r+0x4aa>
 8005546:	e9d7 2300 	ldrd	r2, r3, [r7]
 800554a:	f7fb f815 	bl	8000578 <__aeabi_dmul>
 800554e:	3501      	adds	r5, #1
 8005550:	2301      	movs	r3, #1
 8005552:	1076      	asrs	r6, r6, #1
 8005554:	3708      	adds	r7, #8
 8005556:	e772      	b.n	800543e <_dtoa_r+0x396>
 8005558:	2502      	movs	r5, #2
 800555a:	e774      	b.n	8005446 <_dtoa_r+0x39e>
 800555c:	f8cd a020 	str.w	sl, [sp, #32]
 8005560:	464f      	mov	r7, r9
 8005562:	e791      	b.n	8005488 <_dtoa_r+0x3e0>
 8005564:	4b4d      	ldr	r3, [pc, #308]	; (800569c <_dtoa_r+0x5f4>)
 8005566:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800556a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800556e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005570:	2b00      	cmp	r3, #0
 8005572:	d047      	beq.n	8005604 <_dtoa_r+0x55c>
 8005574:	4602      	mov	r2, r0
 8005576:	460b      	mov	r3, r1
 8005578:	2000      	movs	r0, #0
 800557a:	494e      	ldr	r1, [pc, #312]	; (80056b4 <_dtoa_r+0x60c>)
 800557c:	f7fb f926 	bl	80007cc <__aeabi_ddiv>
 8005580:	462a      	mov	r2, r5
 8005582:	4633      	mov	r3, r6
 8005584:	f7fa fe40 	bl	8000208 <__aeabi_dsub>
 8005588:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800558c:	465d      	mov	r5, fp
 800558e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005592:	f7fb faa1 	bl	8000ad8 <__aeabi_d2iz>
 8005596:	4606      	mov	r6, r0
 8005598:	f7fa ff84 	bl	80004a4 <__aeabi_i2d>
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80055a4:	f7fa fe30 	bl	8000208 <__aeabi_dsub>
 80055a8:	3630      	adds	r6, #48	; 0x30
 80055aa:	f805 6b01 	strb.w	r6, [r5], #1
 80055ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80055b2:	e9cd 0100 	strd	r0, r1, [sp]
 80055b6:	f7fb fa51 	bl	8000a5c <__aeabi_dcmplt>
 80055ba:	2800      	cmp	r0, #0
 80055bc:	d163      	bne.n	8005686 <_dtoa_r+0x5de>
 80055be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055c2:	2000      	movs	r0, #0
 80055c4:	4937      	ldr	r1, [pc, #220]	; (80056a4 <_dtoa_r+0x5fc>)
 80055c6:	f7fa fe1f 	bl	8000208 <__aeabi_dsub>
 80055ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80055ce:	f7fb fa45 	bl	8000a5c <__aeabi_dcmplt>
 80055d2:	2800      	cmp	r0, #0
 80055d4:	f040 80b7 	bne.w	8005746 <_dtoa_r+0x69e>
 80055d8:	eba5 030b 	sub.w	r3, r5, fp
 80055dc:	429f      	cmp	r7, r3
 80055de:	f77f af7c 	ble.w	80054da <_dtoa_r+0x432>
 80055e2:	2200      	movs	r2, #0
 80055e4:	4b30      	ldr	r3, [pc, #192]	; (80056a8 <_dtoa_r+0x600>)
 80055e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80055ea:	f7fa ffc5 	bl	8000578 <__aeabi_dmul>
 80055ee:	2200      	movs	r2, #0
 80055f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80055f4:	4b2c      	ldr	r3, [pc, #176]	; (80056a8 <_dtoa_r+0x600>)
 80055f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80055fa:	f7fa ffbd 	bl	8000578 <__aeabi_dmul>
 80055fe:	e9cd 0100 	strd	r0, r1, [sp]
 8005602:	e7c4      	b.n	800558e <_dtoa_r+0x4e6>
 8005604:	462a      	mov	r2, r5
 8005606:	4633      	mov	r3, r6
 8005608:	f7fa ffb6 	bl	8000578 <__aeabi_dmul>
 800560c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005610:	eb0b 0507 	add.w	r5, fp, r7
 8005614:	465e      	mov	r6, fp
 8005616:	e9dd 0100 	ldrd	r0, r1, [sp]
 800561a:	f7fb fa5d 	bl	8000ad8 <__aeabi_d2iz>
 800561e:	4607      	mov	r7, r0
 8005620:	f7fa ff40 	bl	80004a4 <__aeabi_i2d>
 8005624:	3730      	adds	r7, #48	; 0x30
 8005626:	4602      	mov	r2, r0
 8005628:	460b      	mov	r3, r1
 800562a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800562e:	f7fa fdeb 	bl	8000208 <__aeabi_dsub>
 8005632:	f806 7b01 	strb.w	r7, [r6], #1
 8005636:	42ae      	cmp	r6, r5
 8005638:	e9cd 0100 	strd	r0, r1, [sp]
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	d126      	bne.n	8005690 <_dtoa_r+0x5e8>
 8005642:	4b1c      	ldr	r3, [pc, #112]	; (80056b4 <_dtoa_r+0x60c>)
 8005644:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005648:	f7fa fde0 	bl	800020c <__adddf3>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005654:	f7fb fa20 	bl	8000a98 <__aeabi_dcmpgt>
 8005658:	2800      	cmp	r0, #0
 800565a:	d174      	bne.n	8005746 <_dtoa_r+0x69e>
 800565c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005660:	2000      	movs	r0, #0
 8005662:	4914      	ldr	r1, [pc, #80]	; (80056b4 <_dtoa_r+0x60c>)
 8005664:	f7fa fdd0 	bl	8000208 <__aeabi_dsub>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005670:	f7fb f9f4 	bl	8000a5c <__aeabi_dcmplt>
 8005674:	2800      	cmp	r0, #0
 8005676:	f43f af30 	beq.w	80054da <_dtoa_r+0x432>
 800567a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800567e:	2b30      	cmp	r3, #48	; 0x30
 8005680:	f105 32ff 	add.w	r2, r5, #4294967295
 8005684:	d002      	beq.n	800568c <_dtoa_r+0x5e4>
 8005686:	f8dd a020 	ldr.w	sl, [sp, #32]
 800568a:	e04a      	b.n	8005722 <_dtoa_r+0x67a>
 800568c:	4615      	mov	r5, r2
 800568e:	e7f4      	b.n	800567a <_dtoa_r+0x5d2>
 8005690:	4b05      	ldr	r3, [pc, #20]	; (80056a8 <_dtoa_r+0x600>)
 8005692:	f7fa ff71 	bl	8000578 <__aeabi_dmul>
 8005696:	e9cd 0100 	strd	r0, r1, [sp]
 800569a:	e7bc      	b.n	8005616 <_dtoa_r+0x56e>
 800569c:	080069e8 	.word	0x080069e8
 80056a0:	080069c0 	.word	0x080069c0
 80056a4:	3ff00000 	.word	0x3ff00000
 80056a8:	40240000 	.word	0x40240000
 80056ac:	401c0000 	.word	0x401c0000
 80056b0:	40140000 	.word	0x40140000
 80056b4:	3fe00000 	.word	0x3fe00000
 80056b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80056bc:	465d      	mov	r5, fp
 80056be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80056c2:	4630      	mov	r0, r6
 80056c4:	4639      	mov	r1, r7
 80056c6:	f7fb f881 	bl	80007cc <__aeabi_ddiv>
 80056ca:	f7fb fa05 	bl	8000ad8 <__aeabi_d2iz>
 80056ce:	4680      	mov	r8, r0
 80056d0:	f7fa fee8 	bl	80004a4 <__aeabi_i2d>
 80056d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80056d8:	f7fa ff4e 	bl	8000578 <__aeabi_dmul>
 80056dc:	4602      	mov	r2, r0
 80056de:	460b      	mov	r3, r1
 80056e0:	4630      	mov	r0, r6
 80056e2:	4639      	mov	r1, r7
 80056e4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80056e8:	f7fa fd8e 	bl	8000208 <__aeabi_dsub>
 80056ec:	f805 6b01 	strb.w	r6, [r5], #1
 80056f0:	eba5 060b 	sub.w	r6, r5, fp
 80056f4:	45b1      	cmp	r9, r6
 80056f6:	4602      	mov	r2, r0
 80056f8:	460b      	mov	r3, r1
 80056fa:	d139      	bne.n	8005770 <_dtoa_r+0x6c8>
 80056fc:	f7fa fd86 	bl	800020c <__adddf3>
 8005700:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005704:	4606      	mov	r6, r0
 8005706:	460f      	mov	r7, r1
 8005708:	f7fb f9c6 	bl	8000a98 <__aeabi_dcmpgt>
 800570c:	b9c8      	cbnz	r0, 8005742 <_dtoa_r+0x69a>
 800570e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005712:	4630      	mov	r0, r6
 8005714:	4639      	mov	r1, r7
 8005716:	f7fb f997 	bl	8000a48 <__aeabi_dcmpeq>
 800571a:	b110      	cbz	r0, 8005722 <_dtoa_r+0x67a>
 800571c:	f018 0f01 	tst.w	r8, #1
 8005720:	d10f      	bne.n	8005742 <_dtoa_r+0x69a>
 8005722:	9904      	ldr	r1, [sp, #16]
 8005724:	4620      	mov	r0, r4
 8005726:	f000 fcaa 	bl	800607e <_Bfree>
 800572a:	2300      	movs	r3, #0
 800572c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800572e:	702b      	strb	r3, [r5, #0]
 8005730:	f10a 0301 	add.w	r3, sl, #1
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 8241 	beq.w	8005bc0 <_dtoa_r+0xb18>
 800573e:	601d      	str	r5, [r3, #0]
 8005740:	e23e      	b.n	8005bc0 <_dtoa_r+0xb18>
 8005742:	f8cd a020 	str.w	sl, [sp, #32]
 8005746:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800574a:	2a39      	cmp	r2, #57	; 0x39
 800574c:	f105 33ff 	add.w	r3, r5, #4294967295
 8005750:	d108      	bne.n	8005764 <_dtoa_r+0x6bc>
 8005752:	459b      	cmp	fp, r3
 8005754:	d10a      	bne.n	800576c <_dtoa_r+0x6c4>
 8005756:	9b08      	ldr	r3, [sp, #32]
 8005758:	3301      	adds	r3, #1
 800575a:	9308      	str	r3, [sp, #32]
 800575c:	2330      	movs	r3, #48	; 0x30
 800575e:	f88b 3000 	strb.w	r3, [fp]
 8005762:	465b      	mov	r3, fp
 8005764:	781a      	ldrb	r2, [r3, #0]
 8005766:	3201      	adds	r2, #1
 8005768:	701a      	strb	r2, [r3, #0]
 800576a:	e78c      	b.n	8005686 <_dtoa_r+0x5de>
 800576c:	461d      	mov	r5, r3
 800576e:	e7ea      	b.n	8005746 <_dtoa_r+0x69e>
 8005770:	2200      	movs	r2, #0
 8005772:	4b9b      	ldr	r3, [pc, #620]	; (80059e0 <_dtoa_r+0x938>)
 8005774:	f7fa ff00 	bl	8000578 <__aeabi_dmul>
 8005778:	2200      	movs	r2, #0
 800577a:	2300      	movs	r3, #0
 800577c:	4606      	mov	r6, r0
 800577e:	460f      	mov	r7, r1
 8005780:	f7fb f962 	bl	8000a48 <__aeabi_dcmpeq>
 8005784:	2800      	cmp	r0, #0
 8005786:	d09a      	beq.n	80056be <_dtoa_r+0x616>
 8005788:	e7cb      	b.n	8005722 <_dtoa_r+0x67a>
 800578a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800578c:	2a00      	cmp	r2, #0
 800578e:	f000 808b 	beq.w	80058a8 <_dtoa_r+0x800>
 8005792:	9a06      	ldr	r2, [sp, #24]
 8005794:	2a01      	cmp	r2, #1
 8005796:	dc6e      	bgt.n	8005876 <_dtoa_r+0x7ce>
 8005798:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800579a:	2a00      	cmp	r2, #0
 800579c:	d067      	beq.n	800586e <_dtoa_r+0x7c6>
 800579e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80057a2:	9f07      	ldr	r7, [sp, #28]
 80057a4:	9d05      	ldr	r5, [sp, #20]
 80057a6:	9a05      	ldr	r2, [sp, #20]
 80057a8:	2101      	movs	r1, #1
 80057aa:	441a      	add	r2, r3
 80057ac:	4620      	mov	r0, r4
 80057ae:	9205      	str	r2, [sp, #20]
 80057b0:	4498      	add	r8, r3
 80057b2:	f000 fd04 	bl	80061be <__i2b>
 80057b6:	4606      	mov	r6, r0
 80057b8:	2d00      	cmp	r5, #0
 80057ba:	dd0c      	ble.n	80057d6 <_dtoa_r+0x72e>
 80057bc:	f1b8 0f00 	cmp.w	r8, #0
 80057c0:	dd09      	ble.n	80057d6 <_dtoa_r+0x72e>
 80057c2:	4545      	cmp	r5, r8
 80057c4:	9a05      	ldr	r2, [sp, #20]
 80057c6:	462b      	mov	r3, r5
 80057c8:	bfa8      	it	ge
 80057ca:	4643      	movge	r3, r8
 80057cc:	1ad2      	subs	r2, r2, r3
 80057ce:	9205      	str	r2, [sp, #20]
 80057d0:	1aed      	subs	r5, r5, r3
 80057d2:	eba8 0803 	sub.w	r8, r8, r3
 80057d6:	9b07      	ldr	r3, [sp, #28]
 80057d8:	b1eb      	cbz	r3, 8005816 <_dtoa_r+0x76e>
 80057da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d067      	beq.n	80058b0 <_dtoa_r+0x808>
 80057e0:	b18f      	cbz	r7, 8005806 <_dtoa_r+0x75e>
 80057e2:	4631      	mov	r1, r6
 80057e4:	463a      	mov	r2, r7
 80057e6:	4620      	mov	r0, r4
 80057e8:	f000 fd88 	bl	80062fc <__pow5mult>
 80057ec:	9a04      	ldr	r2, [sp, #16]
 80057ee:	4601      	mov	r1, r0
 80057f0:	4606      	mov	r6, r0
 80057f2:	4620      	mov	r0, r4
 80057f4:	f000 fcec 	bl	80061d0 <__multiply>
 80057f8:	9904      	ldr	r1, [sp, #16]
 80057fa:	9008      	str	r0, [sp, #32]
 80057fc:	4620      	mov	r0, r4
 80057fe:	f000 fc3e 	bl	800607e <_Bfree>
 8005802:	9b08      	ldr	r3, [sp, #32]
 8005804:	9304      	str	r3, [sp, #16]
 8005806:	9b07      	ldr	r3, [sp, #28]
 8005808:	1bda      	subs	r2, r3, r7
 800580a:	d004      	beq.n	8005816 <_dtoa_r+0x76e>
 800580c:	9904      	ldr	r1, [sp, #16]
 800580e:	4620      	mov	r0, r4
 8005810:	f000 fd74 	bl	80062fc <__pow5mult>
 8005814:	9004      	str	r0, [sp, #16]
 8005816:	2101      	movs	r1, #1
 8005818:	4620      	mov	r0, r4
 800581a:	f000 fcd0 	bl	80061be <__i2b>
 800581e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005820:	4607      	mov	r7, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	f000 81d0 	beq.w	8005bc8 <_dtoa_r+0xb20>
 8005828:	461a      	mov	r2, r3
 800582a:	4601      	mov	r1, r0
 800582c:	4620      	mov	r0, r4
 800582e:	f000 fd65 	bl	80062fc <__pow5mult>
 8005832:	9b06      	ldr	r3, [sp, #24]
 8005834:	2b01      	cmp	r3, #1
 8005836:	4607      	mov	r7, r0
 8005838:	dc40      	bgt.n	80058bc <_dtoa_r+0x814>
 800583a:	9b00      	ldr	r3, [sp, #0]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d139      	bne.n	80058b4 <_dtoa_r+0x80c>
 8005840:	9b01      	ldr	r3, [sp, #4]
 8005842:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005846:	2b00      	cmp	r3, #0
 8005848:	d136      	bne.n	80058b8 <_dtoa_r+0x810>
 800584a:	9b01      	ldr	r3, [sp, #4]
 800584c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005850:	0d1b      	lsrs	r3, r3, #20
 8005852:	051b      	lsls	r3, r3, #20
 8005854:	b12b      	cbz	r3, 8005862 <_dtoa_r+0x7ba>
 8005856:	9b05      	ldr	r3, [sp, #20]
 8005858:	3301      	adds	r3, #1
 800585a:	9305      	str	r3, [sp, #20]
 800585c:	f108 0801 	add.w	r8, r8, #1
 8005860:	2301      	movs	r3, #1
 8005862:	9307      	str	r3, [sp, #28]
 8005864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005866:	2b00      	cmp	r3, #0
 8005868:	d12a      	bne.n	80058c0 <_dtoa_r+0x818>
 800586a:	2001      	movs	r0, #1
 800586c:	e030      	b.n	80058d0 <_dtoa_r+0x828>
 800586e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005870:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005874:	e795      	b.n	80057a2 <_dtoa_r+0x6fa>
 8005876:	9b07      	ldr	r3, [sp, #28]
 8005878:	f109 37ff 	add.w	r7, r9, #4294967295
 800587c:	42bb      	cmp	r3, r7
 800587e:	bfbf      	itttt	lt
 8005880:	9b07      	ldrlt	r3, [sp, #28]
 8005882:	9707      	strlt	r7, [sp, #28]
 8005884:	1afa      	sublt	r2, r7, r3
 8005886:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005888:	bfbb      	ittet	lt
 800588a:	189b      	addlt	r3, r3, r2
 800588c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800588e:	1bdf      	subge	r7, r3, r7
 8005890:	2700      	movlt	r7, #0
 8005892:	f1b9 0f00 	cmp.w	r9, #0
 8005896:	bfb5      	itete	lt
 8005898:	9b05      	ldrlt	r3, [sp, #20]
 800589a:	9d05      	ldrge	r5, [sp, #20]
 800589c:	eba3 0509 	sublt.w	r5, r3, r9
 80058a0:	464b      	movge	r3, r9
 80058a2:	bfb8      	it	lt
 80058a4:	2300      	movlt	r3, #0
 80058a6:	e77e      	b.n	80057a6 <_dtoa_r+0x6fe>
 80058a8:	9f07      	ldr	r7, [sp, #28]
 80058aa:	9d05      	ldr	r5, [sp, #20]
 80058ac:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80058ae:	e783      	b.n	80057b8 <_dtoa_r+0x710>
 80058b0:	9a07      	ldr	r2, [sp, #28]
 80058b2:	e7ab      	b.n	800580c <_dtoa_r+0x764>
 80058b4:	2300      	movs	r3, #0
 80058b6:	e7d4      	b.n	8005862 <_dtoa_r+0x7ba>
 80058b8:	9b00      	ldr	r3, [sp, #0]
 80058ba:	e7d2      	b.n	8005862 <_dtoa_r+0x7ba>
 80058bc:	2300      	movs	r3, #0
 80058be:	9307      	str	r3, [sp, #28]
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80058c6:	6918      	ldr	r0, [r3, #16]
 80058c8:	f000 fc2b 	bl	8006122 <__hi0bits>
 80058cc:	f1c0 0020 	rsb	r0, r0, #32
 80058d0:	4440      	add	r0, r8
 80058d2:	f010 001f 	ands.w	r0, r0, #31
 80058d6:	d047      	beq.n	8005968 <_dtoa_r+0x8c0>
 80058d8:	f1c0 0320 	rsb	r3, r0, #32
 80058dc:	2b04      	cmp	r3, #4
 80058de:	dd3b      	ble.n	8005958 <_dtoa_r+0x8b0>
 80058e0:	9b05      	ldr	r3, [sp, #20]
 80058e2:	f1c0 001c 	rsb	r0, r0, #28
 80058e6:	4403      	add	r3, r0
 80058e8:	9305      	str	r3, [sp, #20]
 80058ea:	4405      	add	r5, r0
 80058ec:	4480      	add	r8, r0
 80058ee:	9b05      	ldr	r3, [sp, #20]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	dd05      	ble.n	8005900 <_dtoa_r+0x858>
 80058f4:	461a      	mov	r2, r3
 80058f6:	9904      	ldr	r1, [sp, #16]
 80058f8:	4620      	mov	r0, r4
 80058fa:	f000 fd4d 	bl	8006398 <__lshift>
 80058fe:	9004      	str	r0, [sp, #16]
 8005900:	f1b8 0f00 	cmp.w	r8, #0
 8005904:	dd05      	ble.n	8005912 <_dtoa_r+0x86a>
 8005906:	4639      	mov	r1, r7
 8005908:	4642      	mov	r2, r8
 800590a:	4620      	mov	r0, r4
 800590c:	f000 fd44 	bl	8006398 <__lshift>
 8005910:	4607      	mov	r7, r0
 8005912:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005914:	b353      	cbz	r3, 800596c <_dtoa_r+0x8c4>
 8005916:	4639      	mov	r1, r7
 8005918:	9804      	ldr	r0, [sp, #16]
 800591a:	f000 fd91 	bl	8006440 <__mcmp>
 800591e:	2800      	cmp	r0, #0
 8005920:	da24      	bge.n	800596c <_dtoa_r+0x8c4>
 8005922:	2300      	movs	r3, #0
 8005924:	220a      	movs	r2, #10
 8005926:	9904      	ldr	r1, [sp, #16]
 8005928:	4620      	mov	r0, r4
 800592a:	f000 fbbf 	bl	80060ac <__multadd>
 800592e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005930:	9004      	str	r0, [sp, #16]
 8005932:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005936:	2b00      	cmp	r3, #0
 8005938:	f000 814d 	beq.w	8005bd6 <_dtoa_r+0xb2e>
 800593c:	2300      	movs	r3, #0
 800593e:	4631      	mov	r1, r6
 8005940:	220a      	movs	r2, #10
 8005942:	4620      	mov	r0, r4
 8005944:	f000 fbb2 	bl	80060ac <__multadd>
 8005948:	9b02      	ldr	r3, [sp, #8]
 800594a:	2b00      	cmp	r3, #0
 800594c:	4606      	mov	r6, r0
 800594e:	dc4f      	bgt.n	80059f0 <_dtoa_r+0x948>
 8005950:	9b06      	ldr	r3, [sp, #24]
 8005952:	2b02      	cmp	r3, #2
 8005954:	dd4c      	ble.n	80059f0 <_dtoa_r+0x948>
 8005956:	e011      	b.n	800597c <_dtoa_r+0x8d4>
 8005958:	d0c9      	beq.n	80058ee <_dtoa_r+0x846>
 800595a:	9a05      	ldr	r2, [sp, #20]
 800595c:	331c      	adds	r3, #28
 800595e:	441a      	add	r2, r3
 8005960:	9205      	str	r2, [sp, #20]
 8005962:	441d      	add	r5, r3
 8005964:	4498      	add	r8, r3
 8005966:	e7c2      	b.n	80058ee <_dtoa_r+0x846>
 8005968:	4603      	mov	r3, r0
 800596a:	e7f6      	b.n	800595a <_dtoa_r+0x8b2>
 800596c:	f1b9 0f00 	cmp.w	r9, #0
 8005970:	dc38      	bgt.n	80059e4 <_dtoa_r+0x93c>
 8005972:	9b06      	ldr	r3, [sp, #24]
 8005974:	2b02      	cmp	r3, #2
 8005976:	dd35      	ble.n	80059e4 <_dtoa_r+0x93c>
 8005978:	f8cd 9008 	str.w	r9, [sp, #8]
 800597c:	9b02      	ldr	r3, [sp, #8]
 800597e:	b963      	cbnz	r3, 800599a <_dtoa_r+0x8f2>
 8005980:	4639      	mov	r1, r7
 8005982:	2205      	movs	r2, #5
 8005984:	4620      	mov	r0, r4
 8005986:	f000 fb91 	bl	80060ac <__multadd>
 800598a:	4601      	mov	r1, r0
 800598c:	4607      	mov	r7, r0
 800598e:	9804      	ldr	r0, [sp, #16]
 8005990:	f000 fd56 	bl	8006440 <__mcmp>
 8005994:	2800      	cmp	r0, #0
 8005996:	f73f adcc 	bgt.w	8005532 <_dtoa_r+0x48a>
 800599a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800599c:	465d      	mov	r5, fp
 800599e:	ea6f 0a03 	mvn.w	sl, r3
 80059a2:	f04f 0900 	mov.w	r9, #0
 80059a6:	4639      	mov	r1, r7
 80059a8:	4620      	mov	r0, r4
 80059aa:	f000 fb68 	bl	800607e <_Bfree>
 80059ae:	2e00      	cmp	r6, #0
 80059b0:	f43f aeb7 	beq.w	8005722 <_dtoa_r+0x67a>
 80059b4:	f1b9 0f00 	cmp.w	r9, #0
 80059b8:	d005      	beq.n	80059c6 <_dtoa_r+0x91e>
 80059ba:	45b1      	cmp	r9, r6
 80059bc:	d003      	beq.n	80059c6 <_dtoa_r+0x91e>
 80059be:	4649      	mov	r1, r9
 80059c0:	4620      	mov	r0, r4
 80059c2:	f000 fb5c 	bl	800607e <_Bfree>
 80059c6:	4631      	mov	r1, r6
 80059c8:	4620      	mov	r0, r4
 80059ca:	f000 fb58 	bl	800607e <_Bfree>
 80059ce:	e6a8      	b.n	8005722 <_dtoa_r+0x67a>
 80059d0:	2700      	movs	r7, #0
 80059d2:	463e      	mov	r6, r7
 80059d4:	e7e1      	b.n	800599a <_dtoa_r+0x8f2>
 80059d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80059da:	463e      	mov	r6, r7
 80059dc:	e5a9      	b.n	8005532 <_dtoa_r+0x48a>
 80059de:	bf00      	nop
 80059e0:	40240000 	.word	0x40240000
 80059e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059e6:	f8cd 9008 	str.w	r9, [sp, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	f000 80fa 	beq.w	8005be4 <_dtoa_r+0xb3c>
 80059f0:	2d00      	cmp	r5, #0
 80059f2:	dd05      	ble.n	8005a00 <_dtoa_r+0x958>
 80059f4:	4631      	mov	r1, r6
 80059f6:	462a      	mov	r2, r5
 80059f8:	4620      	mov	r0, r4
 80059fa:	f000 fccd 	bl	8006398 <__lshift>
 80059fe:	4606      	mov	r6, r0
 8005a00:	9b07      	ldr	r3, [sp, #28]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d04c      	beq.n	8005aa0 <_dtoa_r+0x9f8>
 8005a06:	6871      	ldr	r1, [r6, #4]
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f000 fb04 	bl	8006016 <_Balloc>
 8005a0e:	6932      	ldr	r2, [r6, #16]
 8005a10:	3202      	adds	r2, #2
 8005a12:	4605      	mov	r5, r0
 8005a14:	0092      	lsls	r2, r2, #2
 8005a16:	f106 010c 	add.w	r1, r6, #12
 8005a1a:	300c      	adds	r0, #12
 8005a1c:	f000 faf0 	bl	8006000 <memcpy>
 8005a20:	2201      	movs	r2, #1
 8005a22:	4629      	mov	r1, r5
 8005a24:	4620      	mov	r0, r4
 8005a26:	f000 fcb7 	bl	8006398 <__lshift>
 8005a2a:	9b00      	ldr	r3, [sp, #0]
 8005a2c:	f8cd b014 	str.w	fp, [sp, #20]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	46b1      	mov	r9, r6
 8005a36:	9307      	str	r3, [sp, #28]
 8005a38:	4606      	mov	r6, r0
 8005a3a:	4639      	mov	r1, r7
 8005a3c:	9804      	ldr	r0, [sp, #16]
 8005a3e:	f7ff faa7 	bl	8004f90 <quorem>
 8005a42:	4649      	mov	r1, r9
 8005a44:	4605      	mov	r5, r0
 8005a46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005a4a:	9804      	ldr	r0, [sp, #16]
 8005a4c:	f000 fcf8 	bl	8006440 <__mcmp>
 8005a50:	4632      	mov	r2, r6
 8005a52:	9000      	str	r0, [sp, #0]
 8005a54:	4639      	mov	r1, r7
 8005a56:	4620      	mov	r0, r4
 8005a58:	f000 fd0c 	bl	8006474 <__mdiff>
 8005a5c:	68c3      	ldr	r3, [r0, #12]
 8005a5e:	4602      	mov	r2, r0
 8005a60:	bb03      	cbnz	r3, 8005aa4 <_dtoa_r+0x9fc>
 8005a62:	4601      	mov	r1, r0
 8005a64:	9008      	str	r0, [sp, #32]
 8005a66:	9804      	ldr	r0, [sp, #16]
 8005a68:	f000 fcea 	bl	8006440 <__mcmp>
 8005a6c:	9a08      	ldr	r2, [sp, #32]
 8005a6e:	4603      	mov	r3, r0
 8005a70:	4611      	mov	r1, r2
 8005a72:	4620      	mov	r0, r4
 8005a74:	9308      	str	r3, [sp, #32]
 8005a76:	f000 fb02 	bl	800607e <_Bfree>
 8005a7a:	9b08      	ldr	r3, [sp, #32]
 8005a7c:	b9a3      	cbnz	r3, 8005aa8 <_dtoa_r+0xa00>
 8005a7e:	9a06      	ldr	r2, [sp, #24]
 8005a80:	b992      	cbnz	r2, 8005aa8 <_dtoa_r+0xa00>
 8005a82:	9a07      	ldr	r2, [sp, #28]
 8005a84:	b982      	cbnz	r2, 8005aa8 <_dtoa_r+0xa00>
 8005a86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005a8a:	d029      	beq.n	8005ae0 <_dtoa_r+0xa38>
 8005a8c:	9b00      	ldr	r3, [sp, #0]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	dd01      	ble.n	8005a96 <_dtoa_r+0x9ee>
 8005a92:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005a96:	9b05      	ldr	r3, [sp, #20]
 8005a98:	1c5d      	adds	r5, r3, #1
 8005a9a:	f883 8000 	strb.w	r8, [r3]
 8005a9e:	e782      	b.n	80059a6 <_dtoa_r+0x8fe>
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	e7c2      	b.n	8005a2a <_dtoa_r+0x982>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e7e3      	b.n	8005a70 <_dtoa_r+0x9c8>
 8005aa8:	9a00      	ldr	r2, [sp, #0]
 8005aaa:	2a00      	cmp	r2, #0
 8005aac:	db04      	blt.n	8005ab8 <_dtoa_r+0xa10>
 8005aae:	d125      	bne.n	8005afc <_dtoa_r+0xa54>
 8005ab0:	9a06      	ldr	r2, [sp, #24]
 8005ab2:	bb1a      	cbnz	r2, 8005afc <_dtoa_r+0xa54>
 8005ab4:	9a07      	ldr	r2, [sp, #28]
 8005ab6:	bb0a      	cbnz	r2, 8005afc <_dtoa_r+0xa54>
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	ddec      	ble.n	8005a96 <_dtoa_r+0x9ee>
 8005abc:	2201      	movs	r2, #1
 8005abe:	9904      	ldr	r1, [sp, #16]
 8005ac0:	4620      	mov	r0, r4
 8005ac2:	f000 fc69 	bl	8006398 <__lshift>
 8005ac6:	4639      	mov	r1, r7
 8005ac8:	9004      	str	r0, [sp, #16]
 8005aca:	f000 fcb9 	bl	8006440 <__mcmp>
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	dc03      	bgt.n	8005ada <_dtoa_r+0xa32>
 8005ad2:	d1e0      	bne.n	8005a96 <_dtoa_r+0x9ee>
 8005ad4:	f018 0f01 	tst.w	r8, #1
 8005ad8:	d0dd      	beq.n	8005a96 <_dtoa_r+0x9ee>
 8005ada:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005ade:	d1d8      	bne.n	8005a92 <_dtoa_r+0x9ea>
 8005ae0:	9b05      	ldr	r3, [sp, #20]
 8005ae2:	9a05      	ldr	r2, [sp, #20]
 8005ae4:	1c5d      	adds	r5, r3, #1
 8005ae6:	2339      	movs	r3, #57	; 0x39
 8005ae8:	7013      	strb	r3, [r2, #0]
 8005aea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005aee:	2b39      	cmp	r3, #57	; 0x39
 8005af0:	f105 32ff 	add.w	r2, r5, #4294967295
 8005af4:	d04f      	beq.n	8005b96 <_dtoa_r+0xaee>
 8005af6:	3301      	adds	r3, #1
 8005af8:	7013      	strb	r3, [r2, #0]
 8005afa:	e754      	b.n	80059a6 <_dtoa_r+0x8fe>
 8005afc:	9a05      	ldr	r2, [sp, #20]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f102 0501 	add.w	r5, r2, #1
 8005b04:	dd06      	ble.n	8005b14 <_dtoa_r+0xa6c>
 8005b06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005b0a:	d0e9      	beq.n	8005ae0 <_dtoa_r+0xa38>
 8005b0c:	f108 0801 	add.w	r8, r8, #1
 8005b10:	9b05      	ldr	r3, [sp, #20]
 8005b12:	e7c2      	b.n	8005a9a <_dtoa_r+0x9f2>
 8005b14:	9a02      	ldr	r2, [sp, #8]
 8005b16:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005b1a:	eba5 030b 	sub.w	r3, r5, fp
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d021      	beq.n	8005b66 <_dtoa_r+0xabe>
 8005b22:	2300      	movs	r3, #0
 8005b24:	220a      	movs	r2, #10
 8005b26:	9904      	ldr	r1, [sp, #16]
 8005b28:	4620      	mov	r0, r4
 8005b2a:	f000 fabf 	bl	80060ac <__multadd>
 8005b2e:	45b1      	cmp	r9, r6
 8005b30:	9004      	str	r0, [sp, #16]
 8005b32:	f04f 0300 	mov.w	r3, #0
 8005b36:	f04f 020a 	mov.w	r2, #10
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	d105      	bne.n	8005b4c <_dtoa_r+0xaa4>
 8005b40:	f000 fab4 	bl	80060ac <__multadd>
 8005b44:	4681      	mov	r9, r0
 8005b46:	4606      	mov	r6, r0
 8005b48:	9505      	str	r5, [sp, #20]
 8005b4a:	e776      	b.n	8005a3a <_dtoa_r+0x992>
 8005b4c:	f000 faae 	bl	80060ac <__multadd>
 8005b50:	4631      	mov	r1, r6
 8005b52:	4681      	mov	r9, r0
 8005b54:	2300      	movs	r3, #0
 8005b56:	220a      	movs	r2, #10
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f000 faa7 	bl	80060ac <__multadd>
 8005b5e:	4606      	mov	r6, r0
 8005b60:	e7f2      	b.n	8005b48 <_dtoa_r+0xaa0>
 8005b62:	f04f 0900 	mov.w	r9, #0
 8005b66:	2201      	movs	r2, #1
 8005b68:	9904      	ldr	r1, [sp, #16]
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f000 fc14 	bl	8006398 <__lshift>
 8005b70:	4639      	mov	r1, r7
 8005b72:	9004      	str	r0, [sp, #16]
 8005b74:	f000 fc64 	bl	8006440 <__mcmp>
 8005b78:	2800      	cmp	r0, #0
 8005b7a:	dcb6      	bgt.n	8005aea <_dtoa_r+0xa42>
 8005b7c:	d102      	bne.n	8005b84 <_dtoa_r+0xadc>
 8005b7e:	f018 0f01 	tst.w	r8, #1
 8005b82:	d1b2      	bne.n	8005aea <_dtoa_r+0xa42>
 8005b84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005b88:	2b30      	cmp	r3, #48	; 0x30
 8005b8a:	f105 32ff 	add.w	r2, r5, #4294967295
 8005b8e:	f47f af0a 	bne.w	80059a6 <_dtoa_r+0x8fe>
 8005b92:	4615      	mov	r5, r2
 8005b94:	e7f6      	b.n	8005b84 <_dtoa_r+0xadc>
 8005b96:	4593      	cmp	fp, r2
 8005b98:	d105      	bne.n	8005ba6 <_dtoa_r+0xafe>
 8005b9a:	2331      	movs	r3, #49	; 0x31
 8005b9c:	f10a 0a01 	add.w	sl, sl, #1
 8005ba0:	f88b 3000 	strb.w	r3, [fp]
 8005ba4:	e6ff      	b.n	80059a6 <_dtoa_r+0x8fe>
 8005ba6:	4615      	mov	r5, r2
 8005ba8:	e79f      	b.n	8005aea <_dtoa_r+0xa42>
 8005baa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005c10 <_dtoa_r+0xb68>
 8005bae:	e007      	b.n	8005bc0 <_dtoa_r+0xb18>
 8005bb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bb2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005c14 <_dtoa_r+0xb6c>
 8005bb6:	b11b      	cbz	r3, 8005bc0 <_dtoa_r+0xb18>
 8005bb8:	f10b 0308 	add.w	r3, fp, #8
 8005bbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005bbe:	6013      	str	r3, [r2, #0]
 8005bc0:	4658      	mov	r0, fp
 8005bc2:	b017      	add	sp, #92	; 0x5c
 8005bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bc8:	9b06      	ldr	r3, [sp, #24]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	f77f ae35 	ble.w	800583a <_dtoa_r+0x792>
 8005bd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bd2:	9307      	str	r3, [sp, #28]
 8005bd4:	e649      	b.n	800586a <_dtoa_r+0x7c2>
 8005bd6:	9b02      	ldr	r3, [sp, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	dc03      	bgt.n	8005be4 <_dtoa_r+0xb3c>
 8005bdc:	9b06      	ldr	r3, [sp, #24]
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	f73f aecc 	bgt.w	800597c <_dtoa_r+0x8d4>
 8005be4:	465d      	mov	r5, fp
 8005be6:	4639      	mov	r1, r7
 8005be8:	9804      	ldr	r0, [sp, #16]
 8005bea:	f7ff f9d1 	bl	8004f90 <quorem>
 8005bee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005bf2:	f805 8b01 	strb.w	r8, [r5], #1
 8005bf6:	9a02      	ldr	r2, [sp, #8]
 8005bf8:	eba5 030b 	sub.w	r3, r5, fp
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	ddb0      	ble.n	8005b62 <_dtoa_r+0xaba>
 8005c00:	2300      	movs	r3, #0
 8005c02:	220a      	movs	r2, #10
 8005c04:	9904      	ldr	r1, [sp, #16]
 8005c06:	4620      	mov	r0, r4
 8005c08:	f000 fa50 	bl	80060ac <__multadd>
 8005c0c:	9004      	str	r0, [sp, #16]
 8005c0e:	e7ea      	b.n	8005be6 <_dtoa_r+0xb3e>
 8005c10:	0800694c 	.word	0x0800694c
 8005c14:	0800694e 	.word	0x0800694e

08005c18 <__sflush_r>:
 8005c18:	898a      	ldrh	r2, [r1, #12]
 8005c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c1e:	4605      	mov	r5, r0
 8005c20:	0710      	lsls	r0, r2, #28
 8005c22:	460c      	mov	r4, r1
 8005c24:	d458      	bmi.n	8005cd8 <__sflush_r+0xc0>
 8005c26:	684b      	ldr	r3, [r1, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	dc05      	bgt.n	8005c38 <__sflush_r+0x20>
 8005c2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	dc02      	bgt.n	8005c38 <__sflush_r+0x20>
 8005c32:	2000      	movs	r0, #0
 8005c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c3a:	2e00      	cmp	r6, #0
 8005c3c:	d0f9      	beq.n	8005c32 <__sflush_r+0x1a>
 8005c3e:	2300      	movs	r3, #0
 8005c40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005c44:	682f      	ldr	r7, [r5, #0]
 8005c46:	6a21      	ldr	r1, [r4, #32]
 8005c48:	602b      	str	r3, [r5, #0]
 8005c4a:	d032      	beq.n	8005cb2 <__sflush_r+0x9a>
 8005c4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005c4e:	89a3      	ldrh	r3, [r4, #12]
 8005c50:	075a      	lsls	r2, r3, #29
 8005c52:	d505      	bpl.n	8005c60 <__sflush_r+0x48>
 8005c54:	6863      	ldr	r3, [r4, #4]
 8005c56:	1ac0      	subs	r0, r0, r3
 8005c58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005c5a:	b10b      	cbz	r3, 8005c60 <__sflush_r+0x48>
 8005c5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005c5e:	1ac0      	subs	r0, r0, r3
 8005c60:	2300      	movs	r3, #0
 8005c62:	4602      	mov	r2, r0
 8005c64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c66:	6a21      	ldr	r1, [r4, #32]
 8005c68:	4628      	mov	r0, r5
 8005c6a:	47b0      	blx	r6
 8005c6c:	1c43      	adds	r3, r0, #1
 8005c6e:	89a3      	ldrh	r3, [r4, #12]
 8005c70:	d106      	bne.n	8005c80 <__sflush_r+0x68>
 8005c72:	6829      	ldr	r1, [r5, #0]
 8005c74:	291d      	cmp	r1, #29
 8005c76:	d848      	bhi.n	8005d0a <__sflush_r+0xf2>
 8005c78:	4a29      	ldr	r2, [pc, #164]	; (8005d20 <__sflush_r+0x108>)
 8005c7a:	40ca      	lsrs	r2, r1
 8005c7c:	07d6      	lsls	r6, r2, #31
 8005c7e:	d544      	bpl.n	8005d0a <__sflush_r+0xf2>
 8005c80:	2200      	movs	r2, #0
 8005c82:	6062      	str	r2, [r4, #4]
 8005c84:	04d9      	lsls	r1, r3, #19
 8005c86:	6922      	ldr	r2, [r4, #16]
 8005c88:	6022      	str	r2, [r4, #0]
 8005c8a:	d504      	bpl.n	8005c96 <__sflush_r+0x7e>
 8005c8c:	1c42      	adds	r2, r0, #1
 8005c8e:	d101      	bne.n	8005c94 <__sflush_r+0x7c>
 8005c90:	682b      	ldr	r3, [r5, #0]
 8005c92:	b903      	cbnz	r3, 8005c96 <__sflush_r+0x7e>
 8005c94:	6560      	str	r0, [r4, #84]	; 0x54
 8005c96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c98:	602f      	str	r7, [r5, #0]
 8005c9a:	2900      	cmp	r1, #0
 8005c9c:	d0c9      	beq.n	8005c32 <__sflush_r+0x1a>
 8005c9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ca2:	4299      	cmp	r1, r3
 8005ca4:	d002      	beq.n	8005cac <__sflush_r+0x94>
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	f000 fc9e 	bl	80065e8 <_free_r>
 8005cac:	2000      	movs	r0, #0
 8005cae:	6360      	str	r0, [r4, #52]	; 0x34
 8005cb0:	e7c0      	b.n	8005c34 <__sflush_r+0x1c>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4628      	mov	r0, r5
 8005cb6:	47b0      	blx	r6
 8005cb8:	1c41      	adds	r1, r0, #1
 8005cba:	d1c8      	bne.n	8005c4e <__sflush_r+0x36>
 8005cbc:	682b      	ldr	r3, [r5, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0c5      	beq.n	8005c4e <__sflush_r+0x36>
 8005cc2:	2b1d      	cmp	r3, #29
 8005cc4:	d001      	beq.n	8005cca <__sflush_r+0xb2>
 8005cc6:	2b16      	cmp	r3, #22
 8005cc8:	d101      	bne.n	8005cce <__sflush_r+0xb6>
 8005cca:	602f      	str	r7, [r5, #0]
 8005ccc:	e7b1      	b.n	8005c32 <__sflush_r+0x1a>
 8005cce:	89a3      	ldrh	r3, [r4, #12]
 8005cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cd4:	81a3      	strh	r3, [r4, #12]
 8005cd6:	e7ad      	b.n	8005c34 <__sflush_r+0x1c>
 8005cd8:	690f      	ldr	r7, [r1, #16]
 8005cda:	2f00      	cmp	r7, #0
 8005cdc:	d0a9      	beq.n	8005c32 <__sflush_r+0x1a>
 8005cde:	0793      	lsls	r3, r2, #30
 8005ce0:	680e      	ldr	r6, [r1, #0]
 8005ce2:	bf08      	it	eq
 8005ce4:	694b      	ldreq	r3, [r1, #20]
 8005ce6:	600f      	str	r7, [r1, #0]
 8005ce8:	bf18      	it	ne
 8005cea:	2300      	movne	r3, #0
 8005cec:	eba6 0807 	sub.w	r8, r6, r7
 8005cf0:	608b      	str	r3, [r1, #8]
 8005cf2:	f1b8 0f00 	cmp.w	r8, #0
 8005cf6:	dd9c      	ble.n	8005c32 <__sflush_r+0x1a>
 8005cf8:	4643      	mov	r3, r8
 8005cfa:	463a      	mov	r2, r7
 8005cfc:	6a21      	ldr	r1, [r4, #32]
 8005cfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005d00:	4628      	mov	r0, r5
 8005d02:	47b0      	blx	r6
 8005d04:	2800      	cmp	r0, #0
 8005d06:	dc06      	bgt.n	8005d16 <__sflush_r+0xfe>
 8005d08:	89a3      	ldrh	r3, [r4, #12]
 8005d0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d0e:	81a3      	strh	r3, [r4, #12]
 8005d10:	f04f 30ff 	mov.w	r0, #4294967295
 8005d14:	e78e      	b.n	8005c34 <__sflush_r+0x1c>
 8005d16:	4407      	add	r7, r0
 8005d18:	eba8 0800 	sub.w	r8, r8, r0
 8005d1c:	e7e9      	b.n	8005cf2 <__sflush_r+0xda>
 8005d1e:	bf00      	nop
 8005d20:	20400001 	.word	0x20400001

08005d24 <_fflush_r>:
 8005d24:	b538      	push	{r3, r4, r5, lr}
 8005d26:	690b      	ldr	r3, [r1, #16]
 8005d28:	4605      	mov	r5, r0
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	b1db      	cbz	r3, 8005d66 <_fflush_r+0x42>
 8005d2e:	b118      	cbz	r0, 8005d38 <_fflush_r+0x14>
 8005d30:	6983      	ldr	r3, [r0, #24]
 8005d32:	b90b      	cbnz	r3, 8005d38 <_fflush_r+0x14>
 8005d34:	f000 f860 	bl	8005df8 <__sinit>
 8005d38:	4b0c      	ldr	r3, [pc, #48]	; (8005d6c <_fflush_r+0x48>)
 8005d3a:	429c      	cmp	r4, r3
 8005d3c:	d109      	bne.n	8005d52 <_fflush_r+0x2e>
 8005d3e:	686c      	ldr	r4, [r5, #4]
 8005d40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d44:	b17b      	cbz	r3, 8005d66 <_fflush_r+0x42>
 8005d46:	4621      	mov	r1, r4
 8005d48:	4628      	mov	r0, r5
 8005d4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d4e:	f7ff bf63 	b.w	8005c18 <__sflush_r>
 8005d52:	4b07      	ldr	r3, [pc, #28]	; (8005d70 <_fflush_r+0x4c>)
 8005d54:	429c      	cmp	r4, r3
 8005d56:	d101      	bne.n	8005d5c <_fflush_r+0x38>
 8005d58:	68ac      	ldr	r4, [r5, #8]
 8005d5a:	e7f1      	b.n	8005d40 <_fflush_r+0x1c>
 8005d5c:	4b05      	ldr	r3, [pc, #20]	; (8005d74 <_fflush_r+0x50>)
 8005d5e:	429c      	cmp	r4, r3
 8005d60:	bf08      	it	eq
 8005d62:	68ec      	ldreq	r4, [r5, #12]
 8005d64:	e7ec      	b.n	8005d40 <_fflush_r+0x1c>
 8005d66:	2000      	movs	r0, #0
 8005d68:	bd38      	pop	{r3, r4, r5, pc}
 8005d6a:	bf00      	nop
 8005d6c:	0800697c 	.word	0x0800697c
 8005d70:	0800699c 	.word	0x0800699c
 8005d74:	0800695c 	.word	0x0800695c

08005d78 <std>:
 8005d78:	2300      	movs	r3, #0
 8005d7a:	b510      	push	{r4, lr}
 8005d7c:	4604      	mov	r4, r0
 8005d7e:	e9c0 3300 	strd	r3, r3, [r0]
 8005d82:	6083      	str	r3, [r0, #8]
 8005d84:	8181      	strh	r1, [r0, #12]
 8005d86:	6643      	str	r3, [r0, #100]	; 0x64
 8005d88:	81c2      	strh	r2, [r0, #14]
 8005d8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d8e:	6183      	str	r3, [r0, #24]
 8005d90:	4619      	mov	r1, r3
 8005d92:	2208      	movs	r2, #8
 8005d94:	305c      	adds	r0, #92	; 0x5c
 8005d96:	f7fe fbcf 	bl	8004538 <memset>
 8005d9a:	4b05      	ldr	r3, [pc, #20]	; (8005db0 <std+0x38>)
 8005d9c:	6263      	str	r3, [r4, #36]	; 0x24
 8005d9e:	4b05      	ldr	r3, [pc, #20]	; (8005db4 <std+0x3c>)
 8005da0:	62a3      	str	r3, [r4, #40]	; 0x28
 8005da2:	4b05      	ldr	r3, [pc, #20]	; (8005db8 <std+0x40>)
 8005da4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005da6:	4b05      	ldr	r3, [pc, #20]	; (8005dbc <std+0x44>)
 8005da8:	6224      	str	r4, [r4, #32]
 8005daa:	6323      	str	r3, [r4, #48]	; 0x30
 8005dac:	bd10      	pop	{r4, pc}
 8005dae:	bf00      	nop
 8005db0:	08006759 	.word	0x08006759
 8005db4:	0800677b 	.word	0x0800677b
 8005db8:	080067b3 	.word	0x080067b3
 8005dbc:	080067d7 	.word	0x080067d7

08005dc0 <_cleanup_r>:
 8005dc0:	4901      	ldr	r1, [pc, #4]	; (8005dc8 <_cleanup_r+0x8>)
 8005dc2:	f000 b885 	b.w	8005ed0 <_fwalk_reent>
 8005dc6:	bf00      	nop
 8005dc8:	08005d25 	.word	0x08005d25

08005dcc <__sfmoreglue>:
 8005dcc:	b570      	push	{r4, r5, r6, lr}
 8005dce:	1e4a      	subs	r2, r1, #1
 8005dd0:	2568      	movs	r5, #104	; 0x68
 8005dd2:	4355      	muls	r5, r2
 8005dd4:	460e      	mov	r6, r1
 8005dd6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005dda:	f000 fc53 	bl	8006684 <_malloc_r>
 8005dde:	4604      	mov	r4, r0
 8005de0:	b140      	cbz	r0, 8005df4 <__sfmoreglue+0x28>
 8005de2:	2100      	movs	r1, #0
 8005de4:	e9c0 1600 	strd	r1, r6, [r0]
 8005de8:	300c      	adds	r0, #12
 8005dea:	60a0      	str	r0, [r4, #8]
 8005dec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005df0:	f7fe fba2 	bl	8004538 <memset>
 8005df4:	4620      	mov	r0, r4
 8005df6:	bd70      	pop	{r4, r5, r6, pc}

08005df8 <__sinit>:
 8005df8:	6983      	ldr	r3, [r0, #24]
 8005dfa:	b510      	push	{r4, lr}
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	bb33      	cbnz	r3, 8005e4e <__sinit+0x56>
 8005e00:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005e04:	6503      	str	r3, [r0, #80]	; 0x50
 8005e06:	4b12      	ldr	r3, [pc, #72]	; (8005e50 <__sinit+0x58>)
 8005e08:	4a12      	ldr	r2, [pc, #72]	; (8005e54 <__sinit+0x5c>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6282      	str	r2, [r0, #40]	; 0x28
 8005e0e:	4298      	cmp	r0, r3
 8005e10:	bf04      	itt	eq
 8005e12:	2301      	moveq	r3, #1
 8005e14:	6183      	streq	r3, [r0, #24]
 8005e16:	f000 f81f 	bl	8005e58 <__sfp>
 8005e1a:	6060      	str	r0, [r4, #4]
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	f000 f81b 	bl	8005e58 <__sfp>
 8005e22:	60a0      	str	r0, [r4, #8]
 8005e24:	4620      	mov	r0, r4
 8005e26:	f000 f817 	bl	8005e58 <__sfp>
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	60e0      	str	r0, [r4, #12]
 8005e2e:	2104      	movs	r1, #4
 8005e30:	6860      	ldr	r0, [r4, #4]
 8005e32:	f7ff ffa1 	bl	8005d78 <std>
 8005e36:	2201      	movs	r2, #1
 8005e38:	2109      	movs	r1, #9
 8005e3a:	68a0      	ldr	r0, [r4, #8]
 8005e3c:	f7ff ff9c 	bl	8005d78 <std>
 8005e40:	2202      	movs	r2, #2
 8005e42:	2112      	movs	r1, #18
 8005e44:	68e0      	ldr	r0, [r4, #12]
 8005e46:	f7ff ff97 	bl	8005d78 <std>
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	61a3      	str	r3, [r4, #24]
 8005e4e:	bd10      	pop	{r4, pc}
 8005e50:	08006938 	.word	0x08006938
 8005e54:	08005dc1 	.word	0x08005dc1

08005e58 <__sfp>:
 8005e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5a:	4b1b      	ldr	r3, [pc, #108]	; (8005ec8 <__sfp+0x70>)
 8005e5c:	681e      	ldr	r6, [r3, #0]
 8005e5e:	69b3      	ldr	r3, [r6, #24]
 8005e60:	4607      	mov	r7, r0
 8005e62:	b913      	cbnz	r3, 8005e6a <__sfp+0x12>
 8005e64:	4630      	mov	r0, r6
 8005e66:	f7ff ffc7 	bl	8005df8 <__sinit>
 8005e6a:	3648      	adds	r6, #72	; 0x48
 8005e6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005e70:	3b01      	subs	r3, #1
 8005e72:	d503      	bpl.n	8005e7c <__sfp+0x24>
 8005e74:	6833      	ldr	r3, [r6, #0]
 8005e76:	b133      	cbz	r3, 8005e86 <__sfp+0x2e>
 8005e78:	6836      	ldr	r6, [r6, #0]
 8005e7a:	e7f7      	b.n	8005e6c <__sfp+0x14>
 8005e7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005e80:	b16d      	cbz	r5, 8005e9e <__sfp+0x46>
 8005e82:	3468      	adds	r4, #104	; 0x68
 8005e84:	e7f4      	b.n	8005e70 <__sfp+0x18>
 8005e86:	2104      	movs	r1, #4
 8005e88:	4638      	mov	r0, r7
 8005e8a:	f7ff ff9f 	bl	8005dcc <__sfmoreglue>
 8005e8e:	6030      	str	r0, [r6, #0]
 8005e90:	2800      	cmp	r0, #0
 8005e92:	d1f1      	bne.n	8005e78 <__sfp+0x20>
 8005e94:	230c      	movs	r3, #12
 8005e96:	603b      	str	r3, [r7, #0]
 8005e98:	4604      	mov	r4, r0
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e9e:	4b0b      	ldr	r3, [pc, #44]	; (8005ecc <__sfp+0x74>)
 8005ea0:	6665      	str	r5, [r4, #100]	; 0x64
 8005ea2:	e9c4 5500 	strd	r5, r5, [r4]
 8005ea6:	60a5      	str	r5, [r4, #8]
 8005ea8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005eac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005eb0:	2208      	movs	r2, #8
 8005eb2:	4629      	mov	r1, r5
 8005eb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005eb8:	f7fe fb3e 	bl	8004538 <memset>
 8005ebc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ec0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ec4:	e7e9      	b.n	8005e9a <__sfp+0x42>
 8005ec6:	bf00      	nop
 8005ec8:	08006938 	.word	0x08006938
 8005ecc:	ffff0001 	.word	0xffff0001

08005ed0 <_fwalk_reent>:
 8005ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ed4:	4680      	mov	r8, r0
 8005ed6:	4689      	mov	r9, r1
 8005ed8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005edc:	2600      	movs	r6, #0
 8005ede:	b914      	cbnz	r4, 8005ee6 <_fwalk_reent+0x16>
 8005ee0:	4630      	mov	r0, r6
 8005ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ee6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005eea:	3f01      	subs	r7, #1
 8005eec:	d501      	bpl.n	8005ef2 <_fwalk_reent+0x22>
 8005eee:	6824      	ldr	r4, [r4, #0]
 8005ef0:	e7f5      	b.n	8005ede <_fwalk_reent+0xe>
 8005ef2:	89ab      	ldrh	r3, [r5, #12]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d907      	bls.n	8005f08 <_fwalk_reent+0x38>
 8005ef8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005efc:	3301      	adds	r3, #1
 8005efe:	d003      	beq.n	8005f08 <_fwalk_reent+0x38>
 8005f00:	4629      	mov	r1, r5
 8005f02:	4640      	mov	r0, r8
 8005f04:	47c8      	blx	r9
 8005f06:	4306      	orrs	r6, r0
 8005f08:	3568      	adds	r5, #104	; 0x68
 8005f0a:	e7ee      	b.n	8005eea <_fwalk_reent+0x1a>

08005f0c <_localeconv_r>:
 8005f0c:	4b04      	ldr	r3, [pc, #16]	; (8005f20 <_localeconv_r+0x14>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6a18      	ldr	r0, [r3, #32]
 8005f12:	4b04      	ldr	r3, [pc, #16]	; (8005f24 <_localeconv_r+0x18>)
 8005f14:	2800      	cmp	r0, #0
 8005f16:	bf08      	it	eq
 8005f18:	4618      	moveq	r0, r3
 8005f1a:	30f0      	adds	r0, #240	; 0xf0
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	20000010 	.word	0x20000010
 8005f24:	20000074 	.word	0x20000074

08005f28 <__swhatbuf_r>:
 8005f28:	b570      	push	{r4, r5, r6, lr}
 8005f2a:	460e      	mov	r6, r1
 8005f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f30:	2900      	cmp	r1, #0
 8005f32:	b096      	sub	sp, #88	; 0x58
 8005f34:	4614      	mov	r4, r2
 8005f36:	461d      	mov	r5, r3
 8005f38:	da07      	bge.n	8005f4a <__swhatbuf_r+0x22>
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	602b      	str	r3, [r5, #0]
 8005f3e:	89b3      	ldrh	r3, [r6, #12]
 8005f40:	061a      	lsls	r2, r3, #24
 8005f42:	d410      	bmi.n	8005f66 <__swhatbuf_r+0x3e>
 8005f44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f48:	e00e      	b.n	8005f68 <__swhatbuf_r+0x40>
 8005f4a:	466a      	mov	r2, sp
 8005f4c:	f000 fc6a 	bl	8006824 <_fstat_r>
 8005f50:	2800      	cmp	r0, #0
 8005f52:	dbf2      	blt.n	8005f3a <__swhatbuf_r+0x12>
 8005f54:	9a01      	ldr	r2, [sp, #4]
 8005f56:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005f5a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005f5e:	425a      	negs	r2, r3
 8005f60:	415a      	adcs	r2, r3
 8005f62:	602a      	str	r2, [r5, #0]
 8005f64:	e7ee      	b.n	8005f44 <__swhatbuf_r+0x1c>
 8005f66:	2340      	movs	r3, #64	; 0x40
 8005f68:	2000      	movs	r0, #0
 8005f6a:	6023      	str	r3, [r4, #0]
 8005f6c:	b016      	add	sp, #88	; 0x58
 8005f6e:	bd70      	pop	{r4, r5, r6, pc}

08005f70 <__smakebuf_r>:
 8005f70:	898b      	ldrh	r3, [r1, #12]
 8005f72:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f74:	079d      	lsls	r5, r3, #30
 8005f76:	4606      	mov	r6, r0
 8005f78:	460c      	mov	r4, r1
 8005f7a:	d507      	bpl.n	8005f8c <__smakebuf_r+0x1c>
 8005f7c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f80:	6023      	str	r3, [r4, #0]
 8005f82:	6123      	str	r3, [r4, #16]
 8005f84:	2301      	movs	r3, #1
 8005f86:	6163      	str	r3, [r4, #20]
 8005f88:	b002      	add	sp, #8
 8005f8a:	bd70      	pop	{r4, r5, r6, pc}
 8005f8c:	ab01      	add	r3, sp, #4
 8005f8e:	466a      	mov	r2, sp
 8005f90:	f7ff ffca 	bl	8005f28 <__swhatbuf_r>
 8005f94:	9900      	ldr	r1, [sp, #0]
 8005f96:	4605      	mov	r5, r0
 8005f98:	4630      	mov	r0, r6
 8005f9a:	f000 fb73 	bl	8006684 <_malloc_r>
 8005f9e:	b948      	cbnz	r0, 8005fb4 <__smakebuf_r+0x44>
 8005fa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fa4:	059a      	lsls	r2, r3, #22
 8005fa6:	d4ef      	bmi.n	8005f88 <__smakebuf_r+0x18>
 8005fa8:	f023 0303 	bic.w	r3, r3, #3
 8005fac:	f043 0302 	orr.w	r3, r3, #2
 8005fb0:	81a3      	strh	r3, [r4, #12]
 8005fb2:	e7e3      	b.n	8005f7c <__smakebuf_r+0xc>
 8005fb4:	4b0d      	ldr	r3, [pc, #52]	; (8005fec <__smakebuf_r+0x7c>)
 8005fb6:	62b3      	str	r3, [r6, #40]	; 0x28
 8005fb8:	89a3      	ldrh	r3, [r4, #12]
 8005fba:	6020      	str	r0, [r4, #0]
 8005fbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fc0:	81a3      	strh	r3, [r4, #12]
 8005fc2:	9b00      	ldr	r3, [sp, #0]
 8005fc4:	6163      	str	r3, [r4, #20]
 8005fc6:	9b01      	ldr	r3, [sp, #4]
 8005fc8:	6120      	str	r0, [r4, #16]
 8005fca:	b15b      	cbz	r3, 8005fe4 <__smakebuf_r+0x74>
 8005fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	f000 fc39 	bl	8006848 <_isatty_r>
 8005fd6:	b128      	cbz	r0, 8005fe4 <__smakebuf_r+0x74>
 8005fd8:	89a3      	ldrh	r3, [r4, #12]
 8005fda:	f023 0303 	bic.w	r3, r3, #3
 8005fde:	f043 0301 	orr.w	r3, r3, #1
 8005fe2:	81a3      	strh	r3, [r4, #12]
 8005fe4:	89a3      	ldrh	r3, [r4, #12]
 8005fe6:	431d      	orrs	r5, r3
 8005fe8:	81a5      	strh	r5, [r4, #12]
 8005fea:	e7cd      	b.n	8005f88 <__smakebuf_r+0x18>
 8005fec:	08005dc1 	.word	0x08005dc1

08005ff0 <malloc>:
 8005ff0:	4b02      	ldr	r3, [pc, #8]	; (8005ffc <malloc+0xc>)
 8005ff2:	4601      	mov	r1, r0
 8005ff4:	6818      	ldr	r0, [r3, #0]
 8005ff6:	f000 bb45 	b.w	8006684 <_malloc_r>
 8005ffa:	bf00      	nop
 8005ffc:	20000010 	.word	0x20000010

08006000 <memcpy>:
 8006000:	b510      	push	{r4, lr}
 8006002:	1e43      	subs	r3, r0, #1
 8006004:	440a      	add	r2, r1
 8006006:	4291      	cmp	r1, r2
 8006008:	d100      	bne.n	800600c <memcpy+0xc>
 800600a:	bd10      	pop	{r4, pc}
 800600c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006010:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006014:	e7f7      	b.n	8006006 <memcpy+0x6>

08006016 <_Balloc>:
 8006016:	b570      	push	{r4, r5, r6, lr}
 8006018:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800601a:	4604      	mov	r4, r0
 800601c:	460e      	mov	r6, r1
 800601e:	b93d      	cbnz	r5, 8006030 <_Balloc+0x1a>
 8006020:	2010      	movs	r0, #16
 8006022:	f7ff ffe5 	bl	8005ff0 <malloc>
 8006026:	6260      	str	r0, [r4, #36]	; 0x24
 8006028:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800602c:	6005      	str	r5, [r0, #0]
 800602e:	60c5      	str	r5, [r0, #12]
 8006030:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006032:	68eb      	ldr	r3, [r5, #12]
 8006034:	b183      	cbz	r3, 8006058 <_Balloc+0x42>
 8006036:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800603e:	b9b8      	cbnz	r0, 8006070 <_Balloc+0x5a>
 8006040:	2101      	movs	r1, #1
 8006042:	fa01 f506 	lsl.w	r5, r1, r6
 8006046:	1d6a      	adds	r2, r5, #5
 8006048:	0092      	lsls	r2, r2, #2
 800604a:	4620      	mov	r0, r4
 800604c:	f000 fabe 	bl	80065cc <_calloc_r>
 8006050:	b160      	cbz	r0, 800606c <_Balloc+0x56>
 8006052:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006056:	e00e      	b.n	8006076 <_Balloc+0x60>
 8006058:	2221      	movs	r2, #33	; 0x21
 800605a:	2104      	movs	r1, #4
 800605c:	4620      	mov	r0, r4
 800605e:	f000 fab5 	bl	80065cc <_calloc_r>
 8006062:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006064:	60e8      	str	r0, [r5, #12]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1e4      	bne.n	8006036 <_Balloc+0x20>
 800606c:	2000      	movs	r0, #0
 800606e:	bd70      	pop	{r4, r5, r6, pc}
 8006070:	6802      	ldr	r2, [r0, #0]
 8006072:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006076:	2300      	movs	r3, #0
 8006078:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800607c:	e7f7      	b.n	800606e <_Balloc+0x58>

0800607e <_Bfree>:
 800607e:	b570      	push	{r4, r5, r6, lr}
 8006080:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006082:	4606      	mov	r6, r0
 8006084:	460d      	mov	r5, r1
 8006086:	b93c      	cbnz	r4, 8006098 <_Bfree+0x1a>
 8006088:	2010      	movs	r0, #16
 800608a:	f7ff ffb1 	bl	8005ff0 <malloc>
 800608e:	6270      	str	r0, [r6, #36]	; 0x24
 8006090:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006094:	6004      	str	r4, [r0, #0]
 8006096:	60c4      	str	r4, [r0, #12]
 8006098:	b13d      	cbz	r5, 80060aa <_Bfree+0x2c>
 800609a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800609c:	686a      	ldr	r2, [r5, #4]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060a4:	6029      	str	r1, [r5, #0]
 80060a6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80060aa:	bd70      	pop	{r4, r5, r6, pc}

080060ac <__multadd>:
 80060ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060b0:	690d      	ldr	r5, [r1, #16]
 80060b2:	461f      	mov	r7, r3
 80060b4:	4606      	mov	r6, r0
 80060b6:	460c      	mov	r4, r1
 80060b8:	f101 0c14 	add.w	ip, r1, #20
 80060bc:	2300      	movs	r3, #0
 80060be:	f8dc 0000 	ldr.w	r0, [ip]
 80060c2:	b281      	uxth	r1, r0
 80060c4:	fb02 7101 	mla	r1, r2, r1, r7
 80060c8:	0c0f      	lsrs	r7, r1, #16
 80060ca:	0c00      	lsrs	r0, r0, #16
 80060cc:	fb02 7000 	mla	r0, r2, r0, r7
 80060d0:	b289      	uxth	r1, r1
 80060d2:	3301      	adds	r3, #1
 80060d4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80060d8:	429d      	cmp	r5, r3
 80060da:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80060de:	f84c 1b04 	str.w	r1, [ip], #4
 80060e2:	dcec      	bgt.n	80060be <__multadd+0x12>
 80060e4:	b1d7      	cbz	r7, 800611c <__multadd+0x70>
 80060e6:	68a3      	ldr	r3, [r4, #8]
 80060e8:	42ab      	cmp	r3, r5
 80060ea:	dc12      	bgt.n	8006112 <__multadd+0x66>
 80060ec:	6861      	ldr	r1, [r4, #4]
 80060ee:	4630      	mov	r0, r6
 80060f0:	3101      	adds	r1, #1
 80060f2:	f7ff ff90 	bl	8006016 <_Balloc>
 80060f6:	6922      	ldr	r2, [r4, #16]
 80060f8:	3202      	adds	r2, #2
 80060fa:	f104 010c 	add.w	r1, r4, #12
 80060fe:	4680      	mov	r8, r0
 8006100:	0092      	lsls	r2, r2, #2
 8006102:	300c      	adds	r0, #12
 8006104:	f7ff ff7c 	bl	8006000 <memcpy>
 8006108:	4621      	mov	r1, r4
 800610a:	4630      	mov	r0, r6
 800610c:	f7ff ffb7 	bl	800607e <_Bfree>
 8006110:	4644      	mov	r4, r8
 8006112:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006116:	3501      	adds	r5, #1
 8006118:	615f      	str	r7, [r3, #20]
 800611a:	6125      	str	r5, [r4, #16]
 800611c:	4620      	mov	r0, r4
 800611e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006122 <__hi0bits>:
 8006122:	0c02      	lsrs	r2, r0, #16
 8006124:	0412      	lsls	r2, r2, #16
 8006126:	4603      	mov	r3, r0
 8006128:	b9b2      	cbnz	r2, 8006158 <__hi0bits+0x36>
 800612a:	0403      	lsls	r3, r0, #16
 800612c:	2010      	movs	r0, #16
 800612e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006132:	bf04      	itt	eq
 8006134:	021b      	lsleq	r3, r3, #8
 8006136:	3008      	addeq	r0, #8
 8006138:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800613c:	bf04      	itt	eq
 800613e:	011b      	lsleq	r3, r3, #4
 8006140:	3004      	addeq	r0, #4
 8006142:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006146:	bf04      	itt	eq
 8006148:	009b      	lsleq	r3, r3, #2
 800614a:	3002      	addeq	r0, #2
 800614c:	2b00      	cmp	r3, #0
 800614e:	db06      	blt.n	800615e <__hi0bits+0x3c>
 8006150:	005b      	lsls	r3, r3, #1
 8006152:	d503      	bpl.n	800615c <__hi0bits+0x3a>
 8006154:	3001      	adds	r0, #1
 8006156:	4770      	bx	lr
 8006158:	2000      	movs	r0, #0
 800615a:	e7e8      	b.n	800612e <__hi0bits+0xc>
 800615c:	2020      	movs	r0, #32
 800615e:	4770      	bx	lr

08006160 <__lo0bits>:
 8006160:	6803      	ldr	r3, [r0, #0]
 8006162:	f013 0207 	ands.w	r2, r3, #7
 8006166:	4601      	mov	r1, r0
 8006168:	d00b      	beq.n	8006182 <__lo0bits+0x22>
 800616a:	07da      	lsls	r2, r3, #31
 800616c:	d423      	bmi.n	80061b6 <__lo0bits+0x56>
 800616e:	0798      	lsls	r0, r3, #30
 8006170:	bf49      	itett	mi
 8006172:	085b      	lsrmi	r3, r3, #1
 8006174:	089b      	lsrpl	r3, r3, #2
 8006176:	2001      	movmi	r0, #1
 8006178:	600b      	strmi	r3, [r1, #0]
 800617a:	bf5c      	itt	pl
 800617c:	600b      	strpl	r3, [r1, #0]
 800617e:	2002      	movpl	r0, #2
 8006180:	4770      	bx	lr
 8006182:	b298      	uxth	r0, r3
 8006184:	b9a8      	cbnz	r0, 80061b2 <__lo0bits+0x52>
 8006186:	0c1b      	lsrs	r3, r3, #16
 8006188:	2010      	movs	r0, #16
 800618a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800618e:	bf04      	itt	eq
 8006190:	0a1b      	lsreq	r3, r3, #8
 8006192:	3008      	addeq	r0, #8
 8006194:	071a      	lsls	r2, r3, #28
 8006196:	bf04      	itt	eq
 8006198:	091b      	lsreq	r3, r3, #4
 800619a:	3004      	addeq	r0, #4
 800619c:	079a      	lsls	r2, r3, #30
 800619e:	bf04      	itt	eq
 80061a0:	089b      	lsreq	r3, r3, #2
 80061a2:	3002      	addeq	r0, #2
 80061a4:	07da      	lsls	r2, r3, #31
 80061a6:	d402      	bmi.n	80061ae <__lo0bits+0x4e>
 80061a8:	085b      	lsrs	r3, r3, #1
 80061aa:	d006      	beq.n	80061ba <__lo0bits+0x5a>
 80061ac:	3001      	adds	r0, #1
 80061ae:	600b      	str	r3, [r1, #0]
 80061b0:	4770      	bx	lr
 80061b2:	4610      	mov	r0, r2
 80061b4:	e7e9      	b.n	800618a <__lo0bits+0x2a>
 80061b6:	2000      	movs	r0, #0
 80061b8:	4770      	bx	lr
 80061ba:	2020      	movs	r0, #32
 80061bc:	4770      	bx	lr

080061be <__i2b>:
 80061be:	b510      	push	{r4, lr}
 80061c0:	460c      	mov	r4, r1
 80061c2:	2101      	movs	r1, #1
 80061c4:	f7ff ff27 	bl	8006016 <_Balloc>
 80061c8:	2201      	movs	r2, #1
 80061ca:	6144      	str	r4, [r0, #20]
 80061cc:	6102      	str	r2, [r0, #16]
 80061ce:	bd10      	pop	{r4, pc}

080061d0 <__multiply>:
 80061d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d4:	4614      	mov	r4, r2
 80061d6:	690a      	ldr	r2, [r1, #16]
 80061d8:	6923      	ldr	r3, [r4, #16]
 80061da:	429a      	cmp	r2, r3
 80061dc:	bfb8      	it	lt
 80061de:	460b      	movlt	r3, r1
 80061e0:	4688      	mov	r8, r1
 80061e2:	bfbc      	itt	lt
 80061e4:	46a0      	movlt	r8, r4
 80061e6:	461c      	movlt	r4, r3
 80061e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80061ec:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80061f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80061f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80061f8:	eb07 0609 	add.w	r6, r7, r9
 80061fc:	42b3      	cmp	r3, r6
 80061fe:	bfb8      	it	lt
 8006200:	3101      	addlt	r1, #1
 8006202:	f7ff ff08 	bl	8006016 <_Balloc>
 8006206:	f100 0514 	add.w	r5, r0, #20
 800620a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800620e:	462b      	mov	r3, r5
 8006210:	2200      	movs	r2, #0
 8006212:	4573      	cmp	r3, lr
 8006214:	d316      	bcc.n	8006244 <__multiply+0x74>
 8006216:	f104 0214 	add.w	r2, r4, #20
 800621a:	f108 0114 	add.w	r1, r8, #20
 800621e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006222:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006226:	9300      	str	r3, [sp, #0]
 8006228:	9b00      	ldr	r3, [sp, #0]
 800622a:	9201      	str	r2, [sp, #4]
 800622c:	4293      	cmp	r3, r2
 800622e:	d80c      	bhi.n	800624a <__multiply+0x7a>
 8006230:	2e00      	cmp	r6, #0
 8006232:	dd03      	ble.n	800623c <__multiply+0x6c>
 8006234:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006238:	2b00      	cmp	r3, #0
 800623a:	d05d      	beq.n	80062f8 <__multiply+0x128>
 800623c:	6106      	str	r6, [r0, #16]
 800623e:	b003      	add	sp, #12
 8006240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006244:	f843 2b04 	str.w	r2, [r3], #4
 8006248:	e7e3      	b.n	8006212 <__multiply+0x42>
 800624a:	f8b2 b000 	ldrh.w	fp, [r2]
 800624e:	f1bb 0f00 	cmp.w	fp, #0
 8006252:	d023      	beq.n	800629c <__multiply+0xcc>
 8006254:	4689      	mov	r9, r1
 8006256:	46ac      	mov	ip, r5
 8006258:	f04f 0800 	mov.w	r8, #0
 800625c:	f859 4b04 	ldr.w	r4, [r9], #4
 8006260:	f8dc a000 	ldr.w	sl, [ip]
 8006264:	b2a3      	uxth	r3, r4
 8006266:	fa1f fa8a 	uxth.w	sl, sl
 800626a:	fb0b a303 	mla	r3, fp, r3, sl
 800626e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006272:	f8dc 4000 	ldr.w	r4, [ip]
 8006276:	4443      	add	r3, r8
 8006278:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800627c:	fb0b 840a 	mla	r4, fp, sl, r8
 8006280:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006284:	46e2      	mov	sl, ip
 8006286:	b29b      	uxth	r3, r3
 8006288:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800628c:	454f      	cmp	r7, r9
 800628e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006292:	f84a 3b04 	str.w	r3, [sl], #4
 8006296:	d82b      	bhi.n	80062f0 <__multiply+0x120>
 8006298:	f8cc 8004 	str.w	r8, [ip, #4]
 800629c:	9b01      	ldr	r3, [sp, #4]
 800629e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80062a2:	3204      	adds	r2, #4
 80062a4:	f1ba 0f00 	cmp.w	sl, #0
 80062a8:	d020      	beq.n	80062ec <__multiply+0x11c>
 80062aa:	682b      	ldr	r3, [r5, #0]
 80062ac:	4689      	mov	r9, r1
 80062ae:	46a8      	mov	r8, r5
 80062b0:	f04f 0b00 	mov.w	fp, #0
 80062b4:	f8b9 c000 	ldrh.w	ip, [r9]
 80062b8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80062bc:	fb0a 440c 	mla	r4, sl, ip, r4
 80062c0:	445c      	add	r4, fp
 80062c2:	46c4      	mov	ip, r8
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80062ca:	f84c 3b04 	str.w	r3, [ip], #4
 80062ce:	f859 3b04 	ldr.w	r3, [r9], #4
 80062d2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80062d6:	0c1b      	lsrs	r3, r3, #16
 80062d8:	fb0a b303 	mla	r3, sl, r3, fp
 80062dc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80062e0:	454f      	cmp	r7, r9
 80062e2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80062e6:	d805      	bhi.n	80062f4 <__multiply+0x124>
 80062e8:	f8c8 3004 	str.w	r3, [r8, #4]
 80062ec:	3504      	adds	r5, #4
 80062ee:	e79b      	b.n	8006228 <__multiply+0x58>
 80062f0:	46d4      	mov	ip, sl
 80062f2:	e7b3      	b.n	800625c <__multiply+0x8c>
 80062f4:	46e0      	mov	r8, ip
 80062f6:	e7dd      	b.n	80062b4 <__multiply+0xe4>
 80062f8:	3e01      	subs	r6, #1
 80062fa:	e799      	b.n	8006230 <__multiply+0x60>

080062fc <__pow5mult>:
 80062fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006300:	4615      	mov	r5, r2
 8006302:	f012 0203 	ands.w	r2, r2, #3
 8006306:	4606      	mov	r6, r0
 8006308:	460f      	mov	r7, r1
 800630a:	d007      	beq.n	800631c <__pow5mult+0x20>
 800630c:	3a01      	subs	r2, #1
 800630e:	4c21      	ldr	r4, [pc, #132]	; (8006394 <__pow5mult+0x98>)
 8006310:	2300      	movs	r3, #0
 8006312:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006316:	f7ff fec9 	bl	80060ac <__multadd>
 800631a:	4607      	mov	r7, r0
 800631c:	10ad      	asrs	r5, r5, #2
 800631e:	d035      	beq.n	800638c <__pow5mult+0x90>
 8006320:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006322:	b93c      	cbnz	r4, 8006334 <__pow5mult+0x38>
 8006324:	2010      	movs	r0, #16
 8006326:	f7ff fe63 	bl	8005ff0 <malloc>
 800632a:	6270      	str	r0, [r6, #36]	; 0x24
 800632c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006330:	6004      	str	r4, [r0, #0]
 8006332:	60c4      	str	r4, [r0, #12]
 8006334:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006338:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800633c:	b94c      	cbnz	r4, 8006352 <__pow5mult+0x56>
 800633e:	f240 2171 	movw	r1, #625	; 0x271
 8006342:	4630      	mov	r0, r6
 8006344:	f7ff ff3b 	bl	80061be <__i2b>
 8006348:	2300      	movs	r3, #0
 800634a:	f8c8 0008 	str.w	r0, [r8, #8]
 800634e:	4604      	mov	r4, r0
 8006350:	6003      	str	r3, [r0, #0]
 8006352:	f04f 0800 	mov.w	r8, #0
 8006356:	07eb      	lsls	r3, r5, #31
 8006358:	d50a      	bpl.n	8006370 <__pow5mult+0x74>
 800635a:	4639      	mov	r1, r7
 800635c:	4622      	mov	r2, r4
 800635e:	4630      	mov	r0, r6
 8006360:	f7ff ff36 	bl	80061d0 <__multiply>
 8006364:	4639      	mov	r1, r7
 8006366:	4681      	mov	r9, r0
 8006368:	4630      	mov	r0, r6
 800636a:	f7ff fe88 	bl	800607e <_Bfree>
 800636e:	464f      	mov	r7, r9
 8006370:	106d      	asrs	r5, r5, #1
 8006372:	d00b      	beq.n	800638c <__pow5mult+0x90>
 8006374:	6820      	ldr	r0, [r4, #0]
 8006376:	b938      	cbnz	r0, 8006388 <__pow5mult+0x8c>
 8006378:	4622      	mov	r2, r4
 800637a:	4621      	mov	r1, r4
 800637c:	4630      	mov	r0, r6
 800637e:	f7ff ff27 	bl	80061d0 <__multiply>
 8006382:	6020      	str	r0, [r4, #0]
 8006384:	f8c0 8000 	str.w	r8, [r0]
 8006388:	4604      	mov	r4, r0
 800638a:	e7e4      	b.n	8006356 <__pow5mult+0x5a>
 800638c:	4638      	mov	r0, r7
 800638e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006392:	bf00      	nop
 8006394:	08006ab0 	.word	0x08006ab0

08006398 <__lshift>:
 8006398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800639c:	460c      	mov	r4, r1
 800639e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80063a2:	6923      	ldr	r3, [r4, #16]
 80063a4:	6849      	ldr	r1, [r1, #4]
 80063a6:	eb0a 0903 	add.w	r9, sl, r3
 80063aa:	68a3      	ldr	r3, [r4, #8]
 80063ac:	4607      	mov	r7, r0
 80063ae:	4616      	mov	r6, r2
 80063b0:	f109 0501 	add.w	r5, r9, #1
 80063b4:	42ab      	cmp	r3, r5
 80063b6:	db32      	blt.n	800641e <__lshift+0x86>
 80063b8:	4638      	mov	r0, r7
 80063ba:	f7ff fe2c 	bl	8006016 <_Balloc>
 80063be:	2300      	movs	r3, #0
 80063c0:	4680      	mov	r8, r0
 80063c2:	f100 0114 	add.w	r1, r0, #20
 80063c6:	461a      	mov	r2, r3
 80063c8:	4553      	cmp	r3, sl
 80063ca:	db2b      	blt.n	8006424 <__lshift+0x8c>
 80063cc:	6920      	ldr	r0, [r4, #16]
 80063ce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80063d2:	f104 0314 	add.w	r3, r4, #20
 80063d6:	f016 021f 	ands.w	r2, r6, #31
 80063da:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80063de:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80063e2:	d025      	beq.n	8006430 <__lshift+0x98>
 80063e4:	f1c2 0e20 	rsb	lr, r2, #32
 80063e8:	2000      	movs	r0, #0
 80063ea:	681e      	ldr	r6, [r3, #0]
 80063ec:	468a      	mov	sl, r1
 80063ee:	4096      	lsls	r6, r2
 80063f0:	4330      	orrs	r0, r6
 80063f2:	f84a 0b04 	str.w	r0, [sl], #4
 80063f6:	f853 0b04 	ldr.w	r0, [r3], #4
 80063fa:	459c      	cmp	ip, r3
 80063fc:	fa20 f00e 	lsr.w	r0, r0, lr
 8006400:	d814      	bhi.n	800642c <__lshift+0x94>
 8006402:	6048      	str	r0, [r1, #4]
 8006404:	b108      	cbz	r0, 800640a <__lshift+0x72>
 8006406:	f109 0502 	add.w	r5, r9, #2
 800640a:	3d01      	subs	r5, #1
 800640c:	4638      	mov	r0, r7
 800640e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006412:	4621      	mov	r1, r4
 8006414:	f7ff fe33 	bl	800607e <_Bfree>
 8006418:	4640      	mov	r0, r8
 800641a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800641e:	3101      	adds	r1, #1
 8006420:	005b      	lsls	r3, r3, #1
 8006422:	e7c7      	b.n	80063b4 <__lshift+0x1c>
 8006424:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006428:	3301      	adds	r3, #1
 800642a:	e7cd      	b.n	80063c8 <__lshift+0x30>
 800642c:	4651      	mov	r1, sl
 800642e:	e7dc      	b.n	80063ea <__lshift+0x52>
 8006430:	3904      	subs	r1, #4
 8006432:	f853 2b04 	ldr.w	r2, [r3], #4
 8006436:	f841 2f04 	str.w	r2, [r1, #4]!
 800643a:	459c      	cmp	ip, r3
 800643c:	d8f9      	bhi.n	8006432 <__lshift+0x9a>
 800643e:	e7e4      	b.n	800640a <__lshift+0x72>

08006440 <__mcmp>:
 8006440:	6903      	ldr	r3, [r0, #16]
 8006442:	690a      	ldr	r2, [r1, #16]
 8006444:	1a9b      	subs	r3, r3, r2
 8006446:	b530      	push	{r4, r5, lr}
 8006448:	d10c      	bne.n	8006464 <__mcmp+0x24>
 800644a:	0092      	lsls	r2, r2, #2
 800644c:	3014      	adds	r0, #20
 800644e:	3114      	adds	r1, #20
 8006450:	1884      	adds	r4, r0, r2
 8006452:	4411      	add	r1, r2
 8006454:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006458:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800645c:	4295      	cmp	r5, r2
 800645e:	d003      	beq.n	8006468 <__mcmp+0x28>
 8006460:	d305      	bcc.n	800646e <__mcmp+0x2e>
 8006462:	2301      	movs	r3, #1
 8006464:	4618      	mov	r0, r3
 8006466:	bd30      	pop	{r4, r5, pc}
 8006468:	42a0      	cmp	r0, r4
 800646a:	d3f3      	bcc.n	8006454 <__mcmp+0x14>
 800646c:	e7fa      	b.n	8006464 <__mcmp+0x24>
 800646e:	f04f 33ff 	mov.w	r3, #4294967295
 8006472:	e7f7      	b.n	8006464 <__mcmp+0x24>

08006474 <__mdiff>:
 8006474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006478:	460d      	mov	r5, r1
 800647a:	4607      	mov	r7, r0
 800647c:	4611      	mov	r1, r2
 800647e:	4628      	mov	r0, r5
 8006480:	4614      	mov	r4, r2
 8006482:	f7ff ffdd 	bl	8006440 <__mcmp>
 8006486:	1e06      	subs	r6, r0, #0
 8006488:	d108      	bne.n	800649c <__mdiff+0x28>
 800648a:	4631      	mov	r1, r6
 800648c:	4638      	mov	r0, r7
 800648e:	f7ff fdc2 	bl	8006016 <_Balloc>
 8006492:	2301      	movs	r3, #1
 8006494:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800649c:	bfa4      	itt	ge
 800649e:	4623      	movge	r3, r4
 80064a0:	462c      	movge	r4, r5
 80064a2:	4638      	mov	r0, r7
 80064a4:	6861      	ldr	r1, [r4, #4]
 80064a6:	bfa6      	itte	ge
 80064a8:	461d      	movge	r5, r3
 80064aa:	2600      	movge	r6, #0
 80064ac:	2601      	movlt	r6, #1
 80064ae:	f7ff fdb2 	bl	8006016 <_Balloc>
 80064b2:	692b      	ldr	r3, [r5, #16]
 80064b4:	60c6      	str	r6, [r0, #12]
 80064b6:	6926      	ldr	r6, [r4, #16]
 80064b8:	f105 0914 	add.w	r9, r5, #20
 80064bc:	f104 0214 	add.w	r2, r4, #20
 80064c0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80064c4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80064c8:	f100 0514 	add.w	r5, r0, #20
 80064cc:	f04f 0e00 	mov.w	lr, #0
 80064d0:	f852 ab04 	ldr.w	sl, [r2], #4
 80064d4:	f859 4b04 	ldr.w	r4, [r9], #4
 80064d8:	fa1e f18a 	uxtah	r1, lr, sl
 80064dc:	b2a3      	uxth	r3, r4
 80064de:	1ac9      	subs	r1, r1, r3
 80064e0:	0c23      	lsrs	r3, r4, #16
 80064e2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80064e6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80064ea:	b289      	uxth	r1, r1
 80064ec:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80064f0:	45c8      	cmp	r8, r9
 80064f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80064f6:	4694      	mov	ip, r2
 80064f8:	f845 3b04 	str.w	r3, [r5], #4
 80064fc:	d8e8      	bhi.n	80064d0 <__mdiff+0x5c>
 80064fe:	45bc      	cmp	ip, r7
 8006500:	d304      	bcc.n	800650c <__mdiff+0x98>
 8006502:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006506:	b183      	cbz	r3, 800652a <__mdiff+0xb6>
 8006508:	6106      	str	r6, [r0, #16]
 800650a:	e7c5      	b.n	8006498 <__mdiff+0x24>
 800650c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006510:	fa1e f381 	uxtah	r3, lr, r1
 8006514:	141a      	asrs	r2, r3, #16
 8006516:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800651a:	b29b      	uxth	r3, r3
 800651c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006520:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006524:	f845 3b04 	str.w	r3, [r5], #4
 8006528:	e7e9      	b.n	80064fe <__mdiff+0x8a>
 800652a:	3e01      	subs	r6, #1
 800652c:	e7e9      	b.n	8006502 <__mdiff+0x8e>

0800652e <__d2b>:
 800652e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006532:	460e      	mov	r6, r1
 8006534:	2101      	movs	r1, #1
 8006536:	ec59 8b10 	vmov	r8, r9, d0
 800653a:	4615      	mov	r5, r2
 800653c:	f7ff fd6b 	bl	8006016 <_Balloc>
 8006540:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006544:	4607      	mov	r7, r0
 8006546:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800654a:	bb34      	cbnz	r4, 800659a <__d2b+0x6c>
 800654c:	9301      	str	r3, [sp, #4]
 800654e:	f1b8 0300 	subs.w	r3, r8, #0
 8006552:	d027      	beq.n	80065a4 <__d2b+0x76>
 8006554:	a802      	add	r0, sp, #8
 8006556:	f840 3d08 	str.w	r3, [r0, #-8]!
 800655a:	f7ff fe01 	bl	8006160 <__lo0bits>
 800655e:	9900      	ldr	r1, [sp, #0]
 8006560:	b1f0      	cbz	r0, 80065a0 <__d2b+0x72>
 8006562:	9a01      	ldr	r2, [sp, #4]
 8006564:	f1c0 0320 	rsb	r3, r0, #32
 8006568:	fa02 f303 	lsl.w	r3, r2, r3
 800656c:	430b      	orrs	r3, r1
 800656e:	40c2      	lsrs	r2, r0
 8006570:	617b      	str	r3, [r7, #20]
 8006572:	9201      	str	r2, [sp, #4]
 8006574:	9b01      	ldr	r3, [sp, #4]
 8006576:	61bb      	str	r3, [r7, #24]
 8006578:	2b00      	cmp	r3, #0
 800657a:	bf14      	ite	ne
 800657c:	2102      	movne	r1, #2
 800657e:	2101      	moveq	r1, #1
 8006580:	6139      	str	r1, [r7, #16]
 8006582:	b1c4      	cbz	r4, 80065b6 <__d2b+0x88>
 8006584:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006588:	4404      	add	r4, r0
 800658a:	6034      	str	r4, [r6, #0]
 800658c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006590:	6028      	str	r0, [r5, #0]
 8006592:	4638      	mov	r0, r7
 8006594:	b003      	add	sp, #12
 8006596:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800659a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800659e:	e7d5      	b.n	800654c <__d2b+0x1e>
 80065a0:	6179      	str	r1, [r7, #20]
 80065a2:	e7e7      	b.n	8006574 <__d2b+0x46>
 80065a4:	a801      	add	r0, sp, #4
 80065a6:	f7ff fddb 	bl	8006160 <__lo0bits>
 80065aa:	9b01      	ldr	r3, [sp, #4]
 80065ac:	617b      	str	r3, [r7, #20]
 80065ae:	2101      	movs	r1, #1
 80065b0:	6139      	str	r1, [r7, #16]
 80065b2:	3020      	adds	r0, #32
 80065b4:	e7e5      	b.n	8006582 <__d2b+0x54>
 80065b6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80065ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80065be:	6030      	str	r0, [r6, #0]
 80065c0:	6918      	ldr	r0, [r3, #16]
 80065c2:	f7ff fdae 	bl	8006122 <__hi0bits>
 80065c6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80065ca:	e7e1      	b.n	8006590 <__d2b+0x62>

080065cc <_calloc_r>:
 80065cc:	b538      	push	{r3, r4, r5, lr}
 80065ce:	fb02 f401 	mul.w	r4, r2, r1
 80065d2:	4621      	mov	r1, r4
 80065d4:	f000 f856 	bl	8006684 <_malloc_r>
 80065d8:	4605      	mov	r5, r0
 80065da:	b118      	cbz	r0, 80065e4 <_calloc_r+0x18>
 80065dc:	4622      	mov	r2, r4
 80065de:	2100      	movs	r1, #0
 80065e0:	f7fd ffaa 	bl	8004538 <memset>
 80065e4:	4628      	mov	r0, r5
 80065e6:	bd38      	pop	{r3, r4, r5, pc}

080065e8 <_free_r>:
 80065e8:	b538      	push	{r3, r4, r5, lr}
 80065ea:	4605      	mov	r5, r0
 80065ec:	2900      	cmp	r1, #0
 80065ee:	d045      	beq.n	800667c <_free_r+0x94>
 80065f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065f4:	1f0c      	subs	r4, r1, #4
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	bfb8      	it	lt
 80065fa:	18e4      	addlt	r4, r4, r3
 80065fc:	f000 f958 	bl	80068b0 <__malloc_lock>
 8006600:	4a1f      	ldr	r2, [pc, #124]	; (8006680 <_free_r+0x98>)
 8006602:	6813      	ldr	r3, [r2, #0]
 8006604:	4610      	mov	r0, r2
 8006606:	b933      	cbnz	r3, 8006616 <_free_r+0x2e>
 8006608:	6063      	str	r3, [r4, #4]
 800660a:	6014      	str	r4, [r2, #0]
 800660c:	4628      	mov	r0, r5
 800660e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006612:	f000 b94e 	b.w	80068b2 <__malloc_unlock>
 8006616:	42a3      	cmp	r3, r4
 8006618:	d90c      	bls.n	8006634 <_free_r+0x4c>
 800661a:	6821      	ldr	r1, [r4, #0]
 800661c:	1862      	adds	r2, r4, r1
 800661e:	4293      	cmp	r3, r2
 8006620:	bf04      	itt	eq
 8006622:	681a      	ldreq	r2, [r3, #0]
 8006624:	685b      	ldreq	r3, [r3, #4]
 8006626:	6063      	str	r3, [r4, #4]
 8006628:	bf04      	itt	eq
 800662a:	1852      	addeq	r2, r2, r1
 800662c:	6022      	streq	r2, [r4, #0]
 800662e:	6004      	str	r4, [r0, #0]
 8006630:	e7ec      	b.n	800660c <_free_r+0x24>
 8006632:	4613      	mov	r3, r2
 8006634:	685a      	ldr	r2, [r3, #4]
 8006636:	b10a      	cbz	r2, 800663c <_free_r+0x54>
 8006638:	42a2      	cmp	r2, r4
 800663a:	d9fa      	bls.n	8006632 <_free_r+0x4a>
 800663c:	6819      	ldr	r1, [r3, #0]
 800663e:	1858      	adds	r0, r3, r1
 8006640:	42a0      	cmp	r0, r4
 8006642:	d10b      	bne.n	800665c <_free_r+0x74>
 8006644:	6820      	ldr	r0, [r4, #0]
 8006646:	4401      	add	r1, r0
 8006648:	1858      	adds	r0, r3, r1
 800664a:	4282      	cmp	r2, r0
 800664c:	6019      	str	r1, [r3, #0]
 800664e:	d1dd      	bne.n	800660c <_free_r+0x24>
 8006650:	6810      	ldr	r0, [r2, #0]
 8006652:	6852      	ldr	r2, [r2, #4]
 8006654:	605a      	str	r2, [r3, #4]
 8006656:	4401      	add	r1, r0
 8006658:	6019      	str	r1, [r3, #0]
 800665a:	e7d7      	b.n	800660c <_free_r+0x24>
 800665c:	d902      	bls.n	8006664 <_free_r+0x7c>
 800665e:	230c      	movs	r3, #12
 8006660:	602b      	str	r3, [r5, #0]
 8006662:	e7d3      	b.n	800660c <_free_r+0x24>
 8006664:	6820      	ldr	r0, [r4, #0]
 8006666:	1821      	adds	r1, r4, r0
 8006668:	428a      	cmp	r2, r1
 800666a:	bf04      	itt	eq
 800666c:	6811      	ldreq	r1, [r2, #0]
 800666e:	6852      	ldreq	r2, [r2, #4]
 8006670:	6062      	str	r2, [r4, #4]
 8006672:	bf04      	itt	eq
 8006674:	1809      	addeq	r1, r1, r0
 8006676:	6021      	streq	r1, [r4, #0]
 8006678:	605c      	str	r4, [r3, #4]
 800667a:	e7c7      	b.n	800660c <_free_r+0x24>
 800667c:	bd38      	pop	{r3, r4, r5, pc}
 800667e:	bf00      	nop
 8006680:	20000208 	.word	0x20000208

08006684 <_malloc_r>:
 8006684:	b570      	push	{r4, r5, r6, lr}
 8006686:	1ccd      	adds	r5, r1, #3
 8006688:	f025 0503 	bic.w	r5, r5, #3
 800668c:	3508      	adds	r5, #8
 800668e:	2d0c      	cmp	r5, #12
 8006690:	bf38      	it	cc
 8006692:	250c      	movcc	r5, #12
 8006694:	2d00      	cmp	r5, #0
 8006696:	4606      	mov	r6, r0
 8006698:	db01      	blt.n	800669e <_malloc_r+0x1a>
 800669a:	42a9      	cmp	r1, r5
 800669c:	d903      	bls.n	80066a6 <_malloc_r+0x22>
 800669e:	230c      	movs	r3, #12
 80066a0:	6033      	str	r3, [r6, #0]
 80066a2:	2000      	movs	r0, #0
 80066a4:	bd70      	pop	{r4, r5, r6, pc}
 80066a6:	f000 f903 	bl	80068b0 <__malloc_lock>
 80066aa:	4a21      	ldr	r2, [pc, #132]	; (8006730 <_malloc_r+0xac>)
 80066ac:	6814      	ldr	r4, [r2, #0]
 80066ae:	4621      	mov	r1, r4
 80066b0:	b991      	cbnz	r1, 80066d8 <_malloc_r+0x54>
 80066b2:	4c20      	ldr	r4, [pc, #128]	; (8006734 <_malloc_r+0xb0>)
 80066b4:	6823      	ldr	r3, [r4, #0]
 80066b6:	b91b      	cbnz	r3, 80066c0 <_malloc_r+0x3c>
 80066b8:	4630      	mov	r0, r6
 80066ba:	f000 f83d 	bl	8006738 <_sbrk_r>
 80066be:	6020      	str	r0, [r4, #0]
 80066c0:	4629      	mov	r1, r5
 80066c2:	4630      	mov	r0, r6
 80066c4:	f000 f838 	bl	8006738 <_sbrk_r>
 80066c8:	1c43      	adds	r3, r0, #1
 80066ca:	d124      	bne.n	8006716 <_malloc_r+0x92>
 80066cc:	230c      	movs	r3, #12
 80066ce:	6033      	str	r3, [r6, #0]
 80066d0:	4630      	mov	r0, r6
 80066d2:	f000 f8ee 	bl	80068b2 <__malloc_unlock>
 80066d6:	e7e4      	b.n	80066a2 <_malloc_r+0x1e>
 80066d8:	680b      	ldr	r3, [r1, #0]
 80066da:	1b5b      	subs	r3, r3, r5
 80066dc:	d418      	bmi.n	8006710 <_malloc_r+0x8c>
 80066de:	2b0b      	cmp	r3, #11
 80066e0:	d90f      	bls.n	8006702 <_malloc_r+0x7e>
 80066e2:	600b      	str	r3, [r1, #0]
 80066e4:	50cd      	str	r5, [r1, r3]
 80066e6:	18cc      	adds	r4, r1, r3
 80066e8:	4630      	mov	r0, r6
 80066ea:	f000 f8e2 	bl	80068b2 <__malloc_unlock>
 80066ee:	f104 000b 	add.w	r0, r4, #11
 80066f2:	1d23      	adds	r3, r4, #4
 80066f4:	f020 0007 	bic.w	r0, r0, #7
 80066f8:	1ac3      	subs	r3, r0, r3
 80066fa:	d0d3      	beq.n	80066a4 <_malloc_r+0x20>
 80066fc:	425a      	negs	r2, r3
 80066fe:	50e2      	str	r2, [r4, r3]
 8006700:	e7d0      	b.n	80066a4 <_malloc_r+0x20>
 8006702:	428c      	cmp	r4, r1
 8006704:	684b      	ldr	r3, [r1, #4]
 8006706:	bf16      	itet	ne
 8006708:	6063      	strne	r3, [r4, #4]
 800670a:	6013      	streq	r3, [r2, #0]
 800670c:	460c      	movne	r4, r1
 800670e:	e7eb      	b.n	80066e8 <_malloc_r+0x64>
 8006710:	460c      	mov	r4, r1
 8006712:	6849      	ldr	r1, [r1, #4]
 8006714:	e7cc      	b.n	80066b0 <_malloc_r+0x2c>
 8006716:	1cc4      	adds	r4, r0, #3
 8006718:	f024 0403 	bic.w	r4, r4, #3
 800671c:	42a0      	cmp	r0, r4
 800671e:	d005      	beq.n	800672c <_malloc_r+0xa8>
 8006720:	1a21      	subs	r1, r4, r0
 8006722:	4630      	mov	r0, r6
 8006724:	f000 f808 	bl	8006738 <_sbrk_r>
 8006728:	3001      	adds	r0, #1
 800672a:	d0cf      	beq.n	80066cc <_malloc_r+0x48>
 800672c:	6025      	str	r5, [r4, #0]
 800672e:	e7db      	b.n	80066e8 <_malloc_r+0x64>
 8006730:	20000208 	.word	0x20000208
 8006734:	2000020c 	.word	0x2000020c

08006738 <_sbrk_r>:
 8006738:	b538      	push	{r3, r4, r5, lr}
 800673a:	4c06      	ldr	r4, [pc, #24]	; (8006754 <_sbrk_r+0x1c>)
 800673c:	2300      	movs	r3, #0
 800673e:	4605      	mov	r5, r0
 8006740:	4608      	mov	r0, r1
 8006742:	6023      	str	r3, [r4, #0]
 8006744:	f7fd fb70 	bl	8003e28 <_sbrk>
 8006748:	1c43      	adds	r3, r0, #1
 800674a:	d102      	bne.n	8006752 <_sbrk_r+0x1a>
 800674c:	6823      	ldr	r3, [r4, #0]
 800674e:	b103      	cbz	r3, 8006752 <_sbrk_r+0x1a>
 8006750:	602b      	str	r3, [r5, #0]
 8006752:	bd38      	pop	{r3, r4, r5, pc}
 8006754:	200006e4 	.word	0x200006e4

08006758 <__sread>:
 8006758:	b510      	push	{r4, lr}
 800675a:	460c      	mov	r4, r1
 800675c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006760:	f000 f8a8 	bl	80068b4 <_read_r>
 8006764:	2800      	cmp	r0, #0
 8006766:	bfab      	itete	ge
 8006768:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800676a:	89a3      	ldrhlt	r3, [r4, #12]
 800676c:	181b      	addge	r3, r3, r0
 800676e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006772:	bfac      	ite	ge
 8006774:	6563      	strge	r3, [r4, #84]	; 0x54
 8006776:	81a3      	strhlt	r3, [r4, #12]
 8006778:	bd10      	pop	{r4, pc}

0800677a <__swrite>:
 800677a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800677e:	461f      	mov	r7, r3
 8006780:	898b      	ldrh	r3, [r1, #12]
 8006782:	05db      	lsls	r3, r3, #23
 8006784:	4605      	mov	r5, r0
 8006786:	460c      	mov	r4, r1
 8006788:	4616      	mov	r6, r2
 800678a:	d505      	bpl.n	8006798 <__swrite+0x1e>
 800678c:	2302      	movs	r3, #2
 800678e:	2200      	movs	r2, #0
 8006790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006794:	f000 f868 	bl	8006868 <_lseek_r>
 8006798:	89a3      	ldrh	r3, [r4, #12]
 800679a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800679e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067a2:	81a3      	strh	r3, [r4, #12]
 80067a4:	4632      	mov	r2, r6
 80067a6:	463b      	mov	r3, r7
 80067a8:	4628      	mov	r0, r5
 80067aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067ae:	f000 b817 	b.w	80067e0 <_write_r>

080067b2 <__sseek>:
 80067b2:	b510      	push	{r4, lr}
 80067b4:	460c      	mov	r4, r1
 80067b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067ba:	f000 f855 	bl	8006868 <_lseek_r>
 80067be:	1c43      	adds	r3, r0, #1
 80067c0:	89a3      	ldrh	r3, [r4, #12]
 80067c2:	bf15      	itete	ne
 80067c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80067c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80067ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80067ce:	81a3      	strheq	r3, [r4, #12]
 80067d0:	bf18      	it	ne
 80067d2:	81a3      	strhne	r3, [r4, #12]
 80067d4:	bd10      	pop	{r4, pc}

080067d6 <__sclose>:
 80067d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067da:	f000 b813 	b.w	8006804 <_close_r>
	...

080067e0 <_write_r>:
 80067e0:	b538      	push	{r3, r4, r5, lr}
 80067e2:	4c07      	ldr	r4, [pc, #28]	; (8006800 <_write_r+0x20>)
 80067e4:	4605      	mov	r5, r0
 80067e6:	4608      	mov	r0, r1
 80067e8:	4611      	mov	r1, r2
 80067ea:	2200      	movs	r2, #0
 80067ec:	6022      	str	r2, [r4, #0]
 80067ee:	461a      	mov	r2, r3
 80067f0:	f7fd fafe 	bl	8003df0 <_write>
 80067f4:	1c43      	adds	r3, r0, #1
 80067f6:	d102      	bne.n	80067fe <_write_r+0x1e>
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	b103      	cbz	r3, 80067fe <_write_r+0x1e>
 80067fc:	602b      	str	r3, [r5, #0]
 80067fe:	bd38      	pop	{r3, r4, r5, pc}
 8006800:	200006e4 	.word	0x200006e4

08006804 <_close_r>:
 8006804:	b538      	push	{r3, r4, r5, lr}
 8006806:	4c06      	ldr	r4, [pc, #24]	; (8006820 <_close_r+0x1c>)
 8006808:	2300      	movs	r3, #0
 800680a:	4605      	mov	r5, r0
 800680c:	4608      	mov	r0, r1
 800680e:	6023      	str	r3, [r4, #0]
 8006810:	f7fd fafc 	bl	8003e0c <_close>
 8006814:	1c43      	adds	r3, r0, #1
 8006816:	d102      	bne.n	800681e <_close_r+0x1a>
 8006818:	6823      	ldr	r3, [r4, #0]
 800681a:	b103      	cbz	r3, 800681e <_close_r+0x1a>
 800681c:	602b      	str	r3, [r5, #0]
 800681e:	bd38      	pop	{r3, r4, r5, pc}
 8006820:	200006e4 	.word	0x200006e4

08006824 <_fstat_r>:
 8006824:	b538      	push	{r3, r4, r5, lr}
 8006826:	4c07      	ldr	r4, [pc, #28]	; (8006844 <_fstat_r+0x20>)
 8006828:	2300      	movs	r3, #0
 800682a:	4605      	mov	r5, r0
 800682c:	4608      	mov	r0, r1
 800682e:	4611      	mov	r1, r2
 8006830:	6023      	str	r3, [r4, #0]
 8006832:	f7fd faef 	bl	8003e14 <_fstat>
 8006836:	1c43      	adds	r3, r0, #1
 8006838:	d102      	bne.n	8006840 <_fstat_r+0x1c>
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	b103      	cbz	r3, 8006840 <_fstat_r+0x1c>
 800683e:	602b      	str	r3, [r5, #0]
 8006840:	bd38      	pop	{r3, r4, r5, pc}
 8006842:	bf00      	nop
 8006844:	200006e4 	.word	0x200006e4

08006848 <_isatty_r>:
 8006848:	b538      	push	{r3, r4, r5, lr}
 800684a:	4c06      	ldr	r4, [pc, #24]	; (8006864 <_isatty_r+0x1c>)
 800684c:	2300      	movs	r3, #0
 800684e:	4605      	mov	r5, r0
 8006850:	4608      	mov	r0, r1
 8006852:	6023      	str	r3, [r4, #0]
 8006854:	f7fd fae4 	bl	8003e20 <_isatty>
 8006858:	1c43      	adds	r3, r0, #1
 800685a:	d102      	bne.n	8006862 <_isatty_r+0x1a>
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	b103      	cbz	r3, 8006862 <_isatty_r+0x1a>
 8006860:	602b      	str	r3, [r5, #0]
 8006862:	bd38      	pop	{r3, r4, r5, pc}
 8006864:	200006e4 	.word	0x200006e4

08006868 <_lseek_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4c07      	ldr	r4, [pc, #28]	; (8006888 <_lseek_r+0x20>)
 800686c:	4605      	mov	r5, r0
 800686e:	4608      	mov	r0, r1
 8006870:	4611      	mov	r1, r2
 8006872:	2200      	movs	r2, #0
 8006874:	6022      	str	r2, [r4, #0]
 8006876:	461a      	mov	r2, r3
 8006878:	f7fd fad4 	bl	8003e24 <_lseek>
 800687c:	1c43      	adds	r3, r0, #1
 800687e:	d102      	bne.n	8006886 <_lseek_r+0x1e>
 8006880:	6823      	ldr	r3, [r4, #0]
 8006882:	b103      	cbz	r3, 8006886 <_lseek_r+0x1e>
 8006884:	602b      	str	r3, [r5, #0]
 8006886:	bd38      	pop	{r3, r4, r5, pc}
 8006888:	200006e4 	.word	0x200006e4

0800688c <__ascii_mbtowc>:
 800688c:	b082      	sub	sp, #8
 800688e:	b901      	cbnz	r1, 8006892 <__ascii_mbtowc+0x6>
 8006890:	a901      	add	r1, sp, #4
 8006892:	b142      	cbz	r2, 80068a6 <__ascii_mbtowc+0x1a>
 8006894:	b14b      	cbz	r3, 80068aa <__ascii_mbtowc+0x1e>
 8006896:	7813      	ldrb	r3, [r2, #0]
 8006898:	600b      	str	r3, [r1, #0]
 800689a:	7812      	ldrb	r2, [r2, #0]
 800689c:	1c10      	adds	r0, r2, #0
 800689e:	bf18      	it	ne
 80068a0:	2001      	movne	r0, #1
 80068a2:	b002      	add	sp, #8
 80068a4:	4770      	bx	lr
 80068a6:	4610      	mov	r0, r2
 80068a8:	e7fb      	b.n	80068a2 <__ascii_mbtowc+0x16>
 80068aa:	f06f 0001 	mvn.w	r0, #1
 80068ae:	e7f8      	b.n	80068a2 <__ascii_mbtowc+0x16>

080068b0 <__malloc_lock>:
 80068b0:	4770      	bx	lr

080068b2 <__malloc_unlock>:
 80068b2:	4770      	bx	lr

080068b4 <_read_r>:
 80068b4:	b538      	push	{r3, r4, r5, lr}
 80068b6:	4c07      	ldr	r4, [pc, #28]	; (80068d4 <_read_r+0x20>)
 80068b8:	4605      	mov	r5, r0
 80068ba:	4608      	mov	r0, r1
 80068bc:	4611      	mov	r1, r2
 80068be:	2200      	movs	r2, #0
 80068c0:	6022      	str	r2, [r4, #0]
 80068c2:	461a      	mov	r2, r3
 80068c4:	f7fd fa86 	bl	8003dd4 <_read>
 80068c8:	1c43      	adds	r3, r0, #1
 80068ca:	d102      	bne.n	80068d2 <_read_r+0x1e>
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	b103      	cbz	r3, 80068d2 <_read_r+0x1e>
 80068d0:	602b      	str	r3, [r5, #0]
 80068d2:	bd38      	pop	{r3, r4, r5, pc}
 80068d4:	200006e4 	.word	0x200006e4

080068d8 <__ascii_wctomb>:
 80068d8:	b149      	cbz	r1, 80068ee <__ascii_wctomb+0x16>
 80068da:	2aff      	cmp	r2, #255	; 0xff
 80068dc:	bf85      	ittet	hi
 80068de:	238a      	movhi	r3, #138	; 0x8a
 80068e0:	6003      	strhi	r3, [r0, #0]
 80068e2:	700a      	strbls	r2, [r1, #0]
 80068e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80068e8:	bf98      	it	ls
 80068ea:	2001      	movls	r0, #1
 80068ec:	4770      	bx	lr
 80068ee:	4608      	mov	r0, r1
 80068f0:	4770      	bx	lr
	...

080068f4 <_init>:
 80068f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f6:	bf00      	nop
 80068f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068fa:	bc08      	pop	{r3}
 80068fc:	469e      	mov	lr, r3
 80068fe:	4770      	bx	lr

08006900 <_fini>:
 8006900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006902:	bf00      	nop
 8006904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006906:	bc08      	pop	{r3}
 8006908:	469e      	mov	lr, r3
 800690a:	4770      	bx	lr
