// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_doitgen_kernel_doitgen,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.151120,HLS_SYN_LAT=8321,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1764,HLS_SYN_LUT=1709,HLS_VERSION=2023_1_1}" *)

module kernel_doitgen (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        C4_address0,
        C4_ce0,
        C4_q0,
        C4_address1,
        C4_ce1,
        C4_q1,
        sum_address0,
        sum_ce0,
        sum_we0,
        sum_d0,
        sum_q0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [9:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [7:0] C4_address0;
output   C4_ce0;
input  [31:0] C4_q0;
output  [7:0] C4_address1;
output   C4_ce1;
input  [31:0] C4_q1;
output  [3:0] sum_address0;
output   sum_ce0;
output   sum_we0;
output  [31:0] sum_d0;
input  [31:0] sum_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] A_address0;
reg A_ce0;
reg A_we0;
reg[9:0] A_address1;
reg A_ce1;
reg[3:0] sum_address0;
reg sum_ce0;
reg sum_we0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] select_ln21_fu_280_p3;
reg   [3:0] select_ln21_reg_503;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln21_fu_250_p2;
wire   [3:0] select_ln21_1_fu_288_p3;
reg   [3:0] select_ln21_1_reg_508;
wire   [9:0] sub_ln26_fu_357_p2;
reg   [9:0] sub_ln26_reg_513;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [31:0] A_load_reg_548;
reg   [31:0] A_load_1_reg_553;
wire    ap_CS_fsm_state5;
reg   [31:0] A_load_2_reg_568;
reg   [31:0] A_load_3_reg_573;
wire    ap_CS_fsm_state6;
reg   [31:0] A_load_4_reg_588;
reg   [31:0] A_load_5_reg_593;
wire    ap_CS_fsm_state7;
reg   [31:0] A_load_6_reg_608;
reg   [31:0] A_load_7_reg_613;
wire    ap_CS_fsm_state8;
reg   [31:0] A_load_8_reg_628;
reg   [31:0] A_load_9_reg_633;
reg   [31:0] A_load_10_reg_638;
wire    ap_CS_fsm_state9;
reg   [31:0] A_load_11_reg_643;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_done;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_idle;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_ready;
wire   [7:0] grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_address0;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_ce0;
wire   [7:0] grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_address1;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_ce1;
wire   [3:0] grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_address0;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_ce0;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_we0;
wire   [31:0] grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_d0;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_done;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_idle;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_ready;
wire   [9:0] grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_address0;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_ce0;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_we0;
wire   [31:0] grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_d0;
wire   [3:0] grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_sum_address0;
wire    grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_sum_ce0;
reg    grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln26_15_fu_363_p1;
wire   [63:0] zext_ln26_16_fu_374_p1;
wire   [63:0] zext_ln26_17_fu_384_p1;
wire   [63:0] zext_ln26_18_fu_394_p1;
wire   [63:0] zext_ln26_19_fu_404_p1;
wire   [63:0] zext_ln26_20_fu_414_p1;
wire   [63:0] zext_ln26_21_fu_424_p1;
wire   [63:0] zext_ln26_22_fu_434_p1;
wire   [63:0] zext_ln26_23_fu_444_p1;
wire   [63:0] zext_ln26_24_fu_454_p1;
wire   [63:0] zext_ln26_25_fu_464_p1;
wire   [63:0] zext_ln26_26_fu_474_p1;
reg   [3:0] q_fu_84;
wire   [3:0] add_ln22_fu_296_p2;
reg   [3:0] r_fu_88;
reg   [6:0] indvar_flatten_fu_92;
wire   [6:0] add_ln21_1_fu_256_p2;
wire   [0:0] icmp_ln22_fu_274_p2;
wire   [3:0] add_ln21_fu_268_p2;
wire   [6:0] tmp_fu_317_p3;
wire   [7:0] zext_ln22_fu_324_p1;
wire   [7:0] zext_ln26_fu_328_p1;
wire   [7:0] add_ln26_11_fu_331_p2;
wire   [5:0] trunc_ln26_fu_337_p1;
wire   [9:0] p_shl_fu_341_p3;
wire   [9:0] p_shl1_fu_349_p3;
wire   [9:0] or_ln26_fu_368_p2;
wire   [9:0] or_ln26_1_fu_379_p2;
wire   [9:0] or_ln26_2_fu_389_p2;
wire   [9:0] add_ln26_12_fu_399_p2;
wire   [9:0] add_ln26_13_fu_409_p2;
wire   [9:0] add_ln26_14_fu_419_p2;
wire   [9:0] add_ln26_15_fu_429_p2;
wire   [9:0] add_ln26_16_fu_439_p2;
wire   [9:0] add_ln26_17_fu_449_p2;
wire   [9:0] add_ln26_18_fu_459_p2;
wire   [9:0] add_ln26_19_fu_469_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start_reg = 1'b0;
#0 grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start_reg = 1'b0;
end

kernel_doitgen_kernel_doitgen_Pipeline_VITIS_LOOP_23_3 grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start),
    .ap_done(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_done),
    .ap_idle(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_idle),
    .ap_ready(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_ready),
    .C4_address0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_address0),
    .C4_ce0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_ce0),
    .C4_q0(C4_q0),
    .C4_address1(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_address1),
    .C4_ce1(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_ce1),
    .C4_q1(C4_q1),
    .sum_address0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_address0),
    .sum_ce0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_ce0),
    .sum_we0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_we0),
    .sum_d0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_d0),
    .sext_ln26(A_load_reg_548),
    .sext_ln26_1(A_load_1_reg_553),
    .sext_ln26_2(A_load_2_reg_568),
    .sext_ln26_3(A_load_3_reg_573),
    .sext_ln26_4(A_load_4_reg_588),
    .sext_ln26_5(A_load_5_reg_593),
    .sext_ln26_6(A_load_6_reg_608),
    .sext_ln26_7(A_load_7_reg_613),
    .sext_ln26_8(A_load_8_reg_628),
    .sext_ln26_9(A_load_9_reg_633),
    .sext_ln26_10(A_load_10_reg_638),
    .sext_ln23(A_load_11_reg_643)
);

kernel_doitgen_kernel_doitgen_Pipeline_VITIS_LOOP_28_5 grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start),
    .ap_done(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_done),
    .ap_idle(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_idle),
    .ap_ready(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_ready),
    .sub_ln26(sub_ln26_reg_513),
    .A_address0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_address0),
    .A_ce0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_ce0),
    .A_we0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_we0),
    .A_d0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_d0),
    .sum_address0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_sum_address0),
    .sum_ce0(grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_sum_ce0),
    .sum_q0(sum_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_ready == 1'b1)) begin
            grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_ready == 1'b1)) begin
            grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_fu_92 <= 7'd0;
    end else if (((icmp_ln21_fu_250_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_fu_92 <= add_ln21_1_fu_256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        q_fu_84 <= 4'd0;
    end else if (((icmp_ln21_fu_250_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        q_fu_84 <= add_ln22_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_fu_88 <= 4'd0;
    end else if (((icmp_ln21_fu_250_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        r_fu_88 <= select_ln21_1_fu_288_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        A_load_10_reg_638 <= A_q1;
        A_load_11_reg_643 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_load_1_reg_553 <= A_q0;
        A_load_reg_548 <= A_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_load_2_reg_568 <= A_q1;
        A_load_3_reg_573 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_load_4_reg_588 <= A_q1;
        A_load_5_reg_593 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        A_load_6_reg_608 <= A_q1;
        A_load_7_reg_613 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_load_8_reg_628 <= A_q1;
        A_load_9_reg_633 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_250_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        select_ln21_1_reg_508 <= select_ln21_1_fu_288_p3;
        select_ln21_reg_503 <= select_ln21_fu_280_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sub_ln26_reg_513[9 : 2] <= sub_ln26_fu_357_p2[9 : 2];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address0 = zext_ln26_26_fu_474_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address0 = zext_ln26_24_fu_454_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = zext_ln26_22_fu_434_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address0 = zext_ln26_20_fu_414_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address0 = zext_ln26_18_fu_394_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = zext_ln26_16_fu_374_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_address0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address1 = zext_ln26_25_fu_464_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address1 = zext_ln26_23_fu_444_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address1 = zext_ln26_21_fu_424_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address1 = zext_ln26_19_fu_404_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address1 = zext_ln26_17_fu_384_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address1 = zext_ln26_15_fu_363_p1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        A_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_ce0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_we0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln21_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln21_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sum_address0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_address0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_address0;
    end else begin
        sum_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sum_ce0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_ce0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_ce0;
    end else begin
        sum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_we0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_we0;
    end else begin
        sum_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln21_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_d0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_A_d0;

assign C4_address0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_address0;

assign C4_address1 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_address1;

assign C4_ce0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_ce0;

assign C4_ce1 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_C4_ce1;

assign add_ln21_1_fu_256_p2 = (indvar_flatten_fu_92 + 7'd1);

assign add_ln21_fu_268_p2 = (r_fu_88 + 4'd1);

assign add_ln22_fu_296_p2 = (select_ln21_fu_280_p3 + 4'd1);

assign add_ln26_11_fu_331_p2 = (zext_ln22_fu_324_p1 + zext_ln26_fu_328_p1);

assign add_ln26_12_fu_399_p2 = (sub_ln26_reg_513 + 10'd4);

assign add_ln26_13_fu_409_p2 = (sub_ln26_reg_513 + 10'd5);

assign add_ln26_14_fu_419_p2 = (sub_ln26_reg_513 + 10'd6);

assign add_ln26_15_fu_429_p2 = (sub_ln26_reg_513 + 10'd7);

assign add_ln26_16_fu_439_p2 = (sub_ln26_reg_513 + 10'd8);

assign add_ln26_17_fu_449_p2 = (sub_ln26_reg_513 + 10'd9);

assign add_ln26_18_fu_459_p2 = (sub_ln26_reg_513 + 10'd10);

assign add_ln26_19_fu_469_p2 = (sub_ln26_reg_513 + 10'd11);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_ap_start_reg;

assign grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start = grp_kernel_doitgen_Pipeline_VITIS_LOOP_28_5_fu_223_ap_start_reg;

assign icmp_ln21_fu_250_p2 = ((indvar_flatten_fu_92 == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_274_p2 = ((q_fu_84 == 4'd8) ? 1'b1 : 1'b0);

assign or_ln26_1_fu_379_p2 = (sub_ln26_reg_513 | 10'd2);

assign or_ln26_2_fu_389_p2 = (sub_ln26_reg_513 | 10'd3);

assign or_ln26_fu_368_p2 = (sub_ln26_fu_357_p2 | 10'd1);

assign p_shl1_fu_349_p3 = {{add_ln26_11_fu_331_p2}, {2'd0}};

assign p_shl_fu_341_p3 = {{trunc_ln26_fu_337_p1}, {4'd0}};

assign select_ln21_1_fu_288_p3 = ((icmp_ln22_fu_274_p2[0:0] == 1'b1) ? add_ln21_fu_268_p2 : r_fu_88);

assign select_ln21_fu_280_p3 = ((icmp_ln22_fu_274_p2[0:0] == 1'b1) ? 4'd0 : q_fu_84);

assign sub_ln26_fu_357_p2 = (p_shl_fu_341_p3 - p_shl1_fu_349_p3);

assign sum_d0 = grp_kernel_doitgen_Pipeline_VITIS_LOOP_23_3_fu_201_sum_d0;

assign tmp_fu_317_p3 = {{select_ln21_1_reg_508}, {3'd0}};

assign trunc_ln26_fu_337_p1 = add_ln26_11_fu_331_p2[5:0];

assign zext_ln22_fu_324_p1 = tmp_fu_317_p3;

assign zext_ln26_15_fu_363_p1 = sub_ln26_fu_357_p2;

assign zext_ln26_16_fu_374_p1 = or_ln26_fu_368_p2;

assign zext_ln26_17_fu_384_p1 = or_ln26_1_fu_379_p2;

assign zext_ln26_18_fu_394_p1 = or_ln26_2_fu_389_p2;

assign zext_ln26_19_fu_404_p1 = add_ln26_12_fu_399_p2;

assign zext_ln26_20_fu_414_p1 = add_ln26_13_fu_409_p2;

assign zext_ln26_21_fu_424_p1 = add_ln26_14_fu_419_p2;

assign zext_ln26_22_fu_434_p1 = add_ln26_15_fu_429_p2;

assign zext_ln26_23_fu_444_p1 = add_ln26_16_fu_439_p2;

assign zext_ln26_24_fu_454_p1 = add_ln26_17_fu_449_p2;

assign zext_ln26_25_fu_464_p1 = add_ln26_18_fu_459_p2;

assign zext_ln26_26_fu_474_p1 = add_ln26_19_fu_469_p2;

assign zext_ln26_fu_328_p1 = select_ln21_reg_503;

always @ (posedge ap_clk) begin
    sub_ln26_reg_513[1:0] <= 2'b00;
end

endmodule //kernel_doitgen
