#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\Marcelo\iverilog\lib\ivl\va_math.vpi";
S_00000187ef323cf0 .scope module, "float_addition_tb" "float_addition_tb" 2 3;
 .timescale -8 -10;
v00000187ef36c350_0 .var "A_tb", 31 0;
v00000187ef36c3f0_0 .var "B_tb", 31 0;
v00000187ef36cd50_0 .var "clk_tb", 0 0;
v00000187ef36ce90_0 .var "op_tb", 0 0;
v00000187ef36cf30_0 .var "reset_tb", 0 0;
S_00000187ef3222f0 .scope module, "float_addition_tb" "float_addition" 2 11, 3 1 0, S_00000187ef323cf0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
v00000187ef36d750_0 .net "A", 31 0, v00000187ef36c350_0;  1 drivers
v00000187ef36c990_0 .net "B", 31 0, v00000187ef36c3f0_0;  1 drivers
v00000187ef36c210_0 .net "ULA_START", 0 0, v00000187ef36c710_0;  1 drivers
v00000187ef36dc50_0 .net "big_ULA_out", 28 0, L_00000187ef310dc0;  1 drivers
v00000187ef36d6b0_0 .net "clk", 0 0, v00000187ef36cd50_0;  1 drivers
v00000187ef36c2b0_0 .net "continue_selector", 0 0, v00000187ef36c030_0;  1 drivers
v00000187ef36ccb0_0 .net "done_ULA", 0 0, v00000187ef366460_0;  1 drivers
v00000187ef36d7f0_0 .net "exp_difference", 7 0, L_00000187ef311140;  1 drivers
v00000187ef36d890_0 .net "exp_fract_selector", 0 0, v00000187ef36c0d0_0;  1 drivers
v00000187ef36dbb0_0 .net "fract_UC", 28 0, L_00000187ef310b90;  1 drivers
v00000187ef36da70_0 .net "normalize_selector", 0 0, v00000187ef36d430_0;  1 drivers
v00000187ef36ca30_0 .net "normalized", 0 0, v00000187ef36c670_0;  1 drivers
v00000187ef36cb70_0 .net "op", 0 0, v00000187ef36ce90_0;  1 drivers
v00000187ef36d930_0 .net "reset", 0 0, v00000187ef36cf30_0;  1 drivers
v00000187ef36cc10_0 .net "result", 31 0, L_00000187ef4bea40;  1 drivers
v00000187ef36de30_0 .net "shift_A", 7 0, v00000187ef36d570_0;  1 drivers
v00000187ef36c170_0 .net "sum_mult_selector", 0 0, v00000187ef36c8f0_0;  1 drivers
S_00000187ef322480 .scope module, "FD" "FD" 3 38, 4 1 0, S_00000187ef3222f0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sum_mult_selector";
    .port_info 3 /INPUT 1 "exp_fract_selector";
    .port_info 4 /INPUT 1 "normalize_selector";
    .port_info 5 /INPUT 1 "ULA_START";
    .port_info 6 /INPUT 8 "shift_A";
    .port_info 7 /INPUT 32 "A";
    .port_info 8 /INPUT 32 "B";
    .port_info 9 /INPUT 1 "normalized";
    .port_info 10 /INPUT 1 "continue_selector";
    .port_info 11 /OUTPUT 8 "exp_difference";
    .port_info 12 /OUTPUT 29 "ula_out";
    .port_info 13 /OUTPUT 32 "result";
    .port_info 14 /OUTPUT 1 "done_ULA";
    .port_info 15 /OUTPUT 29 "fract_UC";
L_00000187ef311140 .functor BUFZ 8, L_00000187ef464650, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000187ef311840 .functor NOT 1, v00000187ef36c0d0_0, C4<0>, C4<0>, C4<0>;
L_00000187ef310dc0 .functor BUFZ 29, L_00000187ef463b10, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>;
L_00000187ef311990 .functor NOT 1, v00000187ef36c0d0_0, C4<0>, C4<0>, C4<0>;
L_00000187ef310f10 .functor BUFZ 1, v00000187ef366c80_0, C4<0>, C4<0>, C4<0>;
L_00000187ef310b90 .functor BUFZ 29, v00000187ef31fa10_0, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>, C4<00000000000000000000000000000>;
v00000187ef369870_0 .net "A", 31 0, v00000187ef36c350_0;  alias, 1 drivers
v00000187ef3690f0_0 .net "B", 31 0, v00000187ef36c3f0_0;  alias, 1 drivers
v00000187ef369050_0 .net "ULA_START", 0 0, v00000187ef36c710_0;  alias, 1 drivers
v00000187ef369910_0 .net "ULA_fract_OUT", 28 0, L_00000187ef463b10;  1 drivers
v00000187ef368150_0 .net *"_ivl_13", 7 0, L_00000187ef463070;  1 drivers
L_00000187ef465080 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000187ef369730_0 .net/2u *"_ivl_14", 7 0, L_00000187ef465080;  1 drivers
L_00000187ef465308 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000187ef369370_0 .net/2u *"_ivl_24", 2 0, L_00000187ef465308;  1 drivers
L_00000187ef465350 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000187ef368650_0 .net/2u *"_ivl_26", 2 0, L_00000187ef465350;  1 drivers
v00000187ef3686f0_0 .net *"_ivl_3", 7 0, L_00000187ef4645b0;  1 drivers
L_00000187ef465398 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000187ef3699b0_0 .net/2u *"_ivl_30", 2 0, L_00000187ef465398;  1 drivers
L_00000187ef4653e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000187ef369cd0_0 .net/2u *"_ivl_32", 2 0, L_00000187ef4653e0;  1 drivers
L_00000187ef465038 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000187ef368790_0 .net/2u *"_ivl_4", 7 0, L_00000187ef465038;  1 drivers
v00000187ef3694b0_0 .net *"_ivl_43", 0 0, L_00000187ef310f10;  1 drivers
v00000187ef368d30_0 .net *"_ivl_47", 22 0, L_00000187ef4bd6e0;  1 drivers
L_00000187ef465818 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v00000187ef3697d0_0 .net/2u *"_ivl_51", 7 0, L_00000187ef465818;  1 drivers
v00000187ef3695f0_0 .net *"_ivl_53", 7 0, L_00000187ef4be040;  1 drivers
v00000187ef368290_0 .net "clk", 0 0, v00000187ef36cd50_0;  alias, 1 drivers
v00000187ef369b90_0 .net "continue_selector", 0 0, v00000187ef36c030_0;  alias, 1 drivers
v00000187ef368830_0 .net "done_ULA", 0 0, v00000187ef366460_0;  alias, 1 drivers
v00000187ef369d70_0 .net "exp", 7 0, L_00000187ef463e30;  1 drivers
v00000187ef3688d0_0 .net "expA", 7 0, L_00000187ef464b50;  1 drivers
v00000187ef368970_0 .net "expB", 7 0, L_00000187ef463930;  1 drivers
v00000187ef368bf0_0 .net "exp_adjusted", 7 0, L_00000187ef464150;  1 drivers
v00000187ef368a10_0 .net "exp_difference", 7 0, L_00000187ef311140;  alias, 1 drivers
v00000187ef368330_0 .net "exp_fract_selector", 0 0, v00000187ef36c0d0_0;  alias, 1 drivers
v00000187ef368dd0_0 .net "exp_higher", 7 0, L_00000187ef463c50;  1 drivers
v00000187ef369410_0 .net "exp_result", 7 0, v00000187ef321270_0;  1 drivers
v00000187ef3681f0_0 .net "fractA", 22 0, L_00000187ef464790;  1 drivers
v00000187ef368e70_0 .net "fractB", 22 0, L_00000187ef463430;  1 drivers
v00000187ef368ab0_0 .net "fract_UC", 28 0, L_00000187ef310b90;  alias, 1 drivers
v00000187ef369190_0 .net "fract_result", 28 0, v00000187ef31fa10_0;  1 drivers
v00000187ef3683d0_0 .net "fract_shifted", 28 0, L_00000187ef4be7c0;  1 drivers
v00000187ef369230_0 .net "higher_ULAIN", 28 0, L_00000187ef464bf0;  1 drivers
v00000187ef369550_0 .net "higher_fract", 22 0, L_00000187ef4636b0;  1 drivers
v00000187ef369690_0 .net "left_right_in", 28 0, L_00000187ef464470;  1 drivers
v00000187ef369e10_0 .net "lower_ULAIN", 28 0, L_00000187ef464a10;  1 drivers
v00000187ef36c850_0 .net "lower_fract", 22 0, L_00000187ef464d30;  1 drivers
v00000187ef36cad0_0 .net "normalize_selector", 0 0, v00000187ef36d430_0;  alias, 1 drivers
v00000187ef36d390_0 .net "normalized", 0 0, v00000187ef36c670_0;  alias, 1 drivers
v00000187ef36bf90_0 .net "reset", 0 0, v00000187ef36cf30_0;  alias, 1 drivers
v00000187ef36d610_0 .net "result", 31 0, L_00000187ef4bea40;  alias, 1 drivers
v00000187ef36dd90_0 .net "sA", 0 0, L_00000187ef36cfd0;  1 drivers
v00000187ef36c5d0_0 .net "sB", 0 0, L_00000187ef463570;  1 drivers
v00000187ef36d070_0 .net "shift_A", 7 0, v00000187ef36d570_0;  alias, 1 drivers
v00000187ef36d9d0_0 .net "sign_c", 0 0, v00000187ef366c80_0;  1 drivers
v00000187ef36db10_0 .net "small_ula_out", 7 0, L_00000187ef464650;  1 drivers
v00000187ef36dcf0_0 .net "sum_mult_selector", 0 0, v00000187ef36c8f0_0;  alias, 1 drivers
v00000187ef36c490_0 .net "ula_out", 28 0, L_00000187ef310dc0;  alias, 1 drivers
L_00000187ef36cfd0 .part v00000187ef36c350_0, 31, 1;
L_00000187ef4645b0 .part v00000187ef36c350_0, 23, 8;
L_00000187ef464b50 .arith/sub 8, L_00000187ef4645b0, L_00000187ef465038;
L_00000187ef464790 .part v00000187ef36c350_0, 0, 23;
L_00000187ef463570 .part v00000187ef36c3f0_0, 31, 1;
L_00000187ef463070 .part v00000187ef36c3f0_0, 23, 8;
L_00000187ef463930 .arith/sub 8, L_00000187ef463070, L_00000187ef465080;
L_00000187ef463430 .part v00000187ef36c3f0_0, 0, 23;
L_00000187ef464ab0 .concat [ 3 23 3 0], L_00000187ef465350, L_00000187ef464d30, L_00000187ef465308;
L_00000187ef464bf0 .concat [ 3 23 3 0], L_00000187ef4653e0, L_00000187ef4636b0, L_00000187ef465398;
L_00000187ef4bd6e0 .part v00000187ef31fa10_0, 3, 23;
L_00000187ef4bea40 .concat8 [ 23 8 1 0], L_00000187ef4bd6e0, L_00000187ef4be040, L_00000187ef310f10;
L_00000187ef4be040 .arith/sum 8, v00000187ef321270_0, L_00000187ef465818;
S_00000187ef2f9fc0 .scope module, "MUX_EXP_HIGHER" "MUX2_8bits" 4 98, 5 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "result";
L_00000187ef465548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000187ef3118b0 .functor XNOR 1, L_00000187ef311990, L_00000187ef465548, C4<0>, C4<0>;
v00000187ef320b90_0 .net/2u *"_ivl_0", 0 0, L_00000187ef465548;  1 drivers
v00000187ef320e10_0 .net *"_ivl_2", 0 0, L_00000187ef3118b0;  1 drivers
v00000187ef31fbf0_0 .net "a", 7 0, L_00000187ef464b50;  alias, 1 drivers
v00000187ef321590_0 .net "b", 7 0, L_00000187ef463930;  alias, 1 drivers
v00000187ef31fc90_0 .net "result", 7 0, L_00000187ef463c50;  alias, 1 drivers
v00000187ef320730_0 .net "select", 0 0, L_00000187ef311990;  1 drivers
L_00000187ef463c50 .functor MUXZ 8, L_00000187ef464b50, L_00000187ef463930, L_00000187ef3118b0, C4<>;
S_00000187ef2fa150 .scope module, "MUX_INCREMENT_DECREMENT" "MUX2_8bits" 4 106, 5 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "result";
L_00000187ef465590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000187ef311a70 .functor XNOR 1, v00000187ef36c030_0, L_00000187ef465590, C4<0>, C4<0>;
v00000187ef31fd30_0 .net/2u *"_ivl_0", 0 0, L_00000187ef465590;  1 drivers
v00000187ef320050_0 .net *"_ivl_2", 0 0, L_00000187ef311a70;  1 drivers
v00000187ef321450_0 .net "a", 7 0, L_00000187ef463c50;  alias, 1 drivers
v00000187ef3216d0_0 .net "b", 7 0, v00000187ef321270_0;  alias, 1 drivers
v00000187ef320550_0 .net "result", 7 0, L_00000187ef463e30;  alias, 1 drivers
v00000187ef320ff0_0 .net "select", 0 0, v00000187ef36c030_0;  alias, 1 drivers
L_00000187ef463e30 .functor MUXZ 8, L_00000187ef463c50, v00000187ef321270_0, L_00000187ef311a70, C4<>;
S_00000187ef2fa2e0 .scope module, "MUX_LEFT_RIGHT" "MUX2_29bits" 4 121, 6 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "a";
    .port_info 1 /INPUT 29 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 29 "result";
v00000187ef321770_0 .net *"_ivl_0", 31 0, L_00000187ef4641f0;  1 drivers
L_00000187ef4656b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef321630_0 .net *"_ivl_3", 30 0, L_00000187ef4656b0;  1 drivers
L_00000187ef4656f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000187ef320a50_0 .net/2u *"_ivl_4", 31 0, L_00000187ef4656f8;  1 drivers
v00000187ef320c30_0 .net *"_ivl_6", 0 0, L_00000187ef464290;  1 drivers
v00000187ef321090_0 .net "a", 28 0, L_00000187ef463b10;  alias, 1 drivers
v00000187ef320cd0_0 .net "b", 28 0, v00000187ef31fa10_0;  alias, 1 drivers
v00000187ef321810_0 .net "result", 28 0, L_00000187ef464470;  alias, 1 drivers
v00000187ef31fdd0_0 .net "select", 0 0, v00000187ef36c030_0;  alias, 1 drivers
L_00000187ef4641f0 .concat [ 1 31 0 0], v00000187ef36c030_0, L_00000187ef4656b0;
L_00000187ef464290 .cmp/eq 32, L_00000187ef4641f0, L_00000187ef4656f8;
L_00000187ef464470 .functor MUXZ 29, L_00000187ef463b10, v00000187ef31fa10_0, L_00000187ef464290, C4<>;
S_00000187ef2f1bc0 .scope module, "MUX_ULAIN_HIGHER" "MUX2_23bits" 4 57, 7 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 23 "result";
v00000187ef3218b0_0 .net *"_ivl_0", 31 0, L_00000187ef464830;  1 drivers
L_00000187ef4651e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef320370_0 .net *"_ivl_3", 30 0, L_00000187ef4651e8;  1 drivers
L_00000187ef465230 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000187ef3202d0_0 .net/2u *"_ivl_4", 31 0, L_00000187ef465230;  1 drivers
v00000187ef320f50_0 .net *"_ivl_6", 0 0, L_00000187ef4646f0;  1 drivers
v00000187ef3213b0_0 .net "a", 22 0, L_00000187ef464790;  alias, 1 drivers
v00000187ef31ff10_0 .net "b", 22 0, L_00000187ef463430;  alias, 1 drivers
v00000187ef320d70_0 .net "result", 22 0, L_00000187ef4636b0;  alias, 1 drivers
v00000187ef320af0_0 .net "select", 0 0, L_00000187ef311840;  1 drivers
L_00000187ef464830 .concat [ 1 31 0 0], L_00000187ef311840, L_00000187ef4651e8;
L_00000187ef4646f0 .cmp/eq 32, L_00000187ef464830, L_00000187ef465230;
L_00000187ef4636b0 .functor MUXZ 23, L_00000187ef464790, L_00000187ef463430, L_00000187ef4646f0, C4<>;
S_00000187ef2f1d50 .scope module, "MUX_ULAIN_LOWER" "MUX2_23bits" 4 50, 7 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 23 "result";
v00000187ef31fab0_0 .net *"_ivl_0", 31 0, L_00000187ef463750;  1 drivers
L_00000187ef465158 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef321130_0 .net *"_ivl_3", 30 0, L_00000187ef465158;  1 drivers
L_00000187ef4651a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000187ef31ffb0_0 .net/2u *"_ivl_4", 31 0, L_00000187ef4651a0;  1 drivers
v00000187ef3214f0_0 .net *"_ivl_6", 0 0, L_00000187ef4634d0;  1 drivers
v00000187ef320230_0 .net "a", 22 0, L_00000187ef464790;  alias, 1 drivers
v00000187ef320410_0 .net "b", 22 0, L_00000187ef463430;  alias, 1 drivers
v00000187ef320eb0_0 .net "result", 22 0, L_00000187ef464d30;  alias, 1 drivers
v00000187ef3211d0_0 .net "select", 0 0, v00000187ef36c0d0_0;  alias, 1 drivers
L_00000187ef463750 .concat [ 1 31 0 0], v00000187ef36c0d0_0, L_00000187ef465158;
L_00000187ef4634d0 .cmp/eq 32, L_00000187ef463750, L_00000187ef4651a0;
L_00000187ef464d30 .functor MUXZ 23, L_00000187ef464790, L_00000187ef463430, L_00000187ef4634d0, C4<>;
S_00000187ef2f1ee0 .scope module, "arredonda" "arredonda" 4 139, 8 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "normalized";
    .port_info 1 /INPUT 8 "exp_in";
    .port_info 2 /OUTPUT 8 "exp_out";
    .port_info 3 /INPUT 29 "fract_in";
    .port_info 4 /OUTPUT 29 "fract_out";
v00000187ef3207d0_0 .net "exp_in", 7 0, L_00000187ef464150;  alias, 1 drivers
v00000187ef321270_0 .var "exp_out", 7 0;
v00000187ef321310_0 .net "fract_in", 28 0, L_00000187ef4be7c0;  alias, 1 drivers
v00000187ef31fa10_0 .var "fract_out", 28 0;
v00000187ef3200f0_0 .net "normalized", 0 0, v00000187ef36c670_0;  alias, 1 drivers
v00000187ef3205f0_0 .net "seguranca", 2 0, L_00000187ef4beb80;  1 drivers
E_00000187ef30dd70 .event anyedge, v00000187ef3207d0_0, v00000187ef3200f0_0, v00000187ef321310_0, v00000187ef3205f0_0;
L_00000187ef4beb80 .part L_00000187ef4be7c0, 0, 3;
S_00000187ef2e54c0 .scope module, "exp_ULA" "small_ULA" 4 36, 9 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "sum_mult_selector";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "exp_difference";
v00000187ef320190_0 .net *"_ivl_0", 31 0, L_00000187ef464c90;  1 drivers
v00000187ef31fb50_0 .net *"_ivl_10", 7 0, L_00000187ef463bb0;  1 drivers
L_00000187ef4650c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef320690_0 .net *"_ivl_3", 30 0, L_00000187ef4650c8;  1 drivers
L_00000187ef465110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef320870_0 .net/2u *"_ivl_4", 31 0, L_00000187ef465110;  1 drivers
v00000187ef320910_0 .net *"_ivl_6", 0 0, L_00000187ef463250;  1 drivers
v00000187ef3209b0_0 .net *"_ivl_8", 7 0, L_00000187ef464510;  1 drivers
v00000187ef307ae0_0 .net "a", 7 0, L_00000187ef464b50;  alias, 1 drivers
v00000187ef2e7f20_0 .net "b", 7 0, L_00000187ef463930;  alias, 1 drivers
v00000187ef366dc0_0 .net "exp_difference", 7 0, L_00000187ef464650;  alias, 1 drivers
v00000187ef366be0_0 .net "sum_mult_selector", 0 0, v00000187ef36c8f0_0;  alias, 1 drivers
L_00000187ef464c90 .concat [ 1 31 0 0], v00000187ef36c8f0_0, L_00000187ef4650c8;
L_00000187ef463250 .cmp/eq 32, L_00000187ef464c90, L_00000187ef465110;
L_00000187ef464510 .arith/sub 8, L_00000187ef464b50, L_00000187ef463930;
L_00000187ef463bb0 .arith/sum 8, L_00000187ef464b50, L_00000187ef463930;
L_00000187ef464650 .functor MUXZ 8, L_00000187ef463bb0, L_00000187ef464510, L_00000187ef463250, C4<>;
S_00000187ef2e5650 .scope module, "fract_ULA" "ULA" 4 81, 10 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 29 "a";
    .port_info 3 /INPUT 29 "b";
    .port_info 4 /INPUT 1 "sign_a";
    .port_info 5 /INPUT 1 "sign_b";
    .port_info 6 /INPUT 1 "start";
    .port_info 7 /INPUT 1 "op";
    .port_info 8 /OUTPUT 29 "c";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "sign_c";
P_00000187ef2e57e0 .param/l "DONE" 0 10 14, +C4<00000000000000000000000000000100>;
P_00000187ef2e5818 .param/l "IDLE" 0 10 14, +C4<00000000000000000000000000000000>;
P_00000187ef2e5850 .param/l "MULT" 0 10 14, +C4<00000000000000000000000000000011>;
P_00000187ef2e5888 .param/l "SOMA" 0 10 14, +C4<00000000000000000000000000000010>;
P_00000187ef2e58c0 .param/l "START" 0 10 14, +C4<00000000000000000000000000000001>;
P_00000187ef2e58f8 .param/l "TRATAR_MULT" 0 10 14, +C4<00000000000000000000000000000110>;
v00000187ef366640_0 .net *"_ivl_0", 0 0, L_00000187ef463610;  1 drivers
v00000187ef366fa0_0 .net *"_ivl_11", 23 0, L_00000187ef463d90;  1 drivers
v00000187ef367360_0 .net *"_ivl_12", 47 0, L_00000187ef4640b0;  1 drivers
v00000187ef367680_0 .net *"_ivl_16", 0 0, L_00000187ef464e70;  1 drivers
v00000187ef3666e0_0 .net *"_ivl_19", 23 0, L_00000187ef464f10;  1 drivers
L_00000187ef465428 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef3660a0_0 .net/2u *"_ivl_2", 23 0, L_00000187ef465428;  1 drivers
v00000187ef366320_0 .net *"_ivl_20", 23 0, L_00000187ef4632f0;  1 drivers
v00000187ef366aa0_0 .net *"_ivl_23", 23 0, L_00000187ef463390;  1 drivers
v00000187ef366a00_0 .net *"_ivl_24", 23 0, L_00000187ef4637f0;  1 drivers
v00000187ef366820_0 .net *"_ivl_29", 0 0, L_00000187ef4639d0;  1 drivers
L_00000187ef4654b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000187ef367860_0 .net/2u *"_ivl_30", 0 0, L_00000187ef4654b8;  1 drivers
v00000187ef366280_0 .net *"_ivl_33", 26 0, L_00000187ef464330;  1 drivers
L_00000187ef465500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000187ef3665a0_0 .net/2u *"_ivl_34", 0 0, L_00000187ef465500;  1 drivers
v00000187ef367ae0_0 .net *"_ivl_36", 28 0, L_00000187ef463a70;  1 drivers
v00000187ef366780_0 .net *"_ivl_5", 23 0, L_00000187ef463cf0;  1 drivers
v00000187ef366f00_0 .net *"_ivl_6", 47 0, L_00000187ef4631b0;  1 drivers
L_00000187ef465470 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef3663c0_0 .net/2u *"_ivl_8", 23 0, L_00000187ef465470;  1 drivers
v00000187ef367b80_0 .net "a", 28 0, L_00000187ef464a10;  alias, 1 drivers
v00000187ef366000_0 .net "b", 28 0, L_00000187ef464bf0;  alias, 1 drivers
v00000187ef367720_0 .net "c", 28 0, L_00000187ef463b10;  alias, 1 drivers
v00000187ef3668c0_0 .net "clk", 0 0, v00000187ef36cd50_0;  alias, 1 drivers
v00000187ef3670e0_0 .var "counter", 4 0;
v00000187ef366460_0 .var "done", 0 0;
v00000187ef366500_0 .var "mult_result", 47 0;
v00000187ef367040_0 .net "multiplicador", 23 0, L_00000187ef463890;  1 drivers
v00000187ef367c20_0 .net "multiplicando", 47 0, L_00000187ef464dd0;  1 drivers
v00000187ef367900_0 .net "op", 0 0, v00000187ef36c8f0_0;  alias, 1 drivers
v00000187ef366960_0 .net "reset", 0 0, v00000187ef36cf30_0;  alias, 1 drivers
v00000187ef3677c0_0 .net "sign_a", 0 0, L_00000187ef36cfd0;  alias, 1 drivers
v00000187ef366b40_0 .net "sign_b", 0 0, L_00000187ef463570;  alias, 1 drivers
v00000187ef366c80_0 .var "sign_c", 0 0;
v00000187ef367220_0 .var "soma_result", 28 0;
v00000187ef367400_0 .net "start", 0 0, v00000187ef36c710_0;  alias, 1 drivers
v00000187ef366e60_0 .var "states", 2 0;
E_00000187ef30e870 .event posedge, v00000187ef3668c0_0;
E_00000187ef30e3f0 .event anyedge, v00000187ef366960_0;
L_00000187ef463610 .cmp/gt 29, L_00000187ef464a10, L_00000187ef464bf0;
L_00000187ef463cf0 .part L_00000187ef464a10, 3, 24;
L_00000187ef4631b0 .concat [ 24 24 0 0], L_00000187ef463cf0, L_00000187ef465428;
L_00000187ef463d90 .part L_00000187ef464bf0, 3, 24;
L_00000187ef4640b0 .concat [ 24 24 0 0], L_00000187ef463d90, L_00000187ef465470;
L_00000187ef464dd0 .functor MUXZ 48, L_00000187ef4640b0, L_00000187ef4631b0, L_00000187ef463610, C4<>;
L_00000187ef464e70 .cmp/gt 29, L_00000187ef464bf0, L_00000187ef464a10;
L_00000187ef464f10 .part L_00000187ef464a10, 3, 24;
L_00000187ef4632f0 .concat [ 24 0 0 0], L_00000187ef464f10;
L_00000187ef463390 .part L_00000187ef464bf0, 3, 24;
L_00000187ef4637f0 .concat [ 24 0 0 0], L_00000187ef463390;
L_00000187ef463890 .functor MUXZ 24, L_00000187ef4637f0, L_00000187ef4632f0, L_00000187ef464e70, C4<>;
L_00000187ef4639d0 .reduce/nor v00000187ef36c8f0_0;
L_00000187ef464330 .part v00000187ef366500_0, 21, 27;
L_00000187ef463a70 .concat [ 1 27 1 0], L_00000187ef465500, L_00000187ef464330, L_00000187ef4654b8;
L_00000187ef463b10 .functor MUXZ 29, L_00000187ef463a70, v00000187ef367220_0, L_00000187ef4639d0, C4<>;
S_00000187ef2caae0 .scope module, "incremento_decremento" "incremento_decremento" 4 114, 11 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "increment_decrement";
    .port_info 1 /INPUT 8 "exp_in";
    .port_info 2 /OUTPUT 8 "exp_out";
v00000187ef366d20_0 .net *"_ivl_0", 31 0, L_00000187ef463ed0;  1 drivers
v00000187ef367180_0 .net *"_ivl_10", 7 0, L_00000187ef464010;  1 drivers
L_00000187ef4655d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef3672c0_0 .net *"_ivl_3", 30 0, L_00000187ef4655d8;  1 drivers
L_00000187ef465620 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000187ef3674a0_0 .net/2u *"_ivl_4", 31 0, L_00000187ef465620;  1 drivers
v00000187ef367cc0_0 .net *"_ivl_6", 0 0, L_00000187ef463f70;  1 drivers
L_00000187ef465668 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000187ef367540_0 .net/2u *"_ivl_8", 7 0, L_00000187ef465668;  1 drivers
v00000187ef3675e0_0 .net "exp_in", 7 0, L_00000187ef463e30;  alias, 1 drivers
v00000187ef366140_0 .net "exp_out", 7 0, L_00000187ef464150;  alias, 1 drivers
v00000187ef367d60_0 .net "increment_decrement", 0 0, v00000187ef36d430_0;  alias, 1 drivers
L_00000187ef463ed0 .concat [ 1 31 0 0], v00000187ef36d430_0, L_00000187ef4655d8;
L_00000187ef463f70 .cmp/eq 32, L_00000187ef463ed0, L_00000187ef465620;
L_00000187ef464010 .arith/sum 8, L_00000187ef463e30, L_00000187ef465668;
L_00000187ef464150 .functor MUXZ 8, L_00000187ef463e30, L_00000187ef464010, L_00000187ef463f70, C4<>;
S_00000187ef2e2f40 .scope module, "left_right" "left_right" 4 130, 12 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "A";
    .port_info 1 /INPUT 1 "shift_selector";
    .port_info 2 /OUTPUT 29 "A_shifted";
v00000187ef367e00_0 .net "A", 28 0, L_00000187ef464470;  alias, 1 drivers
v00000187ef3679a0_0 .net "A_shifted", 28 0, L_00000187ef4be7c0;  alias, 1 drivers
v00000187ef367a40_0 .net *"_ivl_0", 31 0, L_00000187ef4643d0;  1 drivers
v00000187ef3661e0_0 .net *"_ivl_10", 27 0, L_00000187ef4bd820;  1 drivers
L_00000187ef4657d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000187ef365f60_0 .net *"_ivl_12", 0 0, L_00000187ef4657d0;  1 drivers
L_00000187ef465740 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef368510_0 .net *"_ivl_3", 30 0, L_00000187ef465740;  1 drivers
L_00000187ef465788 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000187ef3680b0_0 .net/2u *"_ivl_4", 31 0, L_00000187ef465788;  1 drivers
v00000187ef368f10_0 .net *"_ivl_6", 0 0, L_00000187ef4be400;  1 drivers
v00000187ef367f70_0 .net *"_ivl_8", 28 0, L_00000187ef4be0e0;  1 drivers
v00000187ef368b50_0 .net "shift_selector", 0 0, v00000187ef36d430_0;  alias, 1 drivers
L_00000187ef4643d0 .concat [ 1 31 0 0], v00000187ef36d430_0, L_00000187ef465740;
L_00000187ef4be400 .cmp/eq 32, L_00000187ef4643d0, L_00000187ef465788;
L_00000187ef4bd820 .part L_00000187ef464470, 1, 28;
L_00000187ef4be0e0 .concat [ 28 1 0 0], L_00000187ef4bd820, L_00000187ef4657d0;
L_00000187ef4be7c0 .functor MUXZ 29, L_00000187ef464470, L_00000187ef4be0e0, L_00000187ef4be400, C4<>;
S_00000187ef2e30d0 .scope module, "shift_right" "shift_right" 4 68, 13 1 0, S_00000187ef322480;
 .timescale -8 -10;
    .port_info 0 /INPUT 29 "A";
    .port_info 1 /INPUT 8 "shift_num";
    .port_info 2 /OUTPUT 29 "A_shifted";
    .port_info 3 /INPUT 1 "sum_mult_selector";
v00000187ef368010_0 .net "A", 28 0, L_00000187ef464ab0;  1 drivers
v00000187ef368fb0_0 .net "A_shifted", 28 0, L_00000187ef464a10;  alias, 1 drivers
v00000187ef369c30_0 .net *"_ivl_0", 31 0, L_00000187ef4648d0;  1 drivers
L_00000187ef465278 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef3685b0_0 .net *"_ivl_3", 30 0, L_00000187ef465278;  1 drivers
L_00000187ef4652c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000187ef368c90_0 .net/2u *"_ivl_4", 31 0, L_00000187ef4652c0;  1 drivers
v00000187ef3692d0_0 .net *"_ivl_6", 0 0, L_00000187ef463110;  1 drivers
v00000187ef369af0_0 .net *"_ivl_8", 28 0, L_00000187ef464970;  1 drivers
v00000187ef369a50_0 .net "shift_num", 7 0, v00000187ef36d570_0;  alias, 1 drivers
v00000187ef368470_0 .net "sum_mult_selector", 0 0, v00000187ef36c8f0_0;  alias, 1 drivers
L_00000187ef4648d0 .concat [ 1 31 0 0], v00000187ef36c8f0_0, L_00000187ef465278;
L_00000187ef463110 .cmp/eq 32, L_00000187ef4648d0, L_00000187ef4652c0;
L_00000187ef464970 .shift/r 29, L_00000187ef464ab0, v00000187ef36d570_0;
L_00000187ef464a10 .functor MUXZ 29, L_00000187ef464ab0, L_00000187ef464970, L_00000187ef463110, C4<>;
S_00000187ef2e3260 .scope module, "UC" "UC" 3 21, 14 1 0, S_00000187ef3222f0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "exp_difference";
    .port_info 3 /INPUT 29 "big_ULA_out";
    .port_info 4 /INPUT 29 "fract_UC";
    .port_info 5 /INPUT 1 "done_ULA";
    .port_info 6 /INPUT 1 "op";
    .port_info 7 /OUTPUT 1 "ULA_START";
    .port_info 8 /OUTPUT 1 "continue_selector";
    .port_info 9 /OUTPUT 1 "sum_mult_selector";
    .port_info 10 /OUTPUT 1 "normalize_selector";
    .port_info 11 /OUTPUT 1 "exp_fract_selector";
    .port_info 12 /OUTPUT 8 "shift_A";
    .port_info 13 /OUTPUT 1 "normalized";
P_00000187ef2e1fc0 .param/l "arredonda" 0 14 28, +C4<00000000000000000000000000000111>;
P_00000187ef2e1ff8 .param/l "bigULA" 0 14 25, +C4<00000000000000000000000000000100>;
P_00000187ef2e2030 .param/l "done" 0 14 29, +C4<00000000000000000000000000001000>;
P_00000187ef2e2068 .param/l "init" 0 14 21, +C4<00000000000000000000000000000000>;
P_00000187ef2e20a0 .param/l "normalizing" 0 14 27, +C4<00000000000000000000000000000110>;
P_00000187ef2e20d8 .param/l "selectRepeatedMux" 0 14 26, +C4<00000000000000000000000000000101>;
P_00000187ef2e2110 .param/l "selectULAIN" 0 14 23, +C4<00000000000000000000000000000010>;
P_00000187ef2e2148 .param/l "shiftaULAIN" 0 14 24, +C4<00000000000000000000000000000011>;
P_00000187ef2e2180 .param/l "smallULA" 0 14 22, +C4<00000000000000000000000000000001>;
v00000187ef36c710_0 .var "ULA_START", 0 0;
v00000187ef36cdf0_0 .net "big_ULA_out", 28 0, L_00000187ef310dc0;  alias, 1 drivers
v00000187ef36d250_0 .net "clk", 0 0, v00000187ef36cd50_0;  alias, 1 drivers
v00000187ef36c030_0 .var "continue_selector", 0 0;
v00000187ef36c530_0 .net "done_ULA", 0 0, v00000187ef366460_0;  alias, 1 drivers
v00000187ef36d2f0_0 .net "exp_difference", 7 0, L_00000187ef311140;  alias, 1 drivers
v00000187ef36c0d0_0 .var "exp_fract_selector", 0 0;
v00000187ef36d110_0 .net "fract_UC", 28 0, L_00000187ef310b90;  alias, 1 drivers
v00000187ef36d430_0 .var "normalize_selector", 0 0;
v00000187ef36c670_0 .var "normalized", 0 0;
v00000187ef36d1b0_0 .net "op", 0 0, v00000187ef36ce90_0;  alias, 1 drivers
v00000187ef36d4d0_0 .net "reset", 0 0, v00000187ef36cf30_0;  alias, 1 drivers
v00000187ef36d570_0 .var "shift_A", 7 0;
v00000187ef36c7b0_0 .var "state", 3 0;
v00000187ef36c8f0_0 .var "sum_mult_selector", 0 0;
E_00000187ef30deb0 .event posedge, v00000187ef366960_0, v00000187ef3668c0_0;
    .scope S_00000187ef2e3260;
T_0 ;
    %wait E_00000187ef30deb0;
    %load/vec4 v00000187ef36d4d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000187ef36c7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v00000187ef36c530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v00000187ef36d110_0;
    %parti/s 2, 27, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
T_0.15 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000187ef36c7b0_0, 0;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000187ef2e3260;
T_1 ;
    %wait E_00000187ef30e870;
    %load/vec4 v00000187ef36c7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef36c710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef36c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef36c8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef36d430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef36c0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef36c670_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v00000187ef36d1b0_0;
    %assign/vec4 v00000187ef36c8f0_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v00000187ef36d2f0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef36c0d0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000187ef36c0d0_0, 0;
T_1.11 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v00000187ef36d1b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000187ef36d570_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000187ef36d2f0_0;
    %assign/vec4 v00000187ef36d570_0, 0;
T_1.13 ;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v00000187ef36d1b0_0;
    %assign/vec4 v00000187ef36c8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000187ef36c710_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v00000187ef36cdf0_0;
    %parti/s 2, 27, 6;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000187ef36d430_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef36d430_0, 0;
T_1.15 ;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000187ef36c030_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000187ef36c670_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000187ef2e5650;
T_2 ;
    %wait E_00000187ef30e3f0;
    %load/vec4 v00000187ef366960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000187ef2e5650;
T_3 ;
    %wait E_00000187ef30e870;
    %load/vec4 v00000187ef366e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v00000187ef367400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v00000187ef367900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
T_3.9 ;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v00000187ef3670e0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
T_3.11 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000187ef2e5650;
T_4 ;
    %wait E_00000187ef30e870;
    %load/vec4 v00000187ef366960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000187ef366e60_0, 0;
T_4.0 ;
    %load/vec4 v00000187ef366e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187ef366460_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000187ef3670e0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v00000187ef366500_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v00000187ef3677c0_0;
    %load/vec4 v00000187ef366b40_0;
    %cmp/e;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v00000187ef367b80_0;
    %load/vec4 v00000187ef366000_0;
    %add;
    %assign/vec4 v00000187ef367220_0, 0;
    %load/vec4 v00000187ef3677c0_0;
    %assign/vec4 v00000187ef366c80_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000187ef366000_0;
    %load/vec4 v00000187ef367b80_0;
    %sub;
    %assign/vec4 v00000187ef367220_0, 0;
    %load/vec4 v00000187ef366b40_0;
    %assign/vec4 v00000187ef366c80_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v00000187ef3677c0_0;
    %load/vec4 v00000187ef366b40_0;
    %xor;
    %assign/vec4 v00000187ef366c80_0, 0;
    %load/vec4 v00000187ef367040_0;
    %load/vec4 v00000187ef3670e0_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v00000187ef366500_0;
    %load/vec4 v00000187ef367c20_0;
    %ix/getv 4, v00000187ef3670e0_0;
    %shiftl 4;
    %add;
    %assign/vec4 v00000187ef366500_0, 0;
T_4.10 ;
    %load/vec4 v00000187ef3670e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000187ef3670e0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000187ef366460_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000187ef2f1ee0;
T_5 ;
    %wait E_00000187ef30dd70;
    %load/vec4 v00000187ef3207d0_0;
    %assign/vec4 v00000187ef321270_0, 0;
    %load/vec4 v00000187ef3200f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000187ef321310_0;
    %assign/vec4 v00000187ef31fa10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000187ef3205f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000187ef31fa10_0, 4, 5;
    %load/vec4 v00000187ef321310_0;
    %parti/s 26, 3, 3;
    %addi 1, 0, 26;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000187ef31fa10_0, 4, 5;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000187ef321310_0;
    %assign/vec4 v00000187ef31fa10_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000187ef323cf0;
T_6 ;
    %vpi_call 2 20 "$dumpfile", "_testbenches/vvp/float_addition.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000187ef3222f0 {0 0 0};
    %pushi/vec4 1073741825, 0, 32;
    %store/vec4 v00000187ef36c350_0, 0, 32;
    %pushi/vec4 1073741825, 0, 32;
    %store/vec4 v00000187ef36c3f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187ef36ce90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187ef36cf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187ef36cd50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187ef36cf30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187ef36cf30_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000187ef323cf0;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v00000187ef36cd50_0;
    %inv;
    %store/vec4 v00000187ef36cd50_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\float_addition_tb.v";
    ".\float_addition.v";
    ".\FD.v";
    ".\MUX2_8bits.v";
    ".\MUX2_29bits.v";
    ".\MUX2_23bits.v";
    ".\arredonda.v";
    ".\small_ULA.v";
    ".\ULA.v";
    ".\incremento_decremento.v";
    ".\left_right.v";
    ".\shift_right.v";
    ".\UC.v";
