Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb  5 04:17:06 2025
| Host         : DESKTOP-88C58FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file scrolling_top_layer_timing_summary_routed.rpt -pb scrolling_top_layer_timing_summary_routed.pb -rpx scrolling_top_layer_timing_summary_routed.rpx -warn_on_violation
| Design       : scrolling_top_layer
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     118         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (239)
5. checking no_input_delay (7)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 92 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: B1/debounce_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_clock/clk_temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fast_clock/fast_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: led_clock/led_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: slow_clock/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (239)
--------------------------------------------------
 There are 239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  267          inf        0.000                      0                  267           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.593ns  (logic 5.411ns (42.966%)  route 7.182ns (57.034%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.530     4.996    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.152     5.148 r  S1/seg_data_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.848     5.996    S1/seg_data_OBUF[8]_inst_i_2_n_0
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.354     6.350 r  S1/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.509     8.859    seg_data_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.734    12.593 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.593    seg_data[0]
    D7                                                                r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.065ns  (logic 4.939ns (40.932%)  route 7.127ns (59.068%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.530     4.996    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I0_O)        0.124     5.120 r  S1/seg_data_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.808     5.928    S1/seg_data_OBUF[14]_inst_i_4_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.052 r  S1/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.493     8.546    seg_data_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    12.065 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.065    seg_data[6]
    B5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.012ns  (logic 4.965ns (41.334%)  route 7.047ns (58.666%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.314     2.007    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.152     2.159 r  S1/seg_data_OBUF[14]_inst_i_13/O
                         net (fo=3, routed)           0.653     2.812    S1/temp_seg_data2[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I0_O)        0.332     3.144 f  S1/seg_data_OBUF[14]_inst_i_7/O
                         net (fo=20, routed)          1.644     4.788    S1/scroll_pos_counter_reg[4]_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I4_O)        0.124     4.912 r  S1/seg_data_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.003     5.915    S1/seg_data_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.039 r  S1/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.433     8.472    seg_data_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540    12.012 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.012    seg_data[3]
    B7                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.932ns  (logic 5.190ns (43.495%)  route 6.742ns (56.505%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.419     4.885    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.009 r  S1/seg_data_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.667     5.676    S1/seg_data_OBUF[12]_inst_i_3_n_0
    SLICE_X63Y73         LUT4 (Prop_lut4_I1_O)        0.152     5.828 r  S1/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.361     8.189    seg_data_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.743    11.932 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.932    seg_data[4]
    A7                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.905ns  (logic 5.166ns (43.390%)  route 6.739ns (56.610%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.571     5.037    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  S1/seg_data_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.716     5.877    S1/seg_data_OBUF[13]_inst_i_4_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.153     6.030 r  S1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.157     8.187    seg_data_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.718    11.905 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.905    seg_data[5]
    D6                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.778ns  (logic 4.927ns (41.827%)  route 6.852ns (58.173%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.571     5.037    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.161 r  S1/seg_data_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.716     5.877    S1/seg_data_OBUF[13]_inst_i_4_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.124     6.001 r  S1/seg_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.270     8.271    seg_data_OBUF[13]
    H4                   OBUF (Prop_obuf_I_O)         3.508    11.778 r  seg_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.778    seg_data[13]
    H4                                                                r  seg_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.735ns  (logic 5.192ns (44.246%)  route 6.543ns (55.754%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.409     4.876    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.150     5.026 r  S1/seg_data_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.887     5.913    S1/seg_data_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.328     6.241 r  S1/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.950     8.192    seg_data_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543    11.735 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.735    seg_data[2]
    A5                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.593ns  (logic 5.193ns (44.795%)  route 6.400ns (55.205%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.409     4.876    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.150     5.026 r  S1/seg_data_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.842     5.868    S1/seg_data_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.328     6.196 r  S1/seg_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.853     8.049    seg_data_OBUF[10]
    D2                   OBUF (Prop_obuf_I_O)         3.544    11.593 r  seg_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.593    seg_data[10]
    D2                                                                r  seg_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 5.167ns (44.747%)  route 6.380ns (55.253%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.409     4.876    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.150     5.026 r  S1/seg_data_OBUF[10]_inst_i_4/O
                         net (fo=4, routed)           0.195     5.221    S1/seg_data_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.328     5.549 r  S1/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.480     8.029    seg_data_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    11.547 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.547    seg_data[1]
    C5                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.514ns  (logic 5.174ns (44.934%)  route 6.340ns (55.066%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  S1/scroll_pos_counter_reg[0]/Q
                         net (fo=15, routed)          1.321     2.014    S1/scroll_pos_signal[0]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.152     2.166 r  S1/seg_data_OBUF[14]_inst_i_16/O
                         net (fo=1, routed)           0.974     3.140    S1/seg_data_OBUF[14]_inst_i_16_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I2_O)        0.326     3.466 r  S1/seg_data_OBUF[14]_inst_i_10/O
                         net (fo=17, routed)          1.530     4.996    S1/seg_data_OBUF[14]_inst_i_10_n_0
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.152     5.148 r  S1/seg_data_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.848     5.996    S1/seg_data_OBUF[8]_inst_i_2_n_0
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.326     6.322 r  S1/seg_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.989    seg_data_OBUF[8]
    F4                   OBUF (Prop_obuf_I_O)         3.525    11.514 r  seg_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.514    seg_data[8]
    F4                                                                r  seg_data[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/digit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.243ns (69.050%)  route 0.109ns (30.950%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X62Y69         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.109     0.304    A1/Q[0]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.048     0.352 r  A1/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    A1/digit_counter[1]_i_1_n_0
    SLICE_X63Y69         FDCE                                         r  A1/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/check_lock_change_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            K1/temp_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.240ns (67.929%)  route 0.113ns (32.071%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE                         0.000     0.000 r  K1/check_lock_change_reg/C
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  K1/check_lock_change_reg/Q
                         net (fo=3, routed)           0.113     0.308    K1/check_lock_change
    SLICE_X64Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  K1/temp_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    K1/temp_state[1]_i_1_n_0
    SLICE_X64Y64         FDCE                                         r  K1/temp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_clock/clk_temp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_clock/clk_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDCE                         0.000     0.000 r  button_clock/clk_temp_reg/C
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_clock/clk_temp_reg/Q
                         net (fo=4, routed)           0.168     0.309    button_clock/CLK
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  button_clock/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     0.354    button_clock/clk_temp_i_1_n_0
    SLICE_X61Y59         FDCE                                         r  button_clock/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/debounce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE                         0.000     0.000 r  B1/count_reg[1]/C
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/count_reg[1]/Q
                         net (fo=2, routed)           0.163     0.327    B1/count_reg_n_0_[1]
    SLICE_X64Y59         LUT3 (Prop_lut3_I1_O)        0.043     0.370 r  B1/debounce_i_1/O
                         net (fo=1, routed)           0.000     0.370    B1/debounce
    SLICE_X64Y59         FDCE                                         r  B1/debounce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE                         0.000     0.000 r  B1/count_reg[1]/C
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/count_reg[1]/Q
                         net (fo=2, routed)           0.163     0.327    B1/count_reg_n_0_[1]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.372 r  B1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    B1/count[1]_i_1_n_0
    SLICE_X64Y59         FDCE                                         r  B1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.240ns (64.232%)  route 0.134ns (35.768%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[1]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  S1/scroll_pos_counter_reg[1]/Q
                         net (fo=13, routed)          0.134     0.329    S1/scroll_pos_signal[1]
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.045     0.374 r  S1/scroll_pos_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    S1/p_1_in[0]
    SLICE_X64Y65         FDCE                                         r  S1/scroll_pos_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.243ns (64.517%)  route 0.134ns (35.483%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[1]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  S1/scroll_pos_counter_reg[1]/Q
                         net (fo=13, routed)          0.134     0.329    S1/scroll_pos_signal[1]
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.048     0.377 r  S1/scroll_pos_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.377    S1/p_1_in[4]
    SLICE_X64Y65         FDCE                                         r  S1/scroll_pos_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.240ns (63.552%)  route 0.138ns (36.448%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[1]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  S1/scroll_pos_counter_reg[1]/Q
                         net (fo=13, routed)          0.138     0.333    S1/scroll_pos_signal[1]
    SLICE_X64Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.378 r  S1/scroll_pos_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    S1/p_1_in[2]
    SLICE_X64Y65         FDCE                                         r  S1/scroll_pos_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.243ns (63.839%)  route 0.138ns (36.161%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[1]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  S1/scroll_pos_counter_reg[1]/Q
                         net (fo=13, routed)          0.138     0.333    S1/scroll_pos_signal[1]
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.048     0.381 r  S1/scroll_pos_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    S1/p_1_in[3]
    SLICE_X64Y65         FDCE                                         r  S1/scroll_pos_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            P1/transition_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.263ns (65.033%)  route 0.141ns (34.967%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[2]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  S1/scroll_pos_counter_reg[2]/Q
                         net (fo=13, routed)          0.141     0.359    S1/scroll_pos_signal[2]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.404 r  S1/transition_active_i_1/O
                         net (fo=1, routed)           0.000     0.404    P1/transition_active_reg_0
    SLICE_X63Y65         FDRE                                         r  P1/transition_active_reg/D
  -------------------------------------------------------------------    -------------------





