// Seed: 601182299
module module_0 (
    input  tri1 id_0,
    output wand id_1,
    input  tri0 id_2,
    input  wand id_3,
    output tri0 id_4,
    output wand id_5,
    input  tri  id_6,
    input  wire id_7
);
  always id_5 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    output tri id_6,
    output wire id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input supply1 id_11
);
  assign id_6 = 1;
  wire id_13;
  assign id_3 = id_13;
  module_0(
      id_11, id_7, id_8, id_5, id_9, id_13, id_10, id_13
  );
endmodule
