{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624393153911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624393153911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 15:19:13 2021 " "Processing started: Tue Jun 22 15:19:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624393153911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624393153911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta p3 -c p3 " "Command: quartus_sta p3 -c p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624393153911 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624393153991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624393154099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624393154100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393154146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393154146 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1624393154277 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p3.sdc " "Synopsys Design Constraints File file not found: 'p3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1624393154289 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393154290 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624393154291 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name regn:reg_IR\|Q\[0\] regn:reg_IR\|Q\[0\] " "create_clock -period 1.000 -name regn:reg_IR\|Q\[0\] regn:reg_IR\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624393154291 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624393154291 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: dataa  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datab  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datad  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: dataa  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: datab  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~16  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~16  from: datad  to: combout " "Cell: comb_129\|Bus\[15\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154293 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624393154293 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1624393154294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624393154294 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624393154295 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1624393154302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624393154344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624393154344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.068 " "Worst-case setup slack is -8.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.068            -121.373 regn:reg_IR\|Q\[0\]  " "   -8.068            -121.373 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.002            -932.085 Clock  " "   -7.002            -932.085 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393154346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.981 " "Worst-case hold slack is -0.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.981              -5.685 regn:reg_IR\|Q\[0\]  " "   -0.981              -5.685 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 Clock  " "    0.382               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393154350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624393154352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624393154353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -174.000 Clock  " "   -3.000            -174.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.022            -228.243 regn:reg_IR\|Q\[0\]  " "   -2.022            -228.243 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393154358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393154358 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624393154552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624393154570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624393154922 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: dataa  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datab  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datad  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: dataa  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: datab  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~16  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~16  from: datad  to: combout " "Cell: comb_129\|Bus\[15\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393154954 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624393154954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624393154955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624393154963 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624393154963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.356 " "Worst-case setup slack is -7.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.356            -110.187 regn:reg_IR\|Q\[0\]  " "   -7.356            -110.187 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.132            -819.971 Clock  " "   -6.132            -819.971 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393155015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.687 " "Worst-case hold slack is -0.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687              -3.169 regn:reg_IR\|Q\[0\]  " "   -0.687              -3.169 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 Clock  " "    0.333               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393155020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624393155056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624393155059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -174.000 Clock  " "   -3.000            -174.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725            -198.622 regn:reg_IR\|Q\[0\]  " "   -1.725            -198.622 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393155099 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624393155233 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: dataa  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datab  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~13  from: datad  to: combout " "Cell: comb_129\|Bus\[15\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: dataa  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: datab  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~15  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~16  from: datac  to: combout " "Cell: comb_129\|Bus\[15\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_129\|Bus\[15\]~16  from: datad  to: combout " "Cell: comb_129\|Bus\[15\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624393155297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624393155297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624393155298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624393155301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624393155301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.588 " "Worst-case setup slack is -4.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.588             -69.064 regn:reg_IR\|Q\[0\]  " "   -4.588             -69.064 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851            -508.910 Clock  " "   -3.851            -508.910 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393155304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.539 " "Worst-case hold slack is -0.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -3.710 regn:reg_IR\|Q\[0\]  " "   -0.539              -3.710 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Clock  " "    0.201               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393155337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624393155340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624393155377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -186.930 Clock  " "   -3.000            -186.930 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102             -97.250 regn:reg_IR\|Q\[0\]  " "   -1.102             -97.250 regn:reg_IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624393155381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624393155381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624393156006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624393156007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624393156170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 15:19:16 2021 " "Processing ended: Tue Jun 22 15:19:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624393156170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624393156170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624393156170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624393156170 ""}
