

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_1'
================================================================
* Date:           Mon Mar  1 01:10:38 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataWidthConverter_Batch_1
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.723 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6274|     6274| 62.740 us | 62.740 us |  6274|  6274|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     6272|     6272|         2|          1|          1|  6272|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    153|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|     556|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     556|    252|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_fu_122_p2                       |     +    |      0|  0|  39|           1|          32|
    |t_fu_110_p2                       |     +    |      0|  0|  17|          13|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_86                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln476_fu_104_p2              |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln479_fu_116_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln490_fu_128_p2              |   icmp   |      0|  0|  18|          32|           6|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |select_ln490_fu_134_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 153|         101|          62|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1               |  15|          3|    1|          3|
    |ap_phi_mux_p_Val2_s_phi_fu_98_p4      |   9|          2|  256|        512|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_95  |   9|          2|  256|        512|
    |in_V_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |o_0_reg_73                            |   9|          2|   32|         64|
    |out_V_V_TDATA_blk_n                   |   9|          2|    1|          2|
    |p_025_0_reg_61                        |   9|          2|  248|        496|
    |t_0_reg_84                            |   9|          2|   13|         26|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         21|  809|       1621|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_95  |  256|   0|  256|          0|
    |icmp_ln476_reg_162                    |    1|   0|    1|          0|
    |icmp_ln479_reg_171                    |    1|   0|    1|          0|
    |o_0_reg_73                            |   32|   0|   32|          0|
    |p_025_0_reg_61                        |  248|   0|  248|          0|
    |t_0_reg_84                            |   13|   0|   13|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  556|   0|  556|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|in_V_V_TDATA    |  in |  256|    axis    |         in_V_V         |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |         in_V_V         |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |         in_V_V         |    pointer   |
|out_V_V_TDATA   | out |    8|    axis    |         out_V_V        |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |         out_V_V        |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

