Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Fri Jan 16 17:10:41 2026


Design: BaseDesign
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            3.719
  Required (ns):           3.647
  Operating Conditions: fast_hv_lt

Path 2
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[0]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[0]:D
  Delay (ns):              0.145
  Slack (ns):              0.072
  Arrival (ns):            2.088
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D
  Delay (ns):              0.145
  Slack (ns):              0.072
  Arrival (ns):            2.096
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 4
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            2.087
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 5
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[4]:D
  Delay (ns):              0.237
  Slack (ns):              0.079
  Arrival (ns):            2.174
  Required (ns):           2.095
  Operating Conditions: fast_hv_lt

Path 6
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.157
  Slack (ns):              0.081
  Arrival (ns):            2.107
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            2.102
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 8
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            2.103
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 9
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            2.103
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 10
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.085
  Arrival (ns):            2.085
  Required (ns):           2.000
  Operating Conditions: fast_hv_lt

Path 11
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[1]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[1]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.101
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 12
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin1[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.126
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 13
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[1]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[1].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.121
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 14
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[1]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[1]:D
  Delay (ns):              0.159
  Slack (ns):              0.086
  Arrival (ns):            2.102
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.105
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 16
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[27]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[27]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.103
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 17
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.155
  Slack (ns):              0.087
  Arrival (ns):            2.086
  Required (ns):           1.999
  Operating Conditions: fast_hv_lt

Path 18
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.093
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 19
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[5]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.093
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 20
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.093
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 21
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[30]:D
  Delay (ns):              0.166
  Slack (ns):              0.089
  Arrival (ns):            2.127
  Required (ns):           2.038
  Operating Conditions: fast_hv_lt

Path 22
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin1[3]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin2[3]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.130
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 23
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.113
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 24
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.114
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 25
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.165
  Slack (ns):              0.091
  Arrival (ns):            2.096
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 26
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:D
  Delay (ns):              0.166
  Slack (ns):              0.093
  Arrival (ns):            2.086
  Required (ns):           1.993
  Operating Conditions: fast_hv_lt

Path 27
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin3[2]:D
  Delay (ns):              0.167
  Slack (ns):              0.093
  Arrival (ns):            2.134
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 28
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_0[0]:D
  Delay (ns):              0.170
  Slack (ns):              0.096
  Arrival (ns):            2.090
  Required (ns):           1.994
  Operating Conditions: fast_hv_lt

Path 29
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0]:SLn
  Delay (ns):              0.275
  Slack (ns):              0.097
  Arrival (ns):            2.215
  Required (ns):           2.118
  Operating Conditions: fast_hv_lt

Path 30
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[6]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[6]:D
  Delay (ns):              0.262
  Slack (ns):              0.104
  Arrival (ns):            2.201
  Required (ns):           2.097
  Operating Conditions: fast_hv_lt

Path 31
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[13]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[13]:D
  Delay (ns):              0.183
  Slack (ns):              0.106
  Arrival (ns):            2.141
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 32
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[14]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[14]:D
  Delay (ns):              0.264
  Slack (ns):              0.107
  Arrival (ns):            2.200
  Required (ns):           2.093
  Operating Conditions: fast_hv_lt

Path 33
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[1]:D
  Delay (ns):              0.260
  Slack (ns):              0.109
  Arrival (ns):            2.204
  Required (ns):           2.095
  Operating Conditions: fast_hv_lt

Path 34
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0]:D
  Delay (ns):              0.254
  Slack (ns):              0.110
  Arrival (ns):            2.191
  Required (ns):           2.081
  Operating Conditions: fast_hv_lt

Path 35
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[18]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[18]:D
  Delay (ns):              0.188
  Slack (ns):              0.111
  Arrival (ns):            2.148
  Required (ns):           2.037
  Operating Conditions: fast_hv_lt

Path 36
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.185
  Slack (ns):              0.111
  Arrival (ns):            2.116
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 37
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[1]:D
  Delay (ns):              0.272
  Slack (ns):              0.112
  Arrival (ns):            2.206
  Required (ns):           2.094
  Operating Conditions: fast_hv_lt

Path 38
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr:D
  Delay (ns):              0.188
  Slack (ns):              0.114
  Arrival (ns):            2.130
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 39
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):              0.194
  Slack (ns):              0.117
  Arrival (ns):            2.130
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 40
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[5]:D
  Delay (ns):              0.269
  Slack (ns):              0.118
  Arrival (ns):            2.213
  Required (ns):           2.095
  Operating Conditions: fast_hv_lt

Path 41
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.214
  Slack (ns):              0.118
  Arrival (ns):            3.570
  Required (ns):           3.452
  Operating Conditions: fast_hv_lt

Path 42
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_illegal_instr_retr:D
  Delay (ns):              0.216
  Slack (ns):              0.119
  Arrival (ns):            2.148
  Required (ns):           2.029
  Operating Conditions: fast_hv_lt

Path 43
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.211
  Slack (ns):              0.120
  Arrival (ns):            2.161
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 44
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[23]:D
  Delay (ns):              0.196
  Slack (ns):              0.120
  Arrival (ns):            3.560
  Required (ns):           3.440
  Operating Conditions: fast_hv_lt

Path 45
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.121
  Arrival (ns):            2.133
  Required (ns):           2.012
  Operating Conditions: fast_hv_lt

Path 46
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.121
  Arrival (ns):            2.140
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 47
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:D
  Delay (ns):              0.195
  Slack (ns):              0.122
  Arrival (ns):            2.122
  Required (ns):           2.000
  Operating Conditions: fast_hv_lt

Path 48
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.142
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 49
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.142
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 50
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr[0]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.156
  Required (ns):           2.032
  Operating Conditions: fast_hv_lt

Path 51
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[29]:D
  Delay (ns):              0.200
  Slack (ns):              0.124
  Arrival (ns):            3.564
  Required (ns):           3.440
  Operating Conditions: fast_hv_lt

Path 52
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D
  Delay (ns):              0.202
  Slack (ns):              0.124
  Arrival (ns):            2.137
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 53
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.143
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 54
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.143
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 55
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.143
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 56
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[0]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.157
  Required (ns):           2.032
  Operating Conditions: fast_hv_lt

Path 57
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[2]:D
  Delay (ns):              0.198
  Slack (ns):              0.125
  Arrival (ns):            2.125
  Required (ns):           2.000
  Operating Conditions: fast_hv_lt

Path 58
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:D
  Delay (ns):              0.203
  Slack (ns):              0.126
  Arrival (ns):            2.170
  Required (ns):           2.044
  Operating Conditions: fast_hv_lt

Path 59
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37]:D
  Delay (ns):              0.201
  Slack (ns):              0.126
  Arrival (ns):            3.563
  Required (ns):           3.437
  Operating Conditions: fast_hv_lt

Path 60
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D
  Delay (ns):              0.203
  Slack (ns):              0.126
  Arrival (ns):            2.139
  Required (ns):           2.013
  Operating Conditions: fast_hv_lt

Path 61
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin3[3]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].APB_32.edge_pos[3]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.167
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 62
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[45]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[44]:D
  Delay (ns):              0.200
  Slack (ns):              0.127
  Arrival (ns):            2.147
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 63
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[4]:D
  Delay (ns):              0.278
  Slack (ns):              0.127
  Arrival (ns):            2.222
  Required (ns):           2.095
  Operating Conditions: fast_hv_lt

Path 64
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state[3]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.132
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 65
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]:D
  Delay (ns):              0.203
  Slack (ns):              0.127
  Arrival (ns):            3.567
  Required (ns):           3.440
  Operating Conditions: fast_hv_lt

Path 66
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[6]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.132
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 67
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/genblk1.RXRDY:D
  Delay (ns):              0.200
  Slack (ns):              0.127
  Arrival (ns):            2.120
  Required (ns):           1.993
  Operating Conditions: fast_hv_lt

Path 68
  From: MIV_ESS_C0_0/CoreUARTapb_0/controlReg2[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA[2]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.136
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 69
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[59]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[58]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.147
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 70
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[29]:D
  Delay (ns):              0.205
  Slack (ns):              0.128
  Arrival (ns):            2.169
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 71
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39]:D
  Delay (ns):              0.203
  Slack (ns):              0.128
  Arrival (ns):            3.565
  Required (ns):           3.437
  Operating Conditions: fast_hv_lt

Path 72
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.133
  Required (ns):           2.005
  Operating Conditions: fast_hv_lt

Path 73
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[4]:D
  Delay (ns):              0.207
  Slack (ns):              0.128
  Arrival (ns):            2.138
  Required (ns):           2.010
  Operating Conditions: fast_hv_lt

Path 74
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[37]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[36]:D
  Delay (ns):              0.206
  Slack (ns):              0.129
  Arrival (ns):            2.152
  Required (ns):           2.023
  Operating Conditions: fast_hv_lt

Path 75
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[36]:D
  Delay (ns):              0.204
  Slack (ns):              0.129
  Arrival (ns):            3.566
  Required (ns):           3.437
  Operating Conditions: fast_hv_lt

Path 76
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:D
  Delay (ns):              0.197
  Slack (ns):              0.129
  Arrival (ns):            2.122
  Required (ns):           1.993
  Operating Conditions: fast_hv_lt

Path 77
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D
  Delay (ns):              0.207
  Slack (ns):              0.130
  Arrival (ns):            2.136
  Required (ns):           2.006
  Operating Conditions: fast_hv_lt

Path 78
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr[0]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.157
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 79
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[23]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[23]:D
  Delay (ns):              0.278
  Slack (ns):              0.131
  Arrival (ns):            2.212
  Required (ns):           2.081
  Operating Conditions: fast_hv_lt

Path 80
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[2]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[2].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.166
  Required (ns):           2.035
  Operating Conditions: fast_hv_lt

Path 81
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[8]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[7]:D
  Delay (ns):              0.209
  Slack (ns):              0.132
  Arrival (ns):            2.176
  Required (ns):           2.044
  Operating Conditions: fast_hv_lt

Path 82
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[29]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[28]:D
  Delay (ns):              0.208
  Slack (ns):              0.132
  Arrival (ns):            2.172
  Required (ns):           2.040
  Operating Conditions: fast_hv_lt

Path 83
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[0]:D
  Delay (ns):              0.277
  Slack (ns):              0.132
  Arrival (ns):            2.221
  Required (ns):           2.089
  Operating Conditions: fast_hv_lt

Path 84
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[9]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9]:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.133
  Required (ns):           2.001
  Operating Conditions: fast_hv_lt

Path 85
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[34]:D
  Delay (ns):              0.207
  Slack (ns):              0.132
  Arrival (ns):            3.569
  Required (ns):           3.437
  Operating Conditions: fast_hv_lt

Path 86
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[2]:D
  Delay (ns):              0.205
  Slack (ns):              0.132
  Arrival (ns):            2.136
  Required (ns):           2.004
  Operating Conditions: fast_hv_lt

Path 87
  From: MIV_ESS_C0_0/CoreUARTapb_0/controlReg2[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA[1]:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.141
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 88
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[0]:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.148
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 89
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[9]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[8]:D
  Delay (ns):              0.210
  Slack (ns):              0.133
  Arrival (ns):            2.177
  Required (ns):           2.044
  Operating Conditions: fast_hv_lt

Path 90
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[28]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[27]:D
  Delay (ns):              0.210
  Slack (ns):              0.133
  Arrival (ns):            2.174
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 91
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[13]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[12]:D
  Delay (ns):              0.210
  Slack (ns):              0.133
  Arrival (ns):            2.178
  Required (ns):           2.045
  Operating Conditions: fast_hv_lt

Path 92
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[24]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[24]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.161
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 93
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[4]:D
  Delay (ns):              0.208
  Slack (ns):              0.133
  Arrival (ns):            3.543
  Required (ns):           3.410
  Operating Conditions: fast_hv_lt

Path 94
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.152
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 95
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[55]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[54]:D
  Delay (ns):              0.209
  Slack (ns):              0.134
  Arrival (ns):            2.154
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 96
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[46]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[45]:D
  Delay (ns):              0.209
  Slack (ns):              0.134
  Arrival (ns):            2.155
  Required (ns):           2.021
  Operating Conditions: fast_hv_lt

Path 97
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[21]:D
  Delay (ns):              0.211
  Slack (ns):              0.134
  Arrival (ns):            2.179
  Required (ns):           2.045
  Operating Conditions: fast_hv_lt

Path 98
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[15]:D
  Delay (ns):              0.210
  Slack (ns):              0.134
  Arrival (ns):            3.545
  Required (ns):           3.411
  Operating Conditions: fast_hv_lt

Path 99
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[16]:D
  Delay (ns):              0.298
  Slack (ns):              0.134
  Arrival (ns):            2.229
  Required (ns):           2.095
  Operating Conditions: fast_hv_lt

Path 100
  From: MIV_ESS_C0_0/CoreUARTapb_0/controlReg2[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA[4]:D
  Delay (ns):              0.208
  Slack (ns):              0.134
  Arrival (ns):            2.143
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

