Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Dec 31 00:14:28 2023
| Host         : DESKTOP-5C5TPG5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BranchPredictor_timing_summary_routed.rpt -pb BranchPredictor_timing_summary_routed.pb -rpx BranchPredictor_timing_summary_routed.rpx -warn_on_violation
| Design       : BranchPredictor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  71          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (8)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 71 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  145          inf        0.000                      0                  145           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 branch_instruction_address[1]
                            (input port)
  Destination:            branch_prediction
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 3.934ns (41.378%)  route 5.573ns (58.622%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  branch_instruction_address[1] (IN)
                         net (fo=0)                   0.000     0.000    branch_instruction_address[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  branch_instruction_address_IBUF[1]_inst/O
                         net (fo=17, routed)          2.235     3.173    branch_instruction_address_IBUF[1]
    SLICE_X43Y6          LUT5 (Prop_lut5_I2_O)        0.124     3.297 r  branch_prediction_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.867     4.165    branch_prediction_OBUF_inst_i_22_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I3_O)        0.124     4.289 r  branch_prediction_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.793     5.082    branch_prediction_OBUF_inst_i_6_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.206 r  branch_prediction_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.678     6.884    branch_prediction_OBUF
    V17                  OBUF (Prop_obuf_I_O)         2.624     9.507 r  branch_prediction_OBUF_inst/O
                         net (fo=0)                   0.000     9.507    branch_prediction
    V17                                                               r  branch_prediction (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 1.288ns (21.671%)  route 4.655ns (78.329%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  delayed_history_index_reg[0]/Q
                         net (fo=48, routed)          1.732     2.256    delayed_history_index[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  predictor_table[0][1]_i_24/O
                         net (fo=1, routed)           0.565     2.945    predictor_table[0][1]_i_24_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.069 r  predictor_table[0][1]_i_8/O
                         net (fo=1, routed)           0.000     3.069    predictor_table[0][1]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.286 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=64, routed)          2.358     5.644    predictor_table[1]
    SLICE_X42Y9          LUT5 (Prop_lut5_I1_O)        0.299     5.943 r  predictor_table[5][1]_i_1/O
                         net (fo=1, routed)           0.000     5.943    predictor_table[5][1]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  predictor_table_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[21][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 1.288ns (22.153%)  route 4.526ns (77.847%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  delayed_history_index_reg[0]/Q
                         net (fo=48, routed)          1.732     2.256    delayed_history_index[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  predictor_table[0][1]_i_24/O
                         net (fo=1, routed)           0.565     2.945    predictor_table[0][1]_i_24_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.069 r  predictor_table[0][1]_i_8/O
                         net (fo=1, routed)           0.000     3.069    predictor_table[0][1]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.286 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=64, routed)          2.229     5.515    predictor_table[1]
    SLICE_X41Y6          LUT5 (Prop_lut5_I1_O)        0.299     5.814 r  predictor_table[21][1]_i_1/O
                         net (fo=1, routed)           0.000     5.814    predictor_table[21][1]_i_1_n_0
    SLICE_X41Y6          FDCE                                         r  predictor_table_reg[21][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[29][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 1.288ns (22.325%)  route 4.481ns (77.675%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  delayed_history_index_reg[0]/Q
                         net (fo=48, routed)          1.732     2.256    delayed_history_index[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  predictor_table[0][1]_i_24/O
                         net (fo=1, routed)           0.565     2.945    predictor_table[0][1]_i_24_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.069 r  predictor_table[0][1]_i_8/O
                         net (fo=1, routed)           0.000     3.069    predictor_table[0][1]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.286 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=64, routed)          2.184     5.470    predictor_table[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.769 r  predictor_table[29][0]_i_1/O
                         net (fo=1, routed)           0.000     5.769    predictor_table[29][0]_i_1_n_0
    SLICE_X40Y5          FDPE                                         r  predictor_table_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[22][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.768ns  (logic 1.288ns (22.330%)  route 4.480ns (77.670%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  delayed_history_index_reg[0]/Q
                         net (fo=48, routed)          1.732     2.256    delayed_history_index[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  predictor_table[0][1]_i_24/O
                         net (fo=1, routed)           0.565     2.945    predictor_table[0][1]_i_24_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.069 r  predictor_table[0][1]_i_8/O
                         net (fo=1, routed)           0.000     3.069    predictor_table[0][1]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.286 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=64, routed)          2.183     5.469    predictor_table[1]
    SLICE_X43Y7          LUT5 (Prop_lut5_I1_O)        0.299     5.768 r  predictor_table[22][1]_i_1/O
                         net (fo=1, routed)           0.000     5.768    predictor_table[22][1]_i_1_n_0
    SLICE_X43Y7          FDCE                                         r  predictor_table_reg[22][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[31][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.758ns  (logic 1.288ns (22.368%)  route 4.470ns (77.632%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  delayed_history_index_reg[0]/Q
                         net (fo=48, routed)          1.732     2.256    delayed_history_index[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  predictor_table[0][1]_i_24/O
                         net (fo=1, routed)           0.565     2.945    predictor_table[0][1]_i_24_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.069 r  predictor_table[0][1]_i_8/O
                         net (fo=1, routed)           0.000     3.069    predictor_table[0][1]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.286 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=64, routed)          2.173     5.459    predictor_table[1]
    SLICE_X41Y5          LUT5 (Prop_lut5_I1_O)        0.299     5.758 r  predictor_table[31][1]_i_1/O
                         net (fo=1, routed)           0.000     5.758    predictor_table[31][1]_i_1_n_0
    SLICE_X41Y5          FDCE                                         r  predictor_table_reg[31][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[30][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.758ns  (logic 1.288ns (22.368%)  route 4.470ns (77.632%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  delayed_history_index_reg[0]/Q
                         net (fo=48, routed)          1.732     2.256    delayed_history_index[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  predictor_table[0][1]_i_24/O
                         net (fo=1, routed)           0.565     2.945    predictor_table[0][1]_i_24_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.069 r  predictor_table[0][1]_i_8/O
                         net (fo=1, routed)           0.000     3.069    predictor_table[0][1]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.286 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=64, routed)          2.173     5.459    predictor_table[1]
    SLICE_X40Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.758 r  predictor_table[30][0]_i_1/O
                         net (fo=1, routed)           0.000     5.758    predictor_table[30][0]_i_1_n_0
    SLICE_X40Y5          FDPE                                         r  predictor_table_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[28][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.602ns  (logic 1.288ns (22.991%)  route 4.314ns (77.009%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  delayed_history_index_reg[0]/Q
                         net (fo=48, routed)          1.732     2.256    delayed_history_index[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  predictor_table[0][1]_i_24/O
                         net (fo=1, routed)           0.565     2.945    predictor_table[0][1]_i_24_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.069 r  predictor_table[0][1]_i_8/O
                         net (fo=1, routed)           0.000     3.069    predictor_table[0][1]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.286 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=64, routed)          2.017     5.303    predictor_table[1]
    SLICE_X40Y6          LUT5 (Prop_lut5_I0_O)        0.299     5.602 r  predictor_table[28][0]_i_1/O
                         net (fo=1, routed)           0.000     5.602    predictor_table[28][0]_i_1_n_0
    SLICE_X40Y6          FDPE                                         r  predictor_table_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 branch_instruction_address[1]
                            (input port)
  Destination:            delayed_branch_prediction_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.597ns  (logic 1.310ns (23.415%)  route 4.286ns (76.585%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  branch_instruction_address[1] (IN)
                         net (fo=0)                   0.000     0.000    branch_instruction_address[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  branch_instruction_address_IBUF[1]_inst/O
                         net (fo=17, routed)          2.235     3.173    branch_instruction_address_IBUF[1]
    SLICE_X43Y6          LUT5 (Prop_lut5_I2_O)        0.124     3.297 r  branch_prediction_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.867     4.165    branch_prediction_OBUF_inst_i_22_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I3_O)        0.124     4.289 r  branch_prediction_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.793     5.082    branch_prediction_OBUF_inst_i_6_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.206 r  branch_prediction_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.391     5.597    branch_prediction_OBUF
    SLICE_X42Y7          FDCE                                         r  delayed_branch_prediction_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayed_history_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[28][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.591ns  (logic 1.288ns (23.037%)  route 4.303ns (76.963%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE                         0.000     0.000 r  delayed_history_index_reg[0]/C
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  delayed_history_index_reg[0]/Q
                         net (fo=48, routed)          1.732     2.256    delayed_history_index[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  predictor_table[0][1]_i_24/O
                         net (fo=1, routed)           0.565     2.945    predictor_table[0][1]_i_24_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124     3.069 r  predictor_table[0][1]_i_8/O
                         net (fo=1, routed)           0.000     3.069    predictor_table[0][1]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     3.286 r  predictor_table_reg[0][1]_i_3/O
                         net (fo=64, routed)          2.006     5.292    predictor_table[1]
    SLICE_X40Y6          LUT5 (Prop_lut5_I1_O)        0.299     5.591 r  predictor_table[28][1]_i_1/O
                         net (fo=1, routed)           0.000     5.591    predictor_table[28][1]_i_1_n_0
    SLICE_X40Y6          FDCE                                         r  predictor_table_reg[28][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 predictor_table_reg[23][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[23][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.191ns (58.957%)  route 0.133ns (41.043%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE                         0.000     0.000 r  predictor_table_reg[23][1]/C
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  predictor_table_reg[23][1]/Q
                         net (fo=3, routed)           0.133     0.279    predictor_table_reg[23][1]
    SLICE_X43Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.324 r  predictor_table[23][1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    predictor_table[23][1]_i_1_n_0
    SLICE_X43Y6          FDCE                                         r  predictor_table_reg[23][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[17][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            predictor_table_reg[17][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.191ns (53.321%)  route 0.167ns (46.679%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDPE                         0.000     0.000 r  predictor_table_reg[17][0]/C
    SLICE_X39Y7          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  predictor_table_reg[17][0]/Q
                         net (fo=2, routed)           0.167     0.313    predictor_table_reg[17][0]
    SLICE_X39Y7          LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  predictor_table[17][0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    predictor_table[17][0]_i_1_n_0
    SLICE_X39Y7          FDPE                                         r  predictor_table_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[11][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            predictor_table_reg[11][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDPE                         0.000     0.000 r  predictor_table_reg[11][0]/C
    SLICE_X37Y10         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  predictor_table_reg[11][0]/Q
                         net (fo=2, routed)           0.168     0.314    predictor_table_reg[11][0]
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  predictor_table[11][0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    predictor_table[11][0]_i_1_n_0
    SLICE_X37Y10         FDPE                                         r  predictor_table_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[11][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[11][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE                         0.000     0.000 r  predictor_table_reg[11][1]/C
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  predictor_table_reg[11][1]/Q
                         net (fo=3, routed)           0.168     0.314    predictor_table_reg[11][1]
    SLICE_X39Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  predictor_table[11][1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    predictor_table[11][1]_i_1_n_0
    SLICE_X39Y8          FDCE                                         r  predictor_table_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[13][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            predictor_table_reg[13][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE                         0.000     0.000 r  predictor_table_reg[13][0]/C
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  predictor_table_reg[13][0]/Q
                         net (fo=2, routed)           0.168     0.314    predictor_table_reg[13][0]
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  predictor_table[13][0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    predictor_table[13][0]_i_1_n_0
    SLICE_X39Y10         FDPE                                         r  predictor_table_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[13][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[13][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDCE                         0.000     0.000 r  predictor_table_reg[13][1]/C
    SLICE_X41Y9          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  predictor_table_reg[13][1]/Q
                         net (fo=3, routed)           0.168     0.314    predictor_table_reg[13][1]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  predictor_table[13][1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    predictor_table[13][1]_i_1_n_0
    SLICE_X41Y9          FDCE                                         r  predictor_table_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[16][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            predictor_table_reg[16][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDPE                         0.000     0.000 r  predictor_table_reg[16][0]/C
    SLICE_X37Y7          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  predictor_table_reg[16][0]/Q
                         net (fo=2, routed)           0.168     0.314    predictor_table_reg[16][0]
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  predictor_table[16][0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    predictor_table[16][0]_i_1_n_0
    SLICE_X37Y7          FDPE                                         r  predictor_table_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[16][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            predictor_table_reg[16][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDCE                         0.000     0.000 r  predictor_table_reg[16][1]/C
    SLICE_X37Y8          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  predictor_table_reg[16][1]/Q
                         net (fo=3, routed)           0.168     0.314    predictor_table_reg[16][1]
    SLICE_X37Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  predictor_table[16][1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    predictor_table[16][1]_i_1_n_0
    SLICE_X37Y8          FDCE                                         r  predictor_table_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[1][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            predictor_table_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDPE                         0.000     0.000 r  predictor_table_reg[1][0]/C
    SLICE_X39Y6          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  predictor_table_reg[1][0]/Q
                         net (fo=2, routed)           0.168     0.314    predictor_table_reg[1][0]
    SLICE_X39Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  predictor_table[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    predictor_table[1][0]_i_1_n_0
    SLICE_X39Y6          FDPE                                         r  predictor_table_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 predictor_table_reg[20][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            predictor_table_reg[20][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDPE                         0.000     0.000 r  predictor_table_reg[20][0]/C
    SLICE_X37Y6          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  predictor_table_reg[20][0]/Q
                         net (fo=2, routed)           0.168     0.314    predictor_table_reg[20][0]
    SLICE_X37Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  predictor_table[20][0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    predictor_table[20][0]_i_1_n_0
    SLICE_X37Y6          FDPE                                         r  predictor_table_reg[20][0]/D
  -------------------------------------------------------------------    -------------------





