

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 105518, -- Miss = 42981, rate = 0.4073, -- PendHits = 2863, rate = 0.0271-- ResFail = 5638, rate = 0.0534
Error Per = 100 || Flushes = 429 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 74445, -- Miss = 32039, rate = 0.4304, -- PendHits = 4643, rate = 0.0624-- ResFail = 8568, rate = 0.1151
Error Per = 100 || Flushes = 320 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 60218, -- Miss = 26295, rate = 0.4367, -- PendHits = 4601, rate = 0.0764-- ResFail = 8250, rate = 0.1370
Error Per = 100 || Flushes = 262 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 42088, -- Miss = 19056, rate = 0.4528, -- PendHits = 5086, rate = 0.1208-- ResFail = 8579, rate = 0.2038
Error Per = 100 || Flushes = 190 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 33882, -- Miss = 14453, rate = 0.4266, -- PendHits = 1251, rate = 0.0369-- ResFail = 4220, rate = 0.1245
Error Per = 100 || Flushes = 144 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 34710, -- Miss = 15889, rate = 0.4578, -- PendHits = 4608, rate = 0.1328-- ResFail = 7672, rate = 0.2210
Error Per = 100 || Flushes = 158 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 31855, -- Miss = 14919, rate = 0.4683, -- PendHits = 5547, rate = 0.1741-- ResFail = 8400, rate = 0.2637
Error Per = 100 || Flushes = 149 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 55912, -- Miss = 24763, rate = 0.4429, -- PendHits = 6362, rate = 0.1138-- ResFail = 9655, rate = 0.1727
Error Per = 100 || Flushes = 247 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 35979, -- Miss = 15927, rate = 0.4427, -- PendHits = 3232, rate = 0.0898-- ResFail = 5715, rate = 0.1588
Error Per = 100 || Flushes = 159 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 39236, -- Miss = 17784, rate = 0.4533, -- PendHits = 4314, rate = 0.1100-- ResFail = 6830, rate = 0.1741
Error Per = 100 || Flushes = 177 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 27588, -- Miss = 12249, rate = 0.4440, -- PendHits = 2197, rate = 0.0796-- ResFail = 4042, rate = 0.1465
Error Per = 100 || Flushes = 122 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 40269, -- Miss = 18540, rate = 0.4604, -- PendHits = 6575, rate = 0.1633-- ResFail = 9840, rate = 0.2444
Error Per = 100 || Flushes = 185 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 32364, -- Miss = 14452, rate = 0.4465, -- PendHits = 2916, rate = 0.0901-- ResFail = 5092, rate = 0.1573
Error Per = 100 || Flushes = 144 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 50497, -- Miss = 22732, rate = 0.4502, -- PendHits = 6215, rate = 0.1231-- ResFail = 9563, rate = 0.1894
Error Per = 100 || Flushes = 227 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 34506, -- Miss = 15916, rate = 0.4613, -- PendHits = 4521, rate = 0.1310-- ResFail = 7351, rate = 0.2130
Error Per = 100 || Flushes = 159 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 37389, -- Miss = 17442, rate = 0.4665, -- PendHits = 6030, rate = 0.1613-- ResFail = 9369, rate = 0.2506
Error Per = 100 || Flushes = 174 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 38883, -- Miss = 18170, rate = 0.4673, -- PendHits = 6073, rate = 0.1562-- ResFail = 9192, rate = 0.2364
Error Per = 100 || Flushes = 181 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 33846, -- Miss = 15128, rate = 0.4470, -- PendHits = 3557, rate = 0.1051-- ResFail = 5731, rate = 0.1693
Error Per = 100 || Flushes = 151 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 39837, -- Miss = 18522, rate = 0.4649, -- PendHits = 7129, rate = 0.1790-- ResFail = 10743, rate = 0.2697
Error Per = 100 || Flushes = 185 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 39301, -- Miss = 18339, rate = 0.4666, -- PendHits = 5541, rate = 0.1410-- ResFail = 9676, rate = 0.2462
Error Per = 100 || Flushes = 183 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 42111, -- Miss = 19368, rate = 0.4599, -- PendHits = 5989, rate = 0.1422-- ResFail = 9361, rate = 0.2223
Error Per = 100 || Flushes = 193 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 36600, -- Miss = 16442, rate = 0.4492, -- PendHits = 4475, rate = 0.1223-- ResFail = 7375, rate = 0.2015
Error Per = 100 || Flushes = 164 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 29695, -- Miss = 13489, rate = 0.4543, -- PendHits = 3250, rate = 0.1094-- ResFail = 5625, rate = 0.1894
Error Per = 100 || Flushes = 134 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 37538, -- Miss = 17252, rate = 0.4596, -- PendHits = 5331, rate = 0.1420-- ResFail = 8335, rate = 0.2220
Error Per = 100 || Flushes = 172 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 31650, -- Miss = 14376, rate = 0.4542, -- PendHits = 3759, rate = 0.1188-- ResFail = 6144, rate = 0.1941
Error Per = 100 || Flushes = 143 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 42010, -- Miss = 19742, rate = 0.4699, -- PendHits = 6938, rate = 0.1652-- ResFail = 10824, rate = 0.2577
Error Per = 100 || Flushes = 197 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 68056, -- Miss = 29922, rate = 0.4397, -- PendHits = 6663, rate = 0.0979-- ResFail = 10148, rate = 0.1491
Error Per = 100 || Flushes = 299 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 44958, -- Miss = 19166, rate = 0.4263, -- PendHits = 2477, rate = 0.0551-- ResFail = 4715, rate = 0.1049
Error Per = 100 || Flushes = 191 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 35417, -- Miss = 16429, rate = 0.4639, -- PendHits = 5674, rate = 0.1602-- ResFail = 9251, rate = 0.2612
Error Per = 100 || Flushes = 164 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 38696, -- Miss = 17298, rate = 0.4470, -- PendHits = 3733, rate = 0.0965-- ResFail = 7167, rate = 0.1852
Error Per = 100 || Flushes = 172 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a14/spmv_base_L1D_100__higgsTwitterRetweet
Extracting PTX file and ptxas options    1: spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a14/spmv_base_L1D_100__higgsTwitterRetweet
self exe links to: /home/pars/Documents/expSetups/a14/spmv_base_L1D_100__higgsTwitterRetweet
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a14/spmv_base_L1D_100__higgsTwitterRetweet
Running md5sum using "md5sum /home/pars/Documents/expSetups/a14/spmv_base_L1D_100__higgsTwitterRetweet "
self exe links to: /home/pars/Documents/expSetups/a14/spmv_base_L1D_100__higgsTwitterRetweet
Extracting specific PTX file named spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x558dac0a437b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/higgs-twitter_retweet.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 328132
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4c91deac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4c91dea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4c91de98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4c91de90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4c91de88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4c91de80..

GPGPU-Sim PTX: cudaLaunch for 0x0x558dac0a437b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__higgsTwitterRetweet.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Simulation cycle for kernel 0 is = 2165000
Simulation cycle for kernel 0 is = 2170000
Simulation cycle for kernel 0 is = 2175000
Simulation cycle for kernel 0 is = 2180000
Simulation cycle for kernel 0 is = 2185000
Simulation cycle for kernel 0 is = 2190000
Simulation cycle for kernel 0 is = 2195000
Simulation cycle for kernel 0 is = 2200000
Simulation cycle for kernel 0 is = 2205000
Simulation cycle for kernel 0 is = 2210000
Simulation cycle for kernel 0 is = 2215000
Simulation cycle for kernel 0 is = 2220000
Simulation cycle for kernel 0 is = 2225000
Simulation cycle for kernel 0 is = 2230000
Simulation cycle for kernel 0 is = 2235000
Simulation cycle for kernel 0 is = 2240000
Simulation cycle for kernel 0 is = 2245000
Simulation cycle for kernel 0 is = 2250000
Simulation cycle for kernel 0 is = 2255000
Simulation cycle for kernel 0 is = 2260000
Simulation cycle for kernel 0 is = 2265000
Simulation cycle for kernel 0 is = 2270000
Simulation cycle for kernel 0 is = 2275000
Simulation cycle for kernel 0 is = 2280000
Simulation cycle for kernel 0 is = 2285000
Simulation cycle for kernel 0 is = 2290000
Simulation cycle for kernel 0 is = 2295000
Simulation cycle for kernel 0 is = 2300000
Simulation cycle for kernel 0 is = 2305000
Simulation cycle for kernel 0 is = 2310000
Simulation cycle for kernel 0 is = 2315000
Simulation cycle for kernel 0 is = 2320000
Simulation cycle for kernel 0 is = 2325000
Simulation cycle for kernel 0 is = 2330000
Simulation cycle for kernel 0 is = 2335000
Simulation cycle for kernel 0 is = 2340000
Simulation cycle for kernel 0 is = 2345000
Simulation cycle for kernel 0 is = 2350000
Simulation cycle for kernel 0 is = 2355000
Simulation cycle for kernel 0 is = 2360000
Simulation cycle for kernel 0 is = 2365000
Simulation cycle for kernel 0 is = 2370000
Simulation cycle for kernel 0 is = 2375000
Simulation cycle for kernel 0 is = 2380000
Simulation cycle for kernel 0 is = 2385000
Simulation cycle for kernel 0 is = 2390000
Simulation cycle for kernel 0 is = 2395000
Simulation cycle for kernel 0 is = 2400000
Simulation cycle for kernel 0 is = 2405000
Simulation cycle for kernel 0 is = 2410000
Simulation cycle for kernel 0 is = 2415000
Simulation cycle for kernel 0 is = 2420000
Simulation cycle for kernel 0 is = 2425000
Simulation cycle for kernel 0 is = 2430000
Simulation cycle for kernel 0 is = 2435000
Simulation cycle for kernel 0 is = 2440000
Simulation cycle for kernel 0 is = 2445000
Simulation cycle for kernel 0 is = 2450000
Simulation cycle for kernel 0 is = 2455000
Simulation cycle for kernel 0 is = 2460000
Simulation cycle for kernel 0 is = 2465000
Simulation cycle for kernel 0 is = 2470000
Simulation cycle for kernel 0 is = 2475000
Simulation cycle for kernel 0 is = 2480000
Simulation cycle for kernel 0 is = 2485000
Simulation cycle for kernel 0 is = 2490000
Simulation cycle for kernel 0 is = 2495000
Simulation cycle for kernel 0 is = 2500000
Simulation cycle for kernel 0 is = 2505000
Simulation cycle for kernel 0 is = 2510000
Simulation cycle for kernel 0 is = 2515000
Simulation cycle for kernel 0 is = 2520000
Simulation cycle for kernel 0 is = 2525000
Simulation cycle for kernel 0 is = 2530000
Simulation cycle for kernel 0 is = 2535000
Simulation cycle for kernel 0 is = 2540000
Simulation cycle for kernel 0 is = 2545000
Simulation cycle for kernel 0 is = 2550000
Simulation cycle for kernel 0 is = 2555000
Simulation cycle for kernel 0 is = 2560000
Simulation cycle for kernel 0 is = 2565000
Simulation cycle for kernel 0 is = 2570000
Simulation cycle for kernel 0 is = 2575000
Simulation cycle for kernel 0 is = 2580000
Simulation cycle for kernel 0 is = 2585000
Simulation cycle for kernel 0 is = 2590000
Simulation cycle for kernel 0 is = 2595000
Simulation cycle for kernel 0 is = 2600000
Simulation cycle for kernel 0 is = 2605000
Simulation cycle for kernel 0 is = 2610000
Simulation cycle for kernel 0 is = 2615000
Simulation cycle for kernel 0 is = 2620000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 2623289
gpu_sim_insn = 15393555
gpu_ipc =       5.8680
gpu_tot_sim_cycle = 2623289
gpu_tot_sim_insn = 15393555
gpu_tot_ipc =       5.8680
gpu_tot_issued_cta = 1784
gpu_occupancy = 19.6677% 
gpu_tot_occupancy = 19.6677% 
max_total_param_size = 0
gpu_stall_dramfull = 862
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2027
partiton_level_parallism_total  =       0.2027
partiton_level_parallism_util =       2.5223
partiton_level_parallism_util_total  =       2.5223
L2_BW  =       8.8550 GB/Sec
L2_BW_total  =       8.8550 GB/Sec
gpu_total_sim_rate=3520

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 103699, Miss = 23503, Miss_rate = 0.227, Pending_hits = 2619, Reservation_fails = 5229
	L1D_cache_core[1]: Access = 74223, Miss = 24352, Miss_rate = 0.328, Pending_hits = 4357, Reservation_fails = 8090
	L1D_cache_core[2]: Access = 61534, Miss = 19844, Miss_rate = 0.322, Pending_hits = 5801, Reservation_fails = 9648
	L1D_cache_core[3]: Access = 43478, Miss = 17456, Miss_rate = 0.401, Pending_hits = 5283, Reservation_fails = 8994
	L1D_cache_core[4]: Access = 40180, Miss = 14388, Miss_rate = 0.358, Pending_hits = 3830, Reservation_fails = 7666
	L1D_cache_core[5]: Access = 31731, Miss = 13094, Miss_rate = 0.413, Pending_hits = 3778, Reservation_fails = 6958
	L1D_cache_core[6]: Access = 35162, Miss = 16118, Miss_rate = 0.458, Pending_hits = 6230, Reservation_fails = 9827
	L1D_cache_core[7]: Access = 43513, Miss = 12844, Miss_rate = 0.295, Pending_hits = 2645, Reservation_fails = 4515
	L1D_cache_core[8]: Access = 39573, Miss = 16058, Miss_rate = 0.406, Pending_hits = 4531, Reservation_fails = 7380
	L1D_cache_core[9]: Access = 41041, Miss = 16938, Miss_rate = 0.413, Pending_hits = 4925, Reservation_fails = 7752
	L1D_cache_core[10]: Access = 36847, Miss = 13970, Miss_rate = 0.379, Pending_hits = 4410, Reservation_fails = 7240
	L1D_cache_core[11]: Access = 38636, Miss = 16353, Miss_rate = 0.423, Pending_hits = 5119, Reservation_fails = 7887
	L1D_cache_core[12]: Access = 35940, Miss = 14554, Miss_rate = 0.405, Pending_hits = 4393, Reservation_fails = 6963
	L1D_cache_core[13]: Access = 44404, Miss = 16067, Miss_rate = 0.362, Pending_hits = 5095, Reservation_fails = 7841
	L1D_cache_core[14]: Access = 37628, Miss = 16484, Miss_rate = 0.438, Pending_hits = 5877, Reservation_fails = 8960
	L1D_cache_core[15]: Access = 33686, Miss = 13895, Miss_rate = 0.412, Pending_hits = 5130, Reservation_fails = 8022
	L1D_cache_core[16]: Access = 35264, Miss = 14811, Miss_rate = 0.420, Pending_hits = 4951, Reservation_fails = 8305
	L1D_cache_core[17]: Access = 32437, Miss = 11838, Miss_rate = 0.365, Pending_hits = 3065, Reservation_fails = 5041
	L1D_cache_core[18]: Access = 33891, Miss = 14995, Miss_rate = 0.442, Pending_hits = 5007, Reservation_fails = 7959
	L1D_cache_core[19]: Access = 44328, Miss = 20400, Miss_rate = 0.460, Pending_hits = 7295, Reservation_fails = 11754
	L1D_cache_core[20]: Access = 38219, Miss = 13804, Miss_rate = 0.361, Pending_hits = 4381, Reservation_fails = 7046
	L1D_cache_core[21]: Access = 39257, Miss = 17384, Miss_rate = 0.443, Pending_hits = 6361, Reservation_fails = 9735
	L1D_cache_core[22]: Access = 31745, Miss = 13586, Miss_rate = 0.428, Pending_hits = 4750, Reservation_fails = 7668
	L1D_cache_core[23]: Access = 38273, Miss = 16888, Miss_rate = 0.441, Pending_hits = 5631, Reservation_fails = 8994
	L1D_cache_core[24]: Access = 35469, Miss = 15854, Miss_rate = 0.447, Pending_hits = 5619, Reservation_fails = 8813
	L1D_cache_core[25]: Access = 37061, Miss = 15366, Miss_rate = 0.415, Pending_hits = 5487, Reservation_fails = 8707
	L1D_cache_core[26]: Access = 54703, Miss = 15446, Miss_rate = 0.282, Pending_hits = 3142, Reservation_fails = 5261
	L1D_cache_core[27]: Access = 46947, Miss = 15097, Miss_rate = 0.322, Pending_hits = 2378, Reservation_fails = 4447
	L1D_cache_core[28]: Access = 35680, Miss = 15941, Miss_rate = 0.447, Pending_hits = 5914, Reservation_fails = 9346
	L1D_cache_core[29]: Access = 37458, Miss = 13303, Miss_rate = 0.355, Pending_hits = 2841, Reservation_fails = 6068
	L1D_total_cache_accesses = 1282007
	L1D_total_cache_misses = 480631
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 140845
	L1D_total_cache_reservation_fails = 232116
	L1D_cache_data_port_util = 0.048
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 609360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 140845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 274871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 232010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 199852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 140845
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1224928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 192906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 39104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6954, 1821, 102016, 313, 10434, 980, 12145, 5359, 5470, 954, 2760, 1517, 817, 753, 1168, 953, 1062, 1047, 958, 1376, 1173, 3843, 1330, 1062, 1812, 5852, 499, 607, 545, 424, 457, 503, 
gpgpu_n_tot_thrd_icount = 70551488
gpgpu_n_tot_w_icount = 2204734
gpgpu_n_stall_shd_mem = 170215
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 474723
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2352672
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 124584
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45631
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:317746	W0_Idle:21213060	W0_Scoreboard:30857812	W1:1253615	W2:256976	W3:113082	W4:62216	W5:38182	W6:26437	W7:17884	W8:11664	W9:8131	W10:5945	W11:3961	W12:2185	W13:1598	W14:1247	W15:714	W16:430	W17:283	W18:232	W19:79	W20:81	W21:84	W22:92	W23:9	W24:9	W25:9	W26:0	W27:9	W28:0	W29:0	W30:0	W31:0	W32:399580
single_issue_nums: WS0:507067	WS1:517798	WS2:649860	WS3:530009	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3797784 {8:474723,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18988920 {40:474723,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 1885 
max_icnt2mem_latency = 786 
maxmrqlatency = 630 
max_icnt2sh_latency = 130 
averagemflatency = 339 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 5 
mrq_lat_table:218075 	8123 	9858 	17823 	34645 	17943 	10165 	5280 	1291 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	200966 	308767 	19290 	2779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	463925 	54667 	2631 	7643 	2936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	379808 	54618 	48265 	36141 	12206 	763 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2580 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        63        64        64        64        64        64        63        64        64        64        64        57        61        64        64 
dram[1]:        64        64        64        64        63        63        63        64        64        64        46        64        48        64        48        64 
dram[2]:        64        64        62        62        64        44        64        64        64        64        60        64        56        64        64        59 
dram[3]:        64        64        64        63        48        51        63        64        64        64        64        64        52        48        48        44 
dram[4]:        64        64        64        64        63        64        64        64        64        64        64        64        64        63        40        52 
dram[5]:        64        64        64        64        64        63        64        64        64        64        48        62        64        53        64        64 
dram[6]:        64        64        62        62        52        55        64        64        64        64        64        52        47        37        60        64 
dram[7]:        64        64        63        64        61        63        64        64        64        64        42        64        52        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        60        60        64        52        64 
dram[10]:        64        64        62        63        56        64        44        64        64        64        64        64        64        64        56        64 
dram[11]:        64        64        63        64        63        64        64        64        64        64        52        52        53        64        56        64 
maximum service time to same row:
dram[0]:    138651    138670    785506    148548    217225    217225    673747    898991    102452    225794     69825     69807    694901    966877    278842    754170 
dram[1]:    135504    138707   1279789    785431    217206    217206    254286    629228     67600    507856     69906     69890    966896    830170    213182    349757 
dram[2]:    138743    135520    148552    148527    217206    217206    629158   1212898    123064     56431     69873     69860    830133    966858    574538    349681 
dram[3]:    138798    138835    148526    148526    217206    217206    762571    673708     83717    169241     69818     69793    966840    559809    889490    350621 
dram[4]:    138853    219762    148507    148484    217206    217187    359560    763898     83752    103818     69857     69876    830094    830075    754562    619951 
dram[5]:    130512     90584    148459    148440    217168    217167    261094    673912     66908     52834     69913     69932    966801    425048    405501    439327 
dram[6]:    219761     91859    148456    148443    217148    217129   1347586   1078026     87022    221492     69952     69971    966781    696322    214921   1292368 
dram[7]:     95502    126641    148425    148405    217109    212314    898768    762662    475869    239515     69991     69991    966781    831476    753830   1293604 
dram[8]:    199161    259529    148405    148405    217090    217070    538797    538816    287454     82214     69991     69972    694903    559845    215598   1247796 
dram[9]:    388159    241040    148424    148425    217051    217087   1031996   1166756     79407    150816     69972     69609    830036    559863     92932    439344 
dram[10]:    227618    218252    283931    283901    217087    217107    539076   1031901    235268     97061     69633     69898    694903   1102010   1653181    979452 
dram[11]:    245286    245286    283882    919819    217107    217107   1168102   1437567    188352    138837     69657     69904    559919    559919   1158691     79149 
average row accesses per activate:
dram[0]:  2.671756  2.733229  2.716718  2.748437  2.390935  2.543939  2.632148  2.657188  2.527904  2.559939  2.667216  2.671053  2.721754  2.668885  2.521212  2.576744 
dram[1]:  2.822581  2.823151  2.773376  2.596465  2.524812  2.450581  2.602167  2.646875  2.645367  2.584877  2.560748  2.588608  2.524106  2.784722  2.449927  2.487482 
dram[2]:  2.769600  2.818476  2.620536  2.689127  2.588235  2.375000  2.537202  2.494860  2.459259  2.660743  2.649266  2.603531  2.667221  2.741379  2.606250  2.504504 
dram[3]:  2.755102  2.838710  2.536585  2.641026  2.457060  2.396011  2.690967  2.648265  2.541034  2.528073  2.564945  2.480974  2.743151  2.586645  2.548930  2.570325 
dram[4]:  2.757862  2.825806  2.736111  2.582111  2.406026  2.511177  2.610249  2.653543  2.377809  2.436963  2.665008  2.545595  2.517028  2.658537  2.654400  2.555896 
dram[5]:  2.722741  2.769231  2.537681  2.543353  2.556904  2.549168  2.598765  2.591680  2.594384  2.514970  2.655229  2.628849  2.647155  2.790658  2.509716  2.609984 
dram[6]:  2.856678  2.806400  2.664134  2.716511  2.421429  2.473607  2.602740  2.587963  2.652381  2.633071  2.731993  2.662273  2.636511  2.589540  2.619497  2.641270 
dram[7]:  2.805153  2.662632  2.726989  2.656203  2.494083  2.536036  2.545727  2.645933  2.637820  2.540786  2.599364  2.711149  2.650974  2.721008  2.602184  2.606918 
dram[8]:  2.712733  2.766562  2.723005  2.697248  2.425714  2.505882  2.673077  2.606154  2.539634  2.431035  2.573927  2.708819  2.724832  2.669408  2.572531  2.516566 
dram[9]:  2.745283  2.661094  2.581845  2.600877  2.415363  2.497791  2.547655  2.602184  2.538344  2.491150  2.603834  2.650486  2.768567  2.715000  2.587057  2.575194 
dram[10]:  2.695853  2.797448  2.566230  2.733645  2.431655  2.414040  2.544073  2.626168  2.456934  2.538344  2.527386  2.555382  2.804836  2.652459  2.582298  2.559271 
dram[11]:  2.595620  2.947635  2.640835  2.705247  2.355463  2.532331  2.604069  2.593508  2.584759  2.619874  2.494673  2.561919  2.603531  2.774527  2.576271  2.597826 
average row locality = 323302/123927 = 2.608810
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1702      1704      1706      1711      1642      1634      1655      1634      1631      1644      1564      1573      1564      1556      1611      1610 
dram[1]:      1702      1708      1702      1715      1634      1639      1633      1648      1616      1632      1591      1585      1575      1555      1633      1635 
dram[2]:      1683      1691      1713      1708      1624      1645      1657      1652      1616      1610      1572      1573      1550      1543      1617      1615 
dram[3]:      1707      1712      1721      1703      1644      1636      1651      1631      1626      1625      1584      1580      1550      1576      1617      1609 
dram[4]:      1707      1704      1725      1713      1632      1639      1633      1637      1649      1652      1557      1597      1579      1585      1610      1618 
dram[5]:      1699      1715      1703      1712      1640      1639      1637      1635      1618      1635      1572      1573      1579      1563      1627      1623 
dram[6]:      1706      1706      1705      1698      1650      1641      1663      1630      1626      1628      1578      1565      1582      1584      1612      1611 
dram[7]:      1694      1713      1701      1731      1640      1644      1650      1612      1605      1641      1583      1552      1583      1569      1615      1609 
dram[8]:      1699      1706      1692      1716      1652      1657      1621      1646      1626      1648      1566      1577      1573      1571      1614      1617 
dram[9]:      1698      1703      1689      1731      1650      1650      1637      1621      1613      1647      1580      1585      1552      1579      1631      1607 
dram[10]:      1708      1706      1716      1709      1645      1639      1626      1638      1638      1613      1564      1585      1574      1570      1612      1630 
dram[11]:      1730      1696      1725      1705      1657      1638      1617      1631      1614      1616      1586      1602      1570      1558      1620      1622 
total dram reads = 314033
bank skew: 1731/1543 = 1.12
chip skew: 26237/26069 = 1.01
number of total write accesses:
dram[0]:       192       192       196       192       184       180       192       192       180       172       220       204       200       192       212       208 
dram[1]:       192       192       192       192       180       188       192       184       160       172       212       204       192       196       220       216 
dram[2]:       192       192       192       192       192       184       192       188       176       148       208       196       212       188       204       212 
dram[3]:       192       192       188       192       176       184       188       192       184       164       220       200       208       204       200       216 
dram[4]:       188       192       192       192       180       184       192       192       176       196       200       200       188       200       196       204 
dram[5]:       196       196       192       192       180       184       188       188       180       180       212       196       196       200       208       200 
dram[6]:       192       192       192       184       180       184       188       188       180       176       212       204       200       200       216       212 
dram[7]:       192       188       188       184       184       180       192       188       164       164       208       212       200       200       212       196 
dram[8]:       192       192       192       192       184       188       188       192       160       176       212       204       204       208       212       216 
dram[9]:       192       192       184       192       192       184       188       188       168       168       200       212       204       200       192       216 
dram[10]:       188       192       188       184       180       184       192       192       180       168       204       212       200       192       204       216 
dram[11]:       192       196       188       192       184       184       188       188       192       180       212       212       208       216       208       204 
total dram writes = 37076
bank skew: 220/148 = 1.49
chip skew: 3144/3052 = 1.03
average mf latency per bank:
dram[0]:        535       535       542       542       532       525       534       514       536       530       513       504       505       514       490       488
dram[1]:        527       514       518       528       535       524       505       522       528       540       492       491       498       495       470       482
dram[2]:        535       524       521       519       520       514       512       511       525       546       498       496       496       503       501       477
dram[3]:        538       545       506       535       517       526       517       521       528       547       481       492       511       502       491       495
dram[4]:        528       519       534       514       535       522       518       515       532       506       512       499       495       496       510       489
dram[5]:        522       515       499       511       525       529       504       512       535       534       498       492       499       506       489       488
dram[6]:        538       537       529       541       519       511       501       504       530       532       491       486       496       501       487       493
dram[7]:        521       540       523       515       520       525       497       509       532       543       482       493       498       488       499       502
dram[8]:        541       518       537       520       529       523       532       516       526       514       501       496       505       487       503       483
dram[9]:        525       533       513       511       517       524       514       518       531       528       499       495       502       495       498       491
dram[10]:        543       534       528       542       518       524       529       510       522       535       497       494       508       499       506       481
dram[11]:        522       535       533       519       504       515       511       516       515       542       484       493       493       498       498       505
maximum mf latency per bank:
dram[0]:       1181      1251      1185      1192      1101      1130      1226      1251      1197      1430       874       929      1067      1022       910      1082
dram[1]:       1009      1143      1229      1241      1259      1294      1284      1299      1569      1726       909      1141      1041       827      1020      1046
dram[2]:       1244      1221      1050      1070      1201      1161      1340      1252      1374      1635       996       921       984       889      1144      1045
dram[3]:       1208      1025      1030      1220      1184      1247      1349      1330      1545      1722       867      1036      1210      1061      1144      1245
dram[4]:       1102      1102      1116      1122      1070      1082      1190      1204      1179      1319       867       890       755       785       913       879
dram[5]:       1006      1234      1207      1232      1219      1241      1254      1275      1561      1772       986      1088       949       996      1258      1260
dram[6]:        952      1136      1215      1177      1096      1133      1237      1244      1370      1572       976       870       905      1029      1105      1105
dram[7]:        928       959      1103      1040      1179      1173      1215      1211      1501      1704       772      1033       904      1123       978      1213
dram[8]:       1282      1303      1313      1308      1093      1041      1265      1302      1313      1415       964       788      1111       936       966      1028
dram[9]:        950       935      1198      1209      1191      1212      1219      1234      1631      1817       945       972      1007       871       980       818
dram[10]:       1093      1345      1238      1205      1137      1141      1350      1223      1736      1885      1296      1016      1037       973      1161      1074
dram[11]:        894      1232      1113      1123      1198      1140      1168      1149      1577      1707      1065       941       863       982      1029      1236

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678462 n_act=10275 n_pre=10259 n_ref_event=4572360550251980812 n_req=26918 n_rd=26141 n_rd_L2_A=0 n_write=0 n_wr_bk=3108 bw_util=0.01739
n_activity=521317 dram_eff=0.2244
bk0: 1702a 6676321i bk1: 1704a 6675954i bk2: 1706a 6674192i bk3: 1711a 6674023i bk4: 1642a 6674085i bk5: 1634a 6675686i bk6: 1655a 6676655i bk7: 1634a 6677395i bk8: 1631a 6676311i bk9: 1644a 6674099i bk10: 1564a 6680028i bk11: 1573a 6678999i bk12: 1564a 6679598i bk13: 1556a 6681159i bk14: 1611a 6678096i bk15: 1610a 6679033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618694
Row_Buffer_Locality_read = 0.628056
Row_Buffer_Locality_write = 0.303732
Bank_Level_Parallism = 2.230746
Bank_Level_Parallism_Col = 2.000285
Bank_Level_Parallism_Ready = 1.347703
write_to_read_ratio_blp_rw_average = 0.118728
GrpLevelPara = 1.477110 

BW Util details:
bwutil = 0.017391 
total_CMD = 6727341 
util_bw = 116996 
Wasted_Col = 172671 
Wasted_Row = 97117 
Idle = 6340557 

BW Util Bottlenecks: 
RCDc_limit = 179609 
RCDWRc_limit = 4784 
WTRc_limit = 19843 
RTWc_limit = 19107 
CCDLc_limit = 16971 
rwq = 0 
CCDLc_limit_alone = 14482 
WTRc_limit_alone = 18676 
RTWc_limit_alone = 17785 

Commands details: 
total_CMD = 6727341 
n_nop = 6678462 
Read = 26141 
Write = 0 
L2_Alloc = 0 
L2_WB = 3108 
n_act = 10275 
n_pre = 10259 
n_ref = 4572360550251980812 
n_req = 26918 
total_req = 29249 

Dual Bus Interface Util: 
issued_total_row = 20534 
issued_total_col = 29249 
Row_Bus_Util =  0.003052 
CoL_Bus_Util = 0.004348 
Either_Row_CoL_Bus_Util = 0.007266 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.018495 
queue_avg = 0.136833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678287 n_act=10336 n_pre=10320 n_ref_event=0 n_req=26974 n_rd=26203 n_rd_L2_A=0 n_write=0 n_wr_bk=3084 bw_util=0.01741
n_activity=520141 dram_eff=0.2252
bk0: 1702a 6678432i bk1: 1708a 6679120i bk2: 1702a 6675946i bk3: 1715a 6674428i bk4: 1634a 6675553i bk5: 1639a 6673825i bk6: 1633a 6677336i bk7: 1648a 6676621i bk8: 1616a 6678630i bk9: 1632a 6675494i bk10: 1591a 6677639i bk11: 1585a 6678158i bk12: 1575a 6679086i bk13: 1555a 6684012i bk14: 1633a 6676013i bk15: 1635a 6677557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617187
Row_Buffer_Locality_read = 0.626837
Row_Buffer_Locality_write = 0.289235
Bank_Level_Parallism = 2.216990
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.324288
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017414 
total_CMD = 6727341 
util_bw = 117148 
Wasted_Col = 172845 
Wasted_Row = 96356 
Idle = 6340992 

BW Util Bottlenecks: 
RCDc_limit = 180479 
RCDWRc_limit = 5024 
WTRc_limit = 18791 
RTWc_limit = 19360 
CCDLc_limit = 18163 
rwq = 0 
CCDLc_limit_alone = 15525 
WTRc_limit_alone = 17559 
RTWc_limit_alone = 17954 

Commands details: 
total_CMD = 6727341 
n_nop = 6678287 
Read = 26203 
Write = 0 
L2_Alloc = 0 
L2_WB = 3084 
n_act = 10336 
n_pre = 10320 
n_ref = 0 
n_req = 26974 
total_req = 29287 

Dual Bus Interface Util: 
issued_total_row = 20656 
issued_total_col = 29287 
Row_Bus_Util =  0.003070 
CoL_Bus_Util = 0.004353 
Either_Row_CoL_Bus_Util = 0.007292 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.018123 
queue_avg = 0.135948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135948
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678461 n_act=10305 n_pre=10289 n_ref_event=0 n_req=26836 n_rd=26069 n_rd_L2_A=0 n_write=0 n_wr_bk=3068 bw_util=0.01732
n_activity=520053 dram_eff=0.2241
bk0: 1683a 6678310i bk1: 1691a 6680003i bk2: 1713a 6674970i bk3: 1708a 6675606i bk4: 1624a 6677755i bk5: 1645a 6673113i bk6: 1657a 6676449i bk7: 1652a 6675429i bk8: 1616a 6674848i bk9: 1610a 6677512i bk10: 1572a 6680399i bk11: 1573a 6679287i bk12: 1550a 6681948i bk13: 1543a 6683979i bk14: 1617a 6677061i bk15: 1615a 6676125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616374
Row_Buffer_Locality_read = 0.626069
Row_Buffer_Locality_write = 0.286832
Bank_Level_Parallism = 2.189020
Bank_Level_Parallism_Col = 1.712287
Bank_Level_Parallism_Ready = 1.353514
write_to_read_ratio_blp_rw_average = 0.125761
GrpLevelPara = 1.459487 

BW Util details:
bwutil = 0.017325 
total_CMD = 6727341 
util_bw = 116548 
Wasted_Col = 174311 
Wasted_Row = 97317 
Idle = 6339165 

BW Util Bottlenecks: 
RCDc_limit = 181002 
RCDWRc_limit = 4964 
WTRc_limit = 19883 
RTWc_limit = 19729 
CCDLc_limit = 18279 
rwq = 0 
CCDLc_limit_alone = 15587 
WTRc_limit_alone = 18619 
RTWc_limit_alone = 18301 

Commands details: 
total_CMD = 6727341 
n_nop = 6678461 
Read = 26069 
Write = 0 
L2_Alloc = 0 
L2_WB = 3068 
n_act = 10305 
n_pre = 10289 
n_ref = 0 
n_req = 26836 
total_req = 29137 

Dual Bus Interface Util: 
issued_total_row = 20594 
issued_total_col = 29137 
Row_Bus_Util =  0.003061 
CoL_Bus_Util = 0.004331 
Either_Row_CoL_Bus_Util = 0.007266 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.017410 
queue_avg = 0.132773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678218 n_act=10408 n_pre=10392 n_ref_event=0 n_req=26947 n_rd=26172 n_rd_L2_A=0 n_write=0 n_wr_bk=3100 bw_util=0.0174
n_activity=527984 dram_eff=0.2218
bk0: 1707a 6677874i bk1: 1712a 6677986i bk2: 1721a 6674191i bk3: 1703a 6676284i bk4: 1644a 6674863i bk5: 1636a 6672211i bk6: 1651a 6678026i bk7: 1631a 6677553i bk8: 1626a 6676899i bk9: 1625a 6676040i bk10: 1584a 6678548i bk11: 1580a 6677706i bk12: 1550a 6682877i bk13: 1576a 6679452i bk14: 1617a 6679460i bk15: 1609a 6677198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614131
Row_Buffer_Locality_read = 0.624293
Row_Buffer_Locality_write = 0.270968
Bank_Level_Parallism = 2.183289
Bank_Level_Parallism_Col = 1.678248
Bank_Level_Parallism_Ready = 1.333635
write_to_read_ratio_blp_rw_average = 0.120215
GrpLevelPara = 1.452354 

BW Util details:
bwutil = 0.017405 
total_CMD = 6727341 
util_bw = 117088 
Wasted_Col = 175232 
Wasted_Row = 100191 
Idle = 6334830 

BW Util Bottlenecks: 
RCDc_limit = 182623 
RCDWRc_limit = 4975 
WTRc_limit = 18208 
RTWc_limit = 18214 
CCDLc_limit = 17113 
rwq = 0 
CCDLc_limit_alone = 14709 
WTRc_limit_alone = 17056 
RTWc_limit_alone = 16962 

Commands details: 
total_CMD = 6727341 
n_nop = 6678218 
Read = 26172 
Write = 0 
L2_Alloc = 0 
L2_WB = 3100 
n_act = 10408 
n_pre = 10392 
n_ref = 0 
n_req = 26947 
total_req = 29272 

Dual Bus Interface Util: 
issued_total_row = 20800 
issued_total_col = 29272 
Row_Bus_Util =  0.003092 
CoL_Bus_Util = 0.004351 
Either_Row_CoL_Bus_Util = 0.007302 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.019319 
queue_avg = 0.135096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6677991 n_act=10442 n_pre=10426 n_ref_event=0 n_req=27005 n_rd=26237 n_rd_L2_A=0 n_write=0 n_wr_bk=3072 bw_util=0.01743
n_activity=523877 dram_eff=0.2238
bk0: 1707a 6678646i bk1: 1704a 6678196i bk2: 1725a 6676298i bk3: 1713a 6673812i bk4: 1632a 6675306i bk5: 1639a 6676438i bk6: 1633a 6677491i bk7: 1637a 6677644i bk8: 1649a 6675501i bk9: 1652a 6673837i bk10: 1557a 6682213i bk11: 1597a 6678378i bk12: 1579a 6680567i bk13: 1585a 6679873i bk14: 1610a 6678551i bk15: 1618a 6678257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613701
Row_Buffer_Locality_read = 0.623928
Row_Buffer_Locality_write = 0.264323
Bank_Level_Parallism = 2.195771
Bank_Level_Parallism_Col = 1.718092
Bank_Level_Parallism_Ready = 1.363244
write_to_read_ratio_blp_rw_average = 0.122892
GrpLevelPara = 1.473953 

BW Util details:
bwutil = 0.017427 
total_CMD = 6727341 
util_bw = 117236 
Wasted_Col = 174040 
Wasted_Row = 96948 
Idle = 6339117 

BW Util Bottlenecks: 
RCDc_limit = 181845 
RCDWRc_limit = 5039 
WTRc_limit = 18782 
RTWc_limit = 19483 
CCDLc_limit = 17435 
rwq = 0 
CCDLc_limit_alone = 14765 
WTRc_limit_alone = 17493 
RTWc_limit_alone = 18102 

Commands details: 
total_CMD = 6727341 
n_nop = 6677991 
Read = 26237 
Write = 0 
L2_Alloc = 0 
L2_WB = 3072 
n_act = 10442 
n_pre = 10426 
n_ref = 0 
n_req = 27005 
total_req = 29309 

Dual Bus Interface Util: 
issued_total_row = 20868 
issued_total_col = 29309 
Row_Bus_Util =  0.003102 
CoL_Bus_Util = 0.004357 
Either_Row_CoL_Bus_Util = 0.007336 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.016758 
queue_avg = 0.125252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125252
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678338 n_act=10329 n_pre=10313 n_ref_event=0 n_req=26942 n_rd=26170 n_rd_L2_A=0 n_write=0 n_wr_bk=3088 bw_util=0.0174
n_activity=514896 dram_eff=0.2273
bk0: 1699a 6677207i bk1: 1715a 6677634i bk2: 1703a 6674384i bk3: 1712a 6674399i bk4: 1640a 6676971i bk5: 1639a 6676787i bk6: 1637a 6676311i bk7: 1635a 6675866i bk8: 1618a 6677023i bk9: 1635a 6675468i bk10: 1572a 6678740i bk11: 1573a 6680182i bk12: 1579a 6680254i bk13: 1563a 6682940i bk14: 1627a 6676974i bk15: 1623a 6678699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616992
Row_Buffer_Locality_read = 0.626748
Row_Buffer_Locality_write = 0.286269
Bank_Level_Parallism = 2.213483
Bank_Level_Parallism_Col = 1.730537
Bank_Level_Parallism_Ready = 1.362773
write_to_read_ratio_blp_rw_average = 0.123536
GrpLevelPara = 1.470956 

BW Util details:
bwutil = 0.017396 
total_CMD = 6727341 
util_bw = 117032 
Wasted_Col = 172992 
Wasted_Row = 95243 
Idle = 6342074 

BW Util Bottlenecks: 
RCDc_limit = 179865 
RCDWRc_limit = 4998 
WTRc_limit = 19352 
RTWc_limit = 20619 
CCDLc_limit = 18747 
rwq = 0 
CCDLc_limit_alone = 15888 
WTRc_limit_alone = 18112 
RTWc_limit_alone = 19000 

Commands details: 
total_CMD = 6727341 
n_nop = 6678338 
Read = 26170 
Write = 0 
L2_Alloc = 0 
L2_WB = 3088 
n_act = 10329 
n_pre = 10313 
n_ref = 0 
n_req = 26942 
total_req = 29258 

Dual Bus Interface Util: 
issued_total_row = 20642 
issued_total_col = 29258 
Row_Bus_Util =  0.003068 
CoL_Bus_Util = 0.004349 
Either_Row_CoL_Bus_Util = 0.007284 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.018305 
queue_avg = 0.127077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127077
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678461 n_act=10221 n_pre=10205 n_ref_event=0 n_req=26960 n_rd=26185 n_rd_L2_A=0 n_write=0 n_wr_bk=3100 bw_util=0.01741
n_activity=518145 dram_eff=0.2261
bk0: 1706a 6678901i bk1: 1706a 6677737i bk2: 1705a 6675244i bk3: 1698a 6675764i bk4: 1650a 6675117i bk5: 1641a 6675377i bk6: 1663a 6676922i bk7: 1630a 6676007i bk8: 1626a 6677635i bk9: 1628a 6676892i bk10: 1578a 6680602i bk11: 1565a 6681643i bk12: 1582a 6681294i bk13: 1584a 6679941i bk14: 1612a 6679225i bk15: 1611a 6679350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621254
Row_Buffer_Locality_read = 0.630666
Row_Buffer_Locality_write = 0.303226
Bank_Level_Parallism = 2.180600
Bank_Level_Parallism_Col = 1.717489
Bank_Level_Parallism_Ready = 1.370007
write_to_read_ratio_blp_rw_average = 0.123040
GrpLevelPara = 1.465898 

BW Util details:
bwutil = 0.017413 
total_CMD = 6727341 
util_bw = 117140 
Wasted_Col = 173455 
Wasted_Row = 96920 
Idle = 6339826 

BW Util Bottlenecks: 
RCDc_limit = 179314 
RCDWRc_limit = 4915 
WTRc_limit = 20599 
RTWc_limit = 19179 
CCDLc_limit = 18343 
rwq = 0 
CCDLc_limit_alone = 15614 
WTRc_limit_alone = 19163 
RTWc_limit_alone = 17886 

Commands details: 
total_CMD = 6727341 
n_nop = 6678461 
Read = 26185 
Write = 0 
L2_Alloc = 0 
L2_WB = 3100 
n_act = 10221 
n_pre = 10205 
n_ref = 0 
n_req = 26960 
total_req = 29285 

Dual Bus Interface Util: 
issued_total_row = 20426 
issued_total_col = 29285 
Row_Bus_Util =  0.003036 
CoL_Bus_Util = 0.004353 
Either_Row_CoL_Bus_Util = 0.007266 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.017001 
queue_avg = 0.135862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135862
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678555 n_act=10233 n_pre=10217 n_ref_event=0 n_req=26905 n_rd=26142 n_rd_L2_A=0 n_write=0 n_wr_bk=3052 bw_util=0.01736
n_activity=521104 dram_eff=0.2241
bk0: 1694a 6678513i bk1: 1713a 6676567i bk2: 1701a 6676050i bk3: 1731a 6674102i bk4: 1640a 6675028i bk5: 1644a 6676697i bk6: 1650a 6676257i bk7: 1612a 6678484i bk8: 1605a 6678285i bk9: 1641a 6676250i bk10: 1583a 6680000i bk11: 1552a 6681205i bk12: 1583a 6680774i bk13: 1569a 6680871i bk14: 1615a 6678464i bk15: 1609a 6679560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620033
Row_Buffer_Locality_read = 0.629485
Row_Buffer_Locality_write = 0.296199
Bank_Level_Parallism = 2.192246
Bank_Level_Parallism_Col = 1.717186
Bank_Level_Parallism_Ready = 1.357636
write_to_read_ratio_blp_rw_average = 0.120636
GrpLevelPara = 1.468393 

BW Util details:
bwutil = 0.017358 
total_CMD = 6727341 
util_bw = 116776 
Wasted_Col = 172235 
Wasted_Row = 97596 
Idle = 6340734 

BW Util Bottlenecks: 
RCDc_limit = 179721 
RCDWRc_limit = 4767 
WTRc_limit = 19856 
RTWc_limit = 18953 
CCDLc_limit = 17058 
rwq = 0 
CCDLc_limit_alone = 14499 
WTRc_limit_alone = 18638 
RTWc_limit_alone = 17612 

Commands details: 
total_CMD = 6727341 
n_nop = 6678555 
Read = 26142 
Write = 0 
L2_Alloc = 0 
L2_WB = 3052 
n_act = 10233 
n_pre = 10217 
n_ref = 0 
n_req = 26905 
total_req = 29194 

Dual Bus Interface Util: 
issued_total_row = 20450 
issued_total_col = 29194 
Row_Bus_Util =  0.003040 
CoL_Bus_Util = 0.004340 
Either_Row_CoL_Bus_Util = 0.007252 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.017587 
queue_avg = 0.127898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127898
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678192 n_act=10333 n_pre=10317 n_ref_event=0 n_req=26959 n_rd=26181 n_rd_L2_A=0 n_write=0 n_wr_bk=3112 bw_util=0.01742
n_activity=529116 dram_eff=0.2214
bk0: 1699a 6679265i bk1: 1706a 6678417i bk2: 1692a 6678765i bk3: 1716a 6676912i bk4: 1652a 6674466i bk5: 1657a 6675781i bk6: 1621a 6678773i bk7: 1646a 6675587i bk8: 1626a 6678952i bk9: 1648a 6675444i bk10: 1566a 6681553i bk11: 1577a 6681648i bk12: 1573a 6683708i bk13: 1571a 6681853i bk14: 1614a 6679766i bk15: 1617a 6679649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617085
Row_Buffer_Locality_read = 0.626714
Row_Buffer_Locality_write = 0.293059
Bank_Level_Parallism = 2.128943
Bank_Level_Parallism_Col = 1.673793
Bank_Level_Parallism_Ready = 1.313610
write_to_read_ratio_blp_rw_average = 0.124366
GrpLevelPara = 1.448477 

BW Util details:
bwutil = 0.017417 
total_CMD = 6727341 
util_bw = 117172 
Wasted_Col = 174845 
Wasted_Row = 99730 
Idle = 6335594 

BW Util Bottlenecks: 
RCDc_limit = 182434 
RCDWRc_limit = 5086 
WTRc_limit = 18486 
RTWc_limit = 19147 
CCDLc_limit = 16984 
rwq = 0 
CCDLc_limit_alone = 14266 
WTRc_limit_alone = 17227 
RTWc_limit_alone = 17688 

Commands details: 
total_CMD = 6727341 
n_nop = 6678192 
Read = 26181 
Write = 0 
L2_Alloc = 0 
L2_WB = 3112 
n_act = 10333 
n_pre = 10317 
n_ref = 0 
n_req = 26959 
total_req = 29293 

Dual Bus Interface Util: 
issued_total_row = 20650 
issued_total_col = 29293 
Row_Bus_Util =  0.003070 
CoL_Bus_Util = 0.004354 
Either_Row_CoL_Bus_Util = 0.007306 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.016155 
queue_avg = 0.125356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125356
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678150 n_act=10391 n_pre=10375 n_ref_event=0 n_req=26941 n_rd=26173 n_rd_L2_A=0 n_write=0 n_wr_bk=3072 bw_util=0.01739
n_activity=520719 dram_eff=0.2247
bk0: 1698a 6678738i bk1: 1703a 6677645i bk2: 1689a 6677204i bk3: 1731a 6675783i bk4: 1650a 6676300i bk5: 1650a 6675343i bk6: 1637a 6676592i bk7: 1621a 6677583i bk8: 1613a 6678672i bk9: 1647a 6676160i bk10: 1580a 6679625i bk11: 1585a 6679734i bk12: 1552a 6683601i bk13: 1579a 6681410i bk14: 1631a 6678629i bk15: 1607a 6679298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614677
Row_Buffer_Locality_read = 0.624957
Row_Buffer_Locality_write = 0.264323
Bank_Level_Parallism = 2.162385
Bank_Level_Parallism_Col = 1.708658
Bank_Level_Parallism_Ready = 1.360904
write_to_read_ratio_blp_rw_average = 0.115431
GrpLevelPara = 1.460292 

BW Util details:
bwutil = 0.017389 
total_CMD = 6727341 
util_bw = 116980 
Wasted_Col = 174019 
Wasted_Row = 97681 
Idle = 6338661 

BW Util Bottlenecks: 
RCDc_limit = 181973 
RCDWRc_limit = 5202 
WTRc_limit = 19499 
RTWc_limit = 17309 
CCDLc_limit = 17525 
rwq = 0 
CCDLc_limit_alone = 15130 
WTRc_limit_alone = 18238 
RTWc_limit_alone = 16175 

Commands details: 
total_CMD = 6727341 
n_nop = 6678150 
Read = 26173 
Write = 0 
L2_Alloc = 0 
L2_WB = 3072 
n_act = 10391 
n_pre = 10375 
n_ref = 0 
n_req = 26941 
total_req = 29245 

Dual Bus Interface Util: 
issued_total_row = 20766 
issued_total_col = 29245 
Row_Bus_Util =  0.003087 
CoL_Bus_Util = 0.004347 
Either_Row_CoL_Bus_Util = 0.007312 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.016670 
queue_avg = 0.125766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125766
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678060 n_act=10418 n_pre=10402 n_ref_event=0 n_req=26942 n_rd=26173 n_rd_L2_A=0 n_write=0 n_wr_bk=3076 bw_util=0.01739
n_activity=523074 dram_eff=0.2237
bk0: 1708a 6678030i bk1: 1706a 6678232i bk2: 1716a 6673246i bk3: 1709a 6676249i bk4: 1645a 6673845i bk5: 1639a 6673885i bk6: 1626a 6677562i bk7: 1638a 6676994i bk8: 1638a 6675047i bk9: 1613a 6676760i bk10: 1564a 6678544i bk11: 1585a 6679201i bk12: 1574a 6683724i bk13: 1570a 6682000i bk14: 1612a 6680516i bk15: 1630a 6678182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613689
Row_Buffer_Locality_read = 0.622894
Row_Buffer_Locality_write = 0.300390
Bank_Level_Parallism = 2.165690
Bank_Level_Parallism_Col = 1.712510
Bank_Level_Parallism_Ready = 1.361739
write_to_read_ratio_blp_rw_average = 0.121131
GrpLevelPara = 1.459851 

BW Util details:
bwutil = 0.017391 
total_CMD = 6727341 
util_bw = 116996 
Wasted_Col = 176678 
Wasted_Row = 98649 
Idle = 6335018 

BW Util Bottlenecks: 
RCDc_limit = 183178 
RCDWRc_limit = 4777 
WTRc_limit = 19976 
RTWc_limit = 19769 
CCDLc_limit = 18678 
rwq = 0 
CCDLc_limit_alone = 15878 
WTRc_limit_alone = 18662 
RTWc_limit_alone = 18283 

Commands details: 
total_CMD = 6727341 
n_nop = 6678060 
Read = 26173 
Write = 0 
L2_Alloc = 0 
L2_WB = 3076 
n_act = 10418 
n_pre = 10402 
n_ref = 0 
n_req = 26942 
total_req = 29249 

Dual Bus Interface Util: 
issued_total_row = 20820 
issued_total_col = 29249 
Row_Bus_Util =  0.003095 
CoL_Bus_Util = 0.004348 
Either_Row_CoL_Bus_Util = 0.007325 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.015990 
queue_avg = 0.135779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135779
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6727341 n_nop=6678075 n_act=10357 n_pre=10341 n_ref_event=0 n_req=26973 n_rd=26187 n_rd_L2_A=0 n_write=0 n_wr_bk=3144 bw_util=0.01744
n_activity=524619 dram_eff=0.2236
bk0: 1730a 6676646i bk1: 1696a 6681930i bk2: 1725a 6675757i bk3: 1705a 6675347i bk4: 1657a 6674278i bk5: 1638a 6676882i bk6: 1617a 6678846i bk7: 1631a 6677475i bk8: 1614a 6677546i bk9: 1616a 6678029i bk10: 1586a 6679582i bk11: 1602a 6678036i bk12: 1570a 6682066i bk13: 1558a 6683257i bk14: 1620a 6679329i bk15: 1622a 6678292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616394
Row_Buffer_Locality_read = 0.626036
Row_Buffer_Locality_write = 0.295165
Bank_Level_Parallism = 2.142928
Bank_Level_Parallism_Col = 1.700548
Bank_Level_Parallism_Ready = 1.353999
write_to_read_ratio_blp_rw_average = 0.120643
GrpLevelPara = 1.461834 

BW Util details:
bwutil = 0.017440 
total_CMD = 6727341 
util_bw = 117324 
Wasted_Col = 175364 
Wasted_Row = 98761 
Idle = 6335892 

BW Util Bottlenecks: 
RCDc_limit = 181899 
RCDWRc_limit = 4967 
WTRc_limit = 19940 
RTWc_limit = 18868 
CCDLc_limit = 16797 
rwq = 0 
CCDLc_limit_alone = 14304 
WTRc_limit_alone = 18698 
RTWc_limit_alone = 17617 

Commands details: 
total_CMD = 6727341 
n_nop = 6678075 
Read = 26187 
Write = 0 
L2_Alloc = 0 
L2_WB = 3144 
n_act = 10357 
n_pre = 10341 
n_ref = 0 
n_req = 26973 
total_req = 29331 

Dual Bus Interface Util: 
issued_total_row = 20698 
issued_total_col = 29331 
Row_Bus_Util =  0.003077 
CoL_Bus_Util = 0.004360 
Either_Row_CoL_Bus_Util = 0.007323 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.015487 
queue_avg = 0.123898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22708, Miss = 13131, Miss_rate = 0.578, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[1]: Access = 22293, Miss = 13110, Miss_rate = 0.588, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[2]: Access = 21897, Miss = 13154, Miss_rate = 0.601, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 22208, Miss = 13165, Miss_rate = 0.593, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[4]: Access = 22127, Miss = 13082, Miss_rate = 0.591, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[5]: Access = 21865, Miss = 13082, Miss_rate = 0.598, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 21953, Miss = 13136, Miss_rate = 0.598, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 22291, Miss = 13120, Miss_rate = 0.589, Pending_hits = 144, Reservation_fails = 100
L2_cache_bank[8]: Access = 22659, Miss = 13137, Miss_rate = 0.580, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[9]: Access = 22126, Miss = 13185, Miss_rate = 0.596, Pending_hits = 135, Reservation_fails = 34
L2_cache_bank[10]: Access = 22010, Miss = 13118, Miss_rate = 0.596, Pending_hits = 123, Reservation_fails = 90
L2_cache_bank[11]: Access = 22084, Miss = 13141, Miss_rate = 0.595, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[12]: Access = 22206, Miss = 13170, Miss_rate = 0.593, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[13]: Access = 21980, Miss = 13099, Miss_rate = 0.596, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[14]: Access = 21922, Miss = 13115, Miss_rate = 0.598, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 21936, Miss = 13107, Miss_rate = 0.598, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 22615, Miss = 13087, Miss_rate = 0.579, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[17]: Access = 22091, Miss = 13178, Miss_rate = 0.597, Pending_hits = 121, Reservation_fails = 122
L2_cache_bank[18]: Access = 22140, Miss = 13119, Miss_rate = 0.593, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[19]: Access = 22313, Miss = 13161, Miss_rate = 0.590, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[20]: Access = 22295, Miss = 13153, Miss_rate = 0.590, Pending_hits = 139, Reservation_fails = 28
L2_cache_bank[21]: Access = 22058, Miss = 13154, Miss_rate = 0.596, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[22]: Access = 21994, Miss = 13159, Miss_rate = 0.598, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[23]: Access = 22031, Miss = 13086, Miss_rate = 0.594, Pending_hits = 129, Reservation_fails = 0
L2_total_cache_accesses = 531802
L2_total_cache_misses = 315149
L2_total_cache_miss_rate = 0.5926
L2_total_cache_pending_hits = 4462
L2_total_cache_reservation_fails = 374
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 156228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 229146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4462
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 474723
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 374
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=531802
icnt_total_pkts_simt_to_mem=531802
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 531802
Req_Network_cycles = 2623289
Req_Network_injected_packets_per_cycle =       0.2027 
Req_Network_conflicts_per_cycle =       0.0220
Req_Network_conflicts_per_cycle_util =       0.2732
Req_Bank_Level_Parallism =       2.5223
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0555
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 531802
Reply_Network_cycles = 2623289
Reply_Network_injected_packets_per_cycle =        0.2027
Reply_Network_conflicts_per_cycle =        0.2303
Reply_Network_conflicts_per_cycle_util =       2.8594
Reply_Bank_Level_Parallism =       2.5169
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0302
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0068
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 53 sec (4373 sec)
gpgpu_simulation_rate = 3520 (inst/sec)
gpgpu_simulation_rate = 599 (cycle/sec)
gpgpu_silicon_slowdown = 2278797x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 4370097.7890 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 14.169580]
Verifying...
	runtime [serial] = 9.477000 ms.
Total element = 456626, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 8 || elements whose %5 < err <= %10 = 12 || elements whose %10 < err = 1189 || total err Element = 1209
	[max error  0.999983, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
