
FC030.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007224  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  080072dc  080072dc  000172dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007460  08007460  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08007460  08007460  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007460  08007460  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007460  08007460  00017460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007464  08007464  00017464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08007468  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  2000001c  08007484  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  08007484  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001001d  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000021f5  00000000  00000000  00030061  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001050  00000000  00000000  00032258  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f38  00000000  00000000  000332a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000158f1  00000000  00000000  000341e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000cdab  00000000  00000000  00049ad1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00087973  00000000  00000000  0005687c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000de1ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003de4  00000000  00000000  000de26c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000001c 	.word	0x2000001c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080072c4 	.word	0x080072c4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000020 	.word	0x20000020
 80000fc:	080072c4 	.word	0x080072c4

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_cdrcmple>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	1c10      	adds	r0, r2, #0
 80003f0:	4662      	mov	r2, ip
 80003f2:	468c      	mov	ip, r1
 80003f4:	1c19      	adds	r1, r3, #0
 80003f6:	4663      	mov	r3, ip
 80003f8:	e000      	b.n	80003fc <__aeabi_cdcmpeq>
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__aeabi_cdcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f001 fac7 	bl	8001990 <__ledf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cdcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_dcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f001 fa1f 	bl	8001850 <__eqdf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_dcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f001 fab9 	bl	8001990 <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_dcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_dcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f001 faaf 	bl	8001990 <__ledf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_dcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_dcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f001 fa41 	bl	80018c8 <__gedf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_dcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_dcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fa37 	bl	80018c8 <__gedf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_dcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_cfrcmple>:
 8000468:	4684      	mov	ip, r0
 800046a:	1c08      	adds	r0, r1, #0
 800046c:	4661      	mov	r1, ip
 800046e:	e7ff      	b.n	8000470 <__aeabi_cfcmpeq>

08000470 <__aeabi_cfcmpeq>:
 8000470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000472:	f000 f9bb 	bl	80007ec <__lesf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	d401      	bmi.n	800047e <__aeabi_cfcmpeq+0xe>
 800047a:	2100      	movs	r1, #0
 800047c:	42c8      	cmn	r0, r1
 800047e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000480 <__aeabi_fcmpeq>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 f93d 	bl	8000700 <__eqsf2>
 8000486:	4240      	negs	r0, r0
 8000488:	3001      	adds	r0, #1
 800048a:	bd10      	pop	{r4, pc}

0800048c <__aeabi_fcmplt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 f9ad 	bl	80007ec <__lesf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	db01      	blt.n	800049a <__aeabi_fcmplt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_fcmple>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f000 f9a3 	bl	80007ec <__lesf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	dd01      	ble.n	80004ae <__aeabi_fcmple+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__aeabi_fcmpgt>:
 80004b4:	b510      	push	{r4, lr}
 80004b6:	f000 f94b 	bl	8000750 <__gesf2>
 80004ba:	2800      	cmp	r0, #0
 80004bc:	dc01      	bgt.n	80004c2 <__aeabi_fcmpgt+0xe>
 80004be:	2000      	movs	r0, #0
 80004c0:	bd10      	pop	{r4, pc}
 80004c2:	2001      	movs	r0, #1
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)

080004c8 <__aeabi_fcmpge>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 f941 	bl	8000750 <__gesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	da01      	bge.n	80004d6 <__aeabi_fcmpge+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fdiv>:
 80004dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004de:	4657      	mov	r7, sl
 80004e0:	464e      	mov	r6, r9
 80004e2:	4645      	mov	r5, r8
 80004e4:	46de      	mov	lr, fp
 80004e6:	0244      	lsls	r4, r0, #9
 80004e8:	b5e0      	push	{r5, r6, r7, lr}
 80004ea:	0046      	lsls	r6, r0, #1
 80004ec:	4688      	mov	r8, r1
 80004ee:	0a64      	lsrs	r4, r4, #9
 80004f0:	0e36      	lsrs	r6, r6, #24
 80004f2:	0fc7      	lsrs	r7, r0, #31
 80004f4:	2e00      	cmp	r6, #0
 80004f6:	d063      	beq.n	80005c0 <__aeabi_fdiv+0xe4>
 80004f8:	2eff      	cmp	r6, #255	; 0xff
 80004fa:	d024      	beq.n	8000546 <__aeabi_fdiv+0x6a>
 80004fc:	2380      	movs	r3, #128	; 0x80
 80004fe:	00e4      	lsls	r4, r4, #3
 8000500:	04db      	lsls	r3, r3, #19
 8000502:	431c      	orrs	r4, r3
 8000504:	2300      	movs	r3, #0
 8000506:	4699      	mov	r9, r3
 8000508:	469b      	mov	fp, r3
 800050a:	3e7f      	subs	r6, #127	; 0x7f
 800050c:	4643      	mov	r3, r8
 800050e:	4642      	mov	r2, r8
 8000510:	025d      	lsls	r5, r3, #9
 8000512:	0fd2      	lsrs	r2, r2, #31
 8000514:	005b      	lsls	r3, r3, #1
 8000516:	0a6d      	lsrs	r5, r5, #9
 8000518:	0e1b      	lsrs	r3, r3, #24
 800051a:	4690      	mov	r8, r2
 800051c:	4692      	mov	sl, r2
 800051e:	d065      	beq.n	80005ec <__aeabi_fdiv+0x110>
 8000520:	2bff      	cmp	r3, #255	; 0xff
 8000522:	d055      	beq.n	80005d0 <__aeabi_fdiv+0xf4>
 8000524:	2280      	movs	r2, #128	; 0x80
 8000526:	2100      	movs	r1, #0
 8000528:	00ed      	lsls	r5, r5, #3
 800052a:	04d2      	lsls	r2, r2, #19
 800052c:	3b7f      	subs	r3, #127	; 0x7f
 800052e:	4315      	orrs	r5, r2
 8000530:	1af6      	subs	r6, r6, r3
 8000532:	4643      	mov	r3, r8
 8000534:	464a      	mov	r2, r9
 8000536:	407b      	eors	r3, r7
 8000538:	2a0f      	cmp	r2, #15
 800053a:	d900      	bls.n	800053e <__aeabi_fdiv+0x62>
 800053c:	e08d      	b.n	800065a <__aeabi_fdiv+0x17e>
 800053e:	486d      	ldr	r0, [pc, #436]	; (80006f4 <__aeabi_fdiv+0x218>)
 8000540:	0092      	lsls	r2, r2, #2
 8000542:	5882      	ldr	r2, [r0, r2]
 8000544:	4697      	mov	pc, r2
 8000546:	2c00      	cmp	r4, #0
 8000548:	d154      	bne.n	80005f4 <__aeabi_fdiv+0x118>
 800054a:	2308      	movs	r3, #8
 800054c:	4699      	mov	r9, r3
 800054e:	3b06      	subs	r3, #6
 8000550:	26ff      	movs	r6, #255	; 0xff
 8000552:	469b      	mov	fp, r3
 8000554:	e7da      	b.n	800050c <__aeabi_fdiv+0x30>
 8000556:	2500      	movs	r5, #0
 8000558:	4653      	mov	r3, sl
 800055a:	2902      	cmp	r1, #2
 800055c:	d01b      	beq.n	8000596 <__aeabi_fdiv+0xba>
 800055e:	2903      	cmp	r1, #3
 8000560:	d100      	bne.n	8000564 <__aeabi_fdiv+0x88>
 8000562:	e0bf      	b.n	80006e4 <__aeabi_fdiv+0x208>
 8000564:	2901      	cmp	r1, #1
 8000566:	d028      	beq.n	80005ba <__aeabi_fdiv+0xde>
 8000568:	0030      	movs	r0, r6
 800056a:	307f      	adds	r0, #127	; 0x7f
 800056c:	2800      	cmp	r0, #0
 800056e:	dd20      	ble.n	80005b2 <__aeabi_fdiv+0xd6>
 8000570:	076a      	lsls	r2, r5, #29
 8000572:	d004      	beq.n	800057e <__aeabi_fdiv+0xa2>
 8000574:	220f      	movs	r2, #15
 8000576:	402a      	ands	r2, r5
 8000578:	2a04      	cmp	r2, #4
 800057a:	d000      	beq.n	800057e <__aeabi_fdiv+0xa2>
 800057c:	3504      	adds	r5, #4
 800057e:	012a      	lsls	r2, r5, #4
 8000580:	d503      	bpl.n	800058a <__aeabi_fdiv+0xae>
 8000582:	0030      	movs	r0, r6
 8000584:	4a5c      	ldr	r2, [pc, #368]	; (80006f8 <__aeabi_fdiv+0x21c>)
 8000586:	3080      	adds	r0, #128	; 0x80
 8000588:	4015      	ands	r5, r2
 800058a:	28fe      	cmp	r0, #254	; 0xfe
 800058c:	dc03      	bgt.n	8000596 <__aeabi_fdiv+0xba>
 800058e:	01ac      	lsls	r4, r5, #6
 8000590:	0a64      	lsrs	r4, r4, #9
 8000592:	b2c2      	uxtb	r2, r0
 8000594:	e001      	b.n	800059a <__aeabi_fdiv+0xbe>
 8000596:	22ff      	movs	r2, #255	; 0xff
 8000598:	2400      	movs	r4, #0
 800059a:	0264      	lsls	r4, r4, #9
 800059c:	05d2      	lsls	r2, r2, #23
 800059e:	0a60      	lsrs	r0, r4, #9
 80005a0:	07db      	lsls	r3, r3, #31
 80005a2:	4310      	orrs	r0, r2
 80005a4:	4318      	orrs	r0, r3
 80005a6:	bc3c      	pop	{r2, r3, r4, r5}
 80005a8:	4690      	mov	r8, r2
 80005aa:	4699      	mov	r9, r3
 80005ac:	46a2      	mov	sl, r4
 80005ae:	46ab      	mov	fp, r5
 80005b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005b2:	2201      	movs	r2, #1
 80005b4:	1a10      	subs	r0, r2, r0
 80005b6:	281b      	cmp	r0, #27
 80005b8:	dd7c      	ble.n	80006b4 <__aeabi_fdiv+0x1d8>
 80005ba:	2200      	movs	r2, #0
 80005bc:	2400      	movs	r4, #0
 80005be:	e7ec      	b.n	800059a <__aeabi_fdiv+0xbe>
 80005c0:	2c00      	cmp	r4, #0
 80005c2:	d11d      	bne.n	8000600 <__aeabi_fdiv+0x124>
 80005c4:	2304      	movs	r3, #4
 80005c6:	4699      	mov	r9, r3
 80005c8:	3b03      	subs	r3, #3
 80005ca:	2600      	movs	r6, #0
 80005cc:	469b      	mov	fp, r3
 80005ce:	e79d      	b.n	800050c <__aeabi_fdiv+0x30>
 80005d0:	3eff      	subs	r6, #255	; 0xff
 80005d2:	2d00      	cmp	r5, #0
 80005d4:	d120      	bne.n	8000618 <__aeabi_fdiv+0x13c>
 80005d6:	2102      	movs	r1, #2
 80005d8:	4643      	mov	r3, r8
 80005da:	464a      	mov	r2, r9
 80005dc:	407b      	eors	r3, r7
 80005de:	430a      	orrs	r2, r1
 80005e0:	2a0f      	cmp	r2, #15
 80005e2:	d8d8      	bhi.n	8000596 <__aeabi_fdiv+0xba>
 80005e4:	4845      	ldr	r0, [pc, #276]	; (80006fc <__aeabi_fdiv+0x220>)
 80005e6:	0092      	lsls	r2, r2, #2
 80005e8:	5882      	ldr	r2, [r0, r2]
 80005ea:	4697      	mov	pc, r2
 80005ec:	2d00      	cmp	r5, #0
 80005ee:	d119      	bne.n	8000624 <__aeabi_fdiv+0x148>
 80005f0:	2101      	movs	r1, #1
 80005f2:	e7f1      	b.n	80005d8 <__aeabi_fdiv+0xfc>
 80005f4:	230c      	movs	r3, #12
 80005f6:	4699      	mov	r9, r3
 80005f8:	3b09      	subs	r3, #9
 80005fa:	26ff      	movs	r6, #255	; 0xff
 80005fc:	469b      	mov	fp, r3
 80005fe:	e785      	b.n	800050c <__aeabi_fdiv+0x30>
 8000600:	0020      	movs	r0, r4
 8000602:	f001 fb3d 	bl	8001c80 <__clzsi2>
 8000606:	2676      	movs	r6, #118	; 0x76
 8000608:	1f43      	subs	r3, r0, #5
 800060a:	409c      	lsls	r4, r3
 800060c:	2300      	movs	r3, #0
 800060e:	4276      	negs	r6, r6
 8000610:	1a36      	subs	r6, r6, r0
 8000612:	4699      	mov	r9, r3
 8000614:	469b      	mov	fp, r3
 8000616:	e779      	b.n	800050c <__aeabi_fdiv+0x30>
 8000618:	464a      	mov	r2, r9
 800061a:	2303      	movs	r3, #3
 800061c:	431a      	orrs	r2, r3
 800061e:	4691      	mov	r9, r2
 8000620:	2103      	movs	r1, #3
 8000622:	e786      	b.n	8000532 <__aeabi_fdiv+0x56>
 8000624:	0028      	movs	r0, r5
 8000626:	f001 fb2b 	bl	8001c80 <__clzsi2>
 800062a:	1f43      	subs	r3, r0, #5
 800062c:	1836      	adds	r6, r6, r0
 800062e:	409d      	lsls	r5, r3
 8000630:	3676      	adds	r6, #118	; 0x76
 8000632:	2100      	movs	r1, #0
 8000634:	e77d      	b.n	8000532 <__aeabi_fdiv+0x56>
 8000636:	2480      	movs	r4, #128	; 0x80
 8000638:	2300      	movs	r3, #0
 800063a:	03e4      	lsls	r4, r4, #15
 800063c:	22ff      	movs	r2, #255	; 0xff
 800063e:	e7ac      	b.n	800059a <__aeabi_fdiv+0xbe>
 8000640:	2500      	movs	r5, #0
 8000642:	2380      	movs	r3, #128	; 0x80
 8000644:	03db      	lsls	r3, r3, #15
 8000646:	421c      	tst	r4, r3
 8000648:	d028      	beq.n	800069c <__aeabi_fdiv+0x1c0>
 800064a:	421d      	tst	r5, r3
 800064c:	d126      	bne.n	800069c <__aeabi_fdiv+0x1c0>
 800064e:	432b      	orrs	r3, r5
 8000650:	025c      	lsls	r4, r3, #9
 8000652:	0a64      	lsrs	r4, r4, #9
 8000654:	4643      	mov	r3, r8
 8000656:	22ff      	movs	r2, #255	; 0xff
 8000658:	e79f      	b.n	800059a <__aeabi_fdiv+0xbe>
 800065a:	0162      	lsls	r2, r4, #5
 800065c:	016c      	lsls	r4, r5, #5
 800065e:	42a2      	cmp	r2, r4
 8000660:	d224      	bcs.n	80006ac <__aeabi_fdiv+0x1d0>
 8000662:	211b      	movs	r1, #27
 8000664:	2500      	movs	r5, #0
 8000666:	3e01      	subs	r6, #1
 8000668:	2701      	movs	r7, #1
 800066a:	0010      	movs	r0, r2
 800066c:	006d      	lsls	r5, r5, #1
 800066e:	0052      	lsls	r2, r2, #1
 8000670:	2800      	cmp	r0, #0
 8000672:	db01      	blt.n	8000678 <__aeabi_fdiv+0x19c>
 8000674:	4294      	cmp	r4, r2
 8000676:	d801      	bhi.n	800067c <__aeabi_fdiv+0x1a0>
 8000678:	1b12      	subs	r2, r2, r4
 800067a:	433d      	orrs	r5, r7
 800067c:	3901      	subs	r1, #1
 800067e:	2900      	cmp	r1, #0
 8000680:	d1f3      	bne.n	800066a <__aeabi_fdiv+0x18e>
 8000682:	0014      	movs	r4, r2
 8000684:	1e62      	subs	r2, r4, #1
 8000686:	4194      	sbcs	r4, r2
 8000688:	4325      	orrs	r5, r4
 800068a:	e76d      	b.n	8000568 <__aeabi_fdiv+0x8c>
 800068c:	46ba      	mov	sl, r7
 800068e:	4659      	mov	r1, fp
 8000690:	0025      	movs	r5, r4
 8000692:	4653      	mov	r3, sl
 8000694:	2902      	cmp	r1, #2
 8000696:	d000      	beq.n	800069a <__aeabi_fdiv+0x1be>
 8000698:	e761      	b.n	800055e <__aeabi_fdiv+0x82>
 800069a:	e77c      	b.n	8000596 <__aeabi_fdiv+0xba>
 800069c:	2380      	movs	r3, #128	; 0x80
 800069e:	03db      	lsls	r3, r3, #15
 80006a0:	431c      	orrs	r4, r3
 80006a2:	0264      	lsls	r4, r4, #9
 80006a4:	0a64      	lsrs	r4, r4, #9
 80006a6:	003b      	movs	r3, r7
 80006a8:	22ff      	movs	r2, #255	; 0xff
 80006aa:	e776      	b.n	800059a <__aeabi_fdiv+0xbe>
 80006ac:	1b12      	subs	r2, r2, r4
 80006ae:	211a      	movs	r1, #26
 80006b0:	2501      	movs	r5, #1
 80006b2:	e7d9      	b.n	8000668 <__aeabi_fdiv+0x18c>
 80006b4:	369e      	adds	r6, #158	; 0x9e
 80006b6:	002a      	movs	r2, r5
 80006b8:	40b5      	lsls	r5, r6
 80006ba:	002c      	movs	r4, r5
 80006bc:	40c2      	lsrs	r2, r0
 80006be:	1e65      	subs	r5, r4, #1
 80006c0:	41ac      	sbcs	r4, r5
 80006c2:	4314      	orrs	r4, r2
 80006c4:	0762      	lsls	r2, r4, #29
 80006c6:	d004      	beq.n	80006d2 <__aeabi_fdiv+0x1f6>
 80006c8:	220f      	movs	r2, #15
 80006ca:	4022      	ands	r2, r4
 80006cc:	2a04      	cmp	r2, #4
 80006ce:	d000      	beq.n	80006d2 <__aeabi_fdiv+0x1f6>
 80006d0:	3404      	adds	r4, #4
 80006d2:	0162      	lsls	r2, r4, #5
 80006d4:	d403      	bmi.n	80006de <__aeabi_fdiv+0x202>
 80006d6:	01a4      	lsls	r4, r4, #6
 80006d8:	0a64      	lsrs	r4, r4, #9
 80006da:	2200      	movs	r2, #0
 80006dc:	e75d      	b.n	800059a <__aeabi_fdiv+0xbe>
 80006de:	2201      	movs	r2, #1
 80006e0:	2400      	movs	r4, #0
 80006e2:	e75a      	b.n	800059a <__aeabi_fdiv+0xbe>
 80006e4:	2480      	movs	r4, #128	; 0x80
 80006e6:	03e4      	lsls	r4, r4, #15
 80006e8:	432c      	orrs	r4, r5
 80006ea:	0264      	lsls	r4, r4, #9
 80006ec:	0a64      	lsrs	r4, r4, #9
 80006ee:	22ff      	movs	r2, #255	; 0xff
 80006f0:	e753      	b.n	800059a <__aeabi_fdiv+0xbe>
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	080072ec 	.word	0x080072ec
 80006f8:	f7ffffff 	.word	0xf7ffffff
 80006fc:	0800732c 	.word	0x0800732c

08000700 <__eqsf2>:
 8000700:	b570      	push	{r4, r5, r6, lr}
 8000702:	0042      	lsls	r2, r0, #1
 8000704:	024e      	lsls	r6, r1, #9
 8000706:	004c      	lsls	r4, r1, #1
 8000708:	0245      	lsls	r5, r0, #9
 800070a:	0a6d      	lsrs	r5, r5, #9
 800070c:	0e12      	lsrs	r2, r2, #24
 800070e:	0fc3      	lsrs	r3, r0, #31
 8000710:	0a76      	lsrs	r6, r6, #9
 8000712:	0e24      	lsrs	r4, r4, #24
 8000714:	0fc9      	lsrs	r1, r1, #31
 8000716:	2aff      	cmp	r2, #255	; 0xff
 8000718:	d00f      	beq.n	800073a <__eqsf2+0x3a>
 800071a:	2cff      	cmp	r4, #255	; 0xff
 800071c:	d011      	beq.n	8000742 <__eqsf2+0x42>
 800071e:	2001      	movs	r0, #1
 8000720:	42a2      	cmp	r2, r4
 8000722:	d000      	beq.n	8000726 <__eqsf2+0x26>
 8000724:	bd70      	pop	{r4, r5, r6, pc}
 8000726:	42b5      	cmp	r5, r6
 8000728:	d1fc      	bne.n	8000724 <__eqsf2+0x24>
 800072a:	428b      	cmp	r3, r1
 800072c:	d00d      	beq.n	800074a <__eqsf2+0x4a>
 800072e:	2a00      	cmp	r2, #0
 8000730:	d1f8      	bne.n	8000724 <__eqsf2+0x24>
 8000732:	0028      	movs	r0, r5
 8000734:	1e45      	subs	r5, r0, #1
 8000736:	41a8      	sbcs	r0, r5
 8000738:	e7f4      	b.n	8000724 <__eqsf2+0x24>
 800073a:	2001      	movs	r0, #1
 800073c:	2d00      	cmp	r5, #0
 800073e:	d1f1      	bne.n	8000724 <__eqsf2+0x24>
 8000740:	e7eb      	b.n	800071a <__eqsf2+0x1a>
 8000742:	2001      	movs	r0, #1
 8000744:	2e00      	cmp	r6, #0
 8000746:	d1ed      	bne.n	8000724 <__eqsf2+0x24>
 8000748:	e7e9      	b.n	800071e <__eqsf2+0x1e>
 800074a:	2000      	movs	r0, #0
 800074c:	e7ea      	b.n	8000724 <__eqsf2+0x24>
 800074e:	46c0      	nop			; (mov r8, r8)

08000750 <__gesf2>:
 8000750:	b570      	push	{r4, r5, r6, lr}
 8000752:	004a      	lsls	r2, r1, #1
 8000754:	024e      	lsls	r6, r1, #9
 8000756:	0245      	lsls	r5, r0, #9
 8000758:	0044      	lsls	r4, r0, #1
 800075a:	0a6d      	lsrs	r5, r5, #9
 800075c:	0e24      	lsrs	r4, r4, #24
 800075e:	0fc3      	lsrs	r3, r0, #31
 8000760:	0a76      	lsrs	r6, r6, #9
 8000762:	0e12      	lsrs	r2, r2, #24
 8000764:	0fc9      	lsrs	r1, r1, #31
 8000766:	2cff      	cmp	r4, #255	; 0xff
 8000768:	d015      	beq.n	8000796 <__gesf2+0x46>
 800076a:	2aff      	cmp	r2, #255	; 0xff
 800076c:	d00e      	beq.n	800078c <__gesf2+0x3c>
 800076e:	2c00      	cmp	r4, #0
 8000770:	d115      	bne.n	800079e <__gesf2+0x4e>
 8000772:	2a00      	cmp	r2, #0
 8000774:	d101      	bne.n	800077a <__gesf2+0x2a>
 8000776:	2e00      	cmp	r6, #0
 8000778:	d01c      	beq.n	80007b4 <__gesf2+0x64>
 800077a:	2d00      	cmp	r5, #0
 800077c:	d014      	beq.n	80007a8 <__gesf2+0x58>
 800077e:	428b      	cmp	r3, r1
 8000780:	d027      	beq.n	80007d2 <__gesf2+0x82>
 8000782:	2002      	movs	r0, #2
 8000784:	3b01      	subs	r3, #1
 8000786:	4018      	ands	r0, r3
 8000788:	3801      	subs	r0, #1
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	2e00      	cmp	r6, #0
 800078e:	d0ee      	beq.n	800076e <__gesf2+0x1e>
 8000790:	2002      	movs	r0, #2
 8000792:	4240      	negs	r0, r0
 8000794:	e7f9      	b.n	800078a <__gesf2+0x3a>
 8000796:	2d00      	cmp	r5, #0
 8000798:	d1fa      	bne.n	8000790 <__gesf2+0x40>
 800079a:	2aff      	cmp	r2, #255	; 0xff
 800079c:	d00e      	beq.n	80007bc <__gesf2+0x6c>
 800079e:	2a00      	cmp	r2, #0
 80007a0:	d10e      	bne.n	80007c0 <__gesf2+0x70>
 80007a2:	2e00      	cmp	r6, #0
 80007a4:	d0ed      	beq.n	8000782 <__gesf2+0x32>
 80007a6:	e00b      	b.n	80007c0 <__gesf2+0x70>
 80007a8:	2301      	movs	r3, #1
 80007aa:	3901      	subs	r1, #1
 80007ac:	4399      	bics	r1, r3
 80007ae:	0008      	movs	r0, r1
 80007b0:	3001      	adds	r0, #1
 80007b2:	e7ea      	b.n	800078a <__gesf2+0x3a>
 80007b4:	2000      	movs	r0, #0
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	d0e7      	beq.n	800078a <__gesf2+0x3a>
 80007ba:	e7e2      	b.n	8000782 <__gesf2+0x32>
 80007bc:	2e00      	cmp	r6, #0
 80007be:	d1e7      	bne.n	8000790 <__gesf2+0x40>
 80007c0:	428b      	cmp	r3, r1
 80007c2:	d1de      	bne.n	8000782 <__gesf2+0x32>
 80007c4:	4294      	cmp	r4, r2
 80007c6:	dd05      	ble.n	80007d4 <__gesf2+0x84>
 80007c8:	2102      	movs	r1, #2
 80007ca:	1e58      	subs	r0, r3, #1
 80007cc:	4008      	ands	r0, r1
 80007ce:	3801      	subs	r0, #1
 80007d0:	e7db      	b.n	800078a <__gesf2+0x3a>
 80007d2:	2400      	movs	r4, #0
 80007d4:	42a2      	cmp	r2, r4
 80007d6:	dc04      	bgt.n	80007e2 <__gesf2+0x92>
 80007d8:	42b5      	cmp	r5, r6
 80007da:	d8d2      	bhi.n	8000782 <__gesf2+0x32>
 80007dc:	2000      	movs	r0, #0
 80007de:	42b5      	cmp	r5, r6
 80007e0:	d2d3      	bcs.n	800078a <__gesf2+0x3a>
 80007e2:	1e58      	subs	r0, r3, #1
 80007e4:	2301      	movs	r3, #1
 80007e6:	4398      	bics	r0, r3
 80007e8:	3001      	adds	r0, #1
 80007ea:	e7ce      	b.n	800078a <__gesf2+0x3a>

080007ec <__lesf2>:
 80007ec:	b530      	push	{r4, r5, lr}
 80007ee:	0042      	lsls	r2, r0, #1
 80007f0:	0244      	lsls	r4, r0, #9
 80007f2:	024d      	lsls	r5, r1, #9
 80007f4:	0fc3      	lsrs	r3, r0, #31
 80007f6:	0048      	lsls	r0, r1, #1
 80007f8:	0a64      	lsrs	r4, r4, #9
 80007fa:	0e12      	lsrs	r2, r2, #24
 80007fc:	0a6d      	lsrs	r5, r5, #9
 80007fe:	0e00      	lsrs	r0, r0, #24
 8000800:	0fc9      	lsrs	r1, r1, #31
 8000802:	2aff      	cmp	r2, #255	; 0xff
 8000804:	d012      	beq.n	800082c <__lesf2+0x40>
 8000806:	28ff      	cmp	r0, #255	; 0xff
 8000808:	d00c      	beq.n	8000824 <__lesf2+0x38>
 800080a:	2a00      	cmp	r2, #0
 800080c:	d112      	bne.n	8000834 <__lesf2+0x48>
 800080e:	2800      	cmp	r0, #0
 8000810:	d119      	bne.n	8000846 <__lesf2+0x5a>
 8000812:	2d00      	cmp	r5, #0
 8000814:	d117      	bne.n	8000846 <__lesf2+0x5a>
 8000816:	2c00      	cmp	r4, #0
 8000818:	d02b      	beq.n	8000872 <__lesf2+0x86>
 800081a:	2002      	movs	r0, #2
 800081c:	3b01      	subs	r3, #1
 800081e:	4018      	ands	r0, r3
 8000820:	3801      	subs	r0, #1
 8000822:	e026      	b.n	8000872 <__lesf2+0x86>
 8000824:	2d00      	cmp	r5, #0
 8000826:	d0f0      	beq.n	800080a <__lesf2+0x1e>
 8000828:	2002      	movs	r0, #2
 800082a:	e022      	b.n	8000872 <__lesf2+0x86>
 800082c:	2c00      	cmp	r4, #0
 800082e:	d1fb      	bne.n	8000828 <__lesf2+0x3c>
 8000830:	28ff      	cmp	r0, #255	; 0xff
 8000832:	d01f      	beq.n	8000874 <__lesf2+0x88>
 8000834:	2800      	cmp	r0, #0
 8000836:	d11f      	bne.n	8000878 <__lesf2+0x8c>
 8000838:	2d00      	cmp	r5, #0
 800083a:	d11d      	bne.n	8000878 <__lesf2+0x8c>
 800083c:	2002      	movs	r0, #2
 800083e:	3b01      	subs	r3, #1
 8000840:	4018      	ands	r0, r3
 8000842:	3801      	subs	r0, #1
 8000844:	e015      	b.n	8000872 <__lesf2+0x86>
 8000846:	2c00      	cmp	r4, #0
 8000848:	d00e      	beq.n	8000868 <__lesf2+0x7c>
 800084a:	428b      	cmp	r3, r1
 800084c:	d1e5      	bne.n	800081a <__lesf2+0x2e>
 800084e:	2200      	movs	r2, #0
 8000850:	4290      	cmp	r0, r2
 8000852:	dc04      	bgt.n	800085e <__lesf2+0x72>
 8000854:	42ac      	cmp	r4, r5
 8000856:	d8e0      	bhi.n	800081a <__lesf2+0x2e>
 8000858:	2000      	movs	r0, #0
 800085a:	42ac      	cmp	r4, r5
 800085c:	d209      	bcs.n	8000872 <__lesf2+0x86>
 800085e:	1e58      	subs	r0, r3, #1
 8000860:	2301      	movs	r3, #1
 8000862:	4398      	bics	r0, r3
 8000864:	3001      	adds	r0, #1
 8000866:	e004      	b.n	8000872 <__lesf2+0x86>
 8000868:	2301      	movs	r3, #1
 800086a:	3901      	subs	r1, #1
 800086c:	4399      	bics	r1, r3
 800086e:	0008      	movs	r0, r1
 8000870:	3001      	adds	r0, #1
 8000872:	bd30      	pop	{r4, r5, pc}
 8000874:	2d00      	cmp	r5, #0
 8000876:	d1d7      	bne.n	8000828 <__lesf2+0x3c>
 8000878:	428b      	cmp	r3, r1
 800087a:	d1ce      	bne.n	800081a <__lesf2+0x2e>
 800087c:	4282      	cmp	r2, r0
 800087e:	dde7      	ble.n	8000850 <__lesf2+0x64>
 8000880:	2102      	movs	r1, #2
 8000882:	1e58      	subs	r0, r3, #1
 8000884:	4008      	ands	r0, r1
 8000886:	3801      	subs	r0, #1
 8000888:	e7f3      	b.n	8000872 <__lesf2+0x86>
 800088a:	46c0      	nop			; (mov r8, r8)

0800088c <__aeabi_fsub>:
 800088c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800088e:	4647      	mov	r7, r8
 8000890:	46ce      	mov	lr, r9
 8000892:	0044      	lsls	r4, r0, #1
 8000894:	0fc2      	lsrs	r2, r0, #31
 8000896:	b580      	push	{r7, lr}
 8000898:	0247      	lsls	r7, r0, #9
 800089a:	0248      	lsls	r0, r1, #9
 800089c:	0a40      	lsrs	r0, r0, #9
 800089e:	4684      	mov	ip, r0
 80008a0:	4666      	mov	r6, ip
 80008a2:	0048      	lsls	r0, r1, #1
 80008a4:	0a7f      	lsrs	r7, r7, #9
 80008a6:	0e24      	lsrs	r4, r4, #24
 80008a8:	00f6      	lsls	r6, r6, #3
 80008aa:	0025      	movs	r5, r4
 80008ac:	4690      	mov	r8, r2
 80008ae:	00fb      	lsls	r3, r7, #3
 80008b0:	0e00      	lsrs	r0, r0, #24
 80008b2:	0fc9      	lsrs	r1, r1, #31
 80008b4:	46b1      	mov	r9, r6
 80008b6:	28ff      	cmp	r0, #255	; 0xff
 80008b8:	d100      	bne.n	80008bc <__aeabi_fsub+0x30>
 80008ba:	e085      	b.n	80009c8 <__aeabi_fsub+0x13c>
 80008bc:	2601      	movs	r6, #1
 80008be:	4071      	eors	r1, r6
 80008c0:	1a26      	subs	r6, r4, r0
 80008c2:	4291      	cmp	r1, r2
 80008c4:	d057      	beq.n	8000976 <__aeabi_fsub+0xea>
 80008c6:	2e00      	cmp	r6, #0
 80008c8:	dd43      	ble.n	8000952 <__aeabi_fsub+0xc6>
 80008ca:	2800      	cmp	r0, #0
 80008cc:	d000      	beq.n	80008d0 <__aeabi_fsub+0x44>
 80008ce:	e07f      	b.n	80009d0 <__aeabi_fsub+0x144>
 80008d0:	4649      	mov	r1, r9
 80008d2:	2900      	cmp	r1, #0
 80008d4:	d100      	bne.n	80008d8 <__aeabi_fsub+0x4c>
 80008d6:	e0aa      	b.n	8000a2e <__aeabi_fsub+0x1a2>
 80008d8:	3e01      	subs	r6, #1
 80008da:	2e00      	cmp	r6, #0
 80008dc:	d000      	beq.n	80008e0 <__aeabi_fsub+0x54>
 80008de:	e0f7      	b.n	8000ad0 <__aeabi_fsub+0x244>
 80008e0:	1a5b      	subs	r3, r3, r1
 80008e2:	015a      	lsls	r2, r3, #5
 80008e4:	d400      	bmi.n	80008e8 <__aeabi_fsub+0x5c>
 80008e6:	e08b      	b.n	8000a00 <__aeabi_fsub+0x174>
 80008e8:	019b      	lsls	r3, r3, #6
 80008ea:	099c      	lsrs	r4, r3, #6
 80008ec:	0020      	movs	r0, r4
 80008ee:	f001 f9c7 	bl	8001c80 <__clzsi2>
 80008f2:	3805      	subs	r0, #5
 80008f4:	4084      	lsls	r4, r0
 80008f6:	4285      	cmp	r5, r0
 80008f8:	dd00      	ble.n	80008fc <__aeabi_fsub+0x70>
 80008fa:	e0d3      	b.n	8000aa4 <__aeabi_fsub+0x218>
 80008fc:	1b45      	subs	r5, r0, r5
 80008fe:	0023      	movs	r3, r4
 8000900:	2020      	movs	r0, #32
 8000902:	3501      	adds	r5, #1
 8000904:	40eb      	lsrs	r3, r5
 8000906:	1b45      	subs	r5, r0, r5
 8000908:	40ac      	lsls	r4, r5
 800090a:	1e62      	subs	r2, r4, #1
 800090c:	4194      	sbcs	r4, r2
 800090e:	4323      	orrs	r3, r4
 8000910:	2407      	movs	r4, #7
 8000912:	2500      	movs	r5, #0
 8000914:	401c      	ands	r4, r3
 8000916:	2201      	movs	r2, #1
 8000918:	4641      	mov	r1, r8
 800091a:	400a      	ands	r2, r1
 800091c:	2c00      	cmp	r4, #0
 800091e:	d004      	beq.n	800092a <__aeabi_fsub+0x9e>
 8000920:	210f      	movs	r1, #15
 8000922:	4019      	ands	r1, r3
 8000924:	2904      	cmp	r1, #4
 8000926:	d000      	beq.n	800092a <__aeabi_fsub+0x9e>
 8000928:	3304      	adds	r3, #4
 800092a:	0159      	lsls	r1, r3, #5
 800092c:	d400      	bmi.n	8000930 <__aeabi_fsub+0xa4>
 800092e:	e080      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000930:	3501      	adds	r5, #1
 8000932:	b2ec      	uxtb	r4, r5
 8000934:	2dff      	cmp	r5, #255	; 0xff
 8000936:	d000      	beq.n	800093a <__aeabi_fsub+0xae>
 8000938:	e0a3      	b.n	8000a82 <__aeabi_fsub+0x1f6>
 800093a:	24ff      	movs	r4, #255	; 0xff
 800093c:	2300      	movs	r3, #0
 800093e:	025b      	lsls	r3, r3, #9
 8000940:	05e4      	lsls	r4, r4, #23
 8000942:	0a58      	lsrs	r0, r3, #9
 8000944:	07d2      	lsls	r2, r2, #31
 8000946:	4320      	orrs	r0, r4
 8000948:	4310      	orrs	r0, r2
 800094a:	bc0c      	pop	{r2, r3}
 800094c:	4690      	mov	r8, r2
 800094e:	4699      	mov	r9, r3
 8000950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000952:	2e00      	cmp	r6, #0
 8000954:	d174      	bne.n	8000a40 <__aeabi_fsub+0x1b4>
 8000956:	1c60      	adds	r0, r4, #1
 8000958:	b2c0      	uxtb	r0, r0
 800095a:	2801      	cmp	r0, #1
 800095c:	dc00      	bgt.n	8000960 <__aeabi_fsub+0xd4>
 800095e:	e0a7      	b.n	8000ab0 <__aeabi_fsub+0x224>
 8000960:	464a      	mov	r2, r9
 8000962:	1a9c      	subs	r4, r3, r2
 8000964:	0162      	lsls	r2, r4, #5
 8000966:	d500      	bpl.n	800096a <__aeabi_fsub+0xde>
 8000968:	e0b6      	b.n	8000ad8 <__aeabi_fsub+0x24c>
 800096a:	2c00      	cmp	r4, #0
 800096c:	d1be      	bne.n	80008ec <__aeabi_fsub+0x60>
 800096e:	2200      	movs	r2, #0
 8000970:	2400      	movs	r4, #0
 8000972:	2300      	movs	r3, #0
 8000974:	e7e3      	b.n	800093e <__aeabi_fsub+0xb2>
 8000976:	2e00      	cmp	r6, #0
 8000978:	dc00      	bgt.n	800097c <__aeabi_fsub+0xf0>
 800097a:	e085      	b.n	8000a88 <__aeabi_fsub+0x1fc>
 800097c:	2800      	cmp	r0, #0
 800097e:	d046      	beq.n	8000a0e <__aeabi_fsub+0x182>
 8000980:	2cff      	cmp	r4, #255	; 0xff
 8000982:	d049      	beq.n	8000a18 <__aeabi_fsub+0x18c>
 8000984:	2280      	movs	r2, #128	; 0x80
 8000986:	4648      	mov	r0, r9
 8000988:	04d2      	lsls	r2, r2, #19
 800098a:	4310      	orrs	r0, r2
 800098c:	4681      	mov	r9, r0
 800098e:	2201      	movs	r2, #1
 8000990:	2e1b      	cmp	r6, #27
 8000992:	dc09      	bgt.n	80009a8 <__aeabi_fsub+0x11c>
 8000994:	2020      	movs	r0, #32
 8000996:	464c      	mov	r4, r9
 8000998:	1b80      	subs	r0, r0, r6
 800099a:	4084      	lsls	r4, r0
 800099c:	464a      	mov	r2, r9
 800099e:	0020      	movs	r0, r4
 80009a0:	40f2      	lsrs	r2, r6
 80009a2:	1e44      	subs	r4, r0, #1
 80009a4:	41a0      	sbcs	r0, r4
 80009a6:	4302      	orrs	r2, r0
 80009a8:	189b      	adds	r3, r3, r2
 80009aa:	015a      	lsls	r2, r3, #5
 80009ac:	d528      	bpl.n	8000a00 <__aeabi_fsub+0x174>
 80009ae:	3501      	adds	r5, #1
 80009b0:	2dff      	cmp	r5, #255	; 0xff
 80009b2:	d100      	bne.n	80009b6 <__aeabi_fsub+0x12a>
 80009b4:	e0a8      	b.n	8000b08 <__aeabi_fsub+0x27c>
 80009b6:	2201      	movs	r2, #1
 80009b8:	2407      	movs	r4, #7
 80009ba:	4994      	ldr	r1, [pc, #592]	; (8000c0c <__aeabi_fsub+0x380>)
 80009bc:	401a      	ands	r2, r3
 80009be:	085b      	lsrs	r3, r3, #1
 80009c0:	400b      	ands	r3, r1
 80009c2:	4313      	orrs	r3, r2
 80009c4:	401c      	ands	r4, r3
 80009c6:	e7a6      	b.n	8000916 <__aeabi_fsub+0x8a>
 80009c8:	2e00      	cmp	r6, #0
 80009ca:	d000      	beq.n	80009ce <__aeabi_fsub+0x142>
 80009cc:	e778      	b.n	80008c0 <__aeabi_fsub+0x34>
 80009ce:	e775      	b.n	80008bc <__aeabi_fsub+0x30>
 80009d0:	2cff      	cmp	r4, #255	; 0xff
 80009d2:	d054      	beq.n	8000a7e <__aeabi_fsub+0x1f2>
 80009d4:	2280      	movs	r2, #128	; 0x80
 80009d6:	4649      	mov	r1, r9
 80009d8:	04d2      	lsls	r2, r2, #19
 80009da:	4311      	orrs	r1, r2
 80009dc:	4689      	mov	r9, r1
 80009de:	2201      	movs	r2, #1
 80009e0:	2e1b      	cmp	r6, #27
 80009e2:	dc09      	bgt.n	80009f8 <__aeabi_fsub+0x16c>
 80009e4:	2120      	movs	r1, #32
 80009e6:	4648      	mov	r0, r9
 80009e8:	1b89      	subs	r1, r1, r6
 80009ea:	4088      	lsls	r0, r1
 80009ec:	464a      	mov	r2, r9
 80009ee:	0001      	movs	r1, r0
 80009f0:	40f2      	lsrs	r2, r6
 80009f2:	1e48      	subs	r0, r1, #1
 80009f4:	4181      	sbcs	r1, r0
 80009f6:	430a      	orrs	r2, r1
 80009f8:	1a9b      	subs	r3, r3, r2
 80009fa:	015a      	lsls	r2, r3, #5
 80009fc:	d500      	bpl.n	8000a00 <__aeabi_fsub+0x174>
 80009fe:	e773      	b.n	80008e8 <__aeabi_fsub+0x5c>
 8000a00:	2201      	movs	r2, #1
 8000a02:	4641      	mov	r1, r8
 8000a04:	400a      	ands	r2, r1
 8000a06:	0759      	lsls	r1, r3, #29
 8000a08:	d000      	beq.n	8000a0c <__aeabi_fsub+0x180>
 8000a0a:	e789      	b.n	8000920 <__aeabi_fsub+0x94>
 8000a0c:	e011      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000a0e:	4648      	mov	r0, r9
 8000a10:	2800      	cmp	r0, #0
 8000a12:	d158      	bne.n	8000ac6 <__aeabi_fsub+0x23a>
 8000a14:	2cff      	cmp	r4, #255	; 0xff
 8000a16:	d10c      	bne.n	8000a32 <__aeabi_fsub+0x1a6>
 8000a18:	08db      	lsrs	r3, r3, #3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d100      	bne.n	8000a20 <__aeabi_fsub+0x194>
 8000a1e:	e78c      	b.n	800093a <__aeabi_fsub+0xae>
 8000a20:	2080      	movs	r0, #128	; 0x80
 8000a22:	03c0      	lsls	r0, r0, #15
 8000a24:	4303      	orrs	r3, r0
 8000a26:	025b      	lsls	r3, r3, #9
 8000a28:	0a5b      	lsrs	r3, r3, #9
 8000a2a:	24ff      	movs	r4, #255	; 0xff
 8000a2c:	e787      	b.n	800093e <__aeabi_fsub+0xb2>
 8000a2e:	2cff      	cmp	r4, #255	; 0xff
 8000a30:	d025      	beq.n	8000a7e <__aeabi_fsub+0x1f2>
 8000a32:	08db      	lsrs	r3, r3, #3
 8000a34:	2dff      	cmp	r5, #255	; 0xff
 8000a36:	d0f0      	beq.n	8000a1a <__aeabi_fsub+0x18e>
 8000a38:	025b      	lsls	r3, r3, #9
 8000a3a:	0a5b      	lsrs	r3, r3, #9
 8000a3c:	b2ec      	uxtb	r4, r5
 8000a3e:	e77e      	b.n	800093e <__aeabi_fsub+0xb2>
 8000a40:	2c00      	cmp	r4, #0
 8000a42:	d04d      	beq.n	8000ae0 <__aeabi_fsub+0x254>
 8000a44:	28ff      	cmp	r0, #255	; 0xff
 8000a46:	d018      	beq.n	8000a7a <__aeabi_fsub+0x1ee>
 8000a48:	2480      	movs	r4, #128	; 0x80
 8000a4a:	04e4      	lsls	r4, r4, #19
 8000a4c:	4272      	negs	r2, r6
 8000a4e:	4323      	orrs	r3, r4
 8000a50:	2a1b      	cmp	r2, #27
 8000a52:	dd00      	ble.n	8000a56 <__aeabi_fsub+0x1ca>
 8000a54:	e0c4      	b.n	8000be0 <__aeabi_fsub+0x354>
 8000a56:	001c      	movs	r4, r3
 8000a58:	2520      	movs	r5, #32
 8000a5a:	40d4      	lsrs	r4, r2
 8000a5c:	1aaa      	subs	r2, r5, r2
 8000a5e:	4093      	lsls	r3, r2
 8000a60:	1e5a      	subs	r2, r3, #1
 8000a62:	4193      	sbcs	r3, r2
 8000a64:	4323      	orrs	r3, r4
 8000a66:	464a      	mov	r2, r9
 8000a68:	0005      	movs	r5, r0
 8000a6a:	1ad3      	subs	r3, r2, r3
 8000a6c:	4688      	mov	r8, r1
 8000a6e:	e738      	b.n	80008e2 <__aeabi_fsub+0x56>
 8000a70:	1c72      	adds	r2, r6, #1
 8000a72:	d0f8      	beq.n	8000a66 <__aeabi_fsub+0x1da>
 8000a74:	43f2      	mvns	r2, r6
 8000a76:	28ff      	cmp	r0, #255	; 0xff
 8000a78:	d1ea      	bne.n	8000a50 <__aeabi_fsub+0x1c4>
 8000a7a:	000a      	movs	r2, r1
 8000a7c:	464b      	mov	r3, r9
 8000a7e:	25ff      	movs	r5, #255	; 0xff
 8000a80:	e7d7      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000a82:	019b      	lsls	r3, r3, #6
 8000a84:	0a5b      	lsrs	r3, r3, #9
 8000a86:	e75a      	b.n	800093e <__aeabi_fsub+0xb2>
 8000a88:	2e00      	cmp	r6, #0
 8000a8a:	d141      	bne.n	8000b10 <__aeabi_fsub+0x284>
 8000a8c:	1c65      	adds	r5, r4, #1
 8000a8e:	b2e9      	uxtb	r1, r5
 8000a90:	2901      	cmp	r1, #1
 8000a92:	dd45      	ble.n	8000b20 <__aeabi_fsub+0x294>
 8000a94:	2dff      	cmp	r5, #255	; 0xff
 8000a96:	d100      	bne.n	8000a9a <__aeabi_fsub+0x20e>
 8000a98:	e74f      	b.n	800093a <__aeabi_fsub+0xae>
 8000a9a:	2407      	movs	r4, #7
 8000a9c:	444b      	add	r3, r9
 8000a9e:	085b      	lsrs	r3, r3, #1
 8000aa0:	401c      	ands	r4, r3
 8000aa2:	e738      	b.n	8000916 <__aeabi_fsub+0x8a>
 8000aa4:	2207      	movs	r2, #7
 8000aa6:	4b5a      	ldr	r3, [pc, #360]	; (8000c10 <__aeabi_fsub+0x384>)
 8000aa8:	1a2d      	subs	r5, r5, r0
 8000aaa:	4023      	ands	r3, r4
 8000aac:	4014      	ands	r4, r2
 8000aae:	e732      	b.n	8000916 <__aeabi_fsub+0x8a>
 8000ab0:	2c00      	cmp	r4, #0
 8000ab2:	d11d      	bne.n	8000af0 <__aeabi_fsub+0x264>
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d17a      	bne.n	8000bae <__aeabi_fsub+0x322>
 8000ab8:	464b      	mov	r3, r9
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fsub+0x234>
 8000abe:	e091      	b.n	8000be4 <__aeabi_fsub+0x358>
 8000ac0:	000a      	movs	r2, r1
 8000ac2:	2500      	movs	r5, #0
 8000ac4:	e7b5      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000ac6:	3e01      	subs	r6, #1
 8000ac8:	2e00      	cmp	r6, #0
 8000aca:	d119      	bne.n	8000b00 <__aeabi_fsub+0x274>
 8000acc:	444b      	add	r3, r9
 8000ace:	e76c      	b.n	80009aa <__aeabi_fsub+0x11e>
 8000ad0:	2cff      	cmp	r4, #255	; 0xff
 8000ad2:	d184      	bne.n	80009de <__aeabi_fsub+0x152>
 8000ad4:	25ff      	movs	r5, #255	; 0xff
 8000ad6:	e7ac      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000ad8:	464a      	mov	r2, r9
 8000ada:	4688      	mov	r8, r1
 8000adc:	1ad4      	subs	r4, r2, r3
 8000ade:	e705      	b.n	80008ec <__aeabi_fsub+0x60>
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d1c5      	bne.n	8000a70 <__aeabi_fsub+0x1e4>
 8000ae4:	000a      	movs	r2, r1
 8000ae6:	28ff      	cmp	r0, #255	; 0xff
 8000ae8:	d0c8      	beq.n	8000a7c <__aeabi_fsub+0x1f0>
 8000aea:	0005      	movs	r5, r0
 8000aec:	464b      	mov	r3, r9
 8000aee:	e7a0      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d149      	bne.n	8000b88 <__aeabi_fsub+0x2fc>
 8000af4:	464b      	mov	r3, r9
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d077      	beq.n	8000bea <__aeabi_fsub+0x35e>
 8000afa:	000a      	movs	r2, r1
 8000afc:	25ff      	movs	r5, #255	; 0xff
 8000afe:	e798      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000b00:	2cff      	cmp	r4, #255	; 0xff
 8000b02:	d000      	beq.n	8000b06 <__aeabi_fsub+0x27a>
 8000b04:	e743      	b.n	800098e <__aeabi_fsub+0x102>
 8000b06:	e787      	b.n	8000a18 <__aeabi_fsub+0x18c>
 8000b08:	000a      	movs	r2, r1
 8000b0a:	24ff      	movs	r4, #255	; 0xff
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e716      	b.n	800093e <__aeabi_fsub+0xb2>
 8000b10:	2c00      	cmp	r4, #0
 8000b12:	d115      	bne.n	8000b40 <__aeabi_fsub+0x2b4>
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d157      	bne.n	8000bc8 <__aeabi_fsub+0x33c>
 8000b18:	28ff      	cmp	r0, #255	; 0xff
 8000b1a:	d1e6      	bne.n	8000aea <__aeabi_fsub+0x25e>
 8000b1c:	464b      	mov	r3, r9
 8000b1e:	e77b      	b.n	8000a18 <__aeabi_fsub+0x18c>
 8000b20:	2c00      	cmp	r4, #0
 8000b22:	d120      	bne.n	8000b66 <__aeabi_fsub+0x2da>
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d057      	beq.n	8000bd8 <__aeabi_fsub+0x34c>
 8000b28:	4649      	mov	r1, r9
 8000b2a:	2900      	cmp	r1, #0
 8000b2c:	d053      	beq.n	8000bd6 <__aeabi_fsub+0x34a>
 8000b2e:	444b      	add	r3, r9
 8000b30:	015a      	lsls	r2, r3, #5
 8000b32:	d568      	bpl.n	8000c06 <__aeabi_fsub+0x37a>
 8000b34:	2407      	movs	r4, #7
 8000b36:	4a36      	ldr	r2, [pc, #216]	; (8000c10 <__aeabi_fsub+0x384>)
 8000b38:	401c      	ands	r4, r3
 8000b3a:	2501      	movs	r5, #1
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	e6ea      	b.n	8000916 <__aeabi_fsub+0x8a>
 8000b40:	28ff      	cmp	r0, #255	; 0xff
 8000b42:	d0eb      	beq.n	8000b1c <__aeabi_fsub+0x290>
 8000b44:	2280      	movs	r2, #128	; 0x80
 8000b46:	04d2      	lsls	r2, r2, #19
 8000b48:	4276      	negs	r6, r6
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	2e1b      	cmp	r6, #27
 8000b4e:	dc53      	bgt.n	8000bf8 <__aeabi_fsub+0x36c>
 8000b50:	2520      	movs	r5, #32
 8000b52:	1bad      	subs	r5, r5, r6
 8000b54:	001a      	movs	r2, r3
 8000b56:	40ab      	lsls	r3, r5
 8000b58:	40f2      	lsrs	r2, r6
 8000b5a:	1e5c      	subs	r4, r3, #1
 8000b5c:	41a3      	sbcs	r3, r4
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	444b      	add	r3, r9
 8000b62:	0005      	movs	r5, r0
 8000b64:	e721      	b.n	80009aa <__aeabi_fsub+0x11e>
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d0d8      	beq.n	8000b1c <__aeabi_fsub+0x290>
 8000b6a:	4649      	mov	r1, r9
 8000b6c:	2900      	cmp	r1, #0
 8000b6e:	d100      	bne.n	8000b72 <__aeabi_fsub+0x2e6>
 8000b70:	e752      	b.n	8000a18 <__aeabi_fsub+0x18c>
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	03c9      	lsls	r1, r1, #15
 8000b76:	420f      	tst	r7, r1
 8000b78:	d100      	bne.n	8000b7c <__aeabi_fsub+0x2f0>
 8000b7a:	e74d      	b.n	8000a18 <__aeabi_fsub+0x18c>
 8000b7c:	4660      	mov	r0, ip
 8000b7e:	4208      	tst	r0, r1
 8000b80:	d000      	beq.n	8000b84 <__aeabi_fsub+0x2f8>
 8000b82:	e749      	b.n	8000a18 <__aeabi_fsub+0x18c>
 8000b84:	464b      	mov	r3, r9
 8000b86:	e747      	b.n	8000a18 <__aeabi_fsub+0x18c>
 8000b88:	4648      	mov	r0, r9
 8000b8a:	25ff      	movs	r5, #255	; 0xff
 8000b8c:	2800      	cmp	r0, #0
 8000b8e:	d100      	bne.n	8000b92 <__aeabi_fsub+0x306>
 8000b90:	e74f      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000b92:	2280      	movs	r2, #128	; 0x80
 8000b94:	03d2      	lsls	r2, r2, #15
 8000b96:	4217      	tst	r7, r2
 8000b98:	d004      	beq.n	8000ba4 <__aeabi_fsub+0x318>
 8000b9a:	4660      	mov	r0, ip
 8000b9c:	4210      	tst	r0, r2
 8000b9e:	d101      	bne.n	8000ba4 <__aeabi_fsub+0x318>
 8000ba0:	464b      	mov	r3, r9
 8000ba2:	4688      	mov	r8, r1
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	4641      	mov	r1, r8
 8000ba8:	25ff      	movs	r5, #255	; 0xff
 8000baa:	400a      	ands	r2, r1
 8000bac:	e741      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000bae:	4648      	mov	r0, r9
 8000bb0:	2800      	cmp	r0, #0
 8000bb2:	d01f      	beq.n	8000bf4 <__aeabi_fsub+0x368>
 8000bb4:	1a1a      	subs	r2, r3, r0
 8000bb6:	0150      	lsls	r0, r2, #5
 8000bb8:	d520      	bpl.n	8000bfc <__aeabi_fsub+0x370>
 8000bba:	464a      	mov	r2, r9
 8000bbc:	2407      	movs	r4, #7
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	401c      	ands	r4, r3
 8000bc2:	4688      	mov	r8, r1
 8000bc4:	2500      	movs	r5, #0
 8000bc6:	e6a6      	b.n	8000916 <__aeabi_fsub+0x8a>
 8000bc8:	1c74      	adds	r4, r6, #1
 8000bca:	d0c9      	beq.n	8000b60 <__aeabi_fsub+0x2d4>
 8000bcc:	43f6      	mvns	r6, r6
 8000bce:	28ff      	cmp	r0, #255	; 0xff
 8000bd0:	d1bc      	bne.n	8000b4c <__aeabi_fsub+0x2c0>
 8000bd2:	464b      	mov	r3, r9
 8000bd4:	e720      	b.n	8000a18 <__aeabi_fsub+0x18c>
 8000bd6:	4699      	mov	r9, r3
 8000bd8:	464b      	mov	r3, r9
 8000bda:	2500      	movs	r5, #0
 8000bdc:	08db      	lsrs	r3, r3, #3
 8000bde:	e72b      	b.n	8000a38 <__aeabi_fsub+0x1ac>
 8000be0:	2301      	movs	r3, #1
 8000be2:	e740      	b.n	8000a66 <__aeabi_fsub+0x1da>
 8000be4:	2200      	movs	r2, #0
 8000be6:	2300      	movs	r3, #0
 8000be8:	e6a9      	b.n	800093e <__aeabi_fsub+0xb2>
 8000bea:	2380      	movs	r3, #128	; 0x80
 8000bec:	2200      	movs	r2, #0
 8000bee:	03db      	lsls	r3, r3, #15
 8000bf0:	24ff      	movs	r4, #255	; 0xff
 8000bf2:	e6a4      	b.n	800093e <__aeabi_fsub+0xb2>
 8000bf4:	2500      	movs	r5, #0
 8000bf6:	e71c      	b.n	8000a32 <__aeabi_fsub+0x1a6>
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	e7b1      	b.n	8000b60 <__aeabi_fsub+0x2d4>
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	d0f1      	beq.n	8000be4 <__aeabi_fsub+0x358>
 8000c00:	0013      	movs	r3, r2
 8000c02:	2500      	movs	r5, #0
 8000c04:	e6fc      	b.n	8000a00 <__aeabi_fsub+0x174>
 8000c06:	2500      	movs	r5, #0
 8000c08:	e6fa      	b.n	8000a00 <__aeabi_fsub+0x174>
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	7dffffff 	.word	0x7dffffff
 8000c10:	fbffffff 	.word	0xfbffffff

08000c14 <__aeabi_dadd>:
 8000c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c16:	464f      	mov	r7, r9
 8000c18:	4646      	mov	r6, r8
 8000c1a:	46d6      	mov	lr, sl
 8000c1c:	000c      	movs	r4, r1
 8000c1e:	0309      	lsls	r1, r1, #12
 8000c20:	b5c0      	push	{r6, r7, lr}
 8000c22:	0a49      	lsrs	r1, r1, #9
 8000c24:	0f47      	lsrs	r7, r0, #29
 8000c26:	005e      	lsls	r6, r3, #1
 8000c28:	4339      	orrs	r1, r7
 8000c2a:	031f      	lsls	r7, r3, #12
 8000c2c:	0fdb      	lsrs	r3, r3, #31
 8000c2e:	469c      	mov	ip, r3
 8000c30:	0065      	lsls	r5, r4, #1
 8000c32:	0a7b      	lsrs	r3, r7, #9
 8000c34:	0f57      	lsrs	r7, r2, #29
 8000c36:	431f      	orrs	r7, r3
 8000c38:	0d6d      	lsrs	r5, r5, #21
 8000c3a:	0fe4      	lsrs	r4, r4, #31
 8000c3c:	0d76      	lsrs	r6, r6, #21
 8000c3e:	46a1      	mov	r9, r4
 8000c40:	00c0      	lsls	r0, r0, #3
 8000c42:	46b8      	mov	r8, r7
 8000c44:	00d2      	lsls	r2, r2, #3
 8000c46:	1bab      	subs	r3, r5, r6
 8000c48:	4564      	cmp	r4, ip
 8000c4a:	d07b      	beq.n	8000d44 <__aeabi_dadd+0x130>
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	dd5f      	ble.n	8000d10 <__aeabi_dadd+0xfc>
 8000c50:	2e00      	cmp	r6, #0
 8000c52:	d000      	beq.n	8000c56 <__aeabi_dadd+0x42>
 8000c54:	e0a4      	b.n	8000da0 <__aeabi_dadd+0x18c>
 8000c56:	003e      	movs	r6, r7
 8000c58:	4316      	orrs	r6, r2
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x4a>
 8000c5c:	e112      	b.n	8000e84 <__aeabi_dadd+0x270>
 8000c5e:	1e5e      	subs	r6, r3, #1
 8000c60:	2e00      	cmp	r6, #0
 8000c62:	d000      	beq.n	8000c66 <__aeabi_dadd+0x52>
 8000c64:	e19e      	b.n	8000fa4 <__aeabi_dadd+0x390>
 8000c66:	1a87      	subs	r7, r0, r2
 8000c68:	4643      	mov	r3, r8
 8000c6a:	42b8      	cmp	r0, r7
 8000c6c:	4180      	sbcs	r0, r0
 8000c6e:	2501      	movs	r5, #1
 8000c70:	1ac9      	subs	r1, r1, r3
 8000c72:	4240      	negs	r0, r0
 8000c74:	1a09      	subs	r1, r1, r0
 8000c76:	020b      	lsls	r3, r1, #8
 8000c78:	d400      	bmi.n	8000c7c <__aeabi_dadd+0x68>
 8000c7a:	e131      	b.n	8000ee0 <__aeabi_dadd+0x2cc>
 8000c7c:	0249      	lsls	r1, r1, #9
 8000c7e:	0a4e      	lsrs	r6, r1, #9
 8000c80:	2e00      	cmp	r6, #0
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dadd+0x72>
 8000c84:	e16e      	b.n	8000f64 <__aeabi_dadd+0x350>
 8000c86:	0030      	movs	r0, r6
 8000c88:	f000 fffa 	bl	8001c80 <__clzsi2>
 8000c8c:	0003      	movs	r3, r0
 8000c8e:	3b08      	subs	r3, #8
 8000c90:	2b1f      	cmp	r3, #31
 8000c92:	dd00      	ble.n	8000c96 <__aeabi_dadd+0x82>
 8000c94:	e161      	b.n	8000f5a <__aeabi_dadd+0x346>
 8000c96:	2220      	movs	r2, #32
 8000c98:	0039      	movs	r1, r7
 8000c9a:	1ad2      	subs	r2, r2, r3
 8000c9c:	409e      	lsls	r6, r3
 8000c9e:	40d1      	lsrs	r1, r2
 8000ca0:	409f      	lsls	r7, r3
 8000ca2:	430e      	orrs	r6, r1
 8000ca4:	429d      	cmp	r5, r3
 8000ca6:	dd00      	ble.n	8000caa <__aeabi_dadd+0x96>
 8000ca8:	e151      	b.n	8000f4e <__aeabi_dadd+0x33a>
 8000caa:	1b5d      	subs	r5, r3, r5
 8000cac:	1c6b      	adds	r3, r5, #1
 8000cae:	2b1f      	cmp	r3, #31
 8000cb0:	dd00      	ble.n	8000cb4 <__aeabi_dadd+0xa0>
 8000cb2:	e17c      	b.n	8000fae <__aeabi_dadd+0x39a>
 8000cb4:	2120      	movs	r1, #32
 8000cb6:	1ac9      	subs	r1, r1, r3
 8000cb8:	003d      	movs	r5, r7
 8000cba:	0030      	movs	r0, r6
 8000cbc:	408f      	lsls	r7, r1
 8000cbe:	4088      	lsls	r0, r1
 8000cc0:	40dd      	lsrs	r5, r3
 8000cc2:	1e79      	subs	r1, r7, #1
 8000cc4:	418f      	sbcs	r7, r1
 8000cc6:	0031      	movs	r1, r6
 8000cc8:	2207      	movs	r2, #7
 8000cca:	4328      	orrs	r0, r5
 8000ccc:	40d9      	lsrs	r1, r3
 8000cce:	2500      	movs	r5, #0
 8000cd0:	4307      	orrs	r7, r0
 8000cd2:	403a      	ands	r2, r7
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	d009      	beq.n	8000cec <__aeabi_dadd+0xd8>
 8000cd8:	230f      	movs	r3, #15
 8000cda:	403b      	ands	r3, r7
 8000cdc:	2b04      	cmp	r3, #4
 8000cde:	d005      	beq.n	8000cec <__aeabi_dadd+0xd8>
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	42bb      	cmp	r3, r7
 8000ce4:	41bf      	sbcs	r7, r7
 8000ce6:	427f      	negs	r7, r7
 8000ce8:	19c9      	adds	r1, r1, r7
 8000cea:	001f      	movs	r7, r3
 8000cec:	020b      	lsls	r3, r1, #8
 8000cee:	d400      	bmi.n	8000cf2 <__aeabi_dadd+0xde>
 8000cf0:	e226      	b.n	8001140 <__aeabi_dadd+0x52c>
 8000cf2:	1c6a      	adds	r2, r5, #1
 8000cf4:	4bc6      	ldr	r3, [pc, #792]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000cf6:	0555      	lsls	r5, r2, #21
 8000cf8:	0d6d      	lsrs	r5, r5, #21
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_dadd+0xec>
 8000cfe:	e106      	b.n	8000f0e <__aeabi_dadd+0x2fa>
 8000d00:	4ac4      	ldr	r2, [pc, #784]	; (8001014 <__aeabi_dadd+0x400>)
 8000d02:	08ff      	lsrs	r7, r7, #3
 8000d04:	400a      	ands	r2, r1
 8000d06:	0753      	lsls	r3, r2, #29
 8000d08:	0252      	lsls	r2, r2, #9
 8000d0a:	433b      	orrs	r3, r7
 8000d0c:	0b12      	lsrs	r2, r2, #12
 8000d0e:	e08e      	b.n	8000e2e <__aeabi_dadd+0x21a>
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d000      	beq.n	8000d16 <__aeabi_dadd+0x102>
 8000d14:	e0b8      	b.n	8000e88 <__aeabi_dadd+0x274>
 8000d16:	1c6b      	adds	r3, r5, #1
 8000d18:	055b      	lsls	r3, r3, #21
 8000d1a:	0d5b      	lsrs	r3, r3, #21
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	dc00      	bgt.n	8000d22 <__aeabi_dadd+0x10e>
 8000d20:	e130      	b.n	8000f84 <__aeabi_dadd+0x370>
 8000d22:	1a87      	subs	r7, r0, r2
 8000d24:	4643      	mov	r3, r8
 8000d26:	42b8      	cmp	r0, r7
 8000d28:	41b6      	sbcs	r6, r6
 8000d2a:	1acb      	subs	r3, r1, r3
 8000d2c:	4276      	negs	r6, r6
 8000d2e:	1b9e      	subs	r6, r3, r6
 8000d30:	0233      	lsls	r3, r6, #8
 8000d32:	d500      	bpl.n	8000d36 <__aeabi_dadd+0x122>
 8000d34:	e14c      	b.n	8000fd0 <__aeabi_dadd+0x3bc>
 8000d36:	003b      	movs	r3, r7
 8000d38:	4333      	orrs	r3, r6
 8000d3a:	d1a1      	bne.n	8000c80 <__aeabi_dadd+0x6c>
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2400      	movs	r4, #0
 8000d40:	2500      	movs	r5, #0
 8000d42:	e070      	b.n	8000e26 <__aeabi_dadd+0x212>
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	dc00      	bgt.n	8000d4a <__aeabi_dadd+0x136>
 8000d48:	e0e5      	b.n	8000f16 <__aeabi_dadd+0x302>
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_dadd+0x13c>
 8000d4e:	e083      	b.n	8000e58 <__aeabi_dadd+0x244>
 8000d50:	4eaf      	ldr	r6, [pc, #700]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000d52:	42b5      	cmp	r5, r6
 8000d54:	d060      	beq.n	8000e18 <__aeabi_dadd+0x204>
 8000d56:	2680      	movs	r6, #128	; 0x80
 8000d58:	0436      	lsls	r6, r6, #16
 8000d5a:	4337      	orrs	r7, r6
 8000d5c:	46b8      	mov	r8, r7
 8000d5e:	2b38      	cmp	r3, #56	; 0x38
 8000d60:	dc00      	bgt.n	8000d64 <__aeabi_dadd+0x150>
 8000d62:	e13e      	b.n	8000fe2 <__aeabi_dadd+0x3ce>
 8000d64:	4643      	mov	r3, r8
 8000d66:	4313      	orrs	r3, r2
 8000d68:	001f      	movs	r7, r3
 8000d6a:	1e7a      	subs	r2, r7, #1
 8000d6c:	4197      	sbcs	r7, r2
 8000d6e:	183f      	adds	r7, r7, r0
 8000d70:	4287      	cmp	r7, r0
 8000d72:	4180      	sbcs	r0, r0
 8000d74:	4240      	negs	r0, r0
 8000d76:	1809      	adds	r1, r1, r0
 8000d78:	020b      	lsls	r3, r1, #8
 8000d7a:	d400      	bmi.n	8000d7e <__aeabi_dadd+0x16a>
 8000d7c:	e0b0      	b.n	8000ee0 <__aeabi_dadd+0x2cc>
 8000d7e:	4ba4      	ldr	r3, [pc, #656]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000d80:	3501      	adds	r5, #1
 8000d82:	429d      	cmp	r5, r3
 8000d84:	d100      	bne.n	8000d88 <__aeabi_dadd+0x174>
 8000d86:	e0c3      	b.n	8000f10 <__aeabi_dadd+0x2fc>
 8000d88:	4aa2      	ldr	r2, [pc, #648]	; (8001014 <__aeabi_dadd+0x400>)
 8000d8a:	087b      	lsrs	r3, r7, #1
 8000d8c:	400a      	ands	r2, r1
 8000d8e:	2101      	movs	r1, #1
 8000d90:	400f      	ands	r7, r1
 8000d92:	431f      	orrs	r7, r3
 8000d94:	0851      	lsrs	r1, r2, #1
 8000d96:	07d3      	lsls	r3, r2, #31
 8000d98:	2207      	movs	r2, #7
 8000d9a:	431f      	orrs	r7, r3
 8000d9c:	403a      	ands	r2, r7
 8000d9e:	e799      	b.n	8000cd4 <__aeabi_dadd+0xc0>
 8000da0:	4e9b      	ldr	r6, [pc, #620]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000da2:	42b5      	cmp	r5, r6
 8000da4:	d038      	beq.n	8000e18 <__aeabi_dadd+0x204>
 8000da6:	2680      	movs	r6, #128	; 0x80
 8000da8:	0436      	lsls	r6, r6, #16
 8000daa:	4337      	orrs	r7, r6
 8000dac:	46b8      	mov	r8, r7
 8000dae:	2b38      	cmp	r3, #56	; 0x38
 8000db0:	dd00      	ble.n	8000db4 <__aeabi_dadd+0x1a0>
 8000db2:	e0dc      	b.n	8000f6e <__aeabi_dadd+0x35a>
 8000db4:	2b1f      	cmp	r3, #31
 8000db6:	dc00      	bgt.n	8000dba <__aeabi_dadd+0x1a6>
 8000db8:	e130      	b.n	800101c <__aeabi_dadd+0x408>
 8000dba:	001e      	movs	r6, r3
 8000dbc:	4647      	mov	r7, r8
 8000dbe:	3e20      	subs	r6, #32
 8000dc0:	40f7      	lsrs	r7, r6
 8000dc2:	46bc      	mov	ip, r7
 8000dc4:	2b20      	cmp	r3, #32
 8000dc6:	d004      	beq.n	8000dd2 <__aeabi_dadd+0x1be>
 8000dc8:	2640      	movs	r6, #64	; 0x40
 8000dca:	1af3      	subs	r3, r6, r3
 8000dcc:	4646      	mov	r6, r8
 8000dce:	409e      	lsls	r6, r3
 8000dd0:	4332      	orrs	r2, r6
 8000dd2:	0017      	movs	r7, r2
 8000dd4:	4663      	mov	r3, ip
 8000dd6:	1e7a      	subs	r2, r7, #1
 8000dd8:	4197      	sbcs	r7, r2
 8000dda:	431f      	orrs	r7, r3
 8000ddc:	e0cc      	b.n	8000f78 <__aeabi_dadd+0x364>
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d100      	bne.n	8000de4 <__aeabi_dadd+0x1d0>
 8000de2:	e204      	b.n	80011ee <__aeabi_dadd+0x5da>
 8000de4:	4643      	mov	r3, r8
 8000de6:	4313      	orrs	r3, r2
 8000de8:	d100      	bne.n	8000dec <__aeabi_dadd+0x1d8>
 8000dea:	e159      	b.n	80010a0 <__aeabi_dadd+0x48c>
 8000dec:	074b      	lsls	r3, r1, #29
 8000dee:	08c0      	lsrs	r0, r0, #3
 8000df0:	4318      	orrs	r0, r3
 8000df2:	2380      	movs	r3, #128	; 0x80
 8000df4:	08c9      	lsrs	r1, r1, #3
 8000df6:	031b      	lsls	r3, r3, #12
 8000df8:	4219      	tst	r1, r3
 8000dfa:	d008      	beq.n	8000e0e <__aeabi_dadd+0x1fa>
 8000dfc:	4645      	mov	r5, r8
 8000dfe:	08ed      	lsrs	r5, r5, #3
 8000e00:	421d      	tst	r5, r3
 8000e02:	d104      	bne.n	8000e0e <__aeabi_dadd+0x1fa>
 8000e04:	4643      	mov	r3, r8
 8000e06:	08d0      	lsrs	r0, r2, #3
 8000e08:	0759      	lsls	r1, r3, #29
 8000e0a:	4308      	orrs	r0, r1
 8000e0c:	0029      	movs	r1, r5
 8000e0e:	0f42      	lsrs	r2, r0, #29
 8000e10:	00c9      	lsls	r1, r1, #3
 8000e12:	4d7f      	ldr	r5, [pc, #508]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000e14:	4311      	orrs	r1, r2
 8000e16:	00c0      	lsls	r0, r0, #3
 8000e18:	074b      	lsls	r3, r1, #29
 8000e1a:	08ca      	lsrs	r2, r1, #3
 8000e1c:	497c      	ldr	r1, [pc, #496]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000e1e:	08c0      	lsrs	r0, r0, #3
 8000e20:	4303      	orrs	r3, r0
 8000e22:	428d      	cmp	r5, r1
 8000e24:	d068      	beq.n	8000ef8 <__aeabi_dadd+0x2e4>
 8000e26:	0312      	lsls	r2, r2, #12
 8000e28:	056d      	lsls	r5, r5, #21
 8000e2a:	0b12      	lsrs	r2, r2, #12
 8000e2c:	0d6d      	lsrs	r5, r5, #21
 8000e2e:	2100      	movs	r1, #0
 8000e30:	0312      	lsls	r2, r2, #12
 8000e32:	0018      	movs	r0, r3
 8000e34:	0b13      	lsrs	r3, r2, #12
 8000e36:	0d0a      	lsrs	r2, r1, #20
 8000e38:	0512      	lsls	r2, r2, #20
 8000e3a:	431a      	orrs	r2, r3
 8000e3c:	4b76      	ldr	r3, [pc, #472]	; (8001018 <__aeabi_dadd+0x404>)
 8000e3e:	052d      	lsls	r5, r5, #20
 8000e40:	4013      	ands	r3, r2
 8000e42:	432b      	orrs	r3, r5
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	07e4      	lsls	r4, r4, #31
 8000e48:	085b      	lsrs	r3, r3, #1
 8000e4a:	4323      	orrs	r3, r4
 8000e4c:	0019      	movs	r1, r3
 8000e4e:	bc1c      	pop	{r2, r3, r4}
 8000e50:	4690      	mov	r8, r2
 8000e52:	4699      	mov	r9, r3
 8000e54:	46a2      	mov	sl, r4
 8000e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e58:	003e      	movs	r6, r7
 8000e5a:	4316      	orrs	r6, r2
 8000e5c:	d012      	beq.n	8000e84 <__aeabi_dadd+0x270>
 8000e5e:	1e5e      	subs	r6, r3, #1
 8000e60:	2e00      	cmp	r6, #0
 8000e62:	d000      	beq.n	8000e66 <__aeabi_dadd+0x252>
 8000e64:	e100      	b.n	8001068 <__aeabi_dadd+0x454>
 8000e66:	1887      	adds	r7, r0, r2
 8000e68:	4287      	cmp	r7, r0
 8000e6a:	4180      	sbcs	r0, r0
 8000e6c:	4441      	add	r1, r8
 8000e6e:	4240      	negs	r0, r0
 8000e70:	1809      	adds	r1, r1, r0
 8000e72:	2501      	movs	r5, #1
 8000e74:	020b      	lsls	r3, r1, #8
 8000e76:	d533      	bpl.n	8000ee0 <__aeabi_dadd+0x2cc>
 8000e78:	2502      	movs	r5, #2
 8000e7a:	e785      	b.n	8000d88 <__aeabi_dadd+0x174>
 8000e7c:	4664      	mov	r4, ip
 8000e7e:	0033      	movs	r3, r6
 8000e80:	4641      	mov	r1, r8
 8000e82:	0010      	movs	r0, r2
 8000e84:	001d      	movs	r5, r3
 8000e86:	e7c7      	b.n	8000e18 <__aeabi_dadd+0x204>
 8000e88:	2d00      	cmp	r5, #0
 8000e8a:	d000      	beq.n	8000e8e <__aeabi_dadd+0x27a>
 8000e8c:	e0da      	b.n	8001044 <__aeabi_dadd+0x430>
 8000e8e:	000c      	movs	r4, r1
 8000e90:	4304      	orrs	r4, r0
 8000e92:	d0f3      	beq.n	8000e7c <__aeabi_dadd+0x268>
 8000e94:	1c5c      	adds	r4, r3, #1
 8000e96:	d100      	bne.n	8000e9a <__aeabi_dadd+0x286>
 8000e98:	e19f      	b.n	80011da <__aeabi_dadd+0x5c6>
 8000e9a:	4c5d      	ldr	r4, [pc, #372]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000e9c:	42a6      	cmp	r6, r4
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_dadd+0x28e>
 8000ea0:	e12f      	b.n	8001102 <__aeabi_dadd+0x4ee>
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	2b38      	cmp	r3, #56	; 0x38
 8000ea6:	dd00      	ble.n	8000eaa <__aeabi_dadd+0x296>
 8000ea8:	e166      	b.n	8001178 <__aeabi_dadd+0x564>
 8000eaa:	2b1f      	cmp	r3, #31
 8000eac:	dd00      	ble.n	8000eb0 <__aeabi_dadd+0x29c>
 8000eae:	e183      	b.n	80011b8 <__aeabi_dadd+0x5a4>
 8000eb0:	2420      	movs	r4, #32
 8000eb2:	0005      	movs	r5, r0
 8000eb4:	1ae4      	subs	r4, r4, r3
 8000eb6:	000f      	movs	r7, r1
 8000eb8:	40dd      	lsrs	r5, r3
 8000eba:	40d9      	lsrs	r1, r3
 8000ebc:	40a0      	lsls	r0, r4
 8000ebe:	4643      	mov	r3, r8
 8000ec0:	40a7      	lsls	r7, r4
 8000ec2:	1a5b      	subs	r3, r3, r1
 8000ec4:	1e44      	subs	r4, r0, #1
 8000ec6:	41a0      	sbcs	r0, r4
 8000ec8:	4698      	mov	r8, r3
 8000eca:	432f      	orrs	r7, r5
 8000ecc:	4338      	orrs	r0, r7
 8000ece:	1a17      	subs	r7, r2, r0
 8000ed0:	42ba      	cmp	r2, r7
 8000ed2:	4192      	sbcs	r2, r2
 8000ed4:	4643      	mov	r3, r8
 8000ed6:	4252      	negs	r2, r2
 8000ed8:	1a99      	subs	r1, r3, r2
 8000eda:	4664      	mov	r4, ip
 8000edc:	0035      	movs	r5, r6
 8000ede:	e6ca      	b.n	8000c76 <__aeabi_dadd+0x62>
 8000ee0:	2207      	movs	r2, #7
 8000ee2:	403a      	ands	r2, r7
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	d000      	beq.n	8000eea <__aeabi_dadd+0x2d6>
 8000ee8:	e6f6      	b.n	8000cd8 <__aeabi_dadd+0xc4>
 8000eea:	074b      	lsls	r3, r1, #29
 8000eec:	08ca      	lsrs	r2, r1, #3
 8000eee:	4948      	ldr	r1, [pc, #288]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000ef0:	08ff      	lsrs	r7, r7, #3
 8000ef2:	433b      	orrs	r3, r7
 8000ef4:	428d      	cmp	r5, r1
 8000ef6:	d196      	bne.n	8000e26 <__aeabi_dadd+0x212>
 8000ef8:	0019      	movs	r1, r3
 8000efa:	4311      	orrs	r1, r2
 8000efc:	d100      	bne.n	8000f00 <__aeabi_dadd+0x2ec>
 8000efe:	e19e      	b.n	800123e <__aeabi_dadd+0x62a>
 8000f00:	2180      	movs	r1, #128	; 0x80
 8000f02:	0309      	lsls	r1, r1, #12
 8000f04:	430a      	orrs	r2, r1
 8000f06:	0312      	lsls	r2, r2, #12
 8000f08:	0b12      	lsrs	r2, r2, #12
 8000f0a:	4d41      	ldr	r5, [pc, #260]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000f0c:	e78f      	b.n	8000e2e <__aeabi_dadd+0x21a>
 8000f0e:	0015      	movs	r5, r2
 8000f10:	2200      	movs	r2, #0
 8000f12:	2300      	movs	r3, #0
 8000f14:	e78b      	b.n	8000e2e <__aeabi_dadd+0x21a>
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d000      	beq.n	8000f1c <__aeabi_dadd+0x308>
 8000f1a:	e0c7      	b.n	80010ac <__aeabi_dadd+0x498>
 8000f1c:	1c6b      	adds	r3, r5, #1
 8000f1e:	055f      	lsls	r7, r3, #21
 8000f20:	0d7f      	lsrs	r7, r7, #21
 8000f22:	2f01      	cmp	r7, #1
 8000f24:	dc00      	bgt.n	8000f28 <__aeabi_dadd+0x314>
 8000f26:	e0f1      	b.n	800110c <__aeabi_dadd+0x4f8>
 8000f28:	4d39      	ldr	r5, [pc, #228]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000f2a:	42ab      	cmp	r3, r5
 8000f2c:	d100      	bne.n	8000f30 <__aeabi_dadd+0x31c>
 8000f2e:	e0b9      	b.n	80010a4 <__aeabi_dadd+0x490>
 8000f30:	1885      	adds	r5, r0, r2
 8000f32:	000a      	movs	r2, r1
 8000f34:	4285      	cmp	r5, r0
 8000f36:	4189      	sbcs	r1, r1
 8000f38:	4442      	add	r2, r8
 8000f3a:	4249      	negs	r1, r1
 8000f3c:	1851      	adds	r1, r2, r1
 8000f3e:	2207      	movs	r2, #7
 8000f40:	07cf      	lsls	r7, r1, #31
 8000f42:	086d      	lsrs	r5, r5, #1
 8000f44:	432f      	orrs	r7, r5
 8000f46:	0849      	lsrs	r1, r1, #1
 8000f48:	403a      	ands	r2, r7
 8000f4a:	001d      	movs	r5, r3
 8000f4c:	e6c2      	b.n	8000cd4 <__aeabi_dadd+0xc0>
 8000f4e:	2207      	movs	r2, #7
 8000f50:	4930      	ldr	r1, [pc, #192]	; (8001014 <__aeabi_dadd+0x400>)
 8000f52:	1aed      	subs	r5, r5, r3
 8000f54:	4031      	ands	r1, r6
 8000f56:	403a      	ands	r2, r7
 8000f58:	e6bc      	b.n	8000cd4 <__aeabi_dadd+0xc0>
 8000f5a:	003e      	movs	r6, r7
 8000f5c:	3828      	subs	r0, #40	; 0x28
 8000f5e:	4086      	lsls	r6, r0
 8000f60:	2700      	movs	r7, #0
 8000f62:	e69f      	b.n	8000ca4 <__aeabi_dadd+0x90>
 8000f64:	0038      	movs	r0, r7
 8000f66:	f000 fe8b 	bl	8001c80 <__clzsi2>
 8000f6a:	3020      	adds	r0, #32
 8000f6c:	e68e      	b.n	8000c8c <__aeabi_dadd+0x78>
 8000f6e:	4643      	mov	r3, r8
 8000f70:	4313      	orrs	r3, r2
 8000f72:	001f      	movs	r7, r3
 8000f74:	1e7a      	subs	r2, r7, #1
 8000f76:	4197      	sbcs	r7, r2
 8000f78:	1bc7      	subs	r7, r0, r7
 8000f7a:	42b8      	cmp	r0, r7
 8000f7c:	4180      	sbcs	r0, r0
 8000f7e:	4240      	negs	r0, r0
 8000f80:	1a09      	subs	r1, r1, r0
 8000f82:	e678      	b.n	8000c76 <__aeabi_dadd+0x62>
 8000f84:	000e      	movs	r6, r1
 8000f86:	003b      	movs	r3, r7
 8000f88:	4306      	orrs	r6, r0
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	2d00      	cmp	r5, #0
 8000f8e:	d161      	bne.n	8001054 <__aeabi_dadd+0x440>
 8000f90:	2e00      	cmp	r6, #0
 8000f92:	d000      	beq.n	8000f96 <__aeabi_dadd+0x382>
 8000f94:	e0f4      	b.n	8001180 <__aeabi_dadd+0x56c>
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d100      	bne.n	8000f9c <__aeabi_dadd+0x388>
 8000f9a:	e11b      	b.n	80011d4 <__aeabi_dadd+0x5c0>
 8000f9c:	4664      	mov	r4, ip
 8000f9e:	0039      	movs	r1, r7
 8000fa0:	0010      	movs	r0, r2
 8000fa2:	e739      	b.n	8000e18 <__aeabi_dadd+0x204>
 8000fa4:	4f1a      	ldr	r7, [pc, #104]	; (8001010 <__aeabi_dadd+0x3fc>)
 8000fa6:	42bb      	cmp	r3, r7
 8000fa8:	d07a      	beq.n	80010a0 <__aeabi_dadd+0x48c>
 8000faa:	0033      	movs	r3, r6
 8000fac:	e6ff      	b.n	8000dae <__aeabi_dadd+0x19a>
 8000fae:	0030      	movs	r0, r6
 8000fb0:	3d1f      	subs	r5, #31
 8000fb2:	40e8      	lsrs	r0, r5
 8000fb4:	2b20      	cmp	r3, #32
 8000fb6:	d003      	beq.n	8000fc0 <__aeabi_dadd+0x3ac>
 8000fb8:	2140      	movs	r1, #64	; 0x40
 8000fba:	1acb      	subs	r3, r1, r3
 8000fbc:	409e      	lsls	r6, r3
 8000fbe:	4337      	orrs	r7, r6
 8000fc0:	1e7b      	subs	r3, r7, #1
 8000fc2:	419f      	sbcs	r7, r3
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	4307      	orrs	r7, r0
 8000fc8:	403a      	ands	r2, r7
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2500      	movs	r5, #0
 8000fce:	e789      	b.n	8000ee4 <__aeabi_dadd+0x2d0>
 8000fd0:	1a17      	subs	r7, r2, r0
 8000fd2:	4643      	mov	r3, r8
 8000fd4:	42ba      	cmp	r2, r7
 8000fd6:	41b6      	sbcs	r6, r6
 8000fd8:	1a59      	subs	r1, r3, r1
 8000fda:	4276      	negs	r6, r6
 8000fdc:	1b8e      	subs	r6, r1, r6
 8000fde:	4664      	mov	r4, ip
 8000fe0:	e64e      	b.n	8000c80 <__aeabi_dadd+0x6c>
 8000fe2:	2b1f      	cmp	r3, #31
 8000fe4:	dd00      	ble.n	8000fe8 <__aeabi_dadd+0x3d4>
 8000fe6:	e0ad      	b.n	8001144 <__aeabi_dadd+0x530>
 8000fe8:	2620      	movs	r6, #32
 8000fea:	4647      	mov	r7, r8
 8000fec:	1af6      	subs	r6, r6, r3
 8000fee:	40b7      	lsls	r7, r6
 8000ff0:	46b9      	mov	r9, r7
 8000ff2:	0017      	movs	r7, r2
 8000ff4:	46b2      	mov	sl, r6
 8000ff6:	40df      	lsrs	r7, r3
 8000ff8:	464e      	mov	r6, r9
 8000ffa:	433e      	orrs	r6, r7
 8000ffc:	0037      	movs	r7, r6
 8000ffe:	4656      	mov	r6, sl
 8001000:	40b2      	lsls	r2, r6
 8001002:	1e56      	subs	r6, r2, #1
 8001004:	41b2      	sbcs	r2, r6
 8001006:	4317      	orrs	r7, r2
 8001008:	4642      	mov	r2, r8
 800100a:	40da      	lsrs	r2, r3
 800100c:	1889      	adds	r1, r1, r2
 800100e:	e6ae      	b.n	8000d6e <__aeabi_dadd+0x15a>
 8001010:	000007ff 	.word	0x000007ff
 8001014:	ff7fffff 	.word	0xff7fffff
 8001018:	800fffff 	.word	0x800fffff
 800101c:	2620      	movs	r6, #32
 800101e:	4647      	mov	r7, r8
 8001020:	1af6      	subs	r6, r6, r3
 8001022:	40b7      	lsls	r7, r6
 8001024:	46b9      	mov	r9, r7
 8001026:	0017      	movs	r7, r2
 8001028:	46b2      	mov	sl, r6
 800102a:	40df      	lsrs	r7, r3
 800102c:	464e      	mov	r6, r9
 800102e:	433e      	orrs	r6, r7
 8001030:	0037      	movs	r7, r6
 8001032:	4656      	mov	r6, sl
 8001034:	40b2      	lsls	r2, r6
 8001036:	1e56      	subs	r6, r2, #1
 8001038:	41b2      	sbcs	r2, r6
 800103a:	4317      	orrs	r7, r2
 800103c:	4642      	mov	r2, r8
 800103e:	40da      	lsrs	r2, r3
 8001040:	1a89      	subs	r1, r1, r2
 8001042:	e799      	b.n	8000f78 <__aeabi_dadd+0x364>
 8001044:	4c7f      	ldr	r4, [pc, #508]	; (8001244 <__aeabi_dadd+0x630>)
 8001046:	42a6      	cmp	r6, r4
 8001048:	d05b      	beq.n	8001102 <__aeabi_dadd+0x4ee>
 800104a:	2480      	movs	r4, #128	; 0x80
 800104c:	0424      	lsls	r4, r4, #16
 800104e:	425b      	negs	r3, r3
 8001050:	4321      	orrs	r1, r4
 8001052:	e727      	b.n	8000ea4 <__aeabi_dadd+0x290>
 8001054:	2e00      	cmp	r6, #0
 8001056:	d10c      	bne.n	8001072 <__aeabi_dadd+0x45e>
 8001058:	2b00      	cmp	r3, #0
 800105a:	d100      	bne.n	800105e <__aeabi_dadd+0x44a>
 800105c:	e0cb      	b.n	80011f6 <__aeabi_dadd+0x5e2>
 800105e:	4664      	mov	r4, ip
 8001060:	0039      	movs	r1, r7
 8001062:	0010      	movs	r0, r2
 8001064:	4d77      	ldr	r5, [pc, #476]	; (8001244 <__aeabi_dadd+0x630>)
 8001066:	e6d7      	b.n	8000e18 <__aeabi_dadd+0x204>
 8001068:	4f76      	ldr	r7, [pc, #472]	; (8001244 <__aeabi_dadd+0x630>)
 800106a:	42bb      	cmp	r3, r7
 800106c:	d018      	beq.n	80010a0 <__aeabi_dadd+0x48c>
 800106e:	0033      	movs	r3, r6
 8001070:	e675      	b.n	8000d5e <__aeabi_dadd+0x14a>
 8001072:	2b00      	cmp	r3, #0
 8001074:	d014      	beq.n	80010a0 <__aeabi_dadd+0x48c>
 8001076:	074b      	lsls	r3, r1, #29
 8001078:	08c0      	lsrs	r0, r0, #3
 800107a:	4318      	orrs	r0, r3
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	08c9      	lsrs	r1, r1, #3
 8001080:	031b      	lsls	r3, r3, #12
 8001082:	4219      	tst	r1, r3
 8001084:	d007      	beq.n	8001096 <__aeabi_dadd+0x482>
 8001086:	08fc      	lsrs	r4, r7, #3
 8001088:	421c      	tst	r4, r3
 800108a:	d104      	bne.n	8001096 <__aeabi_dadd+0x482>
 800108c:	0779      	lsls	r1, r7, #29
 800108e:	08d0      	lsrs	r0, r2, #3
 8001090:	4308      	orrs	r0, r1
 8001092:	46e1      	mov	r9, ip
 8001094:	0021      	movs	r1, r4
 8001096:	464c      	mov	r4, r9
 8001098:	0f42      	lsrs	r2, r0, #29
 800109a:	00c9      	lsls	r1, r1, #3
 800109c:	4311      	orrs	r1, r2
 800109e:	00c0      	lsls	r0, r0, #3
 80010a0:	4d68      	ldr	r5, [pc, #416]	; (8001244 <__aeabi_dadd+0x630>)
 80010a2:	e6b9      	b.n	8000e18 <__aeabi_dadd+0x204>
 80010a4:	001d      	movs	r5, r3
 80010a6:	2200      	movs	r2, #0
 80010a8:	2300      	movs	r3, #0
 80010aa:	e6c0      	b.n	8000e2e <__aeabi_dadd+0x21a>
 80010ac:	2d00      	cmp	r5, #0
 80010ae:	d15b      	bne.n	8001168 <__aeabi_dadd+0x554>
 80010b0:	000d      	movs	r5, r1
 80010b2:	4305      	orrs	r5, r0
 80010b4:	d100      	bne.n	80010b8 <__aeabi_dadd+0x4a4>
 80010b6:	e6e2      	b.n	8000e7e <__aeabi_dadd+0x26a>
 80010b8:	1c5d      	adds	r5, r3, #1
 80010ba:	d100      	bne.n	80010be <__aeabi_dadd+0x4aa>
 80010bc:	e0b0      	b.n	8001220 <__aeabi_dadd+0x60c>
 80010be:	4d61      	ldr	r5, [pc, #388]	; (8001244 <__aeabi_dadd+0x630>)
 80010c0:	42ae      	cmp	r6, r5
 80010c2:	d01f      	beq.n	8001104 <__aeabi_dadd+0x4f0>
 80010c4:	43db      	mvns	r3, r3
 80010c6:	2b38      	cmp	r3, #56	; 0x38
 80010c8:	dc71      	bgt.n	80011ae <__aeabi_dadd+0x59a>
 80010ca:	2b1f      	cmp	r3, #31
 80010cc:	dd00      	ble.n	80010d0 <__aeabi_dadd+0x4bc>
 80010ce:	e096      	b.n	80011fe <__aeabi_dadd+0x5ea>
 80010d0:	2520      	movs	r5, #32
 80010d2:	000f      	movs	r7, r1
 80010d4:	1aed      	subs	r5, r5, r3
 80010d6:	40af      	lsls	r7, r5
 80010d8:	46b9      	mov	r9, r7
 80010da:	0007      	movs	r7, r0
 80010dc:	46aa      	mov	sl, r5
 80010de:	40df      	lsrs	r7, r3
 80010e0:	464d      	mov	r5, r9
 80010e2:	433d      	orrs	r5, r7
 80010e4:	002f      	movs	r7, r5
 80010e6:	4655      	mov	r5, sl
 80010e8:	40a8      	lsls	r0, r5
 80010ea:	40d9      	lsrs	r1, r3
 80010ec:	1e45      	subs	r5, r0, #1
 80010ee:	41a8      	sbcs	r0, r5
 80010f0:	4488      	add	r8, r1
 80010f2:	4307      	orrs	r7, r0
 80010f4:	18bf      	adds	r7, r7, r2
 80010f6:	4297      	cmp	r7, r2
 80010f8:	4192      	sbcs	r2, r2
 80010fa:	4251      	negs	r1, r2
 80010fc:	4441      	add	r1, r8
 80010fe:	0035      	movs	r5, r6
 8001100:	e63a      	b.n	8000d78 <__aeabi_dadd+0x164>
 8001102:	4664      	mov	r4, ip
 8001104:	0035      	movs	r5, r6
 8001106:	4641      	mov	r1, r8
 8001108:	0010      	movs	r0, r2
 800110a:	e685      	b.n	8000e18 <__aeabi_dadd+0x204>
 800110c:	000b      	movs	r3, r1
 800110e:	4303      	orrs	r3, r0
 8001110:	2d00      	cmp	r5, #0
 8001112:	d000      	beq.n	8001116 <__aeabi_dadd+0x502>
 8001114:	e663      	b.n	8000dde <__aeabi_dadd+0x1ca>
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f5      	beq.n	8001106 <__aeabi_dadd+0x4f2>
 800111a:	4643      	mov	r3, r8
 800111c:	4313      	orrs	r3, r2
 800111e:	d100      	bne.n	8001122 <__aeabi_dadd+0x50e>
 8001120:	e67a      	b.n	8000e18 <__aeabi_dadd+0x204>
 8001122:	1887      	adds	r7, r0, r2
 8001124:	4287      	cmp	r7, r0
 8001126:	4180      	sbcs	r0, r0
 8001128:	2207      	movs	r2, #7
 800112a:	4441      	add	r1, r8
 800112c:	4240      	negs	r0, r0
 800112e:	1809      	adds	r1, r1, r0
 8001130:	403a      	ands	r2, r7
 8001132:	020b      	lsls	r3, r1, #8
 8001134:	d400      	bmi.n	8001138 <__aeabi_dadd+0x524>
 8001136:	e6d5      	b.n	8000ee4 <__aeabi_dadd+0x2d0>
 8001138:	4b43      	ldr	r3, [pc, #268]	; (8001248 <__aeabi_dadd+0x634>)
 800113a:	3501      	adds	r5, #1
 800113c:	4019      	ands	r1, r3
 800113e:	e5c9      	b.n	8000cd4 <__aeabi_dadd+0xc0>
 8001140:	0038      	movs	r0, r7
 8001142:	e669      	b.n	8000e18 <__aeabi_dadd+0x204>
 8001144:	001e      	movs	r6, r3
 8001146:	4647      	mov	r7, r8
 8001148:	3e20      	subs	r6, #32
 800114a:	40f7      	lsrs	r7, r6
 800114c:	46bc      	mov	ip, r7
 800114e:	2b20      	cmp	r3, #32
 8001150:	d004      	beq.n	800115c <__aeabi_dadd+0x548>
 8001152:	2640      	movs	r6, #64	; 0x40
 8001154:	1af3      	subs	r3, r6, r3
 8001156:	4646      	mov	r6, r8
 8001158:	409e      	lsls	r6, r3
 800115a:	4332      	orrs	r2, r6
 800115c:	0017      	movs	r7, r2
 800115e:	4663      	mov	r3, ip
 8001160:	1e7a      	subs	r2, r7, #1
 8001162:	4197      	sbcs	r7, r2
 8001164:	431f      	orrs	r7, r3
 8001166:	e602      	b.n	8000d6e <__aeabi_dadd+0x15a>
 8001168:	4d36      	ldr	r5, [pc, #216]	; (8001244 <__aeabi_dadd+0x630>)
 800116a:	42ae      	cmp	r6, r5
 800116c:	d0ca      	beq.n	8001104 <__aeabi_dadd+0x4f0>
 800116e:	2580      	movs	r5, #128	; 0x80
 8001170:	042d      	lsls	r5, r5, #16
 8001172:	425b      	negs	r3, r3
 8001174:	4329      	orrs	r1, r5
 8001176:	e7a6      	b.n	80010c6 <__aeabi_dadd+0x4b2>
 8001178:	4308      	orrs	r0, r1
 800117a:	1e41      	subs	r1, r0, #1
 800117c:	4188      	sbcs	r0, r1
 800117e:	e6a6      	b.n	8000ece <__aeabi_dadd+0x2ba>
 8001180:	2b00      	cmp	r3, #0
 8001182:	d100      	bne.n	8001186 <__aeabi_dadd+0x572>
 8001184:	e648      	b.n	8000e18 <__aeabi_dadd+0x204>
 8001186:	1a87      	subs	r7, r0, r2
 8001188:	4643      	mov	r3, r8
 800118a:	42b8      	cmp	r0, r7
 800118c:	41b6      	sbcs	r6, r6
 800118e:	1acb      	subs	r3, r1, r3
 8001190:	4276      	negs	r6, r6
 8001192:	1b9e      	subs	r6, r3, r6
 8001194:	0233      	lsls	r3, r6, #8
 8001196:	d54b      	bpl.n	8001230 <__aeabi_dadd+0x61c>
 8001198:	1a17      	subs	r7, r2, r0
 800119a:	4643      	mov	r3, r8
 800119c:	42ba      	cmp	r2, r7
 800119e:	4192      	sbcs	r2, r2
 80011a0:	1a59      	subs	r1, r3, r1
 80011a2:	4252      	negs	r2, r2
 80011a4:	1a89      	subs	r1, r1, r2
 80011a6:	2207      	movs	r2, #7
 80011a8:	4664      	mov	r4, ip
 80011aa:	403a      	ands	r2, r7
 80011ac:	e592      	b.n	8000cd4 <__aeabi_dadd+0xc0>
 80011ae:	4301      	orrs	r1, r0
 80011b0:	000f      	movs	r7, r1
 80011b2:	1e79      	subs	r1, r7, #1
 80011b4:	418f      	sbcs	r7, r1
 80011b6:	e79d      	b.n	80010f4 <__aeabi_dadd+0x4e0>
 80011b8:	001c      	movs	r4, r3
 80011ba:	000f      	movs	r7, r1
 80011bc:	3c20      	subs	r4, #32
 80011be:	40e7      	lsrs	r7, r4
 80011c0:	2b20      	cmp	r3, #32
 80011c2:	d003      	beq.n	80011cc <__aeabi_dadd+0x5b8>
 80011c4:	2440      	movs	r4, #64	; 0x40
 80011c6:	1ae3      	subs	r3, r4, r3
 80011c8:	4099      	lsls	r1, r3
 80011ca:	4308      	orrs	r0, r1
 80011cc:	1e41      	subs	r1, r0, #1
 80011ce:	4188      	sbcs	r0, r1
 80011d0:	4338      	orrs	r0, r7
 80011d2:	e67c      	b.n	8000ece <__aeabi_dadd+0x2ba>
 80011d4:	2200      	movs	r2, #0
 80011d6:	2400      	movs	r4, #0
 80011d8:	e625      	b.n	8000e26 <__aeabi_dadd+0x212>
 80011da:	1a17      	subs	r7, r2, r0
 80011dc:	4643      	mov	r3, r8
 80011de:	42ba      	cmp	r2, r7
 80011e0:	4192      	sbcs	r2, r2
 80011e2:	1a59      	subs	r1, r3, r1
 80011e4:	4252      	negs	r2, r2
 80011e6:	1a89      	subs	r1, r1, r2
 80011e8:	4664      	mov	r4, ip
 80011ea:	0035      	movs	r5, r6
 80011ec:	e543      	b.n	8000c76 <__aeabi_dadd+0x62>
 80011ee:	4641      	mov	r1, r8
 80011f0:	0010      	movs	r0, r2
 80011f2:	4d14      	ldr	r5, [pc, #80]	; (8001244 <__aeabi_dadd+0x630>)
 80011f4:	e610      	b.n	8000e18 <__aeabi_dadd+0x204>
 80011f6:	2280      	movs	r2, #128	; 0x80
 80011f8:	2400      	movs	r4, #0
 80011fa:	0312      	lsls	r2, r2, #12
 80011fc:	e680      	b.n	8000f00 <__aeabi_dadd+0x2ec>
 80011fe:	001d      	movs	r5, r3
 8001200:	000f      	movs	r7, r1
 8001202:	3d20      	subs	r5, #32
 8001204:	40ef      	lsrs	r7, r5
 8001206:	46bc      	mov	ip, r7
 8001208:	2b20      	cmp	r3, #32
 800120a:	d003      	beq.n	8001214 <__aeabi_dadd+0x600>
 800120c:	2540      	movs	r5, #64	; 0x40
 800120e:	1aeb      	subs	r3, r5, r3
 8001210:	4099      	lsls	r1, r3
 8001212:	4308      	orrs	r0, r1
 8001214:	0007      	movs	r7, r0
 8001216:	4663      	mov	r3, ip
 8001218:	1e78      	subs	r0, r7, #1
 800121a:	4187      	sbcs	r7, r0
 800121c:	431f      	orrs	r7, r3
 800121e:	e769      	b.n	80010f4 <__aeabi_dadd+0x4e0>
 8001220:	1887      	adds	r7, r0, r2
 8001222:	4297      	cmp	r7, r2
 8001224:	419b      	sbcs	r3, r3
 8001226:	4441      	add	r1, r8
 8001228:	425b      	negs	r3, r3
 800122a:	18c9      	adds	r1, r1, r3
 800122c:	0035      	movs	r5, r6
 800122e:	e5a3      	b.n	8000d78 <__aeabi_dadd+0x164>
 8001230:	003b      	movs	r3, r7
 8001232:	4333      	orrs	r3, r6
 8001234:	d0ce      	beq.n	80011d4 <__aeabi_dadd+0x5c0>
 8001236:	2207      	movs	r2, #7
 8001238:	0031      	movs	r1, r6
 800123a:	403a      	ands	r2, r7
 800123c:	e652      	b.n	8000ee4 <__aeabi_dadd+0x2d0>
 800123e:	2300      	movs	r3, #0
 8001240:	001a      	movs	r2, r3
 8001242:	e5f4      	b.n	8000e2e <__aeabi_dadd+0x21a>
 8001244:	000007ff 	.word	0x000007ff
 8001248:	ff7fffff 	.word	0xff7fffff

0800124c <__aeabi_ddiv>:
 800124c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124e:	4657      	mov	r7, sl
 8001250:	46de      	mov	lr, fp
 8001252:	464e      	mov	r6, r9
 8001254:	4645      	mov	r5, r8
 8001256:	b5e0      	push	{r5, r6, r7, lr}
 8001258:	4683      	mov	fp, r0
 800125a:	0007      	movs	r7, r0
 800125c:	030e      	lsls	r6, r1, #12
 800125e:	0048      	lsls	r0, r1, #1
 8001260:	b085      	sub	sp, #20
 8001262:	4692      	mov	sl, r2
 8001264:	001c      	movs	r4, r3
 8001266:	0b36      	lsrs	r6, r6, #12
 8001268:	0d40      	lsrs	r0, r0, #21
 800126a:	0fcd      	lsrs	r5, r1, #31
 800126c:	2800      	cmp	r0, #0
 800126e:	d100      	bne.n	8001272 <__aeabi_ddiv+0x26>
 8001270:	e09d      	b.n	80013ae <__aeabi_ddiv+0x162>
 8001272:	4b95      	ldr	r3, [pc, #596]	; (80014c8 <__aeabi_ddiv+0x27c>)
 8001274:	4298      	cmp	r0, r3
 8001276:	d039      	beq.n	80012ec <__aeabi_ddiv+0xa0>
 8001278:	2380      	movs	r3, #128	; 0x80
 800127a:	00f6      	lsls	r6, r6, #3
 800127c:	041b      	lsls	r3, r3, #16
 800127e:	431e      	orrs	r6, r3
 8001280:	4a92      	ldr	r2, [pc, #584]	; (80014cc <__aeabi_ddiv+0x280>)
 8001282:	0f7b      	lsrs	r3, r7, #29
 8001284:	4333      	orrs	r3, r6
 8001286:	4699      	mov	r9, r3
 8001288:	4694      	mov	ip, r2
 800128a:	0003      	movs	r3, r0
 800128c:	4463      	add	r3, ip
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	2300      	movs	r3, #0
 8001292:	2600      	movs	r6, #0
 8001294:	00ff      	lsls	r7, r7, #3
 8001296:	9302      	str	r3, [sp, #8]
 8001298:	0323      	lsls	r3, r4, #12
 800129a:	0b1b      	lsrs	r3, r3, #12
 800129c:	4698      	mov	r8, r3
 800129e:	0063      	lsls	r3, r4, #1
 80012a0:	0fe4      	lsrs	r4, r4, #31
 80012a2:	4652      	mov	r2, sl
 80012a4:	0d5b      	lsrs	r3, r3, #21
 80012a6:	9401      	str	r4, [sp, #4]
 80012a8:	d100      	bne.n	80012ac <__aeabi_ddiv+0x60>
 80012aa:	e0b3      	b.n	8001414 <__aeabi_ddiv+0x1c8>
 80012ac:	4986      	ldr	r1, [pc, #536]	; (80014c8 <__aeabi_ddiv+0x27c>)
 80012ae:	428b      	cmp	r3, r1
 80012b0:	d100      	bne.n	80012b4 <__aeabi_ddiv+0x68>
 80012b2:	e09e      	b.n	80013f2 <__aeabi_ddiv+0x1a6>
 80012b4:	4642      	mov	r2, r8
 80012b6:	00d1      	lsls	r1, r2, #3
 80012b8:	2280      	movs	r2, #128	; 0x80
 80012ba:	0412      	lsls	r2, r2, #16
 80012bc:	430a      	orrs	r2, r1
 80012be:	4651      	mov	r1, sl
 80012c0:	0f49      	lsrs	r1, r1, #29
 80012c2:	4311      	orrs	r1, r2
 80012c4:	468b      	mov	fp, r1
 80012c6:	4981      	ldr	r1, [pc, #516]	; (80014cc <__aeabi_ddiv+0x280>)
 80012c8:	4652      	mov	r2, sl
 80012ca:	468c      	mov	ip, r1
 80012cc:	9900      	ldr	r1, [sp, #0]
 80012ce:	4463      	add	r3, ip
 80012d0:	1acb      	subs	r3, r1, r3
 80012d2:	2100      	movs	r1, #0
 80012d4:	00d2      	lsls	r2, r2, #3
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	002b      	movs	r3, r5
 80012da:	4063      	eors	r3, r4
 80012dc:	469a      	mov	sl, r3
 80012de:	2e0f      	cmp	r6, #15
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x98>
 80012e2:	e105      	b.n	80014f0 <__aeabi_ddiv+0x2a4>
 80012e4:	4b7a      	ldr	r3, [pc, #488]	; (80014d0 <__aeabi_ddiv+0x284>)
 80012e6:	00b6      	lsls	r6, r6, #2
 80012e8:	599b      	ldr	r3, [r3, r6]
 80012ea:	469f      	mov	pc, r3
 80012ec:	465b      	mov	r3, fp
 80012ee:	4333      	orrs	r3, r6
 80012f0:	4699      	mov	r9, r3
 80012f2:	d000      	beq.n	80012f6 <__aeabi_ddiv+0xaa>
 80012f4:	e0b8      	b.n	8001468 <__aeabi_ddiv+0x21c>
 80012f6:	2302      	movs	r3, #2
 80012f8:	2608      	movs	r6, #8
 80012fa:	2700      	movs	r7, #0
 80012fc:	9000      	str	r0, [sp, #0]
 80012fe:	9302      	str	r3, [sp, #8]
 8001300:	e7ca      	b.n	8001298 <__aeabi_ddiv+0x4c>
 8001302:	46cb      	mov	fp, r9
 8001304:	003a      	movs	r2, r7
 8001306:	9902      	ldr	r1, [sp, #8]
 8001308:	9501      	str	r5, [sp, #4]
 800130a:	9b01      	ldr	r3, [sp, #4]
 800130c:	469a      	mov	sl, r3
 800130e:	2902      	cmp	r1, #2
 8001310:	d027      	beq.n	8001362 <__aeabi_ddiv+0x116>
 8001312:	2903      	cmp	r1, #3
 8001314:	d100      	bne.n	8001318 <__aeabi_ddiv+0xcc>
 8001316:	e280      	b.n	800181a <__aeabi_ddiv+0x5ce>
 8001318:	2901      	cmp	r1, #1
 800131a:	d044      	beq.n	80013a6 <__aeabi_ddiv+0x15a>
 800131c:	496d      	ldr	r1, [pc, #436]	; (80014d4 <__aeabi_ddiv+0x288>)
 800131e:	9b00      	ldr	r3, [sp, #0]
 8001320:	468c      	mov	ip, r1
 8001322:	4463      	add	r3, ip
 8001324:	001c      	movs	r4, r3
 8001326:	2c00      	cmp	r4, #0
 8001328:	dd38      	ble.n	800139c <__aeabi_ddiv+0x150>
 800132a:	0753      	lsls	r3, r2, #29
 800132c:	d000      	beq.n	8001330 <__aeabi_ddiv+0xe4>
 800132e:	e213      	b.n	8001758 <__aeabi_ddiv+0x50c>
 8001330:	08d2      	lsrs	r2, r2, #3
 8001332:	465b      	mov	r3, fp
 8001334:	01db      	lsls	r3, r3, #7
 8001336:	d509      	bpl.n	800134c <__aeabi_ddiv+0x100>
 8001338:	4659      	mov	r1, fp
 800133a:	4b67      	ldr	r3, [pc, #412]	; (80014d8 <__aeabi_ddiv+0x28c>)
 800133c:	4019      	ands	r1, r3
 800133e:	468b      	mov	fp, r1
 8001340:	2180      	movs	r1, #128	; 0x80
 8001342:	00c9      	lsls	r1, r1, #3
 8001344:	468c      	mov	ip, r1
 8001346:	9b00      	ldr	r3, [sp, #0]
 8001348:	4463      	add	r3, ip
 800134a:	001c      	movs	r4, r3
 800134c:	4b63      	ldr	r3, [pc, #396]	; (80014dc <__aeabi_ddiv+0x290>)
 800134e:	429c      	cmp	r4, r3
 8001350:	dc07      	bgt.n	8001362 <__aeabi_ddiv+0x116>
 8001352:	465b      	mov	r3, fp
 8001354:	0564      	lsls	r4, r4, #21
 8001356:	075f      	lsls	r7, r3, #29
 8001358:	025b      	lsls	r3, r3, #9
 800135a:	4317      	orrs	r7, r2
 800135c:	0b1b      	lsrs	r3, r3, #12
 800135e:	0d62      	lsrs	r2, r4, #21
 8001360:	e002      	b.n	8001368 <__aeabi_ddiv+0x11c>
 8001362:	2300      	movs	r3, #0
 8001364:	2700      	movs	r7, #0
 8001366:	4a58      	ldr	r2, [pc, #352]	; (80014c8 <__aeabi_ddiv+0x27c>)
 8001368:	2100      	movs	r1, #0
 800136a:	031b      	lsls	r3, r3, #12
 800136c:	0b1c      	lsrs	r4, r3, #12
 800136e:	0d0b      	lsrs	r3, r1, #20
 8001370:	051b      	lsls	r3, r3, #20
 8001372:	4323      	orrs	r3, r4
 8001374:	0514      	lsls	r4, r2, #20
 8001376:	4a5a      	ldr	r2, [pc, #360]	; (80014e0 <__aeabi_ddiv+0x294>)
 8001378:	0038      	movs	r0, r7
 800137a:	4013      	ands	r3, r2
 800137c:	431c      	orrs	r4, r3
 800137e:	4653      	mov	r3, sl
 8001380:	0064      	lsls	r4, r4, #1
 8001382:	07db      	lsls	r3, r3, #31
 8001384:	0864      	lsrs	r4, r4, #1
 8001386:	431c      	orrs	r4, r3
 8001388:	0021      	movs	r1, r4
 800138a:	b005      	add	sp, #20
 800138c:	bc3c      	pop	{r2, r3, r4, r5}
 800138e:	4690      	mov	r8, r2
 8001390:	4699      	mov	r9, r3
 8001392:	46a2      	mov	sl, r4
 8001394:	46ab      	mov	fp, r5
 8001396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001398:	2201      	movs	r2, #1
 800139a:	4252      	negs	r2, r2
 800139c:	2301      	movs	r3, #1
 800139e:	1b1b      	subs	r3, r3, r4
 80013a0:	2b38      	cmp	r3, #56	; 0x38
 80013a2:	dc00      	bgt.n	80013a6 <__aeabi_ddiv+0x15a>
 80013a4:	e1ad      	b.n	8001702 <__aeabi_ddiv+0x4b6>
 80013a6:	2200      	movs	r2, #0
 80013a8:	2300      	movs	r3, #0
 80013aa:	2700      	movs	r7, #0
 80013ac:	e7dc      	b.n	8001368 <__aeabi_ddiv+0x11c>
 80013ae:	465b      	mov	r3, fp
 80013b0:	4333      	orrs	r3, r6
 80013b2:	4699      	mov	r9, r3
 80013b4:	d05e      	beq.n	8001474 <__aeabi_ddiv+0x228>
 80013b6:	2e00      	cmp	r6, #0
 80013b8:	d100      	bne.n	80013bc <__aeabi_ddiv+0x170>
 80013ba:	e18a      	b.n	80016d2 <__aeabi_ddiv+0x486>
 80013bc:	0030      	movs	r0, r6
 80013be:	f000 fc5f 	bl	8001c80 <__clzsi2>
 80013c2:	0003      	movs	r3, r0
 80013c4:	3b0b      	subs	r3, #11
 80013c6:	2b1c      	cmp	r3, #28
 80013c8:	dd00      	ble.n	80013cc <__aeabi_ddiv+0x180>
 80013ca:	e17b      	b.n	80016c4 <__aeabi_ddiv+0x478>
 80013cc:	221d      	movs	r2, #29
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	465a      	mov	r2, fp
 80013d2:	0001      	movs	r1, r0
 80013d4:	40da      	lsrs	r2, r3
 80013d6:	3908      	subs	r1, #8
 80013d8:	408e      	lsls	r6, r1
 80013da:	0013      	movs	r3, r2
 80013dc:	465f      	mov	r7, fp
 80013de:	4333      	orrs	r3, r6
 80013e0:	4699      	mov	r9, r3
 80013e2:	408f      	lsls	r7, r1
 80013e4:	4b3f      	ldr	r3, [pc, #252]	; (80014e4 <__aeabi_ddiv+0x298>)
 80013e6:	2600      	movs	r6, #0
 80013e8:	1a1b      	subs	r3, r3, r0
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2300      	movs	r3, #0
 80013ee:	9302      	str	r3, [sp, #8]
 80013f0:	e752      	b.n	8001298 <__aeabi_ddiv+0x4c>
 80013f2:	4641      	mov	r1, r8
 80013f4:	4653      	mov	r3, sl
 80013f6:	430b      	orrs	r3, r1
 80013f8:	493b      	ldr	r1, [pc, #236]	; (80014e8 <__aeabi_ddiv+0x29c>)
 80013fa:	469b      	mov	fp, r3
 80013fc:	468c      	mov	ip, r1
 80013fe:	9b00      	ldr	r3, [sp, #0]
 8001400:	4463      	add	r3, ip
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	465b      	mov	r3, fp
 8001406:	2b00      	cmp	r3, #0
 8001408:	d13b      	bne.n	8001482 <__aeabi_ddiv+0x236>
 800140a:	2302      	movs	r3, #2
 800140c:	2200      	movs	r2, #0
 800140e:	431e      	orrs	r6, r3
 8001410:	2102      	movs	r1, #2
 8001412:	e761      	b.n	80012d8 <__aeabi_ddiv+0x8c>
 8001414:	4643      	mov	r3, r8
 8001416:	4313      	orrs	r3, r2
 8001418:	469b      	mov	fp, r3
 800141a:	d037      	beq.n	800148c <__aeabi_ddiv+0x240>
 800141c:	4643      	mov	r3, r8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d100      	bne.n	8001424 <__aeabi_ddiv+0x1d8>
 8001422:	e162      	b.n	80016ea <__aeabi_ddiv+0x49e>
 8001424:	4640      	mov	r0, r8
 8001426:	f000 fc2b 	bl	8001c80 <__clzsi2>
 800142a:	0003      	movs	r3, r0
 800142c:	3b0b      	subs	r3, #11
 800142e:	2b1c      	cmp	r3, #28
 8001430:	dd00      	ble.n	8001434 <__aeabi_ddiv+0x1e8>
 8001432:	e153      	b.n	80016dc <__aeabi_ddiv+0x490>
 8001434:	0002      	movs	r2, r0
 8001436:	4641      	mov	r1, r8
 8001438:	3a08      	subs	r2, #8
 800143a:	4091      	lsls	r1, r2
 800143c:	4688      	mov	r8, r1
 800143e:	211d      	movs	r1, #29
 8001440:	1acb      	subs	r3, r1, r3
 8001442:	4651      	mov	r1, sl
 8001444:	40d9      	lsrs	r1, r3
 8001446:	000b      	movs	r3, r1
 8001448:	4641      	mov	r1, r8
 800144a:	430b      	orrs	r3, r1
 800144c:	469b      	mov	fp, r3
 800144e:	4653      	mov	r3, sl
 8001450:	4093      	lsls	r3, r2
 8001452:	001a      	movs	r2, r3
 8001454:	9b00      	ldr	r3, [sp, #0]
 8001456:	4925      	ldr	r1, [pc, #148]	; (80014ec <__aeabi_ddiv+0x2a0>)
 8001458:	469c      	mov	ip, r3
 800145a:	4460      	add	r0, ip
 800145c:	0003      	movs	r3, r0
 800145e:	468c      	mov	ip, r1
 8001460:	4463      	add	r3, ip
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	2100      	movs	r1, #0
 8001466:	e737      	b.n	80012d8 <__aeabi_ddiv+0x8c>
 8001468:	2303      	movs	r3, #3
 800146a:	46b1      	mov	r9, r6
 800146c:	9000      	str	r0, [sp, #0]
 800146e:	260c      	movs	r6, #12
 8001470:	9302      	str	r3, [sp, #8]
 8001472:	e711      	b.n	8001298 <__aeabi_ddiv+0x4c>
 8001474:	2300      	movs	r3, #0
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	3301      	adds	r3, #1
 800147a:	2604      	movs	r6, #4
 800147c:	2700      	movs	r7, #0
 800147e:	9302      	str	r3, [sp, #8]
 8001480:	e70a      	b.n	8001298 <__aeabi_ddiv+0x4c>
 8001482:	2303      	movs	r3, #3
 8001484:	46c3      	mov	fp, r8
 8001486:	431e      	orrs	r6, r3
 8001488:	2103      	movs	r1, #3
 800148a:	e725      	b.n	80012d8 <__aeabi_ddiv+0x8c>
 800148c:	3301      	adds	r3, #1
 800148e:	431e      	orrs	r6, r3
 8001490:	2200      	movs	r2, #0
 8001492:	2101      	movs	r1, #1
 8001494:	e720      	b.n	80012d8 <__aeabi_ddiv+0x8c>
 8001496:	2300      	movs	r3, #0
 8001498:	469a      	mov	sl, r3
 800149a:	2380      	movs	r3, #128	; 0x80
 800149c:	2700      	movs	r7, #0
 800149e:	031b      	lsls	r3, r3, #12
 80014a0:	4a09      	ldr	r2, [pc, #36]	; (80014c8 <__aeabi_ddiv+0x27c>)
 80014a2:	e761      	b.n	8001368 <__aeabi_ddiv+0x11c>
 80014a4:	2380      	movs	r3, #128	; 0x80
 80014a6:	4649      	mov	r1, r9
 80014a8:	031b      	lsls	r3, r3, #12
 80014aa:	4219      	tst	r1, r3
 80014ac:	d100      	bne.n	80014b0 <__aeabi_ddiv+0x264>
 80014ae:	e0e2      	b.n	8001676 <__aeabi_ddiv+0x42a>
 80014b0:	4659      	mov	r1, fp
 80014b2:	4219      	tst	r1, r3
 80014b4:	d000      	beq.n	80014b8 <__aeabi_ddiv+0x26c>
 80014b6:	e0de      	b.n	8001676 <__aeabi_ddiv+0x42a>
 80014b8:	430b      	orrs	r3, r1
 80014ba:	031b      	lsls	r3, r3, #12
 80014bc:	0017      	movs	r7, r2
 80014be:	0b1b      	lsrs	r3, r3, #12
 80014c0:	46a2      	mov	sl, r4
 80014c2:	4a01      	ldr	r2, [pc, #4]	; (80014c8 <__aeabi_ddiv+0x27c>)
 80014c4:	e750      	b.n	8001368 <__aeabi_ddiv+0x11c>
 80014c6:	46c0      	nop			; (mov r8, r8)
 80014c8:	000007ff 	.word	0x000007ff
 80014cc:	fffffc01 	.word	0xfffffc01
 80014d0:	0800736c 	.word	0x0800736c
 80014d4:	000003ff 	.word	0x000003ff
 80014d8:	feffffff 	.word	0xfeffffff
 80014dc:	000007fe 	.word	0x000007fe
 80014e0:	800fffff 	.word	0x800fffff
 80014e4:	fffffc0d 	.word	0xfffffc0d
 80014e8:	fffff801 	.word	0xfffff801
 80014ec:	000003f3 	.word	0x000003f3
 80014f0:	45d9      	cmp	r9, fp
 80014f2:	d900      	bls.n	80014f6 <__aeabi_ddiv+0x2aa>
 80014f4:	e0cb      	b.n	800168e <__aeabi_ddiv+0x442>
 80014f6:	d100      	bne.n	80014fa <__aeabi_ddiv+0x2ae>
 80014f8:	e0c6      	b.n	8001688 <__aeabi_ddiv+0x43c>
 80014fa:	003c      	movs	r4, r7
 80014fc:	4648      	mov	r0, r9
 80014fe:	2700      	movs	r7, #0
 8001500:	9b00      	ldr	r3, [sp, #0]
 8001502:	3b01      	subs	r3, #1
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	465b      	mov	r3, fp
 8001508:	0e16      	lsrs	r6, r2, #24
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	431e      	orrs	r6, r3
 800150e:	0213      	lsls	r3, r2, #8
 8001510:	4698      	mov	r8, r3
 8001512:	0433      	lsls	r3, r6, #16
 8001514:	0c1b      	lsrs	r3, r3, #16
 8001516:	4699      	mov	r9, r3
 8001518:	0c31      	lsrs	r1, r6, #16
 800151a:	9101      	str	r1, [sp, #4]
 800151c:	f7fe fe76 	bl	800020c <__aeabi_uidivmod>
 8001520:	464a      	mov	r2, r9
 8001522:	4342      	muls	r2, r0
 8001524:	040b      	lsls	r3, r1, #16
 8001526:	0c21      	lsrs	r1, r4, #16
 8001528:	0005      	movs	r5, r0
 800152a:	4319      	orrs	r1, r3
 800152c:	428a      	cmp	r2, r1
 800152e:	d907      	bls.n	8001540 <__aeabi_ddiv+0x2f4>
 8001530:	1989      	adds	r1, r1, r6
 8001532:	3d01      	subs	r5, #1
 8001534:	428e      	cmp	r6, r1
 8001536:	d803      	bhi.n	8001540 <__aeabi_ddiv+0x2f4>
 8001538:	428a      	cmp	r2, r1
 800153a:	d901      	bls.n	8001540 <__aeabi_ddiv+0x2f4>
 800153c:	1e85      	subs	r5, r0, #2
 800153e:	1989      	adds	r1, r1, r6
 8001540:	1a88      	subs	r0, r1, r2
 8001542:	9901      	ldr	r1, [sp, #4]
 8001544:	f7fe fe62 	bl	800020c <__aeabi_uidivmod>
 8001548:	0409      	lsls	r1, r1, #16
 800154a:	468c      	mov	ip, r1
 800154c:	464a      	mov	r2, r9
 800154e:	0421      	lsls	r1, r4, #16
 8001550:	4664      	mov	r4, ip
 8001552:	4342      	muls	r2, r0
 8001554:	0c09      	lsrs	r1, r1, #16
 8001556:	0003      	movs	r3, r0
 8001558:	4321      	orrs	r1, r4
 800155a:	428a      	cmp	r2, r1
 800155c:	d904      	bls.n	8001568 <__aeabi_ddiv+0x31c>
 800155e:	1989      	adds	r1, r1, r6
 8001560:	3b01      	subs	r3, #1
 8001562:	428e      	cmp	r6, r1
 8001564:	d800      	bhi.n	8001568 <__aeabi_ddiv+0x31c>
 8001566:	e0f1      	b.n	800174c <__aeabi_ddiv+0x500>
 8001568:	042d      	lsls	r5, r5, #16
 800156a:	431d      	orrs	r5, r3
 800156c:	46ab      	mov	fp, r5
 800156e:	4643      	mov	r3, r8
 8001570:	1a89      	subs	r1, r1, r2
 8001572:	4642      	mov	r2, r8
 8001574:	0c28      	lsrs	r0, r5, #16
 8001576:	0412      	lsls	r2, r2, #16
 8001578:	0c1d      	lsrs	r5, r3, #16
 800157a:	465b      	mov	r3, fp
 800157c:	0c14      	lsrs	r4, r2, #16
 800157e:	0022      	movs	r2, r4
 8001580:	041b      	lsls	r3, r3, #16
 8001582:	0c1b      	lsrs	r3, r3, #16
 8001584:	435a      	muls	r2, r3
 8001586:	9403      	str	r4, [sp, #12]
 8001588:	436b      	muls	r3, r5
 800158a:	4344      	muls	r4, r0
 800158c:	9502      	str	r5, [sp, #8]
 800158e:	4368      	muls	r0, r5
 8001590:	191b      	adds	r3, r3, r4
 8001592:	0c15      	lsrs	r5, r2, #16
 8001594:	18eb      	adds	r3, r5, r3
 8001596:	429c      	cmp	r4, r3
 8001598:	d903      	bls.n	80015a2 <__aeabi_ddiv+0x356>
 800159a:	2480      	movs	r4, #128	; 0x80
 800159c:	0264      	lsls	r4, r4, #9
 800159e:	46a4      	mov	ip, r4
 80015a0:	4460      	add	r0, ip
 80015a2:	0c1c      	lsrs	r4, r3, #16
 80015a4:	0415      	lsls	r5, r2, #16
 80015a6:	041b      	lsls	r3, r3, #16
 80015a8:	0c2d      	lsrs	r5, r5, #16
 80015aa:	1820      	adds	r0, r4, r0
 80015ac:	195d      	adds	r5, r3, r5
 80015ae:	4281      	cmp	r1, r0
 80015b0:	d377      	bcc.n	80016a2 <__aeabi_ddiv+0x456>
 80015b2:	d073      	beq.n	800169c <__aeabi_ddiv+0x450>
 80015b4:	1a0c      	subs	r4, r1, r0
 80015b6:	4aa2      	ldr	r2, [pc, #648]	; (8001840 <__aeabi_ddiv+0x5f4>)
 80015b8:	1b7d      	subs	r5, r7, r5
 80015ba:	42af      	cmp	r7, r5
 80015bc:	41bf      	sbcs	r7, r7
 80015be:	4694      	mov	ip, r2
 80015c0:	9b00      	ldr	r3, [sp, #0]
 80015c2:	427f      	negs	r7, r7
 80015c4:	4463      	add	r3, ip
 80015c6:	1be0      	subs	r0, r4, r7
 80015c8:	001c      	movs	r4, r3
 80015ca:	4286      	cmp	r6, r0
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0x384>
 80015ce:	e0db      	b.n	8001788 <__aeabi_ddiv+0x53c>
 80015d0:	9901      	ldr	r1, [sp, #4]
 80015d2:	f7fe fe1b 	bl	800020c <__aeabi_uidivmod>
 80015d6:	464a      	mov	r2, r9
 80015d8:	4342      	muls	r2, r0
 80015da:	040b      	lsls	r3, r1, #16
 80015dc:	0c29      	lsrs	r1, r5, #16
 80015de:	0007      	movs	r7, r0
 80015e0:	4319      	orrs	r1, r3
 80015e2:	428a      	cmp	r2, r1
 80015e4:	d907      	bls.n	80015f6 <__aeabi_ddiv+0x3aa>
 80015e6:	1989      	adds	r1, r1, r6
 80015e8:	3f01      	subs	r7, #1
 80015ea:	428e      	cmp	r6, r1
 80015ec:	d803      	bhi.n	80015f6 <__aeabi_ddiv+0x3aa>
 80015ee:	428a      	cmp	r2, r1
 80015f0:	d901      	bls.n	80015f6 <__aeabi_ddiv+0x3aa>
 80015f2:	1e87      	subs	r7, r0, #2
 80015f4:	1989      	adds	r1, r1, r6
 80015f6:	1a88      	subs	r0, r1, r2
 80015f8:	9901      	ldr	r1, [sp, #4]
 80015fa:	f7fe fe07 	bl	800020c <__aeabi_uidivmod>
 80015fe:	0409      	lsls	r1, r1, #16
 8001600:	464a      	mov	r2, r9
 8001602:	4689      	mov	r9, r1
 8001604:	0429      	lsls	r1, r5, #16
 8001606:	464d      	mov	r5, r9
 8001608:	4342      	muls	r2, r0
 800160a:	0c09      	lsrs	r1, r1, #16
 800160c:	0003      	movs	r3, r0
 800160e:	4329      	orrs	r1, r5
 8001610:	428a      	cmp	r2, r1
 8001612:	d907      	bls.n	8001624 <__aeabi_ddiv+0x3d8>
 8001614:	1989      	adds	r1, r1, r6
 8001616:	3b01      	subs	r3, #1
 8001618:	428e      	cmp	r6, r1
 800161a:	d803      	bhi.n	8001624 <__aeabi_ddiv+0x3d8>
 800161c:	428a      	cmp	r2, r1
 800161e:	d901      	bls.n	8001624 <__aeabi_ddiv+0x3d8>
 8001620:	1e83      	subs	r3, r0, #2
 8001622:	1989      	adds	r1, r1, r6
 8001624:	043f      	lsls	r7, r7, #16
 8001626:	1a89      	subs	r1, r1, r2
 8001628:	003a      	movs	r2, r7
 800162a:	9f03      	ldr	r7, [sp, #12]
 800162c:	431a      	orrs	r2, r3
 800162e:	0038      	movs	r0, r7
 8001630:	0413      	lsls	r3, r2, #16
 8001632:	0c1b      	lsrs	r3, r3, #16
 8001634:	4358      	muls	r0, r3
 8001636:	4681      	mov	r9, r0
 8001638:	9802      	ldr	r0, [sp, #8]
 800163a:	0c15      	lsrs	r5, r2, #16
 800163c:	436f      	muls	r7, r5
 800163e:	4343      	muls	r3, r0
 8001640:	4345      	muls	r5, r0
 8001642:	4648      	mov	r0, r9
 8001644:	0c00      	lsrs	r0, r0, #16
 8001646:	4684      	mov	ip, r0
 8001648:	19db      	adds	r3, r3, r7
 800164a:	4463      	add	r3, ip
 800164c:	429f      	cmp	r7, r3
 800164e:	d903      	bls.n	8001658 <__aeabi_ddiv+0x40c>
 8001650:	2080      	movs	r0, #128	; 0x80
 8001652:	0240      	lsls	r0, r0, #9
 8001654:	4684      	mov	ip, r0
 8001656:	4465      	add	r5, ip
 8001658:	4648      	mov	r0, r9
 800165a:	0c1f      	lsrs	r7, r3, #16
 800165c:	0400      	lsls	r0, r0, #16
 800165e:	041b      	lsls	r3, r3, #16
 8001660:	0c00      	lsrs	r0, r0, #16
 8001662:	197d      	adds	r5, r7, r5
 8001664:	1818      	adds	r0, r3, r0
 8001666:	42a9      	cmp	r1, r5
 8001668:	d200      	bcs.n	800166c <__aeabi_ddiv+0x420>
 800166a:	e084      	b.n	8001776 <__aeabi_ddiv+0x52a>
 800166c:	d100      	bne.n	8001670 <__aeabi_ddiv+0x424>
 800166e:	e07f      	b.n	8001770 <__aeabi_ddiv+0x524>
 8001670:	2301      	movs	r3, #1
 8001672:	431a      	orrs	r2, r3
 8001674:	e657      	b.n	8001326 <__aeabi_ddiv+0xda>
 8001676:	2380      	movs	r3, #128	; 0x80
 8001678:	464a      	mov	r2, r9
 800167a:	031b      	lsls	r3, r3, #12
 800167c:	4313      	orrs	r3, r2
 800167e:	031b      	lsls	r3, r3, #12
 8001680:	0b1b      	lsrs	r3, r3, #12
 8001682:	46aa      	mov	sl, r5
 8001684:	4a6f      	ldr	r2, [pc, #444]	; (8001844 <__aeabi_ddiv+0x5f8>)
 8001686:	e66f      	b.n	8001368 <__aeabi_ddiv+0x11c>
 8001688:	42ba      	cmp	r2, r7
 800168a:	d900      	bls.n	800168e <__aeabi_ddiv+0x442>
 800168c:	e735      	b.n	80014fa <__aeabi_ddiv+0x2ae>
 800168e:	464b      	mov	r3, r9
 8001690:	07dc      	lsls	r4, r3, #31
 8001692:	0858      	lsrs	r0, r3, #1
 8001694:	087b      	lsrs	r3, r7, #1
 8001696:	431c      	orrs	r4, r3
 8001698:	07ff      	lsls	r7, r7, #31
 800169a:	e734      	b.n	8001506 <__aeabi_ddiv+0x2ba>
 800169c:	2400      	movs	r4, #0
 800169e:	42af      	cmp	r7, r5
 80016a0:	d289      	bcs.n	80015b6 <__aeabi_ddiv+0x36a>
 80016a2:	4447      	add	r7, r8
 80016a4:	4547      	cmp	r7, r8
 80016a6:	41a4      	sbcs	r4, r4
 80016a8:	465b      	mov	r3, fp
 80016aa:	4264      	negs	r4, r4
 80016ac:	19a4      	adds	r4, r4, r6
 80016ae:	1864      	adds	r4, r4, r1
 80016b0:	3b01      	subs	r3, #1
 80016b2:	42a6      	cmp	r6, r4
 80016b4:	d21e      	bcs.n	80016f4 <__aeabi_ddiv+0x4a8>
 80016b6:	42a0      	cmp	r0, r4
 80016b8:	d86d      	bhi.n	8001796 <__aeabi_ddiv+0x54a>
 80016ba:	d100      	bne.n	80016be <__aeabi_ddiv+0x472>
 80016bc:	e0b6      	b.n	800182c <__aeabi_ddiv+0x5e0>
 80016be:	1a24      	subs	r4, r4, r0
 80016c0:	469b      	mov	fp, r3
 80016c2:	e778      	b.n	80015b6 <__aeabi_ddiv+0x36a>
 80016c4:	0003      	movs	r3, r0
 80016c6:	465a      	mov	r2, fp
 80016c8:	3b28      	subs	r3, #40	; 0x28
 80016ca:	409a      	lsls	r2, r3
 80016cc:	2700      	movs	r7, #0
 80016ce:	4691      	mov	r9, r2
 80016d0:	e688      	b.n	80013e4 <__aeabi_ddiv+0x198>
 80016d2:	4658      	mov	r0, fp
 80016d4:	f000 fad4 	bl	8001c80 <__clzsi2>
 80016d8:	3020      	adds	r0, #32
 80016da:	e672      	b.n	80013c2 <__aeabi_ddiv+0x176>
 80016dc:	0003      	movs	r3, r0
 80016de:	4652      	mov	r2, sl
 80016e0:	3b28      	subs	r3, #40	; 0x28
 80016e2:	409a      	lsls	r2, r3
 80016e4:	4693      	mov	fp, r2
 80016e6:	2200      	movs	r2, #0
 80016e8:	e6b4      	b.n	8001454 <__aeabi_ddiv+0x208>
 80016ea:	4650      	mov	r0, sl
 80016ec:	f000 fac8 	bl	8001c80 <__clzsi2>
 80016f0:	3020      	adds	r0, #32
 80016f2:	e69a      	b.n	800142a <__aeabi_ddiv+0x1de>
 80016f4:	42a6      	cmp	r6, r4
 80016f6:	d1e2      	bne.n	80016be <__aeabi_ddiv+0x472>
 80016f8:	45b8      	cmp	r8, r7
 80016fa:	d9dc      	bls.n	80016b6 <__aeabi_ddiv+0x46a>
 80016fc:	1a34      	subs	r4, r6, r0
 80016fe:	469b      	mov	fp, r3
 8001700:	e759      	b.n	80015b6 <__aeabi_ddiv+0x36a>
 8001702:	2b1f      	cmp	r3, #31
 8001704:	dc65      	bgt.n	80017d2 <__aeabi_ddiv+0x586>
 8001706:	4c50      	ldr	r4, [pc, #320]	; (8001848 <__aeabi_ddiv+0x5fc>)
 8001708:	9900      	ldr	r1, [sp, #0]
 800170a:	46a4      	mov	ip, r4
 800170c:	465c      	mov	r4, fp
 800170e:	4461      	add	r1, ip
 8001710:	0008      	movs	r0, r1
 8001712:	408c      	lsls	r4, r1
 8001714:	0011      	movs	r1, r2
 8001716:	4082      	lsls	r2, r0
 8001718:	40d9      	lsrs	r1, r3
 800171a:	1e50      	subs	r0, r2, #1
 800171c:	4182      	sbcs	r2, r0
 800171e:	430c      	orrs	r4, r1
 8001720:	4314      	orrs	r4, r2
 8001722:	465a      	mov	r2, fp
 8001724:	40da      	lsrs	r2, r3
 8001726:	0013      	movs	r3, r2
 8001728:	0762      	lsls	r2, r4, #29
 800172a:	d009      	beq.n	8001740 <__aeabi_ddiv+0x4f4>
 800172c:	220f      	movs	r2, #15
 800172e:	4022      	ands	r2, r4
 8001730:	2a04      	cmp	r2, #4
 8001732:	d005      	beq.n	8001740 <__aeabi_ddiv+0x4f4>
 8001734:	0022      	movs	r2, r4
 8001736:	1d14      	adds	r4, r2, #4
 8001738:	4294      	cmp	r4, r2
 800173a:	4189      	sbcs	r1, r1
 800173c:	4249      	negs	r1, r1
 800173e:	185b      	adds	r3, r3, r1
 8001740:	021a      	lsls	r2, r3, #8
 8001742:	d562      	bpl.n	800180a <__aeabi_ddiv+0x5be>
 8001744:	2201      	movs	r2, #1
 8001746:	2300      	movs	r3, #0
 8001748:	2700      	movs	r7, #0
 800174a:	e60d      	b.n	8001368 <__aeabi_ddiv+0x11c>
 800174c:	428a      	cmp	r2, r1
 800174e:	d800      	bhi.n	8001752 <__aeabi_ddiv+0x506>
 8001750:	e70a      	b.n	8001568 <__aeabi_ddiv+0x31c>
 8001752:	1e83      	subs	r3, r0, #2
 8001754:	1989      	adds	r1, r1, r6
 8001756:	e707      	b.n	8001568 <__aeabi_ddiv+0x31c>
 8001758:	230f      	movs	r3, #15
 800175a:	4013      	ands	r3, r2
 800175c:	2b04      	cmp	r3, #4
 800175e:	d100      	bne.n	8001762 <__aeabi_ddiv+0x516>
 8001760:	e5e6      	b.n	8001330 <__aeabi_ddiv+0xe4>
 8001762:	1d17      	adds	r7, r2, #4
 8001764:	4297      	cmp	r7, r2
 8001766:	4192      	sbcs	r2, r2
 8001768:	4253      	negs	r3, r2
 800176a:	449b      	add	fp, r3
 800176c:	08fa      	lsrs	r2, r7, #3
 800176e:	e5e0      	b.n	8001332 <__aeabi_ddiv+0xe6>
 8001770:	2800      	cmp	r0, #0
 8001772:	d100      	bne.n	8001776 <__aeabi_ddiv+0x52a>
 8001774:	e5d7      	b.n	8001326 <__aeabi_ddiv+0xda>
 8001776:	1871      	adds	r1, r6, r1
 8001778:	1e53      	subs	r3, r2, #1
 800177a:	42b1      	cmp	r1, r6
 800177c:	d327      	bcc.n	80017ce <__aeabi_ddiv+0x582>
 800177e:	42a9      	cmp	r1, r5
 8001780:	d315      	bcc.n	80017ae <__aeabi_ddiv+0x562>
 8001782:	d058      	beq.n	8001836 <__aeabi_ddiv+0x5ea>
 8001784:	001a      	movs	r2, r3
 8001786:	e773      	b.n	8001670 <__aeabi_ddiv+0x424>
 8001788:	2b00      	cmp	r3, #0
 800178a:	dc00      	bgt.n	800178e <__aeabi_ddiv+0x542>
 800178c:	e604      	b.n	8001398 <__aeabi_ddiv+0x14c>
 800178e:	2301      	movs	r3, #1
 8001790:	2200      	movs	r2, #0
 8001792:	449b      	add	fp, r3
 8001794:	e5cd      	b.n	8001332 <__aeabi_ddiv+0xe6>
 8001796:	2302      	movs	r3, #2
 8001798:	4447      	add	r7, r8
 800179a:	4547      	cmp	r7, r8
 800179c:	4189      	sbcs	r1, r1
 800179e:	425b      	negs	r3, r3
 80017a0:	469c      	mov	ip, r3
 80017a2:	4249      	negs	r1, r1
 80017a4:	1989      	adds	r1, r1, r6
 80017a6:	190c      	adds	r4, r1, r4
 80017a8:	44e3      	add	fp, ip
 80017aa:	1a24      	subs	r4, r4, r0
 80017ac:	e703      	b.n	80015b6 <__aeabi_ddiv+0x36a>
 80017ae:	4643      	mov	r3, r8
 80017b0:	005f      	lsls	r7, r3, #1
 80017b2:	4547      	cmp	r7, r8
 80017b4:	419b      	sbcs	r3, r3
 80017b6:	46b8      	mov	r8, r7
 80017b8:	425b      	negs	r3, r3
 80017ba:	199e      	adds	r6, r3, r6
 80017bc:	3a02      	subs	r2, #2
 80017be:	1989      	adds	r1, r1, r6
 80017c0:	42a9      	cmp	r1, r5
 80017c2:	d000      	beq.n	80017c6 <__aeabi_ddiv+0x57a>
 80017c4:	e754      	b.n	8001670 <__aeabi_ddiv+0x424>
 80017c6:	4540      	cmp	r0, r8
 80017c8:	d000      	beq.n	80017cc <__aeabi_ddiv+0x580>
 80017ca:	e751      	b.n	8001670 <__aeabi_ddiv+0x424>
 80017cc:	e5ab      	b.n	8001326 <__aeabi_ddiv+0xda>
 80017ce:	001a      	movs	r2, r3
 80017d0:	e7f6      	b.n	80017c0 <__aeabi_ddiv+0x574>
 80017d2:	211f      	movs	r1, #31
 80017d4:	465f      	mov	r7, fp
 80017d6:	4249      	negs	r1, r1
 80017d8:	1b0c      	subs	r4, r1, r4
 80017da:	40e7      	lsrs	r7, r4
 80017dc:	2b20      	cmp	r3, #32
 80017de:	d007      	beq.n	80017f0 <__aeabi_ddiv+0x5a4>
 80017e0:	491a      	ldr	r1, [pc, #104]	; (800184c <__aeabi_ddiv+0x600>)
 80017e2:	9b00      	ldr	r3, [sp, #0]
 80017e4:	468c      	mov	ip, r1
 80017e6:	4463      	add	r3, ip
 80017e8:	0018      	movs	r0, r3
 80017ea:	465b      	mov	r3, fp
 80017ec:	4083      	lsls	r3, r0
 80017ee:	431a      	orrs	r2, r3
 80017f0:	1e50      	subs	r0, r2, #1
 80017f2:	4182      	sbcs	r2, r0
 80017f4:	433a      	orrs	r2, r7
 80017f6:	2707      	movs	r7, #7
 80017f8:	2300      	movs	r3, #0
 80017fa:	4017      	ands	r7, r2
 80017fc:	d009      	beq.n	8001812 <__aeabi_ddiv+0x5c6>
 80017fe:	210f      	movs	r1, #15
 8001800:	2300      	movs	r3, #0
 8001802:	4011      	ands	r1, r2
 8001804:	0014      	movs	r4, r2
 8001806:	2904      	cmp	r1, #4
 8001808:	d195      	bne.n	8001736 <__aeabi_ddiv+0x4ea>
 800180a:	0022      	movs	r2, r4
 800180c:	075f      	lsls	r7, r3, #29
 800180e:	025b      	lsls	r3, r3, #9
 8001810:	0b1b      	lsrs	r3, r3, #12
 8001812:	08d2      	lsrs	r2, r2, #3
 8001814:	4317      	orrs	r7, r2
 8001816:	2200      	movs	r2, #0
 8001818:	e5a6      	b.n	8001368 <__aeabi_ddiv+0x11c>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	4659      	mov	r1, fp
 800181e:	031b      	lsls	r3, r3, #12
 8001820:	430b      	orrs	r3, r1
 8001822:	031b      	lsls	r3, r3, #12
 8001824:	0017      	movs	r7, r2
 8001826:	0b1b      	lsrs	r3, r3, #12
 8001828:	4a06      	ldr	r2, [pc, #24]	; (8001844 <__aeabi_ddiv+0x5f8>)
 800182a:	e59d      	b.n	8001368 <__aeabi_ddiv+0x11c>
 800182c:	42bd      	cmp	r5, r7
 800182e:	d8b2      	bhi.n	8001796 <__aeabi_ddiv+0x54a>
 8001830:	469b      	mov	fp, r3
 8001832:	2400      	movs	r4, #0
 8001834:	e6bf      	b.n	80015b6 <__aeabi_ddiv+0x36a>
 8001836:	4580      	cmp	r8, r0
 8001838:	d3b9      	bcc.n	80017ae <__aeabi_ddiv+0x562>
 800183a:	001a      	movs	r2, r3
 800183c:	e7c3      	b.n	80017c6 <__aeabi_ddiv+0x57a>
 800183e:	46c0      	nop			; (mov r8, r8)
 8001840:	000003ff 	.word	0x000003ff
 8001844:	000007ff 	.word	0x000007ff
 8001848:	0000041e 	.word	0x0000041e
 800184c:	0000043e 	.word	0x0000043e

08001850 <__eqdf2>:
 8001850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001852:	464f      	mov	r7, r9
 8001854:	4646      	mov	r6, r8
 8001856:	46d6      	mov	lr, sl
 8001858:	4684      	mov	ip, r0
 800185a:	b5c0      	push	{r6, r7, lr}
 800185c:	4680      	mov	r8, r0
 800185e:	4e19      	ldr	r6, [pc, #100]	; (80018c4 <__eqdf2+0x74>)
 8001860:	0318      	lsls	r0, r3, #12
 8001862:	030f      	lsls	r7, r1, #12
 8001864:	004d      	lsls	r5, r1, #1
 8001866:	0b00      	lsrs	r0, r0, #12
 8001868:	005c      	lsls	r4, r3, #1
 800186a:	4682      	mov	sl, r0
 800186c:	0b3f      	lsrs	r7, r7, #12
 800186e:	0d6d      	lsrs	r5, r5, #21
 8001870:	0fc9      	lsrs	r1, r1, #31
 8001872:	4691      	mov	r9, r2
 8001874:	0d64      	lsrs	r4, r4, #21
 8001876:	0fdb      	lsrs	r3, r3, #31
 8001878:	2001      	movs	r0, #1
 800187a:	42b5      	cmp	r5, r6
 800187c:	d00a      	beq.n	8001894 <__eqdf2+0x44>
 800187e:	42b4      	cmp	r4, r6
 8001880:	d003      	beq.n	800188a <__eqdf2+0x3a>
 8001882:	42a5      	cmp	r5, r4
 8001884:	d101      	bne.n	800188a <__eqdf2+0x3a>
 8001886:	4557      	cmp	r7, sl
 8001888:	d00c      	beq.n	80018a4 <__eqdf2+0x54>
 800188a:	bc1c      	pop	{r2, r3, r4}
 800188c:	4690      	mov	r8, r2
 800188e:	4699      	mov	r9, r3
 8001890:	46a2      	mov	sl, r4
 8001892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001894:	4666      	mov	r6, ip
 8001896:	433e      	orrs	r6, r7
 8001898:	d1f7      	bne.n	800188a <__eqdf2+0x3a>
 800189a:	42ac      	cmp	r4, r5
 800189c:	d1f5      	bne.n	800188a <__eqdf2+0x3a>
 800189e:	4654      	mov	r4, sl
 80018a0:	4314      	orrs	r4, r2
 80018a2:	d1f2      	bne.n	800188a <__eqdf2+0x3a>
 80018a4:	2001      	movs	r0, #1
 80018a6:	45c8      	cmp	r8, r9
 80018a8:	d1ef      	bne.n	800188a <__eqdf2+0x3a>
 80018aa:	4299      	cmp	r1, r3
 80018ac:	d007      	beq.n	80018be <__eqdf2+0x6e>
 80018ae:	2d00      	cmp	r5, #0
 80018b0:	d1eb      	bne.n	800188a <__eqdf2+0x3a>
 80018b2:	4663      	mov	r3, ip
 80018b4:	431f      	orrs	r7, r3
 80018b6:	0038      	movs	r0, r7
 80018b8:	1e47      	subs	r7, r0, #1
 80018ba:	41b8      	sbcs	r0, r7
 80018bc:	e7e5      	b.n	800188a <__eqdf2+0x3a>
 80018be:	2000      	movs	r0, #0
 80018c0:	e7e3      	b.n	800188a <__eqdf2+0x3a>
 80018c2:	46c0      	nop			; (mov r8, r8)
 80018c4:	000007ff 	.word	0x000007ff

080018c8 <__gedf2>:
 80018c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ca:	464f      	mov	r7, r9
 80018cc:	4646      	mov	r6, r8
 80018ce:	46d6      	mov	lr, sl
 80018d0:	004d      	lsls	r5, r1, #1
 80018d2:	b5c0      	push	{r6, r7, lr}
 80018d4:	030e      	lsls	r6, r1, #12
 80018d6:	0fc9      	lsrs	r1, r1, #31
 80018d8:	468a      	mov	sl, r1
 80018da:	492c      	ldr	r1, [pc, #176]	; (800198c <__gedf2+0xc4>)
 80018dc:	031f      	lsls	r7, r3, #12
 80018de:	005c      	lsls	r4, r3, #1
 80018e0:	4680      	mov	r8, r0
 80018e2:	0b36      	lsrs	r6, r6, #12
 80018e4:	0d6d      	lsrs	r5, r5, #21
 80018e6:	4691      	mov	r9, r2
 80018e8:	0b3f      	lsrs	r7, r7, #12
 80018ea:	0d64      	lsrs	r4, r4, #21
 80018ec:	0fdb      	lsrs	r3, r3, #31
 80018ee:	428d      	cmp	r5, r1
 80018f0:	d01e      	beq.n	8001930 <__gedf2+0x68>
 80018f2:	428c      	cmp	r4, r1
 80018f4:	d016      	beq.n	8001924 <__gedf2+0x5c>
 80018f6:	2d00      	cmp	r5, #0
 80018f8:	d11e      	bne.n	8001938 <__gedf2+0x70>
 80018fa:	4330      	orrs	r0, r6
 80018fc:	4684      	mov	ip, r0
 80018fe:	2c00      	cmp	r4, #0
 8001900:	d101      	bne.n	8001906 <__gedf2+0x3e>
 8001902:	433a      	orrs	r2, r7
 8001904:	d023      	beq.n	800194e <__gedf2+0x86>
 8001906:	4662      	mov	r2, ip
 8001908:	2a00      	cmp	r2, #0
 800190a:	d01a      	beq.n	8001942 <__gedf2+0x7a>
 800190c:	459a      	cmp	sl, r3
 800190e:	d029      	beq.n	8001964 <__gedf2+0x9c>
 8001910:	4651      	mov	r1, sl
 8001912:	2002      	movs	r0, #2
 8001914:	3901      	subs	r1, #1
 8001916:	4008      	ands	r0, r1
 8001918:	3801      	subs	r0, #1
 800191a:	bc1c      	pop	{r2, r3, r4}
 800191c:	4690      	mov	r8, r2
 800191e:	4699      	mov	r9, r3
 8001920:	46a2      	mov	sl, r4
 8001922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001924:	0039      	movs	r1, r7
 8001926:	4311      	orrs	r1, r2
 8001928:	d0e5      	beq.n	80018f6 <__gedf2+0x2e>
 800192a:	2002      	movs	r0, #2
 800192c:	4240      	negs	r0, r0
 800192e:	e7f4      	b.n	800191a <__gedf2+0x52>
 8001930:	4330      	orrs	r0, r6
 8001932:	d1fa      	bne.n	800192a <__gedf2+0x62>
 8001934:	42ac      	cmp	r4, r5
 8001936:	d00f      	beq.n	8001958 <__gedf2+0x90>
 8001938:	2c00      	cmp	r4, #0
 800193a:	d10f      	bne.n	800195c <__gedf2+0x94>
 800193c:	433a      	orrs	r2, r7
 800193e:	d0e7      	beq.n	8001910 <__gedf2+0x48>
 8001940:	e00c      	b.n	800195c <__gedf2+0x94>
 8001942:	2201      	movs	r2, #1
 8001944:	3b01      	subs	r3, #1
 8001946:	4393      	bics	r3, r2
 8001948:	0018      	movs	r0, r3
 800194a:	3001      	adds	r0, #1
 800194c:	e7e5      	b.n	800191a <__gedf2+0x52>
 800194e:	4663      	mov	r3, ip
 8001950:	2000      	movs	r0, #0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d0e1      	beq.n	800191a <__gedf2+0x52>
 8001956:	e7db      	b.n	8001910 <__gedf2+0x48>
 8001958:	433a      	orrs	r2, r7
 800195a:	d1e6      	bne.n	800192a <__gedf2+0x62>
 800195c:	459a      	cmp	sl, r3
 800195e:	d1d7      	bne.n	8001910 <__gedf2+0x48>
 8001960:	42a5      	cmp	r5, r4
 8001962:	dcd5      	bgt.n	8001910 <__gedf2+0x48>
 8001964:	42a5      	cmp	r5, r4
 8001966:	db05      	blt.n	8001974 <__gedf2+0xac>
 8001968:	42be      	cmp	r6, r7
 800196a:	d8d1      	bhi.n	8001910 <__gedf2+0x48>
 800196c:	d008      	beq.n	8001980 <__gedf2+0xb8>
 800196e:	2000      	movs	r0, #0
 8001970:	42be      	cmp	r6, r7
 8001972:	d2d2      	bcs.n	800191a <__gedf2+0x52>
 8001974:	4650      	mov	r0, sl
 8001976:	2301      	movs	r3, #1
 8001978:	3801      	subs	r0, #1
 800197a:	4398      	bics	r0, r3
 800197c:	3001      	adds	r0, #1
 800197e:	e7cc      	b.n	800191a <__gedf2+0x52>
 8001980:	45c8      	cmp	r8, r9
 8001982:	d8c5      	bhi.n	8001910 <__gedf2+0x48>
 8001984:	2000      	movs	r0, #0
 8001986:	45c8      	cmp	r8, r9
 8001988:	d3f4      	bcc.n	8001974 <__gedf2+0xac>
 800198a:	e7c6      	b.n	800191a <__gedf2+0x52>
 800198c:	000007ff 	.word	0x000007ff

08001990 <__ledf2>:
 8001990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001992:	464f      	mov	r7, r9
 8001994:	4646      	mov	r6, r8
 8001996:	46d6      	mov	lr, sl
 8001998:	004d      	lsls	r5, r1, #1
 800199a:	b5c0      	push	{r6, r7, lr}
 800199c:	030e      	lsls	r6, r1, #12
 800199e:	0fc9      	lsrs	r1, r1, #31
 80019a0:	468a      	mov	sl, r1
 80019a2:	492e      	ldr	r1, [pc, #184]	; (8001a5c <__ledf2+0xcc>)
 80019a4:	031f      	lsls	r7, r3, #12
 80019a6:	005c      	lsls	r4, r3, #1
 80019a8:	4680      	mov	r8, r0
 80019aa:	0b36      	lsrs	r6, r6, #12
 80019ac:	0d6d      	lsrs	r5, r5, #21
 80019ae:	4691      	mov	r9, r2
 80019b0:	0b3f      	lsrs	r7, r7, #12
 80019b2:	0d64      	lsrs	r4, r4, #21
 80019b4:	0fdb      	lsrs	r3, r3, #31
 80019b6:	428d      	cmp	r5, r1
 80019b8:	d018      	beq.n	80019ec <__ledf2+0x5c>
 80019ba:	428c      	cmp	r4, r1
 80019bc:	d011      	beq.n	80019e2 <__ledf2+0x52>
 80019be:	2d00      	cmp	r5, #0
 80019c0:	d118      	bne.n	80019f4 <__ledf2+0x64>
 80019c2:	4330      	orrs	r0, r6
 80019c4:	4684      	mov	ip, r0
 80019c6:	2c00      	cmp	r4, #0
 80019c8:	d11e      	bne.n	8001a08 <__ledf2+0x78>
 80019ca:	433a      	orrs	r2, r7
 80019cc:	d11c      	bne.n	8001a08 <__ledf2+0x78>
 80019ce:	4663      	mov	r3, ip
 80019d0:	2000      	movs	r0, #0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d030      	beq.n	8001a38 <__ledf2+0xa8>
 80019d6:	4651      	mov	r1, sl
 80019d8:	2002      	movs	r0, #2
 80019da:	3901      	subs	r1, #1
 80019dc:	4008      	ands	r0, r1
 80019de:	3801      	subs	r0, #1
 80019e0:	e02a      	b.n	8001a38 <__ledf2+0xa8>
 80019e2:	0039      	movs	r1, r7
 80019e4:	4311      	orrs	r1, r2
 80019e6:	d0ea      	beq.n	80019be <__ledf2+0x2e>
 80019e8:	2002      	movs	r0, #2
 80019ea:	e025      	b.n	8001a38 <__ledf2+0xa8>
 80019ec:	4330      	orrs	r0, r6
 80019ee:	d1fb      	bne.n	80019e8 <__ledf2+0x58>
 80019f0:	42ac      	cmp	r4, r5
 80019f2:	d026      	beq.n	8001a42 <__ledf2+0xb2>
 80019f4:	2c00      	cmp	r4, #0
 80019f6:	d126      	bne.n	8001a46 <__ledf2+0xb6>
 80019f8:	433a      	orrs	r2, r7
 80019fa:	d124      	bne.n	8001a46 <__ledf2+0xb6>
 80019fc:	4651      	mov	r1, sl
 80019fe:	2002      	movs	r0, #2
 8001a00:	3901      	subs	r1, #1
 8001a02:	4008      	ands	r0, r1
 8001a04:	3801      	subs	r0, #1
 8001a06:	e017      	b.n	8001a38 <__ledf2+0xa8>
 8001a08:	4662      	mov	r2, ip
 8001a0a:	2a00      	cmp	r2, #0
 8001a0c:	d00f      	beq.n	8001a2e <__ledf2+0x9e>
 8001a0e:	459a      	cmp	sl, r3
 8001a10:	d1e1      	bne.n	80019d6 <__ledf2+0x46>
 8001a12:	42a5      	cmp	r5, r4
 8001a14:	db05      	blt.n	8001a22 <__ledf2+0x92>
 8001a16:	42be      	cmp	r6, r7
 8001a18:	d8dd      	bhi.n	80019d6 <__ledf2+0x46>
 8001a1a:	d019      	beq.n	8001a50 <__ledf2+0xc0>
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	42be      	cmp	r6, r7
 8001a20:	d20a      	bcs.n	8001a38 <__ledf2+0xa8>
 8001a22:	4650      	mov	r0, sl
 8001a24:	2301      	movs	r3, #1
 8001a26:	3801      	subs	r0, #1
 8001a28:	4398      	bics	r0, r3
 8001a2a:	3001      	adds	r0, #1
 8001a2c:	e004      	b.n	8001a38 <__ledf2+0xa8>
 8001a2e:	2201      	movs	r2, #1
 8001a30:	3b01      	subs	r3, #1
 8001a32:	4393      	bics	r3, r2
 8001a34:	0018      	movs	r0, r3
 8001a36:	3001      	adds	r0, #1
 8001a38:	bc1c      	pop	{r2, r3, r4}
 8001a3a:	4690      	mov	r8, r2
 8001a3c:	4699      	mov	r9, r3
 8001a3e:	46a2      	mov	sl, r4
 8001a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a42:	433a      	orrs	r2, r7
 8001a44:	d1d0      	bne.n	80019e8 <__ledf2+0x58>
 8001a46:	459a      	cmp	sl, r3
 8001a48:	d1c5      	bne.n	80019d6 <__ledf2+0x46>
 8001a4a:	42a5      	cmp	r5, r4
 8001a4c:	dcc3      	bgt.n	80019d6 <__ledf2+0x46>
 8001a4e:	e7e0      	b.n	8001a12 <__ledf2+0x82>
 8001a50:	45c8      	cmp	r8, r9
 8001a52:	d8c0      	bhi.n	80019d6 <__ledf2+0x46>
 8001a54:	2000      	movs	r0, #0
 8001a56:	45c8      	cmp	r8, r9
 8001a58:	d3e3      	bcc.n	8001a22 <__ledf2+0x92>
 8001a5a:	e7ed      	b.n	8001a38 <__ledf2+0xa8>
 8001a5c:	000007ff 	.word	0x000007ff

08001a60 <__aeabi_i2d>:
 8001a60:	b570      	push	{r4, r5, r6, lr}
 8001a62:	2800      	cmp	r0, #0
 8001a64:	d02d      	beq.n	8001ac2 <__aeabi_i2d+0x62>
 8001a66:	17c3      	asrs	r3, r0, #31
 8001a68:	18c5      	adds	r5, r0, r3
 8001a6a:	405d      	eors	r5, r3
 8001a6c:	0fc4      	lsrs	r4, r0, #31
 8001a6e:	0028      	movs	r0, r5
 8001a70:	f000 f906 	bl	8001c80 <__clzsi2>
 8001a74:	4b15      	ldr	r3, [pc, #84]	; (8001acc <__aeabi_i2d+0x6c>)
 8001a76:	1a1b      	subs	r3, r3, r0
 8001a78:	055b      	lsls	r3, r3, #21
 8001a7a:	0d5b      	lsrs	r3, r3, #21
 8001a7c:	280a      	cmp	r0, #10
 8001a7e:	dd15      	ble.n	8001aac <__aeabi_i2d+0x4c>
 8001a80:	380b      	subs	r0, #11
 8001a82:	4085      	lsls	r5, r0
 8001a84:	2200      	movs	r2, #0
 8001a86:	032d      	lsls	r5, r5, #12
 8001a88:	0b2d      	lsrs	r5, r5, #12
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	0010      	movs	r0, r2
 8001a8e:	032d      	lsls	r5, r5, #12
 8001a90:	0d0a      	lsrs	r2, r1, #20
 8001a92:	0b2d      	lsrs	r5, r5, #12
 8001a94:	0512      	lsls	r2, r2, #20
 8001a96:	432a      	orrs	r2, r5
 8001a98:	4d0d      	ldr	r5, [pc, #52]	; (8001ad0 <__aeabi_i2d+0x70>)
 8001a9a:	051b      	lsls	r3, r3, #20
 8001a9c:	402a      	ands	r2, r5
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	07e4      	lsls	r4, r4, #31
 8001aa4:	085b      	lsrs	r3, r3, #1
 8001aa6:	4323      	orrs	r3, r4
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	bd70      	pop	{r4, r5, r6, pc}
 8001aac:	0002      	movs	r2, r0
 8001aae:	0029      	movs	r1, r5
 8001ab0:	3215      	adds	r2, #21
 8001ab2:	4091      	lsls	r1, r2
 8001ab4:	000a      	movs	r2, r1
 8001ab6:	210b      	movs	r1, #11
 8001ab8:	1a08      	subs	r0, r1, r0
 8001aba:	40c5      	lsrs	r5, r0
 8001abc:	032d      	lsls	r5, r5, #12
 8001abe:	0b2d      	lsrs	r5, r5, #12
 8001ac0:	e7e3      	b.n	8001a8a <__aeabi_i2d+0x2a>
 8001ac2:	2400      	movs	r4, #0
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	2500      	movs	r5, #0
 8001ac8:	2200      	movs	r2, #0
 8001aca:	e7de      	b.n	8001a8a <__aeabi_i2d+0x2a>
 8001acc:	0000041e 	.word	0x0000041e
 8001ad0:	800fffff 	.word	0x800fffff

08001ad4 <__aeabi_f2d>:
 8001ad4:	0041      	lsls	r1, r0, #1
 8001ad6:	0e09      	lsrs	r1, r1, #24
 8001ad8:	1c4b      	adds	r3, r1, #1
 8001ada:	b570      	push	{r4, r5, r6, lr}
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	0246      	lsls	r6, r0, #9
 8001ae0:	0a75      	lsrs	r5, r6, #9
 8001ae2:	0fc4      	lsrs	r4, r0, #31
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	dd14      	ble.n	8001b12 <__aeabi_f2d+0x3e>
 8001ae8:	23e0      	movs	r3, #224	; 0xe0
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	076d      	lsls	r5, r5, #29
 8001aee:	0b36      	lsrs	r6, r6, #12
 8001af0:	18cb      	adds	r3, r1, r3
 8001af2:	2100      	movs	r1, #0
 8001af4:	0d0a      	lsrs	r2, r1, #20
 8001af6:	0028      	movs	r0, r5
 8001af8:	0512      	lsls	r2, r2, #20
 8001afa:	4d1c      	ldr	r5, [pc, #112]	; (8001b6c <__aeabi_f2d+0x98>)
 8001afc:	4332      	orrs	r2, r6
 8001afe:	055b      	lsls	r3, r3, #21
 8001b00:	402a      	ands	r2, r5
 8001b02:	085b      	lsrs	r3, r3, #1
 8001b04:	4313      	orrs	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	07e4      	lsls	r4, r4, #31
 8001b0a:	085b      	lsrs	r3, r3, #1
 8001b0c:	4323      	orrs	r3, r4
 8001b0e:	0019      	movs	r1, r3
 8001b10:	bd70      	pop	{r4, r5, r6, pc}
 8001b12:	2900      	cmp	r1, #0
 8001b14:	d114      	bne.n	8001b40 <__aeabi_f2d+0x6c>
 8001b16:	2d00      	cmp	r5, #0
 8001b18:	d01e      	beq.n	8001b58 <__aeabi_f2d+0x84>
 8001b1a:	0028      	movs	r0, r5
 8001b1c:	f000 f8b0 	bl	8001c80 <__clzsi2>
 8001b20:	280a      	cmp	r0, #10
 8001b22:	dc1c      	bgt.n	8001b5e <__aeabi_f2d+0x8a>
 8001b24:	230b      	movs	r3, #11
 8001b26:	002a      	movs	r2, r5
 8001b28:	1a1b      	subs	r3, r3, r0
 8001b2a:	40da      	lsrs	r2, r3
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	3315      	adds	r3, #21
 8001b30:	409d      	lsls	r5, r3
 8001b32:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <__aeabi_f2d+0x9c>)
 8001b34:	0312      	lsls	r2, r2, #12
 8001b36:	1a1b      	subs	r3, r3, r0
 8001b38:	055b      	lsls	r3, r3, #21
 8001b3a:	0b16      	lsrs	r6, r2, #12
 8001b3c:	0d5b      	lsrs	r3, r3, #21
 8001b3e:	e7d8      	b.n	8001af2 <__aeabi_f2d+0x1e>
 8001b40:	2d00      	cmp	r5, #0
 8001b42:	d006      	beq.n	8001b52 <__aeabi_f2d+0x7e>
 8001b44:	0b32      	lsrs	r2, r6, #12
 8001b46:	2680      	movs	r6, #128	; 0x80
 8001b48:	0336      	lsls	r6, r6, #12
 8001b4a:	076d      	lsls	r5, r5, #29
 8001b4c:	4316      	orrs	r6, r2
 8001b4e:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <__aeabi_f2d+0xa0>)
 8001b50:	e7cf      	b.n	8001af2 <__aeabi_f2d+0x1e>
 8001b52:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <__aeabi_f2d+0xa0>)
 8001b54:	2600      	movs	r6, #0
 8001b56:	e7cc      	b.n	8001af2 <__aeabi_f2d+0x1e>
 8001b58:	2300      	movs	r3, #0
 8001b5a:	2600      	movs	r6, #0
 8001b5c:	e7c9      	b.n	8001af2 <__aeabi_f2d+0x1e>
 8001b5e:	0003      	movs	r3, r0
 8001b60:	002a      	movs	r2, r5
 8001b62:	3b0b      	subs	r3, #11
 8001b64:	409a      	lsls	r2, r3
 8001b66:	2500      	movs	r5, #0
 8001b68:	e7e3      	b.n	8001b32 <__aeabi_f2d+0x5e>
 8001b6a:	46c0      	nop			; (mov r8, r8)
 8001b6c:	800fffff 	.word	0x800fffff
 8001b70:	00000389 	.word	0x00000389
 8001b74:	000007ff 	.word	0x000007ff

08001b78 <__aeabi_d2f>:
 8001b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b7a:	004c      	lsls	r4, r1, #1
 8001b7c:	0d64      	lsrs	r4, r4, #21
 8001b7e:	030b      	lsls	r3, r1, #12
 8001b80:	1c62      	adds	r2, r4, #1
 8001b82:	0a5b      	lsrs	r3, r3, #9
 8001b84:	0f46      	lsrs	r6, r0, #29
 8001b86:	0552      	lsls	r2, r2, #21
 8001b88:	0fc9      	lsrs	r1, r1, #31
 8001b8a:	431e      	orrs	r6, r3
 8001b8c:	00c5      	lsls	r5, r0, #3
 8001b8e:	0d52      	lsrs	r2, r2, #21
 8001b90:	2a01      	cmp	r2, #1
 8001b92:	dd29      	ble.n	8001be8 <__aeabi_d2f+0x70>
 8001b94:	4b37      	ldr	r3, [pc, #220]	; (8001c74 <__aeabi_d2f+0xfc>)
 8001b96:	18e7      	adds	r7, r4, r3
 8001b98:	2ffe      	cmp	r7, #254	; 0xfe
 8001b9a:	dc1c      	bgt.n	8001bd6 <__aeabi_d2f+0x5e>
 8001b9c:	2f00      	cmp	r7, #0
 8001b9e:	dd3b      	ble.n	8001c18 <__aeabi_d2f+0xa0>
 8001ba0:	0180      	lsls	r0, r0, #6
 8001ba2:	1e43      	subs	r3, r0, #1
 8001ba4:	4198      	sbcs	r0, r3
 8001ba6:	2207      	movs	r2, #7
 8001ba8:	00f3      	lsls	r3, r6, #3
 8001baa:	0f6d      	lsrs	r5, r5, #29
 8001bac:	4303      	orrs	r3, r0
 8001bae:	432b      	orrs	r3, r5
 8001bb0:	401a      	ands	r2, r3
 8001bb2:	2a00      	cmp	r2, #0
 8001bb4:	d004      	beq.n	8001bc0 <__aeabi_d2f+0x48>
 8001bb6:	220f      	movs	r2, #15
 8001bb8:	401a      	ands	r2, r3
 8001bba:	2a04      	cmp	r2, #4
 8001bbc:	d000      	beq.n	8001bc0 <__aeabi_d2f+0x48>
 8001bbe:	3304      	adds	r3, #4
 8001bc0:	2280      	movs	r2, #128	; 0x80
 8001bc2:	04d2      	lsls	r2, r2, #19
 8001bc4:	401a      	ands	r2, r3
 8001bc6:	d024      	beq.n	8001c12 <__aeabi_d2f+0x9a>
 8001bc8:	3701      	adds	r7, #1
 8001bca:	b2fa      	uxtb	r2, r7
 8001bcc:	2fff      	cmp	r7, #255	; 0xff
 8001bce:	d002      	beq.n	8001bd6 <__aeabi_d2f+0x5e>
 8001bd0:	019b      	lsls	r3, r3, #6
 8001bd2:	0a58      	lsrs	r0, r3, #9
 8001bd4:	e001      	b.n	8001bda <__aeabi_d2f+0x62>
 8001bd6:	22ff      	movs	r2, #255	; 0xff
 8001bd8:	2000      	movs	r0, #0
 8001bda:	0240      	lsls	r0, r0, #9
 8001bdc:	05d2      	lsls	r2, r2, #23
 8001bde:	0a40      	lsrs	r0, r0, #9
 8001be0:	07c9      	lsls	r1, r1, #31
 8001be2:	4310      	orrs	r0, r2
 8001be4:	4308      	orrs	r0, r1
 8001be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001be8:	4335      	orrs	r5, r6
 8001bea:	2c00      	cmp	r4, #0
 8001bec:	d104      	bne.n	8001bf8 <__aeabi_d2f+0x80>
 8001bee:	2d00      	cmp	r5, #0
 8001bf0:	d10a      	bne.n	8001c08 <__aeabi_d2f+0x90>
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	e7f0      	b.n	8001bda <__aeabi_d2f+0x62>
 8001bf8:	2d00      	cmp	r5, #0
 8001bfa:	d0ec      	beq.n	8001bd6 <__aeabi_d2f+0x5e>
 8001bfc:	2080      	movs	r0, #128	; 0x80
 8001bfe:	03c0      	lsls	r0, r0, #15
 8001c00:	4330      	orrs	r0, r6
 8001c02:	22ff      	movs	r2, #255	; 0xff
 8001c04:	e7e9      	b.n	8001bda <__aeabi_d2f+0x62>
 8001c06:	2400      	movs	r4, #0
 8001c08:	2300      	movs	r3, #0
 8001c0a:	025b      	lsls	r3, r3, #9
 8001c0c:	0a58      	lsrs	r0, r3, #9
 8001c0e:	b2e2      	uxtb	r2, r4
 8001c10:	e7e3      	b.n	8001bda <__aeabi_d2f+0x62>
 8001c12:	08db      	lsrs	r3, r3, #3
 8001c14:	003c      	movs	r4, r7
 8001c16:	e7f8      	b.n	8001c0a <__aeabi_d2f+0x92>
 8001c18:	003b      	movs	r3, r7
 8001c1a:	3317      	adds	r3, #23
 8001c1c:	dbf3      	blt.n	8001c06 <__aeabi_d2f+0x8e>
 8001c1e:	2380      	movs	r3, #128	; 0x80
 8001c20:	041b      	lsls	r3, r3, #16
 8001c22:	4333      	orrs	r3, r6
 8001c24:	261e      	movs	r6, #30
 8001c26:	1bf6      	subs	r6, r6, r7
 8001c28:	2e1f      	cmp	r6, #31
 8001c2a:	dd14      	ble.n	8001c56 <__aeabi_d2f+0xde>
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	4252      	negs	r2, r2
 8001c30:	1bd7      	subs	r7, r2, r7
 8001c32:	001a      	movs	r2, r3
 8001c34:	40fa      	lsrs	r2, r7
 8001c36:	0017      	movs	r7, r2
 8001c38:	2e20      	cmp	r6, #32
 8001c3a:	d004      	beq.n	8001c46 <__aeabi_d2f+0xce>
 8001c3c:	4a0e      	ldr	r2, [pc, #56]	; (8001c78 <__aeabi_d2f+0x100>)
 8001c3e:	4694      	mov	ip, r2
 8001c40:	4464      	add	r4, ip
 8001c42:	40a3      	lsls	r3, r4
 8001c44:	431d      	orrs	r5, r3
 8001c46:	002b      	movs	r3, r5
 8001c48:	1e5d      	subs	r5, r3, #1
 8001c4a:	41ab      	sbcs	r3, r5
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	433b      	orrs	r3, r7
 8001c50:	401a      	ands	r2, r3
 8001c52:	2700      	movs	r7, #0
 8001c54:	e7ad      	b.n	8001bb2 <__aeabi_d2f+0x3a>
 8001c56:	4a09      	ldr	r2, [pc, #36]	; (8001c7c <__aeabi_d2f+0x104>)
 8001c58:	0028      	movs	r0, r5
 8001c5a:	18a2      	adds	r2, r4, r2
 8001c5c:	4095      	lsls	r5, r2
 8001c5e:	4093      	lsls	r3, r2
 8001c60:	1e6c      	subs	r4, r5, #1
 8001c62:	41a5      	sbcs	r5, r4
 8001c64:	40f0      	lsrs	r0, r6
 8001c66:	2207      	movs	r2, #7
 8001c68:	432b      	orrs	r3, r5
 8001c6a:	4303      	orrs	r3, r0
 8001c6c:	401a      	ands	r2, r3
 8001c6e:	2700      	movs	r7, #0
 8001c70:	e79f      	b.n	8001bb2 <__aeabi_d2f+0x3a>
 8001c72:	46c0      	nop			; (mov r8, r8)
 8001c74:	fffffc80 	.word	0xfffffc80
 8001c78:	fffffca2 	.word	0xfffffca2
 8001c7c:	fffffc82 	.word	0xfffffc82

08001c80 <__clzsi2>:
 8001c80:	211c      	movs	r1, #28
 8001c82:	2301      	movs	r3, #1
 8001c84:	041b      	lsls	r3, r3, #16
 8001c86:	4298      	cmp	r0, r3
 8001c88:	d301      	bcc.n	8001c8e <__clzsi2+0xe>
 8001c8a:	0c00      	lsrs	r0, r0, #16
 8001c8c:	3910      	subs	r1, #16
 8001c8e:	0a1b      	lsrs	r3, r3, #8
 8001c90:	4298      	cmp	r0, r3
 8001c92:	d301      	bcc.n	8001c98 <__clzsi2+0x18>
 8001c94:	0a00      	lsrs	r0, r0, #8
 8001c96:	3908      	subs	r1, #8
 8001c98:	091b      	lsrs	r3, r3, #4
 8001c9a:	4298      	cmp	r0, r3
 8001c9c:	d301      	bcc.n	8001ca2 <__clzsi2+0x22>
 8001c9e:	0900      	lsrs	r0, r0, #4
 8001ca0:	3904      	subs	r1, #4
 8001ca2:	a202      	add	r2, pc, #8	; (adr r2, 8001cac <__clzsi2+0x2c>)
 8001ca4:	5c10      	ldrb	r0, [r2, r0]
 8001ca6:	1840      	adds	r0, r0, r1
 8001ca8:	4770      	bx	lr
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	02020304 	.word	0x02020304
 8001cb0:	01010101 	.word	0x01010101
	...

08001cbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cc0:	f001 f8ec 	bl	8002e9c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cc4:	f000 f8d6 	bl	8001e74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cc8:	f000 fa76 	bl	80021b8 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001ccc:	f000 f988 	bl	8001fe0 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001cd0:	f000 f946 	bl	8001f60 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001cd4:	f000 fa22 	bl	800211c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500); // Add a small delay
 8001cd8:	23fa      	movs	r3, #250	; 0xfa
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f001 f961 	bl	8002fa4 <HAL_Delay>
  MEMS_MPU6050_Init();
 8001ce2:	f000 fabb 	bl	800225c <MEMS_MPU6050_Init>

  calculate_IMU_error();
 8001ce6:	f000 fbd9 	bl	800249c <calculate_IMU_error>

  htim3.Instance->CCR1 = duty_cyle1;
 8001cea:	4b5a      	ldr	r3, [pc, #360]	; (8001e54 <main+0x198>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	4b5a      	ldr	r3, [pc, #360]	; (8001e58 <main+0x19c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	635a      	str	r2, [r3, #52]	; 0x34
  htim3.Instance->CCR2 = duty_cyle2;
 8001cf4:	4b59      	ldr	r3, [pc, #356]	; (8001e5c <main+0x1a0>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	4b57      	ldr	r3, [pc, #348]	; (8001e58 <main+0x19c>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	639a      	str	r2, [r3, #56]	; 0x38
  htim3.Instance->CCR3 = duty_cyle3;
 8001cfe:	4b58      	ldr	r3, [pc, #352]	; (8001e60 <main+0x1a4>)
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	4b55      	ldr	r3, [pc, #340]	; (8001e58 <main+0x19c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	63da      	str	r2, [r3, #60]	; 0x3c
  htim3.Instance->CCR4 = duty_cyle4;
 8001d08:	4b56      	ldr	r3, [pc, #344]	; (8001e64 <main+0x1a8>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b52      	ldr	r3, [pc, #328]	; (8001e58 <main+0x19c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001d12:	4b51      	ldr	r3, [pc, #324]	; (8001e58 <main+0x19c>)
 8001d14:	2100      	movs	r1, #0
 8001d16:	0018      	movs	r0, r3
 8001d18:	f003 f8a0 	bl	8004e5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001d1c:	4b4e      	ldr	r3, [pc, #312]	; (8001e58 <main+0x19c>)
 8001d1e:	2104      	movs	r1, #4
 8001d20:	0018      	movs	r0, r3
 8001d22:	f003 f89b 	bl	8004e5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001d26:	4b4c      	ldr	r3, [pc, #304]	; (8001e58 <main+0x19c>)
 8001d28:	2108      	movs	r1, #8
 8001d2a:	0018      	movs	r0, r3
 8001d2c:	f003 f896 	bl	8004e5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001d30:	4b49      	ldr	r3, [pc, #292]	; (8001e58 <main+0x19c>)
 8001d32:	210c      	movs	r1, #12
 8001d34:	0018      	movs	r0, r3
 8001d36:	f003 f891 	bl	8004e5c <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart1, Rx_data, 1);
 8001d3a:	494b      	ldr	r1, [pc, #300]	; (8001e68 <main+0x1ac>)
 8001d3c:	4b4b      	ldr	r3, [pc, #300]	; (8001e6c <main+0x1b0>)
 8001d3e:	2201      	movs	r2, #1
 8001d40:	0018      	movs	r0, r3
 8001d42:	f003 ff09 	bl	8005b58 <HAL_UART_Receive_IT>
  //unsigned char response[125]; //Enough to return all holding-r's
  HAL_GPIO_WritePin(GPIOC, LED1_Pin, GPIO_PIN_SET);
 8001d46:	2380      	movs	r3, #128	; 0x80
 8001d48:	01db      	lsls	r3, r3, #7
 8001d4a:	4849      	ldr	r0, [pc, #292]	; (8001e70 <main+0x1b4>)
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	0019      	movs	r1, r3
 8001d50:	f001 fc06 	bl	8003560 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED2_Pin, GPIO_PIN_RESET);
 8001d54:	2380      	movs	r3, #128	; 0x80
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	4845      	ldr	r0, [pc, #276]	; (8001e70 <main+0x1b4>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	0019      	movs	r1, r3
 8001d5e:	f001 fbff 	bl	8003560 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOC, LED1_Pin, GPIO_PIN_RESET);
 8001d62:	2380      	movs	r3, #128	; 0x80
 8001d64:	01db      	lsls	r3, r3, #7
 8001d66:	4842      	ldr	r0, [pc, #264]	; (8001e70 <main+0x1b4>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	0019      	movs	r1, r3
 8001d6c:	f001 fbf8 	bl	8003560 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED2_Pin, GPIO_PIN_RESET);
 8001d70:	2380      	movs	r3, #128	; 0x80
 8001d72:	021b      	lsls	r3, r3, #8
 8001d74:	483e      	ldr	r0, [pc, #248]	; (8001e70 <main+0x1b4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	0019      	movs	r1, r3
 8001d7a:	f001 fbf1 	bl	8003560 <HAL_GPIO_WritePin>

	  HAL_Delay(5);
 8001d7e:	2005      	movs	r0, #5
 8001d80:	f001 f910 	bl	8002fa4 <HAL_Delay>
	  MEMS_MPU6050_Read_Accel ();
 8001d84:	f000 face 	bl	8002324 <MEMS_MPU6050_Read_Accel>
	  HAL_Delay(5);
 8001d88:	2005      	movs	r0, #5
 8001d8a:	f001 f90b 	bl	8002fa4 <HAL_Delay>
	  MEMS_MPU6050_Read_Gyro();
 8001d8e:	f000 fd2b 	bl	80027e8 <MEMS_MPU6050_Read_Gyro>
	  HAL_Delay(5);
 8001d92:	2005      	movs	r0, #5
 8001d94:	f001 f906 	bl	8002fa4 <HAL_Delay>


	  htim3.Instance->CCR1 = duty_cyle1;
 8001d98:	4b2e      	ldr	r3, [pc, #184]	; (8001e54 <main+0x198>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4b2e      	ldr	r3, [pc, #184]	; (8001e58 <main+0x19c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	635a      	str	r2, [r3, #52]	; 0x34
	  duty_cyle1+=50;
 8001da2:	4b2c      	ldr	r3, [pc, #176]	; (8001e54 <main+0x198>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	3332      	adds	r3, #50	; 0x32
 8001da8:	001a      	movs	r2, r3
 8001daa:	4b2a      	ldr	r3, [pc, #168]	; (8001e54 <main+0x198>)
 8001dac:	601a      	str	r2, [r3, #0]
	  if (duty_cyle1>500)
 8001dae:	4b29      	ldr	r3, [pc, #164]	; (8001e54 <main+0x198>)
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	23fa      	movs	r3, #250	; 0xfa
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	429a      	cmp	r2, r3
 8001db8:	dd02      	ble.n	8001dc0 <main+0x104>
	  {
		  duty_cyle1 = 0;
 8001dba:	4b26      	ldr	r3, [pc, #152]	; (8001e54 <main+0x198>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
	  }

	  HAL_Delay(20);
 8001dc0:	2014      	movs	r0, #20
 8001dc2:	f001 f8ef 	bl	8002fa4 <HAL_Delay>


	  htim3.Instance->CCR2 = duty_cyle2;
 8001dc6:	4b25      	ldr	r3, [pc, #148]	; (8001e5c <main+0x1a0>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	4b23      	ldr	r3, [pc, #140]	; (8001e58 <main+0x19c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	639a      	str	r2, [r3, #56]	; 0x38
	 	  duty_cyle2+=50;
 8001dd0:	4b22      	ldr	r3, [pc, #136]	; (8001e5c <main+0x1a0>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	3332      	adds	r3, #50	; 0x32
 8001dd6:	001a      	movs	r2, r3
 8001dd8:	4b20      	ldr	r3, [pc, #128]	; (8001e5c <main+0x1a0>)
 8001dda:	601a      	str	r2, [r3, #0]
	 	  if (duty_cyle2>500)
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <main+0x1a0>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	23fa      	movs	r3, #250	; 0xfa
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dd02      	ble.n	8001dee <main+0x132>
	 	  {
	 		  duty_cyle2 = 0;
 8001de8:	4b1c      	ldr	r3, [pc, #112]	; (8001e5c <main+0x1a0>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
	 	  }

	 	  HAL_Delay(20);
 8001dee:	2014      	movs	r0, #20
 8001df0:	f001 f8d8 	bl	8002fa4 <HAL_Delay>


	 	 htim3.Instance->CCR3 = duty_cyle3;
 8001df4:	4b1a      	ldr	r3, [pc, #104]	; (8001e60 <main+0x1a4>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b17      	ldr	r3, [pc, #92]	; (8001e58 <main+0x19c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	63da      	str	r2, [r3, #60]	; 0x3c
	 		  duty_cyle3+=50;
 8001dfe:	4b18      	ldr	r3, [pc, #96]	; (8001e60 <main+0x1a4>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	3332      	adds	r3, #50	; 0x32
 8001e04:	001a      	movs	r2, r3
 8001e06:	4b16      	ldr	r3, [pc, #88]	; (8001e60 <main+0x1a4>)
 8001e08:	601a      	str	r2, [r3, #0]
	 		  if (duty_cyle3>500)
 8001e0a:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <main+0x1a4>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	23fa      	movs	r3, #250	; 0xfa
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	429a      	cmp	r2, r3
 8001e14:	dd02      	ble.n	8001e1c <main+0x160>
	 		  {
	 			  duty_cyle3 = 0;
 8001e16:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <main+0x1a4>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
	 		  }

	 		  HAL_Delay(20);
 8001e1c:	2014      	movs	r0, #20
 8001e1e:	f001 f8c1 	bl	8002fa4 <HAL_Delay>


	 		 htim3.Instance->CCR4 = duty_cyle4;
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <main+0x1a8>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <main+0x19c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	641a      	str	r2, [r3, #64]	; 0x40
	 			  duty_cyle4+=30;
 8001e2c:	4b0d      	ldr	r3, [pc, #52]	; (8001e64 <main+0x1a8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	331e      	adds	r3, #30
 8001e32:	001a      	movs	r2, r3
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <main+0x1a8>)
 8001e36:	601a      	str	r2, [r3, #0]
	 			  if (duty_cyle4>500)
 8001e38:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <main+0x1a8>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	23fa      	movs	r3, #250	; 0xfa
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	429a      	cmp	r2, r3
 8001e42:	dd02      	ble.n	8001e4a <main+0x18e>
	 			  {
	 				  duty_cyle4 = 0;
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <main+0x1a8>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
	 			  }

	 			  HAL_Delay(20);
 8001e4a:	2014      	movs	r0, #20
 8001e4c:	f001 f8aa 	bl	8002fa4 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, LED1_Pin, GPIO_PIN_RESET);
 8001e50:	e787      	b.n	8001d62 <main+0xa6>
 8001e52:	46c0      	nop			; (mov r8, r8)
 8001e54:	20000000 	.word	0x20000000
 8001e58:	200000cc 	.word	0x200000cc
 8001e5c:	20000004 	.word	0x20000004
 8001e60:	20000008 	.word	0x20000008
 8001e64:	2000000c 	.word	0x2000000c
 8001e68:	200000c8 	.word	0x200000c8
 8001e6c:	20000118 	.word	0x20000118
 8001e70:	50000800 	.word	0x50000800

08001e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b099      	sub	sp, #100	; 0x64
 8001e78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e7a:	242c      	movs	r4, #44	; 0x2c
 8001e7c:	193b      	adds	r3, r7, r4
 8001e7e:	0018      	movs	r0, r3
 8001e80:	2334      	movs	r3, #52	; 0x34
 8001e82:	001a      	movs	r2, r3
 8001e84:	2100      	movs	r1, #0
 8001e86:	f005 fa15 	bl	80072b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e8a:	231c      	movs	r3, #28
 8001e8c:	18fb      	adds	r3, r7, r3
 8001e8e:	0018      	movs	r0, r3
 8001e90:	2310      	movs	r3, #16
 8001e92:	001a      	movs	r2, r3
 8001e94:	2100      	movs	r1, #0
 8001e96:	f005 fa0d 	bl	80072b4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e9a:	1d3b      	adds	r3, r7, #4
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	2318      	movs	r3, #24
 8001ea0:	001a      	movs	r2, r3
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	f005 fa06 	bl	80072b4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ea8:	2380      	movs	r3, #128	; 0x80
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	0018      	movs	r0, r3
 8001eae:	f002 f943 	bl	8004138 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001eb2:	193b      	adds	r3, r7, r4
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eb8:	193b      	adds	r3, r7, r4
 8001eba:	2280      	movs	r2, #128	; 0x80
 8001ebc:	0052      	lsls	r2, r2, #1
 8001ebe:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001ec0:	0021      	movs	r1, r4
 8001ec2:	187b      	adds	r3, r7, r1
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ec8:	187b      	adds	r3, r7, r1
 8001eca:	2240      	movs	r2, #64	; 0x40
 8001ecc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ece:	187b      	adds	r3, r7, r1
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ed4:	187b      	adds	r3, r7, r1
 8001ed6:	2202      	movs	r2, #2
 8001ed8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001eda:	187b      	adds	r3, r7, r1
 8001edc:	2200      	movs	r2, #0
 8001ede:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001ee0:	187b      	adds	r3, r7, r1
 8001ee2:	2208      	movs	r2, #8
 8001ee4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ee6:	187b      	adds	r3, r7, r1
 8001ee8:	2280      	movs	r2, #128	; 0x80
 8001eea:	0292      	lsls	r2, r2, #10
 8001eec:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001eee:	187b      	adds	r3, r7, r1
 8001ef0:	2280      	movs	r2, #128	; 0x80
 8001ef2:	0592      	lsls	r2, r2, #22
 8001ef4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef6:	187b      	adds	r3, r7, r1
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f002 f969 	bl	80041d0 <HAL_RCC_OscConfig>
 8001efe:	1e03      	subs	r3, r0, #0
 8001f00:	d001      	beq.n	8001f06 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001f02:	f000 fe27 	bl	8002b54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f06:	211c      	movs	r1, #28
 8001f08:	187b      	adds	r3, r7, r1
 8001f0a:	2207      	movs	r2, #7
 8001f0c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f0e:	187b      	adds	r3, r7, r1
 8001f10:	2202      	movs	r2, #2
 8001f12:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001f14:	187b      	adds	r3, r7, r1
 8001f16:	2280      	movs	r2, #128	; 0x80
 8001f18:	0112      	lsls	r2, r2, #4
 8001f1a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f1c:	187b      	adds	r3, r7, r1
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001f22:	187b      	adds	r3, r7, r1
 8001f24:	2101      	movs	r1, #1
 8001f26:	0018      	movs	r0, r3
 8001f28:	f002 fc68 	bl	80047fc <HAL_RCC_ClockConfig>
 8001f2c:	1e03      	subs	r3, r0, #0
 8001f2e:	d001      	beq.n	8001f34 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001f30:	f000 fe10 	bl	8002b54 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001f34:	1d3b      	adds	r3, r7, #4
 8001f36:	2241      	movs	r2, #65	; 0x41
 8001f38:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001f3a:	1d3b      	adds	r3, r7, #4
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	605a      	str	r2, [r3, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	2200      	movs	r2, #0
 8001f44:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f002 fe01 	bl	8004b50 <HAL_RCCEx_PeriphCLKConfig>
 8001f4e:	1e03      	subs	r3, r0, #0
 8001f50:	d001      	beq.n	8001f56 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8001f52:	f000 fdff 	bl	8002b54 <Error_Handler>
  }
}
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	b019      	add	sp, #100	; 0x64
 8001f5c:	bd90      	pop	{r4, r7, pc}
	...

08001f60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f64:	4b1b      	ldr	r3, [pc, #108]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f66:	4a1c      	ldr	r2, [pc, #112]	; (8001fd8 <MX_I2C1_Init+0x78>)
 8001f68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001f6a:	4b1a      	ldr	r3, [pc, #104]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f6c:	4a1b      	ldr	r2, [pc, #108]	; (8001fdc <MX_I2C1_Init+0x7c>)
 8001f6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f70:	4b18      	ldr	r3, [pc, #96]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f76:	4b17      	ldr	r3, [pc, #92]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f7c:	4b15      	ldr	r3, [pc, #84]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f82:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f88:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f8e:	4b11      	ldr	r3, [pc, #68]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f94:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f9a:	4b0e      	ldr	r3, [pc, #56]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f001 fafd 	bl	800359c <HAL_I2C_Init>
 8001fa2:	1e03      	subs	r3, r0, #0
 8001fa4:	d001      	beq.n	8001faa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001fa6:	f000 fdd5 	bl	8002b54 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001faa:	4b0a      	ldr	r3, [pc, #40]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001fac:	2100      	movs	r1, #0
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f002 f82a 	bl	8004008 <HAL_I2CEx_ConfigAnalogFilter>
 8001fb4:	1e03      	subs	r3, r0, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001fb8:	f000 fdcc 	bl	8002b54 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001fbc:	4b05      	ldr	r3, [pc, #20]	; (8001fd4 <MX_I2C1_Init+0x74>)
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	f002 f86d 	bl	80040a0 <HAL_I2CEx_ConfigDigitalFilter>
 8001fc6:	1e03      	subs	r3, r0, #0
 8001fc8:	d001      	beq.n	8001fce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001fca:	f000 fdc3 	bl	8002b54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20000070 	.word	0x20000070
 8001fd8:	40005400 	.word	0x40005400
 8001fdc:	00707cbb 	.word	0x00707cbb

08001fe0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08e      	sub	sp, #56	; 0x38
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fe6:	2328      	movs	r3, #40	; 0x28
 8001fe8:	18fb      	adds	r3, r7, r3
 8001fea:	0018      	movs	r0, r3
 8001fec:	2310      	movs	r3, #16
 8001fee:	001a      	movs	r2, r3
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	f005 f95f 	bl	80072b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff6:	231c      	movs	r3, #28
 8001ff8:	18fb      	adds	r3, r7, r3
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	230c      	movs	r3, #12
 8001ffe:	001a      	movs	r2, r3
 8002000:	2100      	movs	r1, #0
 8002002:	f005 f957 	bl	80072b4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002006:	003b      	movs	r3, r7
 8002008:	0018      	movs	r0, r3
 800200a:	231c      	movs	r3, #28
 800200c:	001a      	movs	r2, r3
 800200e:	2100      	movs	r1, #0
 8002010:	f005 f950 	bl	80072b4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002014:	4b3f      	ldr	r3, [pc, #252]	; (8002114 <MX_TIM3_Init+0x134>)
 8002016:	4a40      	ldr	r2, [pc, #256]	; (8002118 <MX_TIM3_Init+0x138>)
 8002018:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 800201a:	4b3e      	ldr	r3, [pc, #248]	; (8002114 <MX_TIM3_Init+0x134>)
 800201c:	2201      	movs	r2, #1
 800201e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002020:	4b3c      	ldr	r3, [pc, #240]	; (8002114 <MX_TIM3_Init+0x134>)
 8002022:	2200      	movs	r2, #0
 8002024:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 800;
 8002026:	4b3b      	ldr	r3, [pc, #236]	; (8002114 <MX_TIM3_Init+0x134>)
 8002028:	22c8      	movs	r2, #200	; 0xc8
 800202a:	0092      	lsls	r2, r2, #2
 800202c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800202e:	4b39      	ldr	r3, [pc, #228]	; (8002114 <MX_TIM3_Init+0x134>)
 8002030:	2200      	movs	r2, #0
 8002032:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002034:	4b37      	ldr	r3, [pc, #220]	; (8002114 <MX_TIM3_Init+0x134>)
 8002036:	2200      	movs	r2, #0
 8002038:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800203a:	4b36      	ldr	r3, [pc, #216]	; (8002114 <MX_TIM3_Init+0x134>)
 800203c:	0018      	movs	r0, r3
 800203e:	f002 fead 	bl	8004d9c <HAL_TIM_Base_Init>
 8002042:	1e03      	subs	r3, r0, #0
 8002044:	d001      	beq.n	800204a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8002046:	f000 fd85 	bl	8002b54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800204a:	2128      	movs	r1, #40	; 0x28
 800204c:	187b      	adds	r3, r7, r1
 800204e:	2280      	movs	r2, #128	; 0x80
 8002050:	0152      	lsls	r2, r2, #5
 8002052:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002054:	187a      	adds	r2, r7, r1
 8002056:	4b2f      	ldr	r3, [pc, #188]	; (8002114 <MX_TIM3_Init+0x134>)
 8002058:	0011      	movs	r1, r2
 800205a:	0018      	movs	r0, r3
 800205c:	f003 f848 	bl	80050f0 <HAL_TIM_ConfigClockSource>
 8002060:	1e03      	subs	r3, r0, #0
 8002062:	d001      	beq.n	8002068 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8002064:	f000 fd76 	bl	8002b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002068:	4b2a      	ldr	r3, [pc, #168]	; (8002114 <MX_TIM3_Init+0x134>)
 800206a:	0018      	movs	r0, r3
 800206c:	f002 fec2 	bl	8004df4 <HAL_TIM_PWM_Init>
 8002070:	1e03      	subs	r3, r0, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002074:	f000 fd6e 	bl	8002b54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002078:	211c      	movs	r1, #28
 800207a:	187b      	adds	r3, r7, r1
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002080:	187b      	adds	r3, r7, r1
 8002082:	2200      	movs	r2, #0
 8002084:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002086:	187a      	adds	r2, r7, r1
 8002088:	4b22      	ldr	r3, [pc, #136]	; (8002114 <MX_TIM3_Init+0x134>)
 800208a:	0011      	movs	r1, r2
 800208c:	0018      	movs	r0, r3
 800208e:	f003 fcb7 	bl	8005a00 <HAL_TIMEx_MasterConfigSynchronization>
 8002092:	1e03      	subs	r3, r0, #0
 8002094:	d001      	beq.n	800209a <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8002096:	f000 fd5d 	bl	8002b54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800209a:	003b      	movs	r3, r7
 800209c:	2260      	movs	r2, #96	; 0x60
 800209e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 400;
 80020a0:	003b      	movs	r3, r7
 80020a2:	22c8      	movs	r2, #200	; 0xc8
 80020a4:	0052      	lsls	r2, r2, #1
 80020a6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020a8:	003b      	movs	r3, r7
 80020aa:	2200      	movs	r2, #0
 80020ac:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80020ae:	003b      	movs	r3, r7
 80020b0:	2204      	movs	r2, #4
 80020b2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020b4:	0039      	movs	r1, r7
 80020b6:	4b17      	ldr	r3, [pc, #92]	; (8002114 <MX_TIM3_Init+0x134>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	0018      	movs	r0, r3
 80020bc:	f002 ff1a 	bl	8004ef4 <HAL_TIM_PWM_ConfigChannel>
 80020c0:	1e03      	subs	r3, r0, #0
 80020c2:	d001      	beq.n	80020c8 <MX_TIM3_Init+0xe8>
  {
    Error_Handler();
 80020c4:	f000 fd46 	bl	8002b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020c8:	0039      	movs	r1, r7
 80020ca:	4b12      	ldr	r3, [pc, #72]	; (8002114 <MX_TIM3_Init+0x134>)
 80020cc:	2204      	movs	r2, #4
 80020ce:	0018      	movs	r0, r3
 80020d0:	f002 ff10 	bl	8004ef4 <HAL_TIM_PWM_ConfigChannel>
 80020d4:	1e03      	subs	r3, r0, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 80020d8:	f000 fd3c 	bl	8002b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020dc:	0039      	movs	r1, r7
 80020de:	4b0d      	ldr	r3, [pc, #52]	; (8002114 <MX_TIM3_Init+0x134>)
 80020e0:	2208      	movs	r2, #8
 80020e2:	0018      	movs	r0, r3
 80020e4:	f002 ff06 	bl	8004ef4 <HAL_TIM_PWM_ConfigChannel>
 80020e8:	1e03      	subs	r3, r0, #0
 80020ea:	d001      	beq.n	80020f0 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 80020ec:	f000 fd32 	bl	8002b54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020f0:	0039      	movs	r1, r7
 80020f2:	4b08      	ldr	r3, [pc, #32]	; (8002114 <MX_TIM3_Init+0x134>)
 80020f4:	220c      	movs	r2, #12
 80020f6:	0018      	movs	r0, r3
 80020f8:	f002 fefc 	bl	8004ef4 <HAL_TIM_PWM_ConfigChannel>
 80020fc:	1e03      	subs	r3, r0, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM3_Init+0x124>
  {
    Error_Handler();
 8002100:	f000 fd28 	bl	8002b54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002104:	4b03      	ldr	r3, [pc, #12]	; (8002114 <MX_TIM3_Init+0x134>)
 8002106:	0018      	movs	r0, r3
 8002108:	f000 fdb8 	bl	8002c7c <HAL_TIM_MspPostInit>

}
 800210c:	46c0      	nop			; (mov r8, r8)
 800210e:	46bd      	mov	sp, r7
 8002110:	b00e      	add	sp, #56	; 0x38
 8002112:	bd80      	pop	{r7, pc}
 8002114:	200000cc 	.word	0x200000cc
 8002118:	40000400 	.word	0x40000400

0800211c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002120:	4b23      	ldr	r3, [pc, #140]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002122:	4a24      	ldr	r2, [pc, #144]	; (80021b4 <MX_USART1_UART_Init+0x98>)
 8002124:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002126:	4b22      	ldr	r3, [pc, #136]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002128:	2296      	movs	r2, #150	; 0x96
 800212a:	0192      	lsls	r2, r2, #6
 800212c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800212e:	4b20      	ldr	r3, [pc, #128]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002134:	4b1e      	ldr	r3, [pc, #120]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002136:	2200      	movs	r2, #0
 8002138:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800213a:	4b1d      	ldr	r3, [pc, #116]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 800213c:	2200      	movs	r2, #0
 800213e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002140:	4b1b      	ldr	r3, [pc, #108]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002142:	220c      	movs	r2, #12
 8002144:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002146:	4b1a      	ldr	r3, [pc, #104]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800214c:	4b18      	ldr	r3, [pc, #96]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 800214e:	2200      	movs	r2, #0
 8002150:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002152:	4b17      	ldr	r3, [pc, #92]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002154:	2200      	movs	r2, #0
 8002156:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002158:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 800215a:	2200      	movs	r2, #0
 800215c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800215e:	4b14      	ldr	r3, [pc, #80]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002160:	2200      	movs	r2, #0
 8002162:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002164:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002166:	0018      	movs	r0, r3
 8002168:	f003 fca0 	bl	8005aac <HAL_UART_Init>
 800216c:	1e03      	subs	r3, r0, #0
 800216e:	d001      	beq.n	8002174 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002170:	f000 fcf0 	bl	8002b54 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002174:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002176:	2100      	movs	r1, #0
 8002178:	0018      	movs	r0, r3
 800217a:	f004 ff8b 	bl	8007094 <HAL_UARTEx_SetTxFifoThreshold>
 800217e:	1e03      	subs	r3, r0, #0
 8002180:	d001      	beq.n	8002186 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002182:	f000 fce7 	bl	8002b54 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002186:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 8002188:	2100      	movs	r1, #0
 800218a:	0018      	movs	r0, r3
 800218c:	f004 ffc2 	bl	8007114 <HAL_UARTEx_SetRxFifoThreshold>
 8002190:	1e03      	subs	r3, r0, #0
 8002192:	d001      	beq.n	8002198 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002194:	f000 fcde 	bl	8002b54 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002198:	4b05      	ldr	r3, [pc, #20]	; (80021b0 <MX_USART1_UART_Init+0x94>)
 800219a:	0018      	movs	r0, r3
 800219c:	f004 ff40 	bl	8007020 <HAL_UARTEx_DisableFifoMode>
 80021a0:	1e03      	subs	r3, r0, #0
 80021a2:	d001      	beq.n	80021a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80021a4:	f000 fcd6 	bl	8002b54 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021a8:	46c0      	nop			; (mov r8, r8)
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			; (mov r8, r8)
 80021b0:	20000118 	.word	0x20000118
 80021b4:	40013800 	.word	0x40013800

080021b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021b8:	b590      	push	{r4, r7, lr}
 80021ba:	b089      	sub	sp, #36	; 0x24
 80021bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021be:	240c      	movs	r4, #12
 80021c0:	193b      	adds	r3, r7, r4
 80021c2:	0018      	movs	r0, r3
 80021c4:	2314      	movs	r3, #20
 80021c6:	001a      	movs	r2, r3
 80021c8:	2100      	movs	r1, #0
 80021ca:	f005 f873 	bl	80072b4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ce:	4b21      	ldr	r3, [pc, #132]	; (8002254 <MX_GPIO_Init+0x9c>)
 80021d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021d2:	4b20      	ldr	r3, [pc, #128]	; (8002254 <MX_GPIO_Init+0x9c>)
 80021d4:	2102      	movs	r1, #2
 80021d6:	430a      	orrs	r2, r1
 80021d8:	635a      	str	r2, [r3, #52]	; 0x34
 80021da:	4b1e      	ldr	r3, [pc, #120]	; (8002254 <MX_GPIO_Init+0x9c>)
 80021dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021de:	2202      	movs	r2, #2
 80021e0:	4013      	ands	r3, r2
 80021e2:	60bb      	str	r3, [r7, #8]
 80021e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021e6:	4b1b      	ldr	r3, [pc, #108]	; (8002254 <MX_GPIO_Init+0x9c>)
 80021e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021ea:	4b1a      	ldr	r3, [pc, #104]	; (8002254 <MX_GPIO_Init+0x9c>)
 80021ec:	2104      	movs	r1, #4
 80021ee:	430a      	orrs	r2, r1
 80021f0:	635a      	str	r2, [r3, #52]	; 0x34
 80021f2:	4b18      	ldr	r3, [pc, #96]	; (8002254 <MX_GPIO_Init+0x9c>)
 80021f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021f6:	2204      	movs	r2, #4
 80021f8:	4013      	ands	r3, r2
 80021fa:	607b      	str	r3, [r7, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fe:	4b15      	ldr	r3, [pc, #84]	; (8002254 <MX_GPIO_Init+0x9c>)
 8002200:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002202:	4b14      	ldr	r3, [pc, #80]	; (8002254 <MX_GPIO_Init+0x9c>)
 8002204:	2101      	movs	r1, #1
 8002206:	430a      	orrs	r2, r1
 8002208:	635a      	str	r2, [r3, #52]	; 0x34
 800220a:	4b12      	ldr	r3, [pc, #72]	; (8002254 <MX_GPIO_Init+0x9c>)
 800220c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800220e:	2201      	movs	r2, #1
 8002210:	4013      	ands	r3, r2
 8002212:	603b      	str	r3, [r7, #0]
 8002214:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8002216:	23c0      	movs	r3, #192	; 0xc0
 8002218:	021b      	lsls	r3, r3, #8
 800221a:	480f      	ldr	r0, [pc, #60]	; (8002258 <MX_GPIO_Init+0xa0>)
 800221c:	2200      	movs	r2, #0
 800221e:	0019      	movs	r1, r3
 8002220:	f001 f99e 	bl	8003560 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8002224:	193b      	adds	r3, r7, r4
 8002226:	22c0      	movs	r2, #192	; 0xc0
 8002228:	0212      	lsls	r2, r2, #8
 800222a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800222c:	193b      	adds	r3, r7, r4
 800222e:	2201      	movs	r2, #1
 8002230:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	193b      	adds	r3, r7, r4
 8002234:	2200      	movs	r2, #0
 8002236:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002238:	193b      	adds	r3, r7, r4
 800223a:	2200      	movs	r2, #0
 800223c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800223e:	193b      	adds	r3, r7, r4
 8002240:	4a05      	ldr	r2, [pc, #20]	; (8002258 <MX_GPIO_Init+0xa0>)
 8002242:	0019      	movs	r1, r3
 8002244:	0010      	movs	r0, r2
 8002246:	f001 f827 	bl	8003298 <HAL_GPIO_Init>

}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	46bd      	mov	sp, r7
 800224e:	b009      	add	sp, #36	; 0x24
 8002250:	bd90      	pop	{r4, r7, pc}
 8002252:	46c0      	nop			; (mov r8, r8)
 8002254:	40021000 	.word	0x40021000
 8002258:	50000800 	.word	0x50000800

0800225c <MEMS_MPU6050_Init>:

/* USER CODE BEGIN 4 */
void MEMS_MPU6050_Init (void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c1, MEMS_MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8002262:	482f      	ldr	r0, [pc, #188]	; (8002320 <MEMS_MPU6050_Init+0xc4>)
 8002264:	23fa      	movs	r3, #250	; 0xfa
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	9302      	str	r3, [sp, #8]
 800226a:	2301      	movs	r3, #1
 800226c:	9301      	str	r3, [sp, #4]
 800226e:	1dfb      	adds	r3, r7, #7
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2301      	movs	r3, #1
 8002274:	2275      	movs	r2, #117	; 0x75
 8002276:	21d0      	movs	r1, #208	; 0xd0
 8002278:	f001 fb54 	bl	8003924 <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 800227c:	1dfb      	adds	r3, r7, #7
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b68      	cmp	r3, #104	; 0x68
 8002282:	d148      	bne.n	8002316 <MEMS_MPU6050_Init+0xba>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8002284:	1dbb      	adds	r3, r7, #6
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MEMS_MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 800228a:	4825      	ldr	r0, [pc, #148]	; (8002320 <MEMS_MPU6050_Init+0xc4>)
 800228c:	23fa      	movs	r3, #250	; 0xfa
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	9302      	str	r3, [sp, #8]
 8002292:	2301      	movs	r3, #1
 8002294:	9301      	str	r3, [sp, #4]
 8002296:	1dbb      	adds	r3, r7, #6
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	2301      	movs	r3, #1
 800229c:	226b      	movs	r2, #107	; 0x6b
 800229e:	21d0      	movs	r1, #208	; 0xd0
 80022a0:	f001 fa12 	bl	80036c8 <HAL_I2C_Mem_Write>
		HAL_Delay(100); // Add a small delay
 80022a4:	2064      	movs	r0, #100	; 0x64
 80022a6:	f000 fe7d 	bl	8002fa4 <HAL_Delay>
		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		// Set Sample Rate Divider, Accelerometer, and Gyroscope configurations
		HAL_I2C_Mem_Write(&hi2c1, MEMS_MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 80022aa:	481d      	ldr	r0, [pc, #116]	; (8002320 <MEMS_MPU6050_Init+0xc4>)
 80022ac:	23fa      	movs	r3, #250	; 0xfa
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	9302      	str	r3, [sp, #8]
 80022b2:	2301      	movs	r3, #1
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	1dbb      	adds	r3, r7, #6
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	2301      	movs	r3, #1
 80022bc:	2219      	movs	r2, #25
 80022be:	21d0      	movs	r1, #208	; 0xd0
 80022c0:	f001 fa02 	bl	80036c8 <HAL_I2C_Mem_Write>
		Data = 0x00;
 80022c4:	1dbb      	adds	r3, r7, #6
 80022c6:	2200      	movs	r2, #0
 80022c8:	701a      	strb	r2, [r3, #0]
		HAL_Delay(100); // Add a small delay
 80022ca:	2064      	movs	r0, #100	; 0x64
 80022cc:	f000 fe6a 	bl	8002fa4 <HAL_Delay>
		HAL_I2C_Mem_Write(&hi2c1, MEMS_MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 80022d0:	4813      	ldr	r0, [pc, #76]	; (8002320 <MEMS_MPU6050_Init+0xc4>)
 80022d2:	23fa      	movs	r3, #250	; 0xfa
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	9302      	str	r3, [sp, #8]
 80022d8:	2301      	movs	r3, #1
 80022da:	9301      	str	r3, [sp, #4]
 80022dc:	1dbb      	adds	r3, r7, #6
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	2301      	movs	r3, #1
 80022e2:	221c      	movs	r2, #28
 80022e4:	21d0      	movs	r1, #208	; 0xd0
 80022e6:	f001 f9ef 	bl	80036c8 <HAL_I2C_Mem_Write>
		Data = 0x00;
 80022ea:	1dbb      	adds	r3, r7, #6
 80022ec:	2200      	movs	r2, #0
 80022ee:	701a      	strb	r2, [r3, #0]
		HAL_Delay(100); // Add a small delay
 80022f0:	2064      	movs	r0, #100	; 0x64
 80022f2:	f000 fe57 	bl	8002fa4 <HAL_Delay>
		HAL_I2C_Mem_Write(&hi2c1, MEMS_MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 80022f6:	480a      	ldr	r0, [pc, #40]	; (8002320 <MEMS_MPU6050_Init+0xc4>)
 80022f8:	23fa      	movs	r3, #250	; 0xfa
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	9302      	str	r3, [sp, #8]
 80022fe:	2301      	movs	r3, #1
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	1dbb      	adds	r3, r7, #6
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	2301      	movs	r3, #1
 8002308:	221b      	movs	r2, #27
 800230a:	21d0      	movs	r1, #208	; 0xd0
 800230c:	f001 f9dc 	bl	80036c8 <HAL_I2C_Mem_Write>
		HAL_Delay(100); // Add a small delay
 8002310:	2064      	movs	r0, #100	; 0x64
 8002312:	f000 fe47 	bl	8002fa4 <HAL_Delay>
	}

}
 8002316:	46c0      	nop			; (mov r8, r8)
 8002318:	46bd      	mov	sp, r7
 800231a:	b002      	add	sp, #8
 800231c:	bd80      	pop	{r7, pc}
 800231e:	46c0      	nop			; (mov r8, r8)
 8002320:	20000070 	.word	0x20000070

08002324 <MEMS_MPU6050_Read_Accel>:

void MEMS_MPU6050_Read_Accel (void)
{
 8002324:	b590      	push	{r4, r7, lr}
 8002326:	b087      	sub	sp, #28
 8002328:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MEMS_MPU6050_ADDR, ACCEL_XOUT_H, 1, Rec_Data, 6, 1000);
 800232a:	484e      	ldr	r0, [pc, #312]	; (8002464 <MEMS_MPU6050_Read_Accel+0x140>)
 800232c:	23fa      	movs	r3, #250	; 0xfa
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	9302      	str	r3, [sp, #8]
 8002332:	2306      	movs	r3, #6
 8002334:	9301      	str	r3, [sp, #4]
 8002336:	003b      	movs	r3, r7
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	2301      	movs	r3, #1
 800233c:	223b      	movs	r2, #59	; 0x3b
 800233e:	21d0      	movs	r1, #208	; 0xd0
 8002340:	f001 faf0 	bl	8003924 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8002344:	003b      	movs	r3, r7
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	021b      	lsls	r3, r3, #8
 800234a:	b21a      	sxth	r2, r3
 800234c:	003b      	movs	r3, r7
 800234e:	785b      	ldrb	r3, [r3, #1]
 8002350:	b21b      	sxth	r3, r3
 8002352:	4313      	orrs	r3, r2
 8002354:	b21a      	sxth	r2, r3
 8002356:	4b44      	ldr	r3, [pc, #272]	; (8002468 <MEMS_MPU6050_Read_Accel+0x144>)
 8002358:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800235a:	003b      	movs	r3, r7
 800235c:	789b      	ldrb	r3, [r3, #2]
 800235e:	021b      	lsls	r3, r3, #8
 8002360:	b21a      	sxth	r2, r3
 8002362:	003b      	movs	r3, r7
 8002364:	78db      	ldrb	r3, [r3, #3]
 8002366:	b21b      	sxth	r3, r3
 8002368:	4313      	orrs	r3, r2
 800236a:	b21a      	sxth	r2, r3
 800236c:	4b3f      	ldr	r3, [pc, #252]	; (800246c <MEMS_MPU6050_Read_Accel+0x148>)
 800236e:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8002370:	003b      	movs	r3, r7
 8002372:	791b      	ldrb	r3, [r3, #4]
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	b21a      	sxth	r2, r3
 8002378:	003b      	movs	r3, r7
 800237a:	795b      	ldrb	r3, [r3, #5]
 800237c:	b21b      	sxth	r3, r3
 800237e:	4313      	orrs	r3, r2
 8002380:	b21a      	sxth	r2, r3
 8002382:	4b3b      	ldr	r3, [pc, #236]	; (8002470 <MEMS_MPU6050_Read_Accel+0x14c>)
 8002384:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8002386:	4b38      	ldr	r3, [pc, #224]	; (8002468 <MEMS_MPU6050_Read_Accel+0x144>)
 8002388:	2200      	movs	r2, #0
 800238a:	5e9b      	ldrsh	r3, [r3, r2]
 800238c:	0018      	movs	r0, r3
 800238e:	f7ff fb67 	bl	8001a60 <__aeabi_i2d>
 8002392:	2200      	movs	r2, #0
 8002394:	4b37      	ldr	r3, [pc, #220]	; (8002474 <MEMS_MPU6050_Read_Accel+0x150>)
 8002396:	f7fe ff59 	bl	800124c <__aeabi_ddiv>
 800239a:	0003      	movs	r3, r0
 800239c:	000c      	movs	r4, r1
 800239e:	0018      	movs	r0, r3
 80023a0:	0021      	movs	r1, r4
 80023a2:	f7ff fbe9 	bl	8001b78 <__aeabi_d2f>
 80023a6:	1c02      	adds	r2, r0, #0
 80023a8:	4b33      	ldr	r3, [pc, #204]	; (8002478 <MEMS_MPU6050_Read_Accel+0x154>)
 80023aa:	601a      	str	r2, [r3, #0]
	Ay = Accel_Y_RAW/16384.0;
 80023ac:	4b2f      	ldr	r3, [pc, #188]	; (800246c <MEMS_MPU6050_Read_Accel+0x148>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	5e9b      	ldrsh	r3, [r3, r2]
 80023b2:	0018      	movs	r0, r3
 80023b4:	f7ff fb54 	bl	8001a60 <__aeabi_i2d>
 80023b8:	2200      	movs	r2, #0
 80023ba:	4b2e      	ldr	r3, [pc, #184]	; (8002474 <MEMS_MPU6050_Read_Accel+0x150>)
 80023bc:	f7fe ff46 	bl	800124c <__aeabi_ddiv>
 80023c0:	0003      	movs	r3, r0
 80023c2:	000c      	movs	r4, r1
 80023c4:	0018      	movs	r0, r3
 80023c6:	0021      	movs	r1, r4
 80023c8:	f7ff fbd6 	bl	8001b78 <__aeabi_d2f>
 80023cc:	1c02      	adds	r2, r0, #0
 80023ce:	4b2b      	ldr	r3, [pc, #172]	; (800247c <MEMS_MPU6050_Read_Accel+0x158>)
 80023d0:	601a      	str	r2, [r3, #0]
	Az = Accel_Z_RAW/16384.0;
 80023d2:	4b27      	ldr	r3, [pc, #156]	; (8002470 <MEMS_MPU6050_Read_Accel+0x14c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	5e9b      	ldrsh	r3, [r3, r2]
 80023d8:	0018      	movs	r0, r3
 80023da:	f7ff fb41 	bl	8001a60 <__aeabi_i2d>
 80023de:	2200      	movs	r2, #0
 80023e0:	4b24      	ldr	r3, [pc, #144]	; (8002474 <MEMS_MPU6050_Read_Accel+0x150>)
 80023e2:	f7fe ff33 	bl	800124c <__aeabi_ddiv>
 80023e6:	0003      	movs	r3, r0
 80023e8:	000c      	movs	r4, r1
 80023ea:	0018      	movs	r0, r3
 80023ec:	0021      	movs	r1, r4
 80023ee:	f7ff fbc3 	bl	8001b78 <__aeabi_d2f>
 80023f2:	1c02      	adds	r2, r0, #0
 80023f4:	4b22      	ldr	r3, [pc, #136]	; (8002480 <MEMS_MPU6050_Read_Accel+0x15c>)
 80023f6:	601a      	str	r2, [r3, #0]

	if (Ay > 0.4) // positive value
 80023f8:	4b20      	ldr	r3, [pc, #128]	; (800247c <MEMS_MPU6050_Read_Accel+0x158>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	1c18      	adds	r0, r3, #0
 80023fe:	f7ff fb69 	bl	8001ad4 <__aeabi_f2d>
 8002402:	4a20      	ldr	r2, [pc, #128]	; (8002484 <MEMS_MPU6050_Read_Accel+0x160>)
 8002404:	4b20      	ldr	r3, [pc, #128]	; (8002488 <MEMS_MPU6050_Read_Accel+0x164>)
 8002406:	f7fe f81b 	bl	8000440 <__aeabi_dcmpgt>
 800240a:	1e03      	subs	r3, r0, #0
 800240c:	d00c      	beq.n	8002428 <MEMS_MPU6050_Read_Accel+0x104>
	{
		HAL_GPIO_WritePin(GPIOC, LED1_Pin, GPIO_PIN_SET);
 800240e:	2380      	movs	r3, #128	; 0x80
 8002410:	01db      	lsls	r3, r3, #7
 8002412:	481e      	ldr	r0, [pc, #120]	; (800248c <MEMS_MPU6050_Read_Accel+0x168>)
 8002414:	2201      	movs	r2, #1
 8002416:	0019      	movs	r1, r3
 8002418:	f001 f8a2 	bl	8003560 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 800241c:	2032      	movs	r0, #50	; 0x32
 800241e:	f000 fdc1 	bl	8002fa4 <HAL_Delay>
		STAB2 = TRUE;
 8002422:	4b1b      	ldr	r3, [pc, #108]	; (8002490 <MEMS_MPU6050_Read_Accel+0x16c>)
 8002424:	2201      	movs	r2, #1
 8002426:	701a      	strb	r2, [r3, #0]
	}
	if (Ay < -0.4)
 8002428:	4b14      	ldr	r3, [pc, #80]	; (800247c <MEMS_MPU6050_Read_Accel+0x158>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	1c18      	adds	r0, r3, #0
 800242e:	f7ff fb51 	bl	8001ad4 <__aeabi_f2d>
 8002432:	4a14      	ldr	r2, [pc, #80]	; (8002484 <MEMS_MPU6050_Read_Accel+0x160>)
 8002434:	4b17      	ldr	r3, [pc, #92]	; (8002494 <MEMS_MPU6050_Read_Accel+0x170>)
 8002436:	f7fd ffef 	bl	8000418 <__aeabi_dcmplt>
 800243a:	1e03      	subs	r3, r0, #0
 800243c:	d100      	bne.n	8002440 <MEMS_MPU6050_Read_Accel+0x11c>
	{
		HAL_GPIO_WritePin(GPIOC, LED2_Pin, GPIO_PIN_SET);
		HAL_Delay(50);
		STAB1 = TRUE;
	}
}
 800243e:	e00c      	b.n	800245a <MEMS_MPU6050_Read_Accel+0x136>
		HAL_GPIO_WritePin(GPIOC, LED2_Pin, GPIO_PIN_SET);
 8002440:	2380      	movs	r3, #128	; 0x80
 8002442:	021b      	lsls	r3, r3, #8
 8002444:	4811      	ldr	r0, [pc, #68]	; (800248c <MEMS_MPU6050_Read_Accel+0x168>)
 8002446:	2201      	movs	r2, #1
 8002448:	0019      	movs	r1, r3
 800244a:	f001 f889 	bl	8003560 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 800244e:	2032      	movs	r0, #50	; 0x32
 8002450:	f000 fda8 	bl	8002fa4 <HAL_Delay>
		STAB1 = TRUE;
 8002454:	4b10      	ldr	r3, [pc, #64]	; (8002498 <MEMS_MPU6050_Read_Accel+0x174>)
 8002456:	2201      	movs	r2, #1
 8002458:	701a      	strb	r2, [r3, #0]
}
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	46bd      	mov	sp, r7
 800245e:	b003      	add	sp, #12
 8002460:	bd90      	pop	{r4, r7, pc}
 8002462:	46c0      	nop			; (mov r8, r8)
 8002464:	20000070 	.word	0x20000070
 8002468:	20000038 	.word	0x20000038
 800246c:	2000003a 	.word	0x2000003a
 8002470:	2000003c 	.word	0x2000003c
 8002474:	40d00000 	.word	0x40d00000
 8002478:	200001a4 	.word	0x200001a4
 800247c:	2000010c 	.word	0x2000010c
 8002480:	200001a8 	.word	0x200001a8
 8002484:	9999999a 	.word	0x9999999a
 8002488:	3fd99999 	.word	0x3fd99999
 800248c:	50000800 	.word	0x50000800
 8002490:	20000069 	.word	0x20000069
 8002494:	bfd99999 	.word	0xbfd99999
 8002498:	20000068 	.word	0x20000068

0800249c <calculate_IMU_error>:
    __HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_NE);
    __HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_ORE);
}

void calculate_IMU_error()
{
 800249c:	b5b0      	push	{r4, r5, r7, lr}
 800249e:	b088      	sub	sp, #32
 80024a0:	af04      	add	r7, sp, #16
	int c = 0;
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
	uint8_t Rec_Data[6];

	AccErrorX = 0;
 80024a6:	4bc0      	ldr	r3, [pc, #768]	; (80027a8 <calculate_IMU_error+0x30c>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
	AccErrorY = 0;
 80024ac:	4bbf      	ldr	r3, [pc, #764]	; (80027ac <calculate_IMU_error+0x310>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
	AccErrorZ = 0;
 80024b2:	4bbf      	ldr	r3, [pc, #764]	; (80027b0 <calculate_IMU_error+0x314>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]

	while (c < 200) {
 80024b8:	e090      	b.n	80025dc <calculate_IMU_error+0x140>
		HAL_I2C_Mem_Read (&hi2c1, MEMS_MPU6050_ADDR, ACCEL_XOUT_H, 1, Rec_Data, 6, 1000);
 80024ba:	48be      	ldr	r0, [pc, #760]	; (80027b4 <calculate_IMU_error+0x318>)
 80024bc:	23fa      	movs	r3, #250	; 0xfa
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	9302      	str	r3, [sp, #8]
 80024c2:	2306      	movs	r3, #6
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	1d3b      	adds	r3, r7, #4
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2301      	movs	r3, #1
 80024cc:	223b      	movs	r2, #59	; 0x3b
 80024ce:	21d0      	movs	r1, #208	; 0xd0
 80024d0:	f001 fa28 	bl	8003924 <HAL_I2C_Mem_Read>

		Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80024d4:	1d3b      	adds	r3, r7, #4
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	021b      	lsls	r3, r3, #8
 80024da:	b21a      	sxth	r2, r3
 80024dc:	1d3b      	adds	r3, r7, #4
 80024de:	785b      	ldrb	r3, [r3, #1]
 80024e0:	b21b      	sxth	r3, r3
 80024e2:	4313      	orrs	r3, r2
 80024e4:	b21a      	sxth	r2, r3
 80024e6:	4bb4      	ldr	r3, [pc, #720]	; (80027b8 <calculate_IMU_error+0x31c>)
 80024e8:	801a      	strh	r2, [r3, #0]
		Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80024ea:	1d3b      	adds	r3, r7, #4
 80024ec:	789b      	ldrb	r3, [r3, #2]
 80024ee:	021b      	lsls	r3, r3, #8
 80024f0:	b21a      	sxth	r2, r3
 80024f2:	1d3b      	adds	r3, r7, #4
 80024f4:	78db      	ldrb	r3, [r3, #3]
 80024f6:	b21b      	sxth	r3, r3
 80024f8:	4313      	orrs	r3, r2
 80024fa:	b21a      	sxth	r2, r3
 80024fc:	4baf      	ldr	r3, [pc, #700]	; (80027bc <calculate_IMU_error+0x320>)
 80024fe:	801a      	strh	r2, [r3, #0]
		Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8002500:	1d3b      	adds	r3, r7, #4
 8002502:	791b      	ldrb	r3, [r3, #4]
 8002504:	021b      	lsls	r3, r3, #8
 8002506:	b21a      	sxth	r2, r3
 8002508:	1d3b      	adds	r3, r7, #4
 800250a:	795b      	ldrb	r3, [r3, #5]
 800250c:	b21b      	sxth	r3, r3
 800250e:	4313      	orrs	r3, r2
 8002510:	b21a      	sxth	r2, r3
 8002512:	4bab      	ldr	r3, [pc, #684]	; (80027c0 <calculate_IMU_error+0x324>)
 8002514:	801a      	strh	r2, [r3, #0]

		AccErrorX += Accel_X_RAW/16384.0;
 8002516:	4ba4      	ldr	r3, [pc, #656]	; (80027a8 <calculate_IMU_error+0x30c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	1c18      	adds	r0, r3, #0
 800251c:	f7ff fada 	bl	8001ad4 <__aeabi_f2d>
 8002520:	0004      	movs	r4, r0
 8002522:	000d      	movs	r5, r1
 8002524:	4ba4      	ldr	r3, [pc, #656]	; (80027b8 <calculate_IMU_error+0x31c>)
 8002526:	2200      	movs	r2, #0
 8002528:	5e9b      	ldrsh	r3, [r3, r2]
 800252a:	0018      	movs	r0, r3
 800252c:	f7ff fa98 	bl	8001a60 <__aeabi_i2d>
 8002530:	2200      	movs	r2, #0
 8002532:	4ba4      	ldr	r3, [pc, #656]	; (80027c4 <calculate_IMU_error+0x328>)
 8002534:	f7fe fe8a 	bl	800124c <__aeabi_ddiv>
 8002538:	0002      	movs	r2, r0
 800253a:	000b      	movs	r3, r1
 800253c:	0020      	movs	r0, r4
 800253e:	0029      	movs	r1, r5
 8002540:	f7fe fb68 	bl	8000c14 <__aeabi_dadd>
 8002544:	0003      	movs	r3, r0
 8002546:	000c      	movs	r4, r1
 8002548:	0018      	movs	r0, r3
 800254a:	0021      	movs	r1, r4
 800254c:	f7ff fb14 	bl	8001b78 <__aeabi_d2f>
 8002550:	1c02      	adds	r2, r0, #0
 8002552:	4b95      	ldr	r3, [pc, #596]	; (80027a8 <calculate_IMU_error+0x30c>)
 8002554:	601a      	str	r2, [r3, #0]
		AccErrorY += Accel_Y_RAW/16384.0;
 8002556:	4b95      	ldr	r3, [pc, #596]	; (80027ac <calculate_IMU_error+0x310>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	1c18      	adds	r0, r3, #0
 800255c:	f7ff faba 	bl	8001ad4 <__aeabi_f2d>
 8002560:	0004      	movs	r4, r0
 8002562:	000d      	movs	r5, r1
 8002564:	4b95      	ldr	r3, [pc, #596]	; (80027bc <calculate_IMU_error+0x320>)
 8002566:	2200      	movs	r2, #0
 8002568:	5e9b      	ldrsh	r3, [r3, r2]
 800256a:	0018      	movs	r0, r3
 800256c:	f7ff fa78 	bl	8001a60 <__aeabi_i2d>
 8002570:	2200      	movs	r2, #0
 8002572:	4b94      	ldr	r3, [pc, #592]	; (80027c4 <calculate_IMU_error+0x328>)
 8002574:	f7fe fe6a 	bl	800124c <__aeabi_ddiv>
 8002578:	0002      	movs	r2, r0
 800257a:	000b      	movs	r3, r1
 800257c:	0020      	movs	r0, r4
 800257e:	0029      	movs	r1, r5
 8002580:	f7fe fb48 	bl	8000c14 <__aeabi_dadd>
 8002584:	0003      	movs	r3, r0
 8002586:	000c      	movs	r4, r1
 8002588:	0018      	movs	r0, r3
 800258a:	0021      	movs	r1, r4
 800258c:	f7ff faf4 	bl	8001b78 <__aeabi_d2f>
 8002590:	1c02      	adds	r2, r0, #0
 8002592:	4b86      	ldr	r3, [pc, #536]	; (80027ac <calculate_IMU_error+0x310>)
 8002594:	601a      	str	r2, [r3, #0]
		AccErrorZ += Accel_Z_RAW/16384.0;
 8002596:	4b86      	ldr	r3, [pc, #536]	; (80027b0 <calculate_IMU_error+0x314>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	1c18      	adds	r0, r3, #0
 800259c:	f7ff fa9a 	bl	8001ad4 <__aeabi_f2d>
 80025a0:	0004      	movs	r4, r0
 80025a2:	000d      	movs	r5, r1
 80025a4:	4b86      	ldr	r3, [pc, #536]	; (80027c0 <calculate_IMU_error+0x324>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	5e9b      	ldrsh	r3, [r3, r2]
 80025aa:	0018      	movs	r0, r3
 80025ac:	f7ff fa58 	bl	8001a60 <__aeabi_i2d>
 80025b0:	2200      	movs	r2, #0
 80025b2:	4b84      	ldr	r3, [pc, #528]	; (80027c4 <calculate_IMU_error+0x328>)
 80025b4:	f7fe fe4a 	bl	800124c <__aeabi_ddiv>
 80025b8:	0002      	movs	r2, r0
 80025ba:	000b      	movs	r3, r1
 80025bc:	0020      	movs	r0, r4
 80025be:	0029      	movs	r1, r5
 80025c0:	f7fe fb28 	bl	8000c14 <__aeabi_dadd>
 80025c4:	0003      	movs	r3, r0
 80025c6:	000c      	movs	r4, r1
 80025c8:	0018      	movs	r0, r3
 80025ca:	0021      	movs	r1, r4
 80025cc:	f7ff fad4 	bl	8001b78 <__aeabi_d2f>
 80025d0:	1c02      	adds	r2, r0, #0
 80025d2:	4b77      	ldr	r3, [pc, #476]	; (80027b0 <calculate_IMU_error+0x314>)
 80025d4:	601a      	str	r2, [r3, #0]
		c++;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	3301      	adds	r3, #1
 80025da:	60fb      	str	r3, [r7, #12]
	while (c < 200) {
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2bc7      	cmp	r3, #199	; 0xc7
 80025e0:	dc00      	bgt.n	80025e4 <calculate_IMU_error+0x148>
 80025e2:	e76a      	b.n	80024ba <calculate_IMU_error+0x1e>
  }
  //Divide the sum by 200 to get the error value

	AccErrorX = AccErrorX / 200;
 80025e4:	4b70      	ldr	r3, [pc, #448]	; (80027a8 <calculate_IMU_error+0x30c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4977      	ldr	r1, [pc, #476]	; (80027c8 <calculate_IMU_error+0x32c>)
 80025ea:	1c18      	adds	r0, r3, #0
 80025ec:	f7fd ff76 	bl	80004dc <__aeabi_fdiv>
 80025f0:	1c03      	adds	r3, r0, #0
 80025f2:	1c1a      	adds	r2, r3, #0
 80025f4:	4b6c      	ldr	r3, [pc, #432]	; (80027a8 <calculate_IMU_error+0x30c>)
 80025f6:	601a      	str	r2, [r3, #0]
	AccErrorY = AccErrorY / 200;
 80025f8:	4b6c      	ldr	r3, [pc, #432]	; (80027ac <calculate_IMU_error+0x310>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4972      	ldr	r1, [pc, #456]	; (80027c8 <calculate_IMU_error+0x32c>)
 80025fe:	1c18      	adds	r0, r3, #0
 8002600:	f7fd ff6c 	bl	80004dc <__aeabi_fdiv>
 8002604:	1c03      	adds	r3, r0, #0
 8002606:	1c1a      	adds	r2, r3, #0
 8002608:	4b68      	ldr	r3, [pc, #416]	; (80027ac <calculate_IMU_error+0x310>)
 800260a:	601a      	str	r2, [r3, #0]
	AccErrorZ = AccErrorZ / 200;
 800260c:	4b68      	ldr	r3, [pc, #416]	; (80027b0 <calculate_IMU_error+0x314>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	496d      	ldr	r1, [pc, #436]	; (80027c8 <calculate_IMU_error+0x32c>)
 8002612:	1c18      	adds	r0, r3, #0
 8002614:	f7fd ff62 	bl	80004dc <__aeabi_fdiv>
 8002618:	1c03      	adds	r3, r0, #0
 800261a:	1c1a      	adds	r2, r3, #0
 800261c:	4b64      	ldr	r3, [pc, #400]	; (80027b0 <calculate_IMU_error+0x314>)
 800261e:	601a      	str	r2, [r3, #0]

	c = 0;
 8002620:	2300      	movs	r3, #0
 8002622:	60fb      	str	r3, [r7, #12]
  // Read gyro values 200 times
	GyroErrorX = 0;
 8002624:	4b69      	ldr	r3, [pc, #420]	; (80027cc <calculate_IMU_error+0x330>)
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
    GyroErrorY = 0;
 800262a:	4b69      	ldr	r3, [pc, #420]	; (80027d0 <calculate_IMU_error+0x334>)
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
    GyroErrorZ = 0;
 8002630:	4b68      	ldr	r3, [pc, #416]	; (80027d4 <calculate_IMU_error+0x338>)
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]

	while (c < 200) {
 8002636:	e090      	b.n	800275a <calculate_IMU_error+0x2be>

		HAL_I2C_Mem_Read (&hi2c1, MEMS_MPU6050_ADDR, GYRO_XOUT_H, 1, Rec_Data, 6, 1000);
 8002638:	485e      	ldr	r0, [pc, #376]	; (80027b4 <calculate_IMU_error+0x318>)
 800263a:	23fa      	movs	r3, #250	; 0xfa
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	9302      	str	r3, [sp, #8]
 8002640:	2306      	movs	r3, #6
 8002642:	9301      	str	r3, [sp, #4]
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	9300      	str	r3, [sp, #0]
 8002648:	2301      	movs	r3, #1
 800264a:	2243      	movs	r2, #67	; 0x43
 800264c:	21d0      	movs	r1, #208	; 0xd0
 800264e:	f001 f969 	bl	8003924 <HAL_I2C_Mem_Read>

		Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8002652:	1d3b      	adds	r3, r7, #4
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	021b      	lsls	r3, r3, #8
 8002658:	b21a      	sxth	r2, r3
 800265a:	1d3b      	adds	r3, r7, #4
 800265c:	785b      	ldrb	r3, [r3, #1]
 800265e:	b21b      	sxth	r3, r3
 8002660:	4313      	orrs	r3, r2
 8002662:	b21a      	sxth	r2, r3
 8002664:	4b5c      	ldr	r3, [pc, #368]	; (80027d8 <calculate_IMU_error+0x33c>)
 8002666:	801a      	strh	r2, [r3, #0]
		Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8002668:	1d3b      	adds	r3, r7, #4
 800266a:	789b      	ldrb	r3, [r3, #2]
 800266c:	021b      	lsls	r3, r3, #8
 800266e:	b21a      	sxth	r2, r3
 8002670:	1d3b      	adds	r3, r7, #4
 8002672:	78db      	ldrb	r3, [r3, #3]
 8002674:	b21b      	sxth	r3, r3
 8002676:	4313      	orrs	r3, r2
 8002678:	b21a      	sxth	r2, r3
 800267a:	4b58      	ldr	r3, [pc, #352]	; (80027dc <calculate_IMU_error+0x340>)
 800267c:	801a      	strh	r2, [r3, #0]
		Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 800267e:	1d3b      	adds	r3, r7, #4
 8002680:	791b      	ldrb	r3, [r3, #4]
 8002682:	021b      	lsls	r3, r3, #8
 8002684:	b21a      	sxth	r2, r3
 8002686:	1d3b      	adds	r3, r7, #4
 8002688:	795b      	ldrb	r3, [r3, #5]
 800268a:	b21b      	sxth	r3, r3
 800268c:	4313      	orrs	r3, r2
 800268e:	b21a      	sxth	r2, r3
 8002690:	4b53      	ldr	r3, [pc, #332]	; (80027e0 <calculate_IMU_error+0x344>)
 8002692:	801a      	strh	r2, [r3, #0]
	    // Sum all readings
		GyroErrorX = GyroErrorX + (Gyro_X_RAW / 131.0);
 8002694:	4b4d      	ldr	r3, [pc, #308]	; (80027cc <calculate_IMU_error+0x330>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	1c18      	adds	r0, r3, #0
 800269a:	f7ff fa1b 	bl	8001ad4 <__aeabi_f2d>
 800269e:	0004      	movs	r4, r0
 80026a0:	000d      	movs	r5, r1
 80026a2:	4b4d      	ldr	r3, [pc, #308]	; (80027d8 <calculate_IMU_error+0x33c>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	5e9b      	ldrsh	r3, [r3, r2]
 80026a8:	0018      	movs	r0, r3
 80026aa:	f7ff f9d9 	bl	8001a60 <__aeabi_i2d>
 80026ae:	2200      	movs	r2, #0
 80026b0:	4b4c      	ldr	r3, [pc, #304]	; (80027e4 <calculate_IMU_error+0x348>)
 80026b2:	f7fe fdcb 	bl	800124c <__aeabi_ddiv>
 80026b6:	0002      	movs	r2, r0
 80026b8:	000b      	movs	r3, r1
 80026ba:	0020      	movs	r0, r4
 80026bc:	0029      	movs	r1, r5
 80026be:	f7fe faa9 	bl	8000c14 <__aeabi_dadd>
 80026c2:	0003      	movs	r3, r0
 80026c4:	000c      	movs	r4, r1
 80026c6:	0018      	movs	r0, r3
 80026c8:	0021      	movs	r1, r4
 80026ca:	f7ff fa55 	bl	8001b78 <__aeabi_d2f>
 80026ce:	1c02      	adds	r2, r0, #0
 80026d0:	4b3e      	ldr	r3, [pc, #248]	; (80027cc <calculate_IMU_error+0x330>)
 80026d2:	601a      	str	r2, [r3, #0]
		GyroErrorY = GyroErrorY + (Gyro_Y_RAW / 131.0);
 80026d4:	4b3e      	ldr	r3, [pc, #248]	; (80027d0 <calculate_IMU_error+0x334>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	1c18      	adds	r0, r3, #0
 80026da:	f7ff f9fb 	bl	8001ad4 <__aeabi_f2d>
 80026de:	0004      	movs	r4, r0
 80026e0:	000d      	movs	r5, r1
 80026e2:	4b3e      	ldr	r3, [pc, #248]	; (80027dc <calculate_IMU_error+0x340>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	5e9b      	ldrsh	r3, [r3, r2]
 80026e8:	0018      	movs	r0, r3
 80026ea:	f7ff f9b9 	bl	8001a60 <__aeabi_i2d>
 80026ee:	2200      	movs	r2, #0
 80026f0:	4b3c      	ldr	r3, [pc, #240]	; (80027e4 <calculate_IMU_error+0x348>)
 80026f2:	f7fe fdab 	bl	800124c <__aeabi_ddiv>
 80026f6:	0002      	movs	r2, r0
 80026f8:	000b      	movs	r3, r1
 80026fa:	0020      	movs	r0, r4
 80026fc:	0029      	movs	r1, r5
 80026fe:	f7fe fa89 	bl	8000c14 <__aeabi_dadd>
 8002702:	0003      	movs	r3, r0
 8002704:	000c      	movs	r4, r1
 8002706:	0018      	movs	r0, r3
 8002708:	0021      	movs	r1, r4
 800270a:	f7ff fa35 	bl	8001b78 <__aeabi_d2f>
 800270e:	1c02      	adds	r2, r0, #0
 8002710:	4b2f      	ldr	r3, [pc, #188]	; (80027d0 <calculate_IMU_error+0x334>)
 8002712:	601a      	str	r2, [r3, #0]
		GyroErrorZ = GyroErrorZ + (Gyro_Z_RAW / 131.0);
 8002714:	4b2f      	ldr	r3, [pc, #188]	; (80027d4 <calculate_IMU_error+0x338>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	1c18      	adds	r0, r3, #0
 800271a:	f7ff f9db 	bl	8001ad4 <__aeabi_f2d>
 800271e:	0004      	movs	r4, r0
 8002720:	000d      	movs	r5, r1
 8002722:	4b2f      	ldr	r3, [pc, #188]	; (80027e0 <calculate_IMU_error+0x344>)
 8002724:	2200      	movs	r2, #0
 8002726:	5e9b      	ldrsh	r3, [r3, r2]
 8002728:	0018      	movs	r0, r3
 800272a:	f7ff f999 	bl	8001a60 <__aeabi_i2d>
 800272e:	2200      	movs	r2, #0
 8002730:	4b2c      	ldr	r3, [pc, #176]	; (80027e4 <calculate_IMU_error+0x348>)
 8002732:	f7fe fd8b 	bl	800124c <__aeabi_ddiv>
 8002736:	0002      	movs	r2, r0
 8002738:	000b      	movs	r3, r1
 800273a:	0020      	movs	r0, r4
 800273c:	0029      	movs	r1, r5
 800273e:	f7fe fa69 	bl	8000c14 <__aeabi_dadd>
 8002742:	0003      	movs	r3, r0
 8002744:	000c      	movs	r4, r1
 8002746:	0018      	movs	r0, r3
 8002748:	0021      	movs	r1, r4
 800274a:	f7ff fa15 	bl	8001b78 <__aeabi_d2f>
 800274e:	1c02      	adds	r2, r0, #0
 8002750:	4b20      	ldr	r3, [pc, #128]	; (80027d4 <calculate_IMU_error+0x338>)
 8002752:	601a      	str	r2, [r3, #0]
	    c++;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	3301      	adds	r3, #1
 8002758:	60fb      	str	r3, [r7, #12]
	while (c < 200) {
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2bc7      	cmp	r3, #199	; 0xc7
 800275e:	dc00      	bgt.n	8002762 <calculate_IMU_error+0x2c6>
 8002760:	e76a      	b.n	8002638 <calculate_IMU_error+0x19c>
	}
  //Divide the sum by 200 to get the error value
  GyroErrorX = GyroErrorX / 200;
 8002762:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <calculate_IMU_error+0x330>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4918      	ldr	r1, [pc, #96]	; (80027c8 <calculate_IMU_error+0x32c>)
 8002768:	1c18      	adds	r0, r3, #0
 800276a:	f7fd feb7 	bl	80004dc <__aeabi_fdiv>
 800276e:	1c03      	adds	r3, r0, #0
 8002770:	1c1a      	adds	r2, r3, #0
 8002772:	4b16      	ldr	r3, [pc, #88]	; (80027cc <calculate_IMU_error+0x330>)
 8002774:	601a      	str	r2, [r3, #0]
  GyroErrorY = GyroErrorY / 200;
 8002776:	4b16      	ldr	r3, [pc, #88]	; (80027d0 <calculate_IMU_error+0x334>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4913      	ldr	r1, [pc, #76]	; (80027c8 <calculate_IMU_error+0x32c>)
 800277c:	1c18      	adds	r0, r3, #0
 800277e:	f7fd fead 	bl	80004dc <__aeabi_fdiv>
 8002782:	1c03      	adds	r3, r0, #0
 8002784:	1c1a      	adds	r2, r3, #0
 8002786:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <calculate_IMU_error+0x334>)
 8002788:	601a      	str	r2, [r3, #0]
  GyroErrorZ = GyroErrorZ / 200;
 800278a:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <calculate_IMU_error+0x338>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	490e      	ldr	r1, [pc, #56]	; (80027c8 <calculate_IMU_error+0x32c>)
 8002790:	1c18      	adds	r0, r3, #0
 8002792:	f7fd fea3 	bl	80004dc <__aeabi_fdiv>
 8002796:	1c03      	adds	r3, r0, #0
 8002798:	1c1a      	adds	r2, r3, #0
 800279a:	4b0e      	ldr	r3, [pc, #56]	; (80027d4 <calculate_IMU_error+0x338>)
 800279c:	601a      	str	r2, [r3, #0]
}
 800279e:	46c0      	nop			; (mov r8, r8)
 80027a0:	46bd      	mov	sp, r7
 80027a2:	b004      	add	sp, #16
 80027a4:	bdb0      	pop	{r4, r5, r7, pc}
 80027a6:	46c0      	nop			; (mov r8, r8)
 80027a8:	20000050 	.word	0x20000050
 80027ac:	20000054 	.word	0x20000054
 80027b0:	20000058 	.word	0x20000058
 80027b4:	20000070 	.word	0x20000070
 80027b8:	20000038 	.word	0x20000038
 80027bc:	2000003a 	.word	0x2000003a
 80027c0:	2000003c 	.word	0x2000003c
 80027c4:	40d00000 	.word	0x40d00000
 80027c8:	43480000 	.word	0x43480000
 80027cc:	20000044 	.word	0x20000044
 80027d0:	20000048 	.word	0x20000048
 80027d4:	2000004c 	.word	0x2000004c
 80027d8:	2000003e 	.word	0x2000003e
 80027dc:	20000040 	.word	0x20000040
 80027e0:	20000042 	.word	0x20000042
 80027e4:	40606000 	.word	0x40606000

080027e8 <MEMS_MPU6050_Read_Gyro>:

void MEMS_MPU6050_Read_Gyro (void)
{
 80027e8:	b590      	push	{r4, r7, lr}
 80027ea:	b087      	sub	sp, #28
 80027ec:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];


	HAL_I2C_Mem_Read (&hi2c1, MEMS_MPU6050_ADDR, GYRO_XOUT_H, 1, Rec_Data, 6, 1000);
 80027ee:	485f      	ldr	r0, [pc, #380]	; (800296c <MEMS_MPU6050_Read_Gyro+0x184>)
 80027f0:	23fa      	movs	r3, #250	; 0xfa
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	9302      	str	r3, [sp, #8]
 80027f6:	2306      	movs	r3, #6
 80027f8:	9301      	str	r3, [sp, #4]
 80027fa:	003b      	movs	r3, r7
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	2301      	movs	r3, #1
 8002800:	2243      	movs	r2, #67	; 0x43
 8002802:	21d0      	movs	r1, #208	; 0xd0
 8002804:	f001 f88e 	bl	8003924 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8002808:	003b      	movs	r3, r7
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	021b      	lsls	r3, r3, #8
 800280e:	b21a      	sxth	r2, r3
 8002810:	003b      	movs	r3, r7
 8002812:	785b      	ldrb	r3, [r3, #1]
 8002814:	b21b      	sxth	r3, r3
 8002816:	4313      	orrs	r3, r2
 8002818:	b21a      	sxth	r2, r3
 800281a:	4b55      	ldr	r3, [pc, #340]	; (8002970 <MEMS_MPU6050_Read_Gyro+0x188>)
 800281c:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800281e:	003b      	movs	r3, r7
 8002820:	789b      	ldrb	r3, [r3, #2]
 8002822:	021b      	lsls	r3, r3, #8
 8002824:	b21a      	sxth	r2, r3
 8002826:	003b      	movs	r3, r7
 8002828:	78db      	ldrb	r3, [r3, #3]
 800282a:	b21b      	sxth	r3, r3
 800282c:	4313      	orrs	r3, r2
 800282e:	b21a      	sxth	r2, r3
 8002830:	4b50      	ldr	r3, [pc, #320]	; (8002974 <MEMS_MPU6050_Read_Gyro+0x18c>)
 8002832:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8002834:	003b      	movs	r3, r7
 8002836:	791b      	ldrb	r3, [r3, #4]
 8002838:	021b      	lsls	r3, r3, #8
 800283a:	b21a      	sxth	r2, r3
 800283c:	003b      	movs	r3, r7
 800283e:	795b      	ldrb	r3, [r3, #5]
 8002840:	b21b      	sxth	r3, r3
 8002842:	4313      	orrs	r3, r2
 8002844:	b21a      	sxth	r2, r3
 8002846:	4b4c      	ldr	r3, [pc, #304]	; (8002978 <MEMS_MPU6050_Read_Gyro+0x190>)
 8002848:	801a      	strh	r2, [r3, #0]

	Gx = Gyro_X_RAW/131.0;
 800284a:	4b49      	ldr	r3, [pc, #292]	; (8002970 <MEMS_MPU6050_Read_Gyro+0x188>)
 800284c:	2200      	movs	r2, #0
 800284e:	5e9b      	ldrsh	r3, [r3, r2]
 8002850:	0018      	movs	r0, r3
 8002852:	f7ff f905 	bl	8001a60 <__aeabi_i2d>
 8002856:	2200      	movs	r2, #0
 8002858:	4b48      	ldr	r3, [pc, #288]	; (800297c <MEMS_MPU6050_Read_Gyro+0x194>)
 800285a:	f7fe fcf7 	bl	800124c <__aeabi_ddiv>
 800285e:	0003      	movs	r3, r0
 8002860:	000c      	movs	r4, r1
 8002862:	0018      	movs	r0, r3
 8002864:	0021      	movs	r1, r4
 8002866:	f7ff f987 	bl	8001b78 <__aeabi_d2f>
 800286a:	1c02      	adds	r2, r0, #0
 800286c:	4b44      	ldr	r3, [pc, #272]	; (8002980 <MEMS_MPU6050_Read_Gyro+0x198>)
 800286e:	601a      	str	r2, [r3, #0]
	Gy = Gyro_Y_RAW/131.0;
 8002870:	4b40      	ldr	r3, [pc, #256]	; (8002974 <MEMS_MPU6050_Read_Gyro+0x18c>)
 8002872:	2200      	movs	r2, #0
 8002874:	5e9b      	ldrsh	r3, [r3, r2]
 8002876:	0018      	movs	r0, r3
 8002878:	f7ff f8f2 	bl	8001a60 <__aeabi_i2d>
 800287c:	2200      	movs	r2, #0
 800287e:	4b3f      	ldr	r3, [pc, #252]	; (800297c <MEMS_MPU6050_Read_Gyro+0x194>)
 8002880:	f7fe fce4 	bl	800124c <__aeabi_ddiv>
 8002884:	0003      	movs	r3, r0
 8002886:	000c      	movs	r4, r1
 8002888:	0018      	movs	r0, r3
 800288a:	0021      	movs	r1, r4
 800288c:	f7ff f974 	bl	8001b78 <__aeabi_d2f>
 8002890:	1c02      	adds	r2, r0, #0
 8002892:	4b3c      	ldr	r3, [pc, #240]	; (8002984 <MEMS_MPU6050_Read_Gyro+0x19c>)
 8002894:	601a      	str	r2, [r3, #0]
	Gz = Gyro_Z_RAW/131.0;
 8002896:	4b38      	ldr	r3, [pc, #224]	; (8002978 <MEMS_MPU6050_Read_Gyro+0x190>)
 8002898:	2200      	movs	r2, #0
 800289a:	5e9b      	ldrsh	r3, [r3, r2]
 800289c:	0018      	movs	r0, r3
 800289e:	f7ff f8df 	bl	8001a60 <__aeabi_i2d>
 80028a2:	2200      	movs	r2, #0
 80028a4:	4b35      	ldr	r3, [pc, #212]	; (800297c <MEMS_MPU6050_Read_Gyro+0x194>)
 80028a6:	f7fe fcd1 	bl	800124c <__aeabi_ddiv>
 80028aa:	0003      	movs	r3, r0
 80028ac:	000c      	movs	r4, r1
 80028ae:	0018      	movs	r0, r3
 80028b0:	0021      	movs	r1, r4
 80028b2:	f7ff f961 	bl	8001b78 <__aeabi_d2f>
 80028b6:	1c02      	adds	r2, r0, #0
 80028b8:	4b33      	ldr	r3, [pc, #204]	; (8002988 <MEMS_MPU6050_Read_Gyro+0x1a0>)
 80028ba:	601a      	str	r2, [r3, #0]


	Gx = Gx - GyroErrorX; // GyroErrorX ~(-0.56)
 80028bc:	4b30      	ldr	r3, [pc, #192]	; (8002980 <MEMS_MPU6050_Read_Gyro+0x198>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4b32      	ldr	r3, [pc, #200]	; (800298c <MEMS_MPU6050_Read_Gyro+0x1a4>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	1c19      	adds	r1, r3, #0
 80028c6:	1c10      	adds	r0, r2, #0
 80028c8:	f7fd ffe0 	bl	800088c <__aeabi_fsub>
 80028cc:	1c03      	adds	r3, r0, #0
 80028ce:	1c1a      	adds	r2, r3, #0
 80028d0:	4b2b      	ldr	r3, [pc, #172]	; (8002980 <MEMS_MPU6050_Read_Gyro+0x198>)
 80028d2:	601a      	str	r2, [r3, #0]
	Gy = Gy - GyroErrorY; // GyroErrorY ~(2)
 80028d4:	4b2b      	ldr	r3, [pc, #172]	; (8002984 <MEMS_MPU6050_Read_Gyro+0x19c>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4b2d      	ldr	r3, [pc, #180]	; (8002990 <MEMS_MPU6050_Read_Gyro+0x1a8>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	1c19      	adds	r1, r3, #0
 80028de:	1c10      	adds	r0, r2, #0
 80028e0:	f7fd ffd4 	bl	800088c <__aeabi_fsub>
 80028e4:	1c03      	adds	r3, r0, #0
 80028e6:	1c1a      	adds	r2, r3, #0
 80028e8:	4b26      	ldr	r3, [pc, #152]	; (8002984 <MEMS_MPU6050_Read_Gyro+0x19c>)
 80028ea:	601a      	str	r2, [r3, #0]
	Gz = Gz - GyroErrorZ; // GyroErrorZ ~ (-0.8)
 80028ec:	4b26      	ldr	r3, [pc, #152]	; (8002988 <MEMS_MPU6050_Read_Gyro+0x1a0>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b28      	ldr	r3, [pc, #160]	; (8002994 <MEMS_MPU6050_Read_Gyro+0x1ac>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	1c19      	adds	r1, r3, #0
 80028f6:	1c10      	adds	r0, r2, #0
 80028f8:	f7fd ffc8 	bl	800088c <__aeabi_fsub>
 80028fc:	1c03      	adds	r3, r0, #0
 80028fe:	1c1a      	adds	r2, r3, #0
 8002900:	4b21      	ldr	r3, [pc, #132]	; (8002988 <MEMS_MPU6050_Read_Gyro+0x1a0>)
 8002902:	601a      	str	r2, [r3, #0]

	if (Gx > 1)
 8002904:	4b1e      	ldr	r3, [pc, #120]	; (8002980 <MEMS_MPU6050_Read_Gyro+0x198>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	21fe      	movs	r1, #254	; 0xfe
 800290a:	0589      	lsls	r1, r1, #22
 800290c:	1c18      	adds	r0, r3, #0
 800290e:	f7fd fdd1 	bl	80004b4 <__aeabi_fcmpgt>
 8002912:	1e03      	subs	r3, r0, #0
 8002914:	d00e      	beq.n	8002934 <MEMS_MPU6050_Read_Gyro+0x14c>
	{
		HAL_GPIO_WritePin(GPIOC, LED1_Pin, GPIO_PIN_SET);
 8002916:	2380      	movs	r3, #128	; 0x80
 8002918:	01db      	lsls	r3, r3, #7
 800291a:	481f      	ldr	r0, [pc, #124]	; (8002998 <MEMS_MPU6050_Read_Gyro+0x1b0>)
 800291c:	2201      	movs	r2, #1
 800291e:	0019      	movs	r1, r3
 8002920:	f000 fe1e 	bl	8003560 <HAL_GPIO_WritePin>
		STAB1 = TRUE;
 8002924:	4b1d      	ldr	r3, [pc, #116]	; (800299c <MEMS_MPU6050_Read_Gyro+0x1b4>)
 8002926:	2201      	movs	r2, #1
 8002928:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 800292a:	23fa      	movs	r3, #250	; 0xfa
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	0018      	movs	r0, r3
 8002930:	f000 fb38 	bl	8002fa4 <HAL_Delay>
	}

	if (Gx < -1)
 8002934:	4b12      	ldr	r3, [pc, #72]	; (8002980 <MEMS_MPU6050_Read_Gyro+0x198>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4919      	ldr	r1, [pc, #100]	; (80029a0 <MEMS_MPU6050_Read_Gyro+0x1b8>)
 800293a:	1c18      	adds	r0, r3, #0
 800293c:	f7fd fda6 	bl	800048c <__aeabi_fcmplt>
 8002940:	1e03      	subs	r3, r0, #0
 8002942:	d100      	bne.n	8002946 <MEMS_MPU6050_Read_Gyro+0x15e>
	{
		HAL_GPIO_WritePin(GPIOC, LED2_Pin, GPIO_PIN_SET);
		STAB2 = TRUE;
		HAL_Delay(500);
	}
}
 8002944:	e00e      	b.n	8002964 <MEMS_MPU6050_Read_Gyro+0x17c>
		HAL_GPIO_WritePin(GPIOC, LED2_Pin, GPIO_PIN_SET);
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	021b      	lsls	r3, r3, #8
 800294a:	4813      	ldr	r0, [pc, #76]	; (8002998 <MEMS_MPU6050_Read_Gyro+0x1b0>)
 800294c:	2201      	movs	r2, #1
 800294e:	0019      	movs	r1, r3
 8002950:	f000 fe06 	bl	8003560 <HAL_GPIO_WritePin>
		STAB2 = TRUE;
 8002954:	4b13      	ldr	r3, [pc, #76]	; (80029a4 <MEMS_MPU6050_Read_Gyro+0x1bc>)
 8002956:	2201      	movs	r2, #1
 8002958:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 800295a:	23fa      	movs	r3, #250	; 0xfa
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	0018      	movs	r0, r3
 8002960:	f000 fb20 	bl	8002fa4 <HAL_Delay>
}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b003      	add	sp, #12
 800296a:	bd90      	pop	{r4, r7, pc}
 800296c:	20000070 	.word	0x20000070
 8002970:	2000003e 	.word	0x2000003e
 8002974:	20000040 	.word	0x20000040
 8002978:	20000042 	.word	0x20000042
 800297c:	40606000 	.word	0x40606000
 8002980:	2000006c 	.word	0x2000006c
 8002984:	20000110 	.word	0x20000110
 8002988:	200001b0 	.word	0x200001b0
 800298c:	20000044 	.word	0x20000044
 8002990:	20000048 	.word	0x20000048
 8002994:	2000004c 	.word	0x2000004c
 8002998:	50000800 	.word	0x50000800
 800299c:	20000068 	.word	0x20000068
 80029a0:	bf800000 	.word	0xbf800000
 80029a4:	20000069 	.word	0x20000069

080029a8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
	if (huart == &huart1)
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	4b5c      	ldr	r3, [pc, #368]	; (8002b24 <HAL_UART_RxCpltCallback+0x17c>)
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d000      	beq.n	80029ba <HAL_UART_RxCpltCallback+0x12>
 80029b8:	e0b0      	b.n	8002b1c <HAL_UART_RxCpltCallback+0x174>
	{
		if ((Rx_data[0] == 'M') ||
 80029ba:	4b5b      	ldr	r3, [pc, #364]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b4d      	cmp	r3, #77	; 0x4d
 80029c0:	d020      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
				(Rx_data[0] == '0') ||
 80029c2:	4b59      	ldr	r3, [pc, #356]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029c4:	781b      	ldrb	r3, [r3, #0]
		if ((Rx_data[0] == 'M') ||
 80029c6:	2b30      	cmp	r3, #48	; 0x30
 80029c8:	d01c      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
				(Rx_data[0] == '1') ||
 80029ca:	4b57      	ldr	r3, [pc, #348]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
				(Rx_data[0] == '0') ||
 80029ce:	2b31      	cmp	r3, #49	; 0x31
 80029d0:	d018      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
				(Rx_data[0] == '2') ||
 80029d2:	4b55      	ldr	r3, [pc, #340]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
				(Rx_data[0] == '1') ||
 80029d6:	2b32      	cmp	r3, #50	; 0x32
 80029d8:	d014      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
				(Rx_data[0] == '3') ||
 80029da:	4b53      	ldr	r3, [pc, #332]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
				(Rx_data[0] == '2') ||
 80029de:	2b33      	cmp	r3, #51	; 0x33
 80029e0:	d010      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
				(Rx_data[0] == 'X') ||
 80029e2:	4b51      	ldr	r3, [pc, #324]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
				(Rx_data[0] == '3') ||
 80029e6:	2b58      	cmp	r3, #88	; 0x58
 80029e8:	d00c      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
				(Rx_data[0] == 'U') ||
 80029ea:	4b4f      	ldr	r3, [pc, #316]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
				(Rx_data[0] == 'X') ||
 80029ee:	2b55      	cmp	r3, #85	; 0x55
 80029f0:	d008      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
				(Rx_data[0] == 'H') ||
 80029f2:	4b4d      	ldr	r3, [pc, #308]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
				(Rx_data[0] == 'U') ||
 80029f6:	2b48      	cmp	r3, #72	; 0x48
 80029f8:	d004      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
				(Rx_data[0] == 'S'))
 80029fa:	4b4b      	ldr	r3, [pc, #300]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
				(Rx_data[0] == 'H') ||
 80029fe:	2b53      	cmp	r3, #83	; 0x53
 8002a00:	d000      	beq.n	8002a04 <HAL_UART_RxCpltCallback+0x5c>
 8002a02:	e082      	b.n	8002b0a <HAL_UART_RxCpltCallback+0x162>
		{
			rec_buffer[BLE_pnt] = Rx_data[0];
 8002a04:	4b49      	ldr	r3, [pc, #292]	; (8002b2c <HAL_UART_RxCpltCallback+0x184>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a47      	ldr	r2, [pc, #284]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 8002a0a:	7811      	ldrb	r1, [r2, #0]
 8002a0c:	4a48      	ldr	r2, [pc, #288]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a0e:	54d1      	strb	r1, [r2, r3]
			BLE_pnt++;
 8002a10:	4b46      	ldr	r3, [pc, #280]	; (8002b2c <HAL_UART_RxCpltCallback+0x184>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	1c5a      	adds	r2, r3, #1
 8002a16:	4b45      	ldr	r3, [pc, #276]	; (8002b2c <HAL_UART_RxCpltCallback+0x184>)
 8002a18:	601a      	str	r2, [r3, #0]
			if (BLE_pnt >= 2)
 8002a1a:	4b44      	ldr	r3, [pc, #272]	; (8002b2c <HAL_UART_RxCpltCallback+0x184>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	dc00      	bgt.n	8002a24 <HAL_UART_RxCpltCallback+0x7c>
 8002a22:	e075      	b.n	8002b10 <HAL_UART_RxCpltCallback+0x168>
			{
				if ((rec_buffer[0] == 'M') && (rec_buffer[1] == 'H'))
 8002a24:	4b42      	ldr	r3, [pc, #264]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b4d      	cmp	r3, #77	; 0x4d
 8002a2a:	d107      	bne.n	8002a3c <HAL_UART_RxCpltCallback+0x94>
 8002a2c:	4b40      	ldr	r3, [pc, #256]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a2e:	785b      	ldrb	r3, [r3, #1]
 8002a30:	2b48      	cmp	r3, #72	; 0x48
 8002a32:	d103      	bne.n	8002a3c <HAL_UART_RxCpltCallback+0x94>
				{
					DRONE_HOVER = TRUE;
 8002a34:	4b3f      	ldr	r3, [pc, #252]	; (8002b34 <HAL_UART_RxCpltCallback+0x18c>)
 8002a36:	2201      	movs	r2, #1
 8002a38:	701a      	strb	r2, [r3, #0]
 8002a3a:	e062      	b.n	8002b02 <HAL_UART_RxCpltCallback+0x15a>
				} else
				if ((rec_buffer[0] == 'M') && (rec_buffer[1] == 'S'))
 8002a3c:	4b3c      	ldr	r3, [pc, #240]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	2b4d      	cmp	r3, #77	; 0x4d
 8002a42:	d107      	bne.n	8002a54 <HAL_UART_RxCpltCallback+0xac>
 8002a44:	4b3a      	ldr	r3, [pc, #232]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a46:	785b      	ldrb	r3, [r3, #1]
 8002a48:	2b53      	cmp	r3, #83	; 0x53
 8002a4a:	d103      	bne.n	8002a54 <HAL_UART_RxCpltCallback+0xac>
				{
					DRONE_IDLE = TRUE;
 8002a4c:	4b3a      	ldr	r3, [pc, #232]	; (8002b38 <HAL_UART_RxCpltCallback+0x190>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	701a      	strb	r2, [r3, #0]
 8002a52:	e056      	b.n	8002b02 <HAL_UART_RxCpltCallback+0x15a>
				} else
				if ((rec_buffer[0] == 'M') && (rec_buffer[1] == '0'))
 8002a54:	4b36      	ldr	r3, [pc, #216]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	2b4d      	cmp	r3, #77	; 0x4d
 8002a5a:	d107      	bne.n	8002a6c <HAL_UART_RxCpltCallback+0xc4>
 8002a5c:	4b34      	ldr	r3, [pc, #208]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a5e:	785b      	ldrb	r3, [r3, #1]
 8002a60:	2b30      	cmp	r3, #48	; 0x30
 8002a62:	d103      	bne.n	8002a6c <HAL_UART_RxCpltCallback+0xc4>
				{
					INC_MOTOR1 = TRUE;
 8002a64:	4b35      	ldr	r3, [pc, #212]	; (8002b3c <HAL_UART_RxCpltCallback+0x194>)
 8002a66:	2201      	movs	r2, #1
 8002a68:	701a      	strb	r2, [r3, #0]
 8002a6a:	e04a      	b.n	8002b02 <HAL_UART_RxCpltCallback+0x15a>
				}
				else if ((rec_buffer[0] == 'M') && (rec_buffer[1] == '1'))
 8002a6c:	4b30      	ldr	r3, [pc, #192]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	2b4d      	cmp	r3, #77	; 0x4d
 8002a72:	d107      	bne.n	8002a84 <HAL_UART_RxCpltCallback+0xdc>
 8002a74:	4b2e      	ldr	r3, [pc, #184]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a76:	785b      	ldrb	r3, [r3, #1]
 8002a78:	2b31      	cmp	r3, #49	; 0x31
 8002a7a:	d103      	bne.n	8002a84 <HAL_UART_RxCpltCallback+0xdc>
				{
					INC_MOTOR2 = TRUE;
 8002a7c:	4b30      	ldr	r3, [pc, #192]	; (8002b40 <HAL_UART_RxCpltCallback+0x198>)
 8002a7e:	2201      	movs	r2, #1
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	e03e      	b.n	8002b02 <HAL_UART_RxCpltCallback+0x15a>
				}
				else if ((rec_buffer[0] == 'M') && (rec_buffer[1] == '2'))
 8002a84:	4b2a      	ldr	r3, [pc, #168]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b4d      	cmp	r3, #77	; 0x4d
 8002a8a:	d107      	bne.n	8002a9c <HAL_UART_RxCpltCallback+0xf4>
 8002a8c:	4b28      	ldr	r3, [pc, #160]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a8e:	785b      	ldrb	r3, [r3, #1]
 8002a90:	2b32      	cmp	r3, #50	; 0x32
 8002a92:	d103      	bne.n	8002a9c <HAL_UART_RxCpltCallback+0xf4>
				{
					INC_MOTOR3 = TRUE;
 8002a94:	4b2b      	ldr	r3, [pc, #172]	; (8002b44 <HAL_UART_RxCpltCallback+0x19c>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	701a      	strb	r2, [r3, #0]
 8002a9a:	e032      	b.n	8002b02 <HAL_UART_RxCpltCallback+0x15a>
				}
				else if ((rec_buffer[0] == 'M') && (rec_buffer[1] == '3'))
 8002a9c:	4b24      	ldr	r3, [pc, #144]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	2b4d      	cmp	r3, #77	; 0x4d
 8002aa2:	d107      	bne.n	8002ab4 <HAL_UART_RxCpltCallback+0x10c>
 8002aa4:	4b22      	ldr	r3, [pc, #136]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002aa6:	785b      	ldrb	r3, [r3, #1]
 8002aa8:	2b33      	cmp	r3, #51	; 0x33
 8002aaa:	d103      	bne.n	8002ab4 <HAL_UART_RxCpltCallback+0x10c>
				{
					INC_MOTOR4 = TRUE;
 8002aac:	4b26      	ldr	r3, [pc, #152]	; (8002b48 <HAL_UART_RxCpltCallback+0x1a0>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	701a      	strb	r2, [r3, #0]
 8002ab2:	e026      	b.n	8002b02 <HAL_UART_RxCpltCallback+0x15a>
				}
				else if((rec_buffer[0] == 'M') && (rec_buffer[1] == 'U'))
 8002ab4:	4b1e      	ldr	r3, [pc, #120]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	2b4d      	cmp	r3, #77	; 0x4d
 8002aba:	d107      	bne.n	8002acc <HAL_UART_RxCpltCallback+0x124>
 8002abc:	4b1c      	ldr	r3, [pc, #112]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002abe:	785b      	ldrb	r3, [r3, #1]
 8002ac0:	2b55      	cmp	r3, #85	; 0x55
 8002ac2:	d103      	bne.n	8002acc <HAL_UART_RxCpltCallback+0x124>
				{
					DRONE_UP = TRUE;
 8002ac4:	4b21      	ldr	r3, [pc, #132]	; (8002b4c <HAL_UART_RxCpltCallback+0x1a4>)
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	701a      	strb	r2, [r3, #0]
 8002aca:	e01a      	b.n	8002b02 <HAL_UART_RxCpltCallback+0x15a>
				}
				else if((rec_buffer[0] == 'M') && (rec_buffer[1] == 'X'))
 8002acc:	4b18      	ldr	r3, [pc, #96]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	2b4d      	cmp	r3, #77	; 0x4d
 8002ad2:	d107      	bne.n	8002ae4 <HAL_UART_RxCpltCallback+0x13c>
 8002ad4:	4b16      	ldr	r3, [pc, #88]	; (8002b30 <HAL_UART_RxCpltCallback+0x188>)
 8002ad6:	785b      	ldrb	r3, [r3, #1]
 8002ad8:	2b58      	cmp	r3, #88	; 0x58
 8002ada:	d103      	bne.n	8002ae4 <HAL_UART_RxCpltCallback+0x13c>
				{
					DRONE_STOP = TRUE;
 8002adc:	4b1c      	ldr	r3, [pc, #112]	; (8002b50 <HAL_UART_RxCpltCallback+0x1a8>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	701a      	strb	r2, [r3, #0]
 8002ae2:	e00e      	b.n	8002b02 <HAL_UART_RxCpltCallback+0x15a>
				}
				else
				{
					INC_MOTOR1 = FALSE;
 8002ae4:	4b15      	ldr	r3, [pc, #84]	; (8002b3c <HAL_UART_RxCpltCallback+0x194>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
					INC_MOTOR2 = FALSE;
 8002aea:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <HAL_UART_RxCpltCallback+0x198>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	701a      	strb	r2, [r3, #0]
					INC_MOTOR3 = FALSE;
 8002af0:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <HAL_UART_RxCpltCallback+0x19c>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	701a      	strb	r2, [r3, #0]
					INC_MOTOR4 = FALSE;
 8002af6:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <HAL_UART_RxCpltCallback+0x1a0>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
					DRONE_UP = FALSE;
 8002afc:	4b13      	ldr	r3, [pc, #76]	; (8002b4c <HAL_UART_RxCpltCallback+0x1a4>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	701a      	strb	r2, [r3, #0]
				}
				BLE_pnt = 0;
 8002b02:	4b0a      	ldr	r3, [pc, #40]	; (8002b2c <HAL_UART_RxCpltCallback+0x184>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
			if (BLE_pnt >= 2)
 8002b08:	e002      	b.n	8002b10 <HAL_UART_RxCpltCallback+0x168>
			}
		} else
			BLE_pnt = 0;
 8002b0a:	4b08      	ldr	r3, [pc, #32]	; (8002b2c <HAL_UART_RxCpltCallback+0x184>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]

		HAL_UART_Receive_IT(&huart1, Rx_data, 1);
 8002b10:	4905      	ldr	r1, [pc, #20]	; (8002b28 <HAL_UART_RxCpltCallback+0x180>)
 8002b12:	4b04      	ldr	r3, [pc, #16]	; (8002b24 <HAL_UART_RxCpltCallback+0x17c>)
 8002b14:	2201      	movs	r2, #1
 8002b16:	0018      	movs	r0, r3
 8002b18:	f003 f81e 	bl	8005b58 <HAL_UART_Receive_IT>
		HAL_UART_Receive_IT(&huart1, Rx_data, 2);
		*/
//		if (index >= 8)
//			CompletePacket = 1;
	}
}
 8002b1c:	46c0      	nop			; (mov r8, r8)
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	b002      	add	sp, #8
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	20000118 	.word	0x20000118
 8002b28:	200000c8 	.word	0x200000c8
 8002b2c:	2000005c 	.word	0x2000005c
 8002b30:	200000bc 	.word	0x200000bc
 8002b34:	20000067 	.word	0x20000067
 8002b38:	20000066 	.word	0x20000066
 8002b3c:	20000060 	.word	0x20000060
 8002b40:	20000061 	.word	0x20000061
 8002b44:	20000062 	.word	0x20000062
 8002b48:	20000063 	.word	0x20000063
 8002b4c:	20000065 	.word	0x20000065
 8002b50:	20000064 	.word	0x20000064

08002b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b58:	46c0      	nop			; (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
	...

08002b60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b66:	4b0f      	ldr	r3, [pc, #60]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	641a      	str	r2, [r3, #64]	; 0x40
 8002b72:	4b0c      	ldr	r3, [pc, #48]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	2201      	movs	r2, #1
 8002b78:	4013      	ands	r3, r2
 8002b7a:	607b      	str	r3, [r7, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b7e:	4b09      	ldr	r3, [pc, #36]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b82:	4b08      	ldr	r3, [pc, #32]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b84:	2180      	movs	r1, #128	; 0x80
 8002b86:	0549      	lsls	r1, r1, #21
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002b8c:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b90:	2380      	movs	r3, #128	; 0x80
 8002b92:	055b      	lsls	r3, r3, #21
 8002b94:	4013      	ands	r3, r2
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b002      	add	sp, #8
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000

08002ba8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b08a      	sub	sp, #40	; 0x28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb0:	2314      	movs	r3, #20
 8002bb2:	18fb      	adds	r3, r7, r3
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	2314      	movs	r3, #20
 8002bb8:	001a      	movs	r2, r3
 8002bba:	2100      	movs	r1, #0
 8002bbc:	f004 fb7a 	bl	80072b4 <memset>
  if(hi2c->Instance==I2C1)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a1b      	ldr	r2, [pc, #108]	; (8002c34 <HAL_I2C_MspInit+0x8c>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d130      	bne.n	8002c2c <HAL_I2C_MspInit+0x84>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bca:	4b1b      	ldr	r3, [pc, #108]	; (8002c38 <HAL_I2C_MspInit+0x90>)
 8002bcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bce:	4b1a      	ldr	r3, [pc, #104]	; (8002c38 <HAL_I2C_MspInit+0x90>)
 8002bd0:	2102      	movs	r1, #2
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	635a      	str	r2, [r3, #52]	; 0x34
 8002bd6:	4b18      	ldr	r3, [pc, #96]	; (8002c38 <HAL_I2C_MspInit+0x90>)
 8002bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bda:	2202      	movs	r2, #2
 8002bdc:	4013      	ands	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
 8002be0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
 8002be2:	2114      	movs	r1, #20
 8002be4:	187b      	adds	r3, r7, r1
 8002be6:	2290      	movs	r2, #144	; 0x90
 8002be8:	0092      	lsls	r2, r2, #2
 8002bea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	2212      	movs	r2, #18
 8002bf0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bf2:	187b      	adds	r3, r7, r1
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002bfe:	187b      	adds	r3, r7, r1
 8002c00:	2206      	movs	r2, #6
 8002c02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c04:	187b      	adds	r3, r7, r1
 8002c06:	4a0d      	ldr	r2, [pc, #52]	; (8002c3c <HAL_I2C_MspInit+0x94>)
 8002c08:	0019      	movs	r1, r3
 8002c0a:	0010      	movs	r0, r2
 8002c0c:	f000 fb44 	bl	8003298 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c10:	4b09      	ldr	r3, [pc, #36]	; (8002c38 <HAL_I2C_MspInit+0x90>)
 8002c12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c14:	4b08      	ldr	r3, [pc, #32]	; (8002c38 <HAL_I2C_MspInit+0x90>)
 8002c16:	2180      	movs	r1, #128	; 0x80
 8002c18:	0389      	lsls	r1, r1, #14
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c1e:	4b06      	ldr	r3, [pc, #24]	; (8002c38 <HAL_I2C_MspInit+0x90>)
 8002c20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c22:	2380      	movs	r3, #128	; 0x80
 8002c24:	039b      	lsls	r3, r3, #14
 8002c26:	4013      	ands	r3, r2
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c2c:	46c0      	nop			; (mov r8, r8)
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	b00a      	add	sp, #40	; 0x28
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40005400 	.word	0x40005400
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	50000400 	.word	0x50000400

08002c40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a09      	ldr	r2, [pc, #36]	; (8002c74 <HAL_TIM_Base_MspInit+0x34>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d10b      	bne.n	8002c6a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c52:	4b09      	ldr	r3, [pc, #36]	; (8002c78 <HAL_TIM_Base_MspInit+0x38>)
 8002c54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c56:	4b08      	ldr	r3, [pc, #32]	; (8002c78 <HAL_TIM_Base_MspInit+0x38>)
 8002c58:	2102      	movs	r1, #2
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c5e:	4b06      	ldr	r3, [pc, #24]	; (8002c78 <HAL_TIM_Base_MspInit+0x38>)
 8002c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c62:	2202      	movs	r2, #2
 8002c64:	4013      	ands	r3, r2
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	b004      	add	sp, #16
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	46c0      	nop			; (mov r8, r8)
 8002c74:	40000400 	.word	0x40000400
 8002c78:	40021000 	.word	0x40021000

08002c7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c7c:	b590      	push	{r4, r7, lr}
 8002c7e:	b08b      	sub	sp, #44	; 0x2c
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c84:	2314      	movs	r3, #20
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	0018      	movs	r0, r3
 8002c8a:	2314      	movs	r3, #20
 8002c8c:	001a      	movs	r2, r3
 8002c8e:	2100      	movs	r1, #0
 8002c90:	f004 fb10 	bl	80072b4 <memset>
  if(htim->Instance==TIM3)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a25      	ldr	r2, [pc, #148]	; (8002d30 <HAL_TIM_MspPostInit+0xb4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d144      	bne.n	8002d28 <HAL_TIM_MspPostInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c9e:	4b25      	ldr	r3, [pc, #148]	; (8002d34 <HAL_TIM_MspPostInit+0xb8>)
 8002ca0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ca2:	4b24      	ldr	r3, [pc, #144]	; (8002d34 <HAL_TIM_MspPostInit+0xb8>)
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	635a      	str	r2, [r3, #52]	; 0x34
 8002caa:	4b22      	ldr	r3, [pc, #136]	; (8002d34 <HAL_TIM_MspPostInit+0xb8>)
 8002cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cae:	2201      	movs	r2, #1
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cb6:	4b1f      	ldr	r3, [pc, #124]	; (8002d34 <HAL_TIM_MspPostInit+0xb8>)
 8002cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cba:	4b1e      	ldr	r3, [pc, #120]	; (8002d34 <HAL_TIM_MspPostInit+0xb8>)
 8002cbc:	2102      	movs	r1, #2
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	635a      	str	r2, [r3, #52]	; 0x34
 8002cc2:	4b1c      	ldr	r3, [pc, #112]	; (8002d34 <HAL_TIM_MspPostInit+0xb8>)
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cce:	2414      	movs	r4, #20
 8002cd0:	193b      	adds	r3, r7, r4
 8002cd2:	22c0      	movs	r2, #192	; 0xc0
 8002cd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd6:	193b      	adds	r3, r7, r4
 8002cd8:	2202      	movs	r2, #2
 8002cda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002cdc:	193b      	adds	r3, r7, r4
 8002cde:	2202      	movs	r2, #2
 8002ce0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce2:	193b      	adds	r3, r7, r4
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002ce8:	193b      	adds	r3, r7, r4
 8002cea:	2201      	movs	r2, #1
 8002cec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cee:	193a      	adds	r2, r7, r4
 8002cf0:	23a0      	movs	r3, #160	; 0xa0
 8002cf2:	05db      	lsls	r3, r3, #23
 8002cf4:	0011      	movs	r1, r2
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f000 face 	bl	8003298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002cfc:	0021      	movs	r1, r4
 8002cfe:	187b      	adds	r3, r7, r1
 8002d00:	2203      	movs	r2, #3
 8002d02:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d04:	187b      	adds	r3, r7, r1
 8002d06:	2202      	movs	r2, #2
 8002d08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d0a:	187b      	adds	r3, r7, r1
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d10:	187b      	adds	r3, r7, r1
 8002d12:	2203      	movs	r2, #3
 8002d14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002d16:	187b      	adds	r3, r7, r1
 8002d18:	2201      	movs	r2, #1
 8002d1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d1c:	187b      	adds	r3, r7, r1
 8002d1e:	4a06      	ldr	r2, [pc, #24]	; (8002d38 <HAL_TIM_MspPostInit+0xbc>)
 8002d20:	0019      	movs	r1, r3
 8002d22:	0010      	movs	r0, r2
 8002d24:	f000 fab8 	bl	8003298 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002d28:	46c0      	nop			; (mov r8, r8)
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	b00b      	add	sp, #44	; 0x2c
 8002d2e:	bd90      	pop	{r4, r7, pc}
 8002d30:	40000400 	.word	0x40000400
 8002d34:	40021000 	.word	0x40021000
 8002d38:	50000400 	.word	0x50000400

08002d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08a      	sub	sp, #40	; 0x28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	2314      	movs	r3, #20
 8002d46:	18fb      	adds	r3, r7, r3
 8002d48:	0018      	movs	r0, r3
 8002d4a:	2314      	movs	r3, #20
 8002d4c:	001a      	movs	r2, r3
 8002d4e:	2100      	movs	r1, #0
 8002d50:	f004 fab0 	bl	80072b4 <memset>
  if(huart->Instance==USART1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a20      	ldr	r2, [pc, #128]	; (8002ddc <HAL_UART_MspInit+0xa0>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d139      	bne.n	8002dd2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d5e:	4b20      	ldr	r3, [pc, #128]	; (8002de0 <HAL_UART_MspInit+0xa4>)
 8002d60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d62:	4b1f      	ldr	r3, [pc, #124]	; (8002de0 <HAL_UART_MspInit+0xa4>)
 8002d64:	2180      	movs	r1, #128	; 0x80
 8002d66:	01c9      	lsls	r1, r1, #7
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	641a      	str	r2, [r3, #64]	; 0x40
 8002d6c:	4b1c      	ldr	r3, [pc, #112]	; (8002de0 <HAL_UART_MspInit+0xa4>)
 8002d6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d70:	2380      	movs	r3, #128	; 0x80
 8002d72:	01db      	lsls	r3, r3, #7
 8002d74:	4013      	ands	r3, r2
 8002d76:	613b      	str	r3, [r7, #16]
 8002d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7a:	4b19      	ldr	r3, [pc, #100]	; (8002de0 <HAL_UART_MspInit+0xa4>)
 8002d7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d7e:	4b18      	ldr	r3, [pc, #96]	; (8002de0 <HAL_UART_MspInit+0xa4>)
 8002d80:	2101      	movs	r1, #1
 8002d82:	430a      	orrs	r2, r1
 8002d84:	635a      	str	r2, [r3, #52]	; 0x34
 8002d86:	4b16      	ldr	r3, [pc, #88]	; (8002de0 <HAL_UART_MspInit+0xa4>)
 8002d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d92:	2114      	movs	r1, #20
 8002d94:	187b      	adds	r3, r7, r1
 8002d96:	22c0      	movs	r2, #192	; 0xc0
 8002d98:	00d2      	lsls	r2, r2, #3
 8002d9a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9c:	187b      	adds	r3, r7, r1
 8002d9e:	2202      	movs	r2, #2
 8002da0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	187b      	adds	r3, r7, r1
 8002da4:	2200      	movs	r2, #0
 8002da6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da8:	187b      	adds	r3, r7, r1
 8002daa:	2200      	movs	r2, #0
 8002dac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002dae:	187b      	adds	r3, r7, r1
 8002db0:	2201      	movs	r2, #1
 8002db2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db4:	187a      	adds	r2, r7, r1
 8002db6:	23a0      	movs	r3, #160	; 0xa0
 8002db8:	05db      	lsls	r3, r3, #23
 8002dba:	0011      	movs	r1, r2
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f000 fa6b 	bl	8003298 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	201b      	movs	r0, #27
 8002dc8:	f000 f9ba 	bl	8003140 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002dcc:	201b      	movs	r0, #27
 8002dce:	f000 f9cc 	bl	800316a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b00a      	add	sp, #40	; 0x28
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	40013800 	.word	0x40013800
 8002de0:	40021000 	.word	0x40021000

08002de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002de8:	46c0      	nop			; (mov r8, r8)
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002df2:	e7fe      	b.n	8002df2 <HardFault_Handler+0x4>

08002df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002df8:	46c0      	nop			; (mov r8, r8)
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e0c:	f000 f8b0 	bl	8002f70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e10:	46c0      	nop			; (mov r8, r8)
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
	...

08002e18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e1c:	4b03      	ldr	r3, [pc, #12]	; (8002e2c <USART1_IRQHandler+0x14>)
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f002 ff8e 	bl	8005d40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e24:	46c0      	nop			; (mov r8, r8)
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	20000118 	.word	0x20000118

08002e30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e34:	4b03      	ldr	r3, [pc, #12]	; (8002e44 <SystemInit+0x14>)
 8002e36:	2280      	movs	r2, #128	; 0x80
 8002e38:	0512      	lsls	r2, r2, #20
 8002e3a:	609a      	str	r2, [r3, #8]
#endif
}
 8002e3c:	46c0      	nop			; (mov r8, r8)
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	46c0      	nop			; (mov r8, r8)
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e48:	480d      	ldr	r0, [pc, #52]	; (8002e80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e4a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002e4c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002e4e:	e003      	b.n	8002e58 <LoopCopyDataInit>

08002e50 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002e50:	4b0c      	ldr	r3, [pc, #48]	; (8002e84 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002e52:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002e54:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002e56:	3104      	adds	r1, #4

08002e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002e58:	480b      	ldr	r0, [pc, #44]	; (8002e88 <LoopForever+0xa>)
  ldr r3, =_edata
 8002e5a:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <LoopForever+0xe>)
  adds r2, r0, r1
 8002e5c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002e5e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002e60:	d3f6      	bcc.n	8002e50 <CopyDataInit>
  ldr r2, =_sbss
 8002e62:	4a0b      	ldr	r2, [pc, #44]	; (8002e90 <LoopForever+0x12>)
  b LoopFillZerobss
 8002e64:	e002      	b.n	8002e6c <LoopFillZerobss>

08002e66 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002e66:	2300      	movs	r3, #0
  str  r3, [r2]
 8002e68:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e6a:	3204      	adds	r2, #4

08002e6c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8002e6c:	4b09      	ldr	r3, [pc, #36]	; (8002e94 <LoopForever+0x16>)
  cmp r2, r3
 8002e6e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002e70:	d3f9      	bcc.n	8002e66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002e72:	f7ff ffdd 	bl	8002e30 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002e76:	f004 f9f9 	bl	800726c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e7a:	f7fe ff1f 	bl	8001cbc <main>

08002e7e <LoopForever>:

LoopForever:
    b LoopForever
 8002e7e:	e7fe      	b.n	8002e7e <LoopForever>
  ldr   r0, =_estack
 8002e80:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8002e84:	08007468 	.word	0x08007468
  ldr r0, =_sdata
 8002e88:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002e8c:	2000001c 	.word	0x2000001c
  ldr r2, =_sbss
 8002e90:	2000001c 	.word	0x2000001c
  ldr r3, = _ebss
 8002e94:	200001b8 	.word	0x200001b8

08002e98 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e98:	e7fe      	b.n	8002e98 <ADC1_IRQHandler>
	...

08002e9c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ea2:	1dfb      	adds	r3, r7, #7
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	; (8002ed8 <HAL_Init+0x3c>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	4b0a      	ldr	r3, [pc, #40]	; (8002ed8 <HAL_Init+0x3c>)
 8002eae:	2180      	movs	r1, #128	; 0x80
 8002eb0:	0049      	lsls	r1, r1, #1
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	f000 f810 	bl	8002edc <HAL_InitTick>
 8002ebc:	1e03      	subs	r3, r0, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002ec0:	1dfb      	adds	r3, r7, #7
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	701a      	strb	r2, [r3, #0]
 8002ec6:	e001      	b.n	8002ecc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002ec8:	f7ff fe4a 	bl	8002b60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ecc:	1dfb      	adds	r3, r7, #7
 8002ece:	781b      	ldrb	r3, [r3, #0]
}
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b002      	add	sp, #8
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40022000 	.word	0x40022000

08002edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002edc:	b590      	push	{r4, r7, lr}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ee4:	230f      	movs	r3, #15
 8002ee6:	18fb      	adds	r3, r7, r3
 8002ee8:	2200      	movs	r2, #0
 8002eea:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8002eec:	4b1d      	ldr	r3, [pc, #116]	; (8002f64 <HAL_InitTick+0x88>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d02b      	beq.n	8002f4c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /uwTickFreq)) == 0U)
 8002ef4:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <HAL_InitTick+0x8c>)
 8002ef6:	681c      	ldr	r4, [r3, #0]
 8002ef8:	4b1a      	ldr	r3, [pc, #104]	; (8002f64 <HAL_InitTick+0x88>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	0019      	movs	r1, r3
 8002efe:	23fa      	movs	r3, #250	; 0xfa
 8002f00:	0098      	lsls	r0, r3, #2
 8002f02:	f7fd f8fd 	bl	8000100 <__udivsi3>
 8002f06:	0003      	movs	r3, r0
 8002f08:	0019      	movs	r1, r3
 8002f0a:	0020      	movs	r0, r4
 8002f0c:	f7fd f8f8 	bl	8000100 <__udivsi3>
 8002f10:	0003      	movs	r3, r0
 8002f12:	0018      	movs	r0, r3
 8002f14:	f000 f939 	bl	800318a <HAL_SYSTICK_Config>
 8002f18:	1e03      	subs	r3, r0, #0
 8002f1a:	d112      	bne.n	8002f42 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b03      	cmp	r3, #3
 8002f20:	d80a      	bhi.n	8002f38 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	2301      	movs	r3, #1
 8002f26:	425b      	negs	r3, r3
 8002f28:	2200      	movs	r2, #0
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f000 f908 	bl	8003140 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f30:	4b0e      	ldr	r3, [pc, #56]	; (8002f6c <HAL_InitTick+0x90>)
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	e00d      	b.n	8002f54 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002f38:	230f      	movs	r3, #15
 8002f3a:	18fb      	adds	r3, r7, r3
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	701a      	strb	r2, [r3, #0]
 8002f40:	e008      	b.n	8002f54 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f42:	230f      	movs	r3, #15
 8002f44:	18fb      	adds	r3, r7, r3
 8002f46:	2201      	movs	r2, #1
 8002f48:	701a      	strb	r2, [r3, #0]
 8002f4a:	e003      	b.n	8002f54 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f4c:	230f      	movs	r3, #15
 8002f4e:	18fb      	adds	r3, r7, r3
 8002f50:	2201      	movs	r2, #1
 8002f52:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002f54:	230f      	movs	r3, #15
 8002f56:	18fb      	adds	r3, r7, r3
 8002f58:	781b      	ldrb	r3, [r3, #0]
}
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	b005      	add	sp, #20
 8002f60:	bd90      	pop	{r4, r7, pc}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	20000018 	.word	0x20000018
 8002f68:	20000010 	.word	0x20000010
 8002f6c:	20000014 	.word	0x20000014

08002f70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f74:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <HAL_IncTick+0x18>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	4b04      	ldr	r3, [pc, #16]	; (8002f8c <HAL_IncTick+0x1c>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	18d2      	adds	r2, r2, r3
 8002f7e:	4b02      	ldr	r3, [pc, #8]	; (8002f88 <HAL_IncTick+0x18>)
 8002f80:	601a      	str	r2, [r3, #0]
}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	200001b4 	.word	0x200001b4
 8002f8c:	20000018 	.word	0x20000018

08002f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  return uwTick;
 8002f94:	4b02      	ldr	r3, [pc, #8]	; (8002fa0 <HAL_GetTick+0x10>)
 8002f96:	681b      	ldr	r3, [r3, #0]
}
 8002f98:	0018      	movs	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	200001b4 	.word	0x200001b4

08002fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fac:	f7ff fff0 	bl	8002f90 <HAL_GetTick>
 8002fb0:	0003      	movs	r3, r0
 8002fb2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	d004      	beq.n	8002fc8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fbe:	4b09      	ldr	r3, [pc, #36]	; (8002fe4 <HAL_Delay+0x40>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68fa      	ldr	r2, [r7, #12]
 8002fc4:	18d3      	adds	r3, r2, r3
 8002fc6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fc8:	46c0      	nop			; (mov r8, r8)
 8002fca:	f7ff ffe1 	bl	8002f90 <HAL_GetTick>
 8002fce:	0002      	movs	r2, r0
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	68fa      	ldr	r2, [r7, #12]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d8f7      	bhi.n	8002fca <HAL_Delay+0x26>
  {
  }
}
 8002fda:	46c0      	nop			; (mov r8, r8)
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	b004      	add	sp, #16
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	46c0      	nop			; (mov r8, r8)
 8002fe4:	20000018 	.word	0x20000018

08002fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	0002      	movs	r2, r0
 8002ff0:	1dfb      	adds	r3, r7, #7
 8002ff2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ff4:	1dfb      	adds	r3, r7, #7
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b7f      	cmp	r3, #127	; 0x7f
 8002ffa:	d809      	bhi.n	8003010 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ffc:	1dfb      	adds	r3, r7, #7
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	001a      	movs	r2, r3
 8003002:	231f      	movs	r3, #31
 8003004:	401a      	ands	r2, r3
 8003006:	4b04      	ldr	r3, [pc, #16]	; (8003018 <__NVIC_EnableIRQ+0x30>)
 8003008:	2101      	movs	r1, #1
 800300a:	4091      	lsls	r1, r2
 800300c:	000a      	movs	r2, r1
 800300e:	601a      	str	r2, [r3, #0]
  }
}
 8003010:	46c0      	nop			; (mov r8, r8)
 8003012:	46bd      	mov	sp, r7
 8003014:	b002      	add	sp, #8
 8003016:	bd80      	pop	{r7, pc}
 8003018:	e000e100 	.word	0xe000e100

0800301c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800301c:	b590      	push	{r4, r7, lr}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	0002      	movs	r2, r0
 8003024:	6039      	str	r1, [r7, #0]
 8003026:	1dfb      	adds	r3, r7, #7
 8003028:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800302a:	1dfb      	adds	r3, r7, #7
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	2b7f      	cmp	r3, #127	; 0x7f
 8003030:	d828      	bhi.n	8003084 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003032:	4a2f      	ldr	r2, [pc, #188]	; (80030f0 <__NVIC_SetPriority+0xd4>)
 8003034:	1dfb      	adds	r3, r7, #7
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	b25b      	sxtb	r3, r3
 800303a:	089b      	lsrs	r3, r3, #2
 800303c:	33c0      	adds	r3, #192	; 0xc0
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	589b      	ldr	r3, [r3, r2]
 8003042:	1dfa      	adds	r2, r7, #7
 8003044:	7812      	ldrb	r2, [r2, #0]
 8003046:	0011      	movs	r1, r2
 8003048:	2203      	movs	r2, #3
 800304a:	400a      	ands	r2, r1
 800304c:	00d2      	lsls	r2, r2, #3
 800304e:	21ff      	movs	r1, #255	; 0xff
 8003050:	4091      	lsls	r1, r2
 8003052:	000a      	movs	r2, r1
 8003054:	43d2      	mvns	r2, r2
 8003056:	401a      	ands	r2, r3
 8003058:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	019b      	lsls	r3, r3, #6
 800305e:	22ff      	movs	r2, #255	; 0xff
 8003060:	401a      	ands	r2, r3
 8003062:	1dfb      	adds	r3, r7, #7
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	0018      	movs	r0, r3
 8003068:	2303      	movs	r3, #3
 800306a:	4003      	ands	r3, r0
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003070:	481f      	ldr	r0, [pc, #124]	; (80030f0 <__NVIC_SetPriority+0xd4>)
 8003072:	1dfb      	adds	r3, r7, #7
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	b25b      	sxtb	r3, r3
 8003078:	089b      	lsrs	r3, r3, #2
 800307a:	430a      	orrs	r2, r1
 800307c:	33c0      	adds	r3, #192	; 0xc0
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003082:	e031      	b.n	80030e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003084:	4a1b      	ldr	r2, [pc, #108]	; (80030f4 <__NVIC_SetPriority+0xd8>)
 8003086:	1dfb      	adds	r3, r7, #7
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	0019      	movs	r1, r3
 800308c:	230f      	movs	r3, #15
 800308e:	400b      	ands	r3, r1
 8003090:	3b08      	subs	r3, #8
 8003092:	089b      	lsrs	r3, r3, #2
 8003094:	3306      	adds	r3, #6
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	18d3      	adds	r3, r2, r3
 800309a:	3304      	adds	r3, #4
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	1dfa      	adds	r2, r7, #7
 80030a0:	7812      	ldrb	r2, [r2, #0]
 80030a2:	0011      	movs	r1, r2
 80030a4:	2203      	movs	r2, #3
 80030a6:	400a      	ands	r2, r1
 80030a8:	00d2      	lsls	r2, r2, #3
 80030aa:	21ff      	movs	r1, #255	; 0xff
 80030ac:	4091      	lsls	r1, r2
 80030ae:	000a      	movs	r2, r1
 80030b0:	43d2      	mvns	r2, r2
 80030b2:	401a      	ands	r2, r3
 80030b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	019b      	lsls	r3, r3, #6
 80030ba:	22ff      	movs	r2, #255	; 0xff
 80030bc:	401a      	ands	r2, r3
 80030be:	1dfb      	adds	r3, r7, #7
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	0018      	movs	r0, r3
 80030c4:	2303      	movs	r3, #3
 80030c6:	4003      	ands	r3, r0
 80030c8:	00db      	lsls	r3, r3, #3
 80030ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030cc:	4809      	ldr	r0, [pc, #36]	; (80030f4 <__NVIC_SetPriority+0xd8>)
 80030ce:	1dfb      	adds	r3, r7, #7
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	001c      	movs	r4, r3
 80030d4:	230f      	movs	r3, #15
 80030d6:	4023      	ands	r3, r4
 80030d8:	3b08      	subs	r3, #8
 80030da:	089b      	lsrs	r3, r3, #2
 80030dc:	430a      	orrs	r2, r1
 80030de:	3306      	adds	r3, #6
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	18c3      	adds	r3, r0, r3
 80030e4:	3304      	adds	r3, #4
 80030e6:	601a      	str	r2, [r3, #0]
}
 80030e8:	46c0      	nop			; (mov r8, r8)
 80030ea:	46bd      	mov	sp, r7
 80030ec:	b003      	add	sp, #12
 80030ee:	bd90      	pop	{r4, r7, pc}
 80030f0:	e000e100 	.word	0xe000e100
 80030f4:	e000ed00 	.word	0xe000ed00

080030f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3b01      	subs	r3, #1
 8003104:	4a0c      	ldr	r2, [pc, #48]	; (8003138 <SysTick_Config+0x40>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d901      	bls.n	800310e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800310a:	2301      	movs	r3, #1
 800310c:	e010      	b.n	8003130 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800310e:	4b0b      	ldr	r3, [pc, #44]	; (800313c <SysTick_Config+0x44>)
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	3a01      	subs	r2, #1
 8003114:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003116:	2301      	movs	r3, #1
 8003118:	425b      	negs	r3, r3
 800311a:	2103      	movs	r1, #3
 800311c:	0018      	movs	r0, r3
 800311e:	f7ff ff7d 	bl	800301c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003122:	4b06      	ldr	r3, [pc, #24]	; (800313c <SysTick_Config+0x44>)
 8003124:	2200      	movs	r2, #0
 8003126:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003128:	4b04      	ldr	r3, [pc, #16]	; (800313c <SysTick_Config+0x44>)
 800312a:	2207      	movs	r2, #7
 800312c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800312e:	2300      	movs	r3, #0
}
 8003130:	0018      	movs	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	b002      	add	sp, #8
 8003136:	bd80      	pop	{r7, pc}
 8003138:	00ffffff 	.word	0x00ffffff
 800313c:	e000e010 	.word	0xe000e010

08003140 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	210f      	movs	r1, #15
 800314c:	187b      	adds	r3, r7, r1
 800314e:	1c02      	adds	r2, r0, #0
 8003150:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	187b      	adds	r3, r7, r1
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	b25b      	sxtb	r3, r3
 800315a:	0011      	movs	r1, r2
 800315c:	0018      	movs	r0, r3
 800315e:	f7ff ff5d 	bl	800301c <__NVIC_SetPriority>
}
 8003162:	46c0      	nop			; (mov r8, r8)
 8003164:	46bd      	mov	sp, r7
 8003166:	b004      	add	sp, #16
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	0002      	movs	r2, r0
 8003172:	1dfb      	adds	r3, r7, #7
 8003174:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003176:	1dfb      	adds	r3, r7, #7
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	b25b      	sxtb	r3, r3
 800317c:	0018      	movs	r0, r3
 800317e:	f7ff ff33 	bl	8002fe8 <__NVIC_EnableIRQ>
}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	46bd      	mov	sp, r7
 8003186:	b002      	add	sp, #8
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	0018      	movs	r0, r3
 8003196:	f7ff ffaf 	bl	80030f8 <SysTick_Config>
 800319a:	0003      	movs	r3, r0
}
 800319c:	0018      	movs	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	b002      	add	sp, #8
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031ac:	230f      	movs	r3, #15
 80031ae:	18fb      	adds	r3, r7, r3
 80031b0:	2200      	movs	r2, #0
 80031b2:	701a      	strb	r2, [r3, #0]

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2224      	movs	r2, #36	; 0x24
 80031b8:	2100      	movs	r1, #0
 80031ba:	5499      	strb	r1, [r3, r2]
  __HAL_LOCK(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2224      	movs	r2, #36	; 0x24
 80031c0:	5c9b      	ldrb	r3, [r3, r2]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d101      	bne.n	80031ca <HAL_DMA_Abort_IT+0x26>
 80031c6:	2302      	movs	r3, #2
 80031c8:	e05e      	b.n	8003288 <HAL_DMA_Abort_IT+0xe4>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2224      	movs	r2, #36	; 0x24
 80031ce:	2101      	movs	r1, #1
 80031d0:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2225      	movs	r2, #37	; 0x25
 80031d6:	5c9b      	ldrb	r3, [r3, r2]
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d007      	beq.n	80031ee <HAL_DMA_Abort_IT+0x4a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2204      	movs	r2, #4
 80031e2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80031e4:	230f      	movs	r3, #15
 80031e6:	18fb      	adds	r3, r7, r3
 80031e8:	2201      	movs	r2, #1
 80031ea:	701a      	strb	r2, [r3, #0]
 80031ec:	e049      	b.n	8003282 <HAL_DMA_Abort_IT+0xde>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	210e      	movs	r1, #14
 80031fa:	438a      	bics	r2, r1
 80031fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2101      	movs	r1, #1
 800320a:	438a      	bics	r2, r1
 800320c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003218:	491d      	ldr	r1, [pc, #116]	; (8003290 <HAL_DMA_Abort_IT+0xec>)
 800321a:	400a      	ands	r2, r1
 800321c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 800321e:	4b1d      	ldr	r3, [pc, #116]	; (8003294 <HAL_DMA_Abort_IT+0xf0>)
 8003220:	6859      	ldr	r1, [r3, #4]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	221c      	movs	r2, #28
 8003228:	4013      	ands	r3, r2
 800322a:	2201      	movs	r2, #1
 800322c:	409a      	lsls	r2, r3
 800322e:	4b19      	ldr	r3, [pc, #100]	; (8003294 <HAL_DMA_Abort_IT+0xf0>)
 8003230:	430a      	orrs	r2, r1
 8003232:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800323c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00c      	beq.n	8003260 <HAL_DMA_Abort_IT+0xbc>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003250:	490f      	ldr	r1, [pc, #60]	; (8003290 <HAL_DMA_Abort_IT+0xec>)
 8003252:	400a      	ands	r2, r1
 8003254:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800325e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2225      	movs	r2, #37	; 0x25
 8003264:	2101      	movs	r1, #1
 8003266:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2224      	movs	r2, #36	; 0x24
 800326c:	2100      	movs	r1, #0
 800326e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003274:	2b00      	cmp	r3, #0
 8003276:	d004      	beq.n	8003282 <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	0010      	movs	r0, r2
 8003280:	4798      	blx	r3
    }
  }
  return status;
 8003282:	230f      	movs	r3, #15
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	781b      	ldrb	r3, [r3, #0]
}
 8003288:	0018      	movs	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	b004      	add	sp, #16
 800328e:	bd80      	pop	{r7, pc}
 8003290:	fffffeff 	.word	0xfffffeff
 8003294:	40020000 	.word	0x40020000

08003298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032a2:	2300      	movs	r3, #0
 80032a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032a6:	e147      	b.n	8003538 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2101      	movs	r1, #1
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	4091      	lsls	r1, r2
 80032b2:	000a      	movs	r2, r1
 80032b4:	4013      	ands	r3, r2
 80032b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d100      	bne.n	80032c0 <HAL_GPIO_Init+0x28>
 80032be:	e138      	b.n	8003532 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d003      	beq.n	80032d0 <HAL_GPIO_Init+0x38>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b12      	cmp	r3, #18
 80032ce:	d123      	bne.n	8003318 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	08da      	lsrs	r2, r3, #3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	3208      	adds	r2, #8
 80032d8:	0092      	lsls	r2, r2, #2
 80032da:	58d3      	ldr	r3, [r2, r3]
 80032dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	2207      	movs	r2, #7
 80032e2:	4013      	ands	r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	220f      	movs	r2, #15
 80032e8:	409a      	lsls	r2, r3
 80032ea:	0013      	movs	r3, r2
 80032ec:	43da      	mvns	r2, r3
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	4013      	ands	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	691a      	ldr	r2, [r3, #16]
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2107      	movs	r1, #7
 80032fc:	400b      	ands	r3, r1
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	409a      	lsls	r2, r3
 8003302:	0013      	movs	r3, r2
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	4313      	orrs	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	08da      	lsrs	r2, r3, #3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	3208      	adds	r2, #8
 8003312:	0092      	lsls	r2, r2, #2
 8003314:	6939      	ldr	r1, [r7, #16]
 8003316:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	2203      	movs	r2, #3
 8003324:	409a      	lsls	r2, r3
 8003326:	0013      	movs	r3, r2
 8003328:	43da      	mvns	r2, r3
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	4013      	ands	r3, r2
 800332e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	2203      	movs	r2, #3
 8003336:	401a      	ands	r2, r3
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	409a      	lsls	r2, r3
 800333e:	0013      	movs	r3, r2
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4313      	orrs	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d00b      	beq.n	800336c <HAL_GPIO_Init+0xd4>
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	2b02      	cmp	r3, #2
 800335a:	d007      	beq.n	800336c <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003360:	2b11      	cmp	r3, #17
 8003362:	d003      	beq.n	800336c <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	2b12      	cmp	r3, #18
 800336a:	d130      	bne.n	80033ce <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	2203      	movs	r2, #3
 8003378:	409a      	lsls	r2, r3
 800337a:	0013      	movs	r3, r2
 800337c:	43da      	mvns	r2, r3
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	4013      	ands	r3, r2
 8003382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	68da      	ldr	r2, [r3, #12]
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	409a      	lsls	r2, r3
 800338e:	0013      	movs	r3, r2
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4313      	orrs	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033a2:	2201      	movs	r2, #1
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	409a      	lsls	r2, r3
 80033a8:	0013      	movs	r3, r2
 80033aa:	43da      	mvns	r2, r3
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	4013      	ands	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	091b      	lsrs	r3, r3, #4
 80033b8:	2201      	movs	r2, #1
 80033ba:	401a      	ands	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	409a      	lsls	r2, r3
 80033c0:	0013      	movs	r3, r2
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	2203      	movs	r2, #3
 80033da:	409a      	lsls	r2, r3
 80033dc:	0013      	movs	r3, r2
 80033de:	43da      	mvns	r2, r3
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4013      	ands	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	689a      	ldr	r2, [r3, #8]
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	409a      	lsls	r2, r3
 80033f0:	0013      	movs	r3, r2
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	2380      	movs	r3, #128	; 0x80
 8003404:	055b      	lsls	r3, r3, #21
 8003406:	4013      	ands	r3, r2
 8003408:	d100      	bne.n	800340c <HAL_GPIO_Init+0x174>
 800340a:	e092      	b.n	8003532 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800340c:	4a50      	ldr	r2, [pc, #320]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	089b      	lsrs	r3, r3, #2
 8003412:	3318      	adds	r3, #24
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	589b      	ldr	r3, [r3, r2]
 8003418:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	2203      	movs	r2, #3
 800341e:	4013      	ands	r3, r2
 8003420:	00db      	lsls	r3, r3, #3
 8003422:	220f      	movs	r2, #15
 8003424:	409a      	lsls	r2, r3
 8003426:	0013      	movs	r3, r2
 8003428:	43da      	mvns	r2, r3
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	4013      	ands	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	23a0      	movs	r3, #160	; 0xa0
 8003434:	05db      	lsls	r3, r3, #23
 8003436:	429a      	cmp	r2, r3
 8003438:	d013      	beq.n	8003462 <HAL_GPIO_Init+0x1ca>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a45      	ldr	r2, [pc, #276]	; (8003554 <HAL_GPIO_Init+0x2bc>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d00d      	beq.n	800345e <HAL_GPIO_Init+0x1c6>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a44      	ldr	r2, [pc, #272]	; (8003558 <HAL_GPIO_Init+0x2c0>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d007      	beq.n	800345a <HAL_GPIO_Init+0x1c2>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a43      	ldr	r2, [pc, #268]	; (800355c <HAL_GPIO_Init+0x2c4>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d101      	bne.n	8003456 <HAL_GPIO_Init+0x1be>
 8003452:	2303      	movs	r3, #3
 8003454:	e006      	b.n	8003464 <HAL_GPIO_Init+0x1cc>
 8003456:	2305      	movs	r3, #5
 8003458:	e004      	b.n	8003464 <HAL_GPIO_Init+0x1cc>
 800345a:	2302      	movs	r3, #2
 800345c:	e002      	b.n	8003464 <HAL_GPIO_Init+0x1cc>
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <HAL_GPIO_Init+0x1cc>
 8003462:	2300      	movs	r3, #0
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	2103      	movs	r1, #3
 8003468:	400a      	ands	r2, r1
 800346a:	00d2      	lsls	r2, r2, #3
 800346c:	4093      	lsls	r3, r2
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003474:	4936      	ldr	r1, [pc, #216]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	089b      	lsrs	r3, r3, #2
 800347a:	3318      	adds	r3, #24
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003482:	4a33      	ldr	r2, [pc, #204]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 8003484:	2380      	movs	r3, #128	; 0x80
 8003486:	58d3      	ldr	r3, [r2, r3]
 8003488:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	43da      	mvns	r2, r3
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4013      	ands	r3, r2
 8003492:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	2380      	movs	r3, #128	; 0x80
 800349a:	025b      	lsls	r3, r3, #9
 800349c:	4013      	ands	r3, r2
 800349e:	d003      	beq.n	80034a8 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80034a8:	4929      	ldr	r1, [pc, #164]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 80034aa:	2280      	movs	r2, #128	; 0x80
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80034b0:	4a27      	ldr	r2, [pc, #156]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 80034b2:	2384      	movs	r3, #132	; 0x84
 80034b4:	58d3      	ldr	r3, [r2, r3]
 80034b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	43da      	mvns	r2, r3
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	4013      	ands	r3, r2
 80034c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	029b      	lsls	r3, r3, #10
 80034ca:	4013      	ands	r3, r2
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80034d6:	491e      	ldr	r1, [pc, #120]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 80034d8:	2284      	movs	r2, #132	; 0x84
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034de:	4b1c      	ldr	r3, [pc, #112]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	43da      	mvns	r2, r3
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	4013      	ands	r3, r2
 80034ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	2380      	movs	r3, #128	; 0x80
 80034f4:	035b      	lsls	r3, r3, #13
 80034f6:	4013      	ands	r3, r2
 80034f8:	d003      	beq.n	8003502 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4313      	orrs	r3, r2
 8003500:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003502:	4b13      	ldr	r3, [pc, #76]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003508:	4b11      	ldr	r3, [pc, #68]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	43da      	mvns	r2, r3
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	4013      	ands	r3, r2
 8003516:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	2380      	movs	r3, #128	; 0x80
 800351e:	039b      	lsls	r3, r3, #14
 8003520:	4013      	ands	r3, r2
 8003522:	d003      	beq.n	800352c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800352c:	4b08      	ldr	r3, [pc, #32]	; (8003550 <HAL_GPIO_Init+0x2b8>)
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	3301      	adds	r3, #1
 8003536:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	40da      	lsrs	r2, r3
 8003540:	1e13      	subs	r3, r2, #0
 8003542:	d000      	beq.n	8003546 <HAL_GPIO_Init+0x2ae>
 8003544:	e6b0      	b.n	80032a8 <HAL_GPIO_Init+0x10>
  }
}
 8003546:	46c0      	nop			; (mov r8, r8)
 8003548:	46bd      	mov	sp, r7
 800354a:	b006      	add	sp, #24
 800354c:	bd80      	pop	{r7, pc}
 800354e:	46c0      	nop			; (mov r8, r8)
 8003550:	40021800 	.word	0x40021800
 8003554:	50000400 	.word	0x50000400
 8003558:	50000800 	.word	0x50000800
 800355c:	50000c00 	.word	0x50000c00

08003560 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	0008      	movs	r0, r1
 800356a:	0011      	movs	r1, r2
 800356c:	1cbb      	adds	r3, r7, #2
 800356e:	1c02      	adds	r2, r0, #0
 8003570:	801a      	strh	r2, [r3, #0]
 8003572:	1c7b      	adds	r3, r7, #1
 8003574:	1c0a      	adds	r2, r1, #0
 8003576:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003578:	1c7b      	adds	r3, r7, #1
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d004      	beq.n	800358a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003580:	1cbb      	adds	r3, r7, #2
 8003582:	881a      	ldrh	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003588:	e003      	b.n	8003592 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800358a:	1cbb      	adds	r3, r7, #2
 800358c:	881a      	ldrh	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	46bd      	mov	sp, r7
 8003596:	b002      	add	sp, #8
 8003598:	bd80      	pop	{r7, pc}
	...

0800359c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e082      	b.n	80036b4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2241      	movs	r2, #65	; 0x41
 80035b2:	5c9b      	ldrb	r3, [r3, r2]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d107      	bne.n	80035ca <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2240      	movs	r2, #64	; 0x40
 80035be:	2100      	movs	r1, #0
 80035c0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	0018      	movs	r0, r3
 80035c6:	f7ff faef 	bl	8002ba8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2241      	movs	r2, #65	; 0x41
 80035ce:	2124      	movs	r1, #36	; 0x24
 80035d0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2101      	movs	r1, #1
 80035de:	438a      	bics	r2, r1
 80035e0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4934      	ldr	r1, [pc, #208]	; (80036bc <HAL_I2C_Init+0x120>)
 80035ec:	400a      	ands	r2, r1
 80035ee:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4931      	ldr	r1, [pc, #196]	; (80036c0 <HAL_I2C_Init+0x124>)
 80035fc:	400a      	ands	r2, r1
 80035fe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d108      	bne.n	800361a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2180      	movs	r1, #128	; 0x80
 8003612:	0209      	lsls	r1, r1, #8
 8003614:	430a      	orrs	r2, r1
 8003616:	609a      	str	r2, [r3, #8]
 8003618:	e007      	b.n	800362a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2184      	movs	r1, #132	; 0x84
 8003624:	0209      	lsls	r1, r1, #8
 8003626:	430a      	orrs	r2, r1
 8003628:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	2b02      	cmp	r3, #2
 8003630:	d104      	bne.n	800363c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2280      	movs	r2, #128	; 0x80
 8003638:	0112      	lsls	r2, r2, #4
 800363a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	491f      	ldr	r1, [pc, #124]	; (80036c4 <HAL_I2C_Init+0x128>)
 8003648:	430a      	orrs	r2, r1
 800364a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	491a      	ldr	r1, [pc, #104]	; (80036c0 <HAL_I2C_Init+0x124>)
 8003658:	400a      	ands	r2, r1
 800365a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691a      	ldr	r2, [r3, #16]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	431a      	orrs	r2, r3
 8003666:	0011      	movs	r1, r2
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	021a      	lsls	r2, r3, #8
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	69d9      	ldr	r1, [r3, #28]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1a      	ldr	r2, [r3, #32]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2101      	movs	r1, #1
 8003692:	430a      	orrs	r2, r1
 8003694:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2241      	movs	r2, #65	; 0x41
 80036a0:	2120      	movs	r1, #32
 80036a2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2242      	movs	r2, #66	; 0x42
 80036ae:	2100      	movs	r1, #0
 80036b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	0018      	movs	r0, r3
 80036b6:	46bd      	mov	sp, r7
 80036b8:	b002      	add	sp, #8
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	f0ffffff 	.word	0xf0ffffff
 80036c0:	ffff7fff 	.word	0xffff7fff
 80036c4:	02008000 	.word	0x02008000

080036c8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036c8:	b590      	push	{r4, r7, lr}
 80036ca:	b089      	sub	sp, #36	; 0x24
 80036cc:	af02      	add	r7, sp, #8
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	000c      	movs	r4, r1
 80036d2:	0010      	movs	r0, r2
 80036d4:	0019      	movs	r1, r3
 80036d6:	230a      	movs	r3, #10
 80036d8:	18fb      	adds	r3, r7, r3
 80036da:	1c22      	adds	r2, r4, #0
 80036dc:	801a      	strh	r2, [r3, #0]
 80036de:	2308      	movs	r3, #8
 80036e0:	18fb      	adds	r3, r7, r3
 80036e2:	1c02      	adds	r2, r0, #0
 80036e4:	801a      	strh	r2, [r3, #0]
 80036e6:	1dbb      	adds	r3, r7, #6
 80036e8:	1c0a      	adds	r2, r1, #0
 80036ea:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2241      	movs	r2, #65	; 0x41
 80036f0:	5c9b      	ldrb	r3, [r3, r2]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	d000      	beq.n	80036fa <HAL_I2C_Mem_Write+0x32>
 80036f8:	e10c      	b.n	8003914 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d004      	beq.n	800370a <HAL_I2C_Mem_Write+0x42>
 8003700:	232c      	movs	r3, #44	; 0x2c
 8003702:	18fb      	adds	r3, r7, r3
 8003704:	881b      	ldrh	r3, [r3, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d105      	bne.n	8003716 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2280      	movs	r2, #128	; 0x80
 800370e:	0092      	lsls	r2, r2, #2
 8003710:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e0ff      	b.n	8003916 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2240      	movs	r2, #64	; 0x40
 800371a:	5c9b      	ldrb	r3, [r3, r2]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d101      	bne.n	8003724 <HAL_I2C_Mem_Write+0x5c>
 8003720:	2302      	movs	r3, #2
 8003722:	e0f8      	b.n	8003916 <HAL_I2C_Mem_Write+0x24e>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2240      	movs	r2, #64	; 0x40
 8003728:	2101      	movs	r1, #1
 800372a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800372c:	f7ff fc30 	bl	8002f90 <HAL_GetTick>
 8003730:	0003      	movs	r3, r0
 8003732:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003734:	2380      	movs	r3, #128	; 0x80
 8003736:	0219      	lsls	r1, r3, #8
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	2319      	movs	r3, #25
 8003740:	2201      	movs	r2, #1
 8003742:	f000 fb0b 	bl	8003d5c <I2C_WaitOnFlagUntilTimeout>
 8003746:	1e03      	subs	r3, r0, #0
 8003748:	d001      	beq.n	800374e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e0e3      	b.n	8003916 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2241      	movs	r2, #65	; 0x41
 8003752:	2121      	movs	r1, #33	; 0x21
 8003754:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2242      	movs	r2, #66	; 0x42
 800375a:	2140      	movs	r1, #64	; 0x40
 800375c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003768:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	222c      	movs	r2, #44	; 0x2c
 800376e:	18ba      	adds	r2, r7, r2
 8003770:	8812      	ldrh	r2, [r2, #0]
 8003772:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800377a:	1dbb      	adds	r3, r7, #6
 800377c:	881c      	ldrh	r4, [r3, #0]
 800377e:	2308      	movs	r3, #8
 8003780:	18fb      	adds	r3, r7, r3
 8003782:	881a      	ldrh	r2, [r3, #0]
 8003784:	230a      	movs	r3, #10
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	8819      	ldrh	r1, [r3, #0]
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	9301      	str	r3, [sp, #4]
 8003790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	0023      	movs	r3, r4
 8003796:	f000 f9f9 	bl	8003b8c <I2C_RequestMemoryWrite>
 800379a:	1e03      	subs	r3, r0, #0
 800379c:	d005      	beq.n	80037aa <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2240      	movs	r2, #64	; 0x40
 80037a2:	2100      	movs	r1, #0
 80037a4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e0b5      	b.n	8003916 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	2bff      	cmp	r3, #255	; 0xff
 80037b2:	d911      	bls.n	80037d8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	22ff      	movs	r2, #255	; 0xff
 80037b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037be:	b2da      	uxtb	r2, r3
 80037c0:	2380      	movs	r3, #128	; 0x80
 80037c2:	045c      	lsls	r4, r3, #17
 80037c4:	230a      	movs	r3, #10
 80037c6:	18fb      	adds	r3, r7, r3
 80037c8:	8819      	ldrh	r1, [r3, #0]
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	2300      	movs	r3, #0
 80037ce:	9300      	str	r3, [sp, #0]
 80037d0:	0023      	movs	r3, r4
 80037d2:	f000 fbe3 	bl	8003f9c <I2C_TransferConfig>
 80037d6:	e012      	b.n	80037fe <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e6:	b2da      	uxtb	r2, r3
 80037e8:	2380      	movs	r3, #128	; 0x80
 80037ea:	049c      	lsls	r4, r3, #18
 80037ec:	230a      	movs	r3, #10
 80037ee:	18fb      	adds	r3, r7, r3
 80037f0:	8819      	ldrh	r1, [r3, #0]
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	2300      	movs	r3, #0
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	0023      	movs	r3, r4
 80037fa:	f000 fbcf 	bl	8003f9c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	0018      	movs	r0, r3
 8003806:	f000 fae8 	bl	8003dda <I2C_WaitOnTXISFlagUntilTimeout>
 800380a:	1e03      	subs	r3, r0, #0
 800380c:	d001      	beq.n	8003812 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e081      	b.n	8003916 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	781a      	ldrb	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003822:	1c5a      	adds	r2, r3, #1
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382c:	b29b      	uxth	r3, r3
 800382e:	3b01      	subs	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383a:	3b01      	subs	r3, #1
 800383c:	b29a      	uxth	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003846:	b29b      	uxth	r3, r3
 8003848:	2b00      	cmp	r3, #0
 800384a:	d03a      	beq.n	80038c2 <HAL_I2C_Mem_Write+0x1fa>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003850:	2b00      	cmp	r3, #0
 8003852:	d136      	bne.n	80038c2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	9300      	str	r3, [sp, #0]
 800385c:	0013      	movs	r3, r2
 800385e:	2200      	movs	r2, #0
 8003860:	2180      	movs	r1, #128	; 0x80
 8003862:	f000 fa7b 	bl	8003d5c <I2C_WaitOnFlagUntilTimeout>
 8003866:	1e03      	subs	r3, r0, #0
 8003868:	d001      	beq.n	800386e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e053      	b.n	8003916 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003872:	b29b      	uxth	r3, r3
 8003874:	2bff      	cmp	r3, #255	; 0xff
 8003876:	d911      	bls.n	800389c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	22ff      	movs	r2, #255	; 0xff
 800387c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003882:	b2da      	uxtb	r2, r3
 8003884:	2380      	movs	r3, #128	; 0x80
 8003886:	045c      	lsls	r4, r3, #17
 8003888:	230a      	movs	r3, #10
 800388a:	18fb      	adds	r3, r7, r3
 800388c:	8819      	ldrh	r1, [r3, #0]
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	2300      	movs	r3, #0
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	0023      	movs	r3, r4
 8003896:	f000 fb81 	bl	8003f9c <I2C_TransferConfig>
 800389a:	e012      	b.n	80038c2 <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	2380      	movs	r3, #128	; 0x80
 80038ae:	049c      	lsls	r4, r3, #18
 80038b0:	230a      	movs	r3, #10
 80038b2:	18fb      	adds	r3, r7, r3
 80038b4:	8819      	ldrh	r1, [r3, #0]
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	2300      	movs	r3, #0
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	0023      	movs	r3, r4
 80038be:	f000 fb6d 	bl	8003f9c <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d198      	bne.n	80037fe <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	0018      	movs	r0, r3
 80038d4:	f000 fac0 	bl	8003e58 <I2C_WaitOnSTOPFlagUntilTimeout>
 80038d8:	1e03      	subs	r3, r0, #0
 80038da:	d001      	beq.n	80038e0 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e01a      	b.n	8003916 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2220      	movs	r2, #32
 80038e6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	490b      	ldr	r1, [pc, #44]	; (8003920 <HAL_I2C_Mem_Write+0x258>)
 80038f4:	400a      	ands	r2, r1
 80038f6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2241      	movs	r2, #65	; 0x41
 80038fc:	2120      	movs	r1, #32
 80038fe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2242      	movs	r2, #66	; 0x42
 8003904:	2100      	movs	r1, #0
 8003906:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2240      	movs	r2, #64	; 0x40
 800390c:	2100      	movs	r1, #0
 800390e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003910:	2300      	movs	r3, #0
 8003912:	e000      	b.n	8003916 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8003914:	2302      	movs	r3, #2
  }
}
 8003916:	0018      	movs	r0, r3
 8003918:	46bd      	mov	sp, r7
 800391a:	b007      	add	sp, #28
 800391c:	bd90      	pop	{r4, r7, pc}
 800391e:	46c0      	nop			; (mov r8, r8)
 8003920:	fe00e800 	.word	0xfe00e800

08003924 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003924:	b590      	push	{r4, r7, lr}
 8003926:	b089      	sub	sp, #36	; 0x24
 8003928:	af02      	add	r7, sp, #8
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	000c      	movs	r4, r1
 800392e:	0010      	movs	r0, r2
 8003930:	0019      	movs	r1, r3
 8003932:	230a      	movs	r3, #10
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	1c22      	adds	r2, r4, #0
 8003938:	801a      	strh	r2, [r3, #0]
 800393a:	2308      	movs	r3, #8
 800393c:	18fb      	adds	r3, r7, r3
 800393e:	1c02      	adds	r2, r0, #0
 8003940:	801a      	strh	r2, [r3, #0]
 8003942:	1dbb      	adds	r3, r7, #6
 8003944:	1c0a      	adds	r2, r1, #0
 8003946:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2241      	movs	r2, #65	; 0x41
 800394c:	5c9b      	ldrb	r3, [r3, r2]
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b20      	cmp	r3, #32
 8003952:	d000      	beq.n	8003956 <HAL_I2C_Mem_Read+0x32>
 8003954:	e110      	b.n	8003b78 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8003956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003958:	2b00      	cmp	r3, #0
 800395a:	d004      	beq.n	8003966 <HAL_I2C_Mem_Read+0x42>
 800395c:	232c      	movs	r3, #44	; 0x2c
 800395e:	18fb      	adds	r3, r7, r3
 8003960:	881b      	ldrh	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d105      	bne.n	8003972 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2280      	movs	r2, #128	; 0x80
 800396a:	0092      	lsls	r2, r2, #2
 800396c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e103      	b.n	8003b7a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2240      	movs	r2, #64	; 0x40
 8003976:	5c9b      	ldrb	r3, [r3, r2]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d101      	bne.n	8003980 <HAL_I2C_Mem_Read+0x5c>
 800397c:	2302      	movs	r3, #2
 800397e:	e0fc      	b.n	8003b7a <HAL_I2C_Mem_Read+0x256>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2240      	movs	r2, #64	; 0x40
 8003984:	2101      	movs	r1, #1
 8003986:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003988:	f7ff fb02 	bl	8002f90 <HAL_GetTick>
 800398c:	0003      	movs	r3, r0
 800398e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003990:	2380      	movs	r3, #128	; 0x80
 8003992:	0219      	lsls	r1, r3, #8
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	2319      	movs	r3, #25
 800399c:	2201      	movs	r2, #1
 800399e:	f000 f9dd 	bl	8003d5c <I2C_WaitOnFlagUntilTimeout>
 80039a2:	1e03      	subs	r3, r0, #0
 80039a4:	d001      	beq.n	80039aa <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e0e7      	b.n	8003b7a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2241      	movs	r2, #65	; 0x41
 80039ae:	2122      	movs	r1, #34	; 0x22
 80039b0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2242      	movs	r2, #66	; 0x42
 80039b6:	2140      	movs	r1, #64	; 0x40
 80039b8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	222c      	movs	r2, #44	; 0x2c
 80039ca:	18ba      	adds	r2, r7, r2
 80039cc:	8812      	ldrh	r2, [r2, #0]
 80039ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039d6:	1dbb      	adds	r3, r7, #6
 80039d8:	881c      	ldrh	r4, [r3, #0]
 80039da:	2308      	movs	r3, #8
 80039dc:	18fb      	adds	r3, r7, r3
 80039de:	881a      	ldrh	r2, [r3, #0]
 80039e0:	230a      	movs	r3, #10
 80039e2:	18fb      	adds	r3, r7, r3
 80039e4:	8819      	ldrh	r1, [r3, #0]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	9301      	str	r3, [sp, #4]
 80039ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	0023      	movs	r3, r4
 80039f2:	f000 f92f 	bl	8003c54 <I2C_RequestMemoryRead>
 80039f6:	1e03      	subs	r3, r0, #0
 80039f8:	d005      	beq.n	8003a06 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2240      	movs	r2, #64	; 0x40
 80039fe:	2100      	movs	r1, #0
 8003a00:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e0b9      	b.n	8003b7a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	2bff      	cmp	r3, #255	; 0xff
 8003a0e:	d911      	bls.n	8003a34 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	22ff      	movs	r2, #255	; 0xff
 8003a14:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a1a:	b2da      	uxtb	r2, r3
 8003a1c:	2380      	movs	r3, #128	; 0x80
 8003a1e:	045c      	lsls	r4, r3, #17
 8003a20:	230a      	movs	r3, #10
 8003a22:	18fb      	adds	r3, r7, r3
 8003a24:	8819      	ldrh	r1, [r3, #0]
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	4b56      	ldr	r3, [pc, #344]	; (8003b84 <HAL_I2C_Mem_Read+0x260>)
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	0023      	movs	r3, r4
 8003a2e:	f000 fab5 	bl	8003f9c <I2C_TransferConfig>
 8003a32:	e012      	b.n	8003a5a <HAL_I2C_Mem_Read+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a42:	b2da      	uxtb	r2, r3
 8003a44:	2380      	movs	r3, #128	; 0x80
 8003a46:	049c      	lsls	r4, r3, #18
 8003a48:	230a      	movs	r3, #10
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	8819      	ldrh	r1, [r3, #0]
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	4b4c      	ldr	r3, [pc, #304]	; (8003b84 <HAL_I2C_Mem_Read+0x260>)
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	0023      	movs	r3, r4
 8003a56:	f000 faa1 	bl	8003f9c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003a5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	0013      	movs	r3, r2
 8003a64:	2200      	movs	r2, #0
 8003a66:	2104      	movs	r1, #4
 8003a68:	f000 f978 	bl	8003d5c <I2C_WaitOnFlagUntilTimeout>
 8003a6c:	1e03      	subs	r3, r0, #0
 8003a6e:	d001      	beq.n	8003a74 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e082      	b.n	8003b7a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a86:	1c5a      	adds	r2, r3, #1
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a90:	3b01      	subs	r3, #1
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d03a      	beq.n	8003b26 <HAL_I2C_Mem_Read+0x202>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d136      	bne.n	8003b26 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	0013      	movs	r3, r2
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2180      	movs	r1, #128	; 0x80
 8003ac6:	f000 f949 	bl	8003d5c <I2C_WaitOnFlagUntilTimeout>
 8003aca:	1e03      	subs	r3, r0, #0
 8003acc:	d001      	beq.n	8003ad2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e053      	b.n	8003b7a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	2bff      	cmp	r3, #255	; 0xff
 8003ada:	d911      	bls.n	8003b00 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	22ff      	movs	r2, #255	; 0xff
 8003ae0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae6:	b2da      	uxtb	r2, r3
 8003ae8:	2380      	movs	r3, #128	; 0x80
 8003aea:	045c      	lsls	r4, r3, #17
 8003aec:	230a      	movs	r3, #10
 8003aee:	18fb      	adds	r3, r7, r3
 8003af0:	8819      	ldrh	r1, [r3, #0]
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	2300      	movs	r3, #0
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	0023      	movs	r3, r4
 8003afa:	f000 fa4f 	bl	8003f9c <I2C_TransferConfig>
 8003afe:	e012      	b.n	8003b26 <HAL_I2C_Mem_Read+0x202>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b0e:	b2da      	uxtb	r2, r3
 8003b10:	2380      	movs	r3, #128	; 0x80
 8003b12:	049c      	lsls	r4, r3, #18
 8003b14:	230a      	movs	r3, #10
 8003b16:	18fb      	adds	r3, r7, r3
 8003b18:	8819      	ldrh	r1, [r3, #0]
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	0023      	movs	r3, r4
 8003b22:	f000 fa3b 	bl	8003f9c <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d194      	bne.n	8003a5a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	0018      	movs	r0, r3
 8003b38:	f000 f98e 	bl	8003e58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b3c:	1e03      	subs	r3, r0, #0
 8003b3e:	d001      	beq.n	8003b44 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e01a      	b.n	8003b7a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	490c      	ldr	r1, [pc, #48]	; (8003b88 <HAL_I2C_Mem_Read+0x264>)
 8003b58:	400a      	ands	r2, r1
 8003b5a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2241      	movs	r2, #65	; 0x41
 8003b60:	2120      	movs	r1, #32
 8003b62:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2242      	movs	r2, #66	; 0x42
 8003b68:	2100      	movs	r1, #0
 8003b6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2240      	movs	r2, #64	; 0x40
 8003b70:	2100      	movs	r1, #0
 8003b72:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	e000      	b.n	8003b7a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8003b78:	2302      	movs	r3, #2
  }
}
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	b007      	add	sp, #28
 8003b80:	bd90      	pop	{r4, r7, pc}
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	80002400 	.word	0x80002400
 8003b88:	fe00e800 	.word	0xfe00e800

08003b8c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b8c:	b5b0      	push	{r4, r5, r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	000c      	movs	r4, r1
 8003b96:	0010      	movs	r0, r2
 8003b98:	0019      	movs	r1, r3
 8003b9a:	250a      	movs	r5, #10
 8003b9c:	197b      	adds	r3, r7, r5
 8003b9e:	1c22      	adds	r2, r4, #0
 8003ba0:	801a      	strh	r2, [r3, #0]
 8003ba2:	2308      	movs	r3, #8
 8003ba4:	18fb      	adds	r3, r7, r3
 8003ba6:	1c02      	adds	r2, r0, #0
 8003ba8:	801a      	strh	r2, [r3, #0]
 8003baa:	1dbb      	adds	r3, r7, #6
 8003bac:	1c0a      	adds	r2, r1, #0
 8003bae:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003bb0:	1dbb      	adds	r3, r7, #6
 8003bb2:	881b      	ldrh	r3, [r3, #0]
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	2380      	movs	r3, #128	; 0x80
 8003bb8:	045c      	lsls	r4, r3, #17
 8003bba:	197b      	adds	r3, r7, r5
 8003bbc:	8819      	ldrh	r1, [r3, #0]
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	4b23      	ldr	r3, [pc, #140]	; (8003c50 <I2C_RequestMemoryWrite+0xc4>)
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	0023      	movs	r3, r4
 8003bc6:	f000 f9e9 	bl	8003f9c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bcc:	6a39      	ldr	r1, [r7, #32]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f000 f902 	bl	8003dda <I2C_WaitOnTXISFlagUntilTimeout>
 8003bd6:	1e03      	subs	r3, r0, #0
 8003bd8:	d001      	beq.n	8003bde <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e033      	b.n	8003c46 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bde:	1dbb      	adds	r3, r7, #6
 8003be0:	881b      	ldrh	r3, [r3, #0]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d107      	bne.n	8003bf6 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003be6:	2308      	movs	r3, #8
 8003be8:	18fb      	adds	r3, r7, r3
 8003bea:	881b      	ldrh	r3, [r3, #0]
 8003bec:	b2da      	uxtb	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	629a      	str	r2, [r3, #40]	; 0x28
 8003bf4:	e019      	b.n	8003c2a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003bf6:	2308      	movs	r3, #8
 8003bf8:	18fb      	adds	r3, r7, r3
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	0a1b      	lsrs	r3, r3, #8
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	b2da      	uxtb	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c0a:	6a39      	ldr	r1, [r7, #32]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	0018      	movs	r0, r3
 8003c10:	f000 f8e3 	bl	8003dda <I2C_WaitOnTXISFlagUntilTimeout>
 8003c14:	1e03      	subs	r3, r0, #0
 8003c16:	d001      	beq.n	8003c1c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e014      	b.n	8003c46 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c1c:	2308      	movs	r3, #8
 8003c1e:	18fb      	adds	r3, r7, r3
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	b2da      	uxtb	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003c2a:	6a3a      	ldr	r2, [r7, #32]
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	0013      	movs	r3, r2
 8003c34:	2200      	movs	r2, #0
 8003c36:	2180      	movs	r1, #128	; 0x80
 8003c38:	f000 f890 	bl	8003d5c <I2C_WaitOnFlagUntilTimeout>
 8003c3c:	1e03      	subs	r3, r0, #0
 8003c3e:	d001      	beq.n	8003c44 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	0018      	movs	r0, r3
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b004      	add	sp, #16
 8003c4c:	bdb0      	pop	{r4, r5, r7, pc}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	80002000 	.word	0x80002000

08003c54 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c54:	b5b0      	push	{r4, r5, r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af02      	add	r7, sp, #8
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	000c      	movs	r4, r1
 8003c5e:	0010      	movs	r0, r2
 8003c60:	0019      	movs	r1, r3
 8003c62:	250a      	movs	r5, #10
 8003c64:	197b      	adds	r3, r7, r5
 8003c66:	1c22      	adds	r2, r4, #0
 8003c68:	801a      	strh	r2, [r3, #0]
 8003c6a:	2308      	movs	r3, #8
 8003c6c:	18fb      	adds	r3, r7, r3
 8003c6e:	1c02      	adds	r2, r0, #0
 8003c70:	801a      	strh	r2, [r3, #0]
 8003c72:	1dbb      	adds	r3, r7, #6
 8003c74:	1c0a      	adds	r2, r1, #0
 8003c76:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003c78:	1dbb      	adds	r3, r7, #6
 8003c7a:	881b      	ldrh	r3, [r3, #0]
 8003c7c:	b2da      	uxtb	r2, r3
 8003c7e:	197b      	adds	r3, r7, r5
 8003c80:	8819      	ldrh	r1, [r3, #0]
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	4b23      	ldr	r3, [pc, #140]	; (8003d14 <I2C_RequestMemoryRead+0xc0>)
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	2300      	movs	r3, #0
 8003c8a:	f000 f987 	bl	8003f9c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c90:	6a39      	ldr	r1, [r7, #32]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	0018      	movs	r0, r3
 8003c96:	f000 f8a0 	bl	8003dda <I2C_WaitOnTXISFlagUntilTimeout>
 8003c9a:	1e03      	subs	r3, r0, #0
 8003c9c:	d001      	beq.n	8003ca2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e033      	b.n	8003d0a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ca2:	1dbb      	adds	r3, r7, #6
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d107      	bne.n	8003cba <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003caa:	2308      	movs	r3, #8
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	881b      	ldrh	r3, [r3, #0]
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	629a      	str	r2, [r3, #40]	; 0x28
 8003cb8:	e019      	b.n	8003cee <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003cba:	2308      	movs	r3, #8
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	0a1b      	lsrs	r3, r3, #8
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	b2da      	uxtb	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ccc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cce:	6a39      	ldr	r1, [r7, #32]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	f000 f881 	bl	8003dda <I2C_WaitOnTXISFlagUntilTimeout>
 8003cd8:	1e03      	subs	r3, r0, #0
 8003cda:	d001      	beq.n	8003ce0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e014      	b.n	8003d0a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ce0:	2308      	movs	r3, #8
 8003ce2:	18fb      	adds	r3, r7, r3
 8003ce4:	881b      	ldrh	r3, [r3, #0]
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003cee:	6a3a      	ldr	r2, [r7, #32]
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	0013      	movs	r3, r2
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	2140      	movs	r1, #64	; 0x40
 8003cfc:	f000 f82e 	bl	8003d5c <I2C_WaitOnFlagUntilTimeout>
 8003d00:	1e03      	subs	r3, r0, #0
 8003d02:	d001      	beq.n	8003d08 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e000      	b.n	8003d0a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	b004      	add	sp, #16
 8003d10:	bdb0      	pop	{r4, r5, r7, pc}
 8003d12:	46c0      	nop			; (mov r8, r8)
 8003d14:	80002000 	.word	0x80002000

08003d18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	2202      	movs	r2, #2
 8003d28:	4013      	ands	r3, r2
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d103      	bne.n	8003d36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2200      	movs	r2, #0
 8003d34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	4013      	ands	r3, r2
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d007      	beq.n	8003d54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699a      	ldr	r2, [r3, #24]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2101      	movs	r1, #1
 8003d50:	430a      	orrs	r2, r1
 8003d52:	619a      	str	r2, [r3, #24]
  }
}
 8003d54:	46c0      	nop			; (mov r8, r8)
 8003d56:	46bd      	mov	sp, r7
 8003d58:	b002      	add	sp, #8
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	603b      	str	r3, [r7, #0]
 8003d68:	1dfb      	adds	r3, r7, #7
 8003d6a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d6c:	e021      	b.n	8003db2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	3301      	adds	r3, #1
 8003d72:	d01e      	beq.n	8003db2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d74:	f7ff f90c 	bl	8002f90 <HAL_GetTick>
 8003d78:	0002      	movs	r2, r0
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d302      	bcc.n	8003d8a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d113      	bne.n	8003db2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8e:	2220      	movs	r2, #32
 8003d90:	431a      	orrs	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2241      	movs	r2, #65	; 0x41
 8003d9a:	2120      	movs	r1, #32
 8003d9c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2242      	movs	r2, #66	; 0x42
 8003da2:	2100      	movs	r1, #0
 8003da4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2240      	movs	r2, #64	; 0x40
 8003daa:	2100      	movs	r1, #0
 8003dac:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e00f      	b.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	68ba      	ldr	r2, [r7, #8]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	425a      	negs	r2, r3
 8003dc2:	4153      	adcs	r3, r2
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	001a      	movs	r2, r3
 8003dc8:	1dfb      	adds	r3, r7, #7
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d0ce      	beq.n	8003d6e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b004      	add	sp, #16
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b084      	sub	sp, #16
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003de6:	e02b      	b.n	8003e40 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	68b9      	ldr	r1, [r7, #8]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	0018      	movs	r0, r3
 8003df0:	f000 f86e 	bl	8003ed0 <I2C_IsAcknowledgeFailed>
 8003df4:	1e03      	subs	r3, r0, #0
 8003df6:	d001      	beq.n	8003dfc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e029      	b.n	8003e50 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	d01e      	beq.n	8003e40 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e02:	f7ff f8c5 	bl	8002f90 <HAL_GetTick>
 8003e06:	0002      	movs	r2, r0
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d302      	bcc.n	8003e18 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d113      	bne.n	8003e40 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2241      	movs	r2, #65	; 0x41
 8003e28:	2120      	movs	r1, #32
 8003e2a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2242      	movs	r2, #66	; 0x42
 8003e30:	2100      	movs	r1, #0
 8003e32:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2240      	movs	r2, #64	; 0x40
 8003e38:	2100      	movs	r1, #0
 8003e3a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e007      	b.n	8003e50 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	2202      	movs	r2, #2
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d1cc      	bne.n	8003de8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	0018      	movs	r0, r3
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b004      	add	sp, #16
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e64:	e028      	b.n	8003eb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	68b9      	ldr	r1, [r7, #8]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	f000 f82f 	bl	8003ed0 <I2C_IsAcknowledgeFailed>
 8003e72:	1e03      	subs	r3, r0, #0
 8003e74:	d001      	beq.n	8003e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e026      	b.n	8003ec8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e7a:	f7ff f889 	bl	8002f90 <HAL_GetTick>
 8003e7e:	0002      	movs	r2, r0
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d302      	bcc.n	8003e90 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d113      	bne.n	8003eb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e94:	2220      	movs	r2, #32
 8003e96:	431a      	orrs	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2241      	movs	r2, #65	; 0x41
 8003ea0:	2120      	movs	r1, #32
 8003ea2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2242      	movs	r2, #66	; 0x42
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2240      	movs	r2, #64	; 0x40
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e007      	b.n	8003ec8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2b20      	cmp	r3, #32
 8003ec4:	d1cf      	bne.n	8003e66 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	0018      	movs	r0, r3
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b004      	add	sp, #16
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	2210      	movs	r2, #16
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	2b10      	cmp	r3, #16
 8003ee8:	d151      	bne.n	8003f8e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003eea:	e021      	b.n	8003f30 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	d01e      	beq.n	8003f30 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef2:	f7ff f84d 	bl	8002f90 <HAL_GetTick>
 8003ef6:	0002      	movs	r2, r0
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	68ba      	ldr	r2, [r7, #8]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d302      	bcc.n	8003f08 <I2C_IsAcknowledgeFailed+0x38>
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d113      	bne.n	8003f30 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0c:	2220      	movs	r2, #32
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2241      	movs	r2, #65	; 0x41
 8003f18:	2120      	movs	r1, #32
 8003f1a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2242      	movs	r2, #66	; 0x42
 8003f20:	2100      	movs	r1, #0
 8003f22:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2240      	movs	r2, #64	; 0x40
 8003f28:	2100      	movs	r1, #0
 8003f2a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e02f      	b.n	8003f90 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	2220      	movs	r2, #32
 8003f38:	4013      	ands	r3, r2
 8003f3a:	2b20      	cmp	r3, #32
 8003f3c:	d1d6      	bne.n	8003eec <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2210      	movs	r2, #16
 8003f44:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	0018      	movs	r0, r3
 8003f52:	f7ff fee1 	bl	8003d18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	490d      	ldr	r1, [pc, #52]	; (8003f98 <I2C_IsAcknowledgeFailed+0xc8>)
 8003f62:	400a      	ands	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	2204      	movs	r2, #4
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2241      	movs	r2, #65	; 0x41
 8003f76:	2120      	movs	r1, #32
 8003f78:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2242      	movs	r2, #66	; 0x42
 8003f7e:	2100      	movs	r1, #0
 8003f80:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2240      	movs	r2, #64	; 0x40
 8003f86:	2100      	movs	r1, #0
 8003f88:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e000      	b.n	8003f90 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	0018      	movs	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	b004      	add	sp, #16
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	fe00e800 	.word	0xfe00e800

08003f9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003f9c:	b590      	push	{r4, r7, lr}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	0008      	movs	r0, r1
 8003fa6:	0011      	movs	r1, r2
 8003fa8:	607b      	str	r3, [r7, #4]
 8003faa:	240a      	movs	r4, #10
 8003fac:	193b      	adds	r3, r7, r4
 8003fae:	1c02      	adds	r2, r0, #0
 8003fb0:	801a      	strh	r2, [r3, #0]
 8003fb2:	2009      	movs	r0, #9
 8003fb4:	183b      	adds	r3, r7, r0
 8003fb6:	1c0a      	adds	r2, r1, #0
 8003fb8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	6a3a      	ldr	r2, [r7, #32]
 8003fc2:	0d51      	lsrs	r1, r2, #21
 8003fc4:	2280      	movs	r2, #128	; 0x80
 8003fc6:	00d2      	lsls	r2, r2, #3
 8003fc8:	400a      	ands	r2, r1
 8003fca:	490e      	ldr	r1, [pc, #56]	; (8004004 <I2C_TransferConfig+0x68>)
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	43d2      	mvns	r2, r2
 8003fd0:	401a      	ands	r2, r3
 8003fd2:	0011      	movs	r1, r2
 8003fd4:	193b      	adds	r3, r7, r4
 8003fd6:	881b      	ldrh	r3, [r3, #0]
 8003fd8:	059b      	lsls	r3, r3, #22
 8003fda:	0d9a      	lsrs	r2, r3, #22
 8003fdc:	183b      	adds	r3, r7, r0
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	0418      	lsls	r0, r3, #16
 8003fe2:	23ff      	movs	r3, #255	; 0xff
 8003fe4:	041b      	lsls	r3, r3, #16
 8003fe6:	4003      	ands	r3, r0
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	431a      	orrs	r2, r3
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003ffa:	46c0      	nop			; (mov r8, r8)
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	b005      	add	sp, #20
 8004000:	bd90      	pop	{r4, r7, pc}
 8004002:	46c0      	nop			; (mov r8, r8)
 8004004:	03ff63ff 	.word	0x03ff63ff

08004008 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2241      	movs	r2, #65	; 0x41
 8004016:	5c9b      	ldrb	r3, [r3, r2]
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b20      	cmp	r3, #32
 800401c:	d138      	bne.n	8004090 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2240      	movs	r2, #64	; 0x40
 8004022:	5c9b      	ldrb	r3, [r3, r2]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004028:	2302      	movs	r3, #2
 800402a:	e032      	b.n	8004092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2240      	movs	r2, #64	; 0x40
 8004030:	2101      	movs	r1, #1
 8004032:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2241      	movs	r2, #65	; 0x41
 8004038:	2124      	movs	r1, #36	; 0x24
 800403a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2101      	movs	r1, #1
 8004048:	438a      	bics	r2, r1
 800404a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4911      	ldr	r1, [pc, #68]	; (800409c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004058:	400a      	ands	r2, r1
 800405a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6819      	ldr	r1, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2101      	movs	r1, #1
 8004078:	430a      	orrs	r2, r1
 800407a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2241      	movs	r2, #65	; 0x41
 8004080:	2120      	movs	r1, #32
 8004082:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2240      	movs	r2, #64	; 0x40
 8004088:	2100      	movs	r1, #0
 800408a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	e000      	b.n	8004092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004090:	2302      	movs	r3, #2
  }
}
 8004092:	0018      	movs	r0, r3
 8004094:	46bd      	mov	sp, r7
 8004096:	b002      	add	sp, #8
 8004098:	bd80      	pop	{r7, pc}
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	ffffefff 	.word	0xffffefff

080040a0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2241      	movs	r2, #65	; 0x41
 80040ae:	5c9b      	ldrb	r3, [r3, r2]
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b20      	cmp	r3, #32
 80040b4:	d139      	bne.n	800412a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2240      	movs	r2, #64	; 0x40
 80040ba:	5c9b      	ldrb	r3, [r3, r2]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d101      	bne.n	80040c4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80040c0:	2302      	movs	r3, #2
 80040c2:	e033      	b.n	800412c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2240      	movs	r2, #64	; 0x40
 80040c8:	2101      	movs	r1, #1
 80040ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2241      	movs	r2, #65	; 0x41
 80040d0:	2124      	movs	r1, #36	; 0x24
 80040d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2101      	movs	r1, #1
 80040e0:	438a      	bics	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4a11      	ldr	r2, [pc, #68]	; (8004134 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80040f0:	4013      	ands	r3, r2
 80040f2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	021b      	lsls	r3, r3, #8
 80040f8:	68fa      	ldr	r2, [r7, #12]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2101      	movs	r1, #1
 8004112:	430a      	orrs	r2, r1
 8004114:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2241      	movs	r2, #65	; 0x41
 800411a:	2120      	movs	r1, #32
 800411c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2240      	movs	r2, #64	; 0x40
 8004122:	2100      	movs	r1, #0
 8004124:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	e000      	b.n	800412c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800412a:	2302      	movs	r3, #2
  }
}
 800412c:	0018      	movs	r0, r3
 800412e:	46bd      	mov	sp, r7
 8004130:	b004      	add	sp, #16
 8004132:	bd80      	pop	{r7, pc}
 8004134:	fffff0ff 	.word	0xfffff0ff

08004138 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004140:	4b19      	ldr	r3, [pc, #100]	; (80041a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a19      	ldr	r2, [pc, #100]	; (80041ac <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004146:	4013      	ands	r3, r2
 8004148:	0019      	movs	r1, r3
 800414a:	4b17      	ldr	r3, [pc, #92]	; (80041a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	430a      	orrs	r2, r1
 8004150:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	2380      	movs	r3, #128	; 0x80
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	429a      	cmp	r2, r3
 800415a:	d11f      	bne.n	800419c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 800415c:	4b14      	ldr	r3, [pc, #80]	; (80041b0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	0013      	movs	r3, r2
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	189b      	adds	r3, r3, r2
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	4912      	ldr	r1, [pc, #72]	; (80041b4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800416a:	0018      	movs	r0, r3
 800416c:	f7fb ffc8 	bl	8000100 <__udivsi3>
 8004170:	0003      	movs	r3, r0
 8004172:	3301      	adds	r3, #1
 8004174:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004176:	e008      	b.n	800418a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d003      	beq.n	8004186 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	3b01      	subs	r3, #1
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	e001      	b.n	800418a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e009      	b.n	800419e <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800418a:	4b07      	ldr	r3, [pc, #28]	; (80041a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800418c:	695a      	ldr	r2, [r3, #20]
 800418e:	2380      	movs	r3, #128	; 0x80
 8004190:	00db      	lsls	r3, r3, #3
 8004192:	401a      	ands	r2, r3
 8004194:	2380      	movs	r3, #128	; 0x80
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	429a      	cmp	r2, r3
 800419a:	d0ed      	beq.n	8004178 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	0018      	movs	r0, r3
 80041a0:	46bd      	mov	sp, r7
 80041a2:	b004      	add	sp, #16
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	40007000 	.word	0x40007000
 80041ac:	fffff9ff 	.word	0xfffff9ff
 80041b0:	20000010 	.word	0x20000010
 80041b4:	000f4240 	.word	0x000f4240

080041b8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80041bc:	4b03      	ldr	r3, [pc, #12]	; (80041cc <LL_RCC_GetAPB1Prescaler+0x14>)
 80041be:	689a      	ldr	r2, [r3, #8]
 80041c0:	23e0      	movs	r3, #224	; 0xe0
 80041c2:	01db      	lsls	r3, r3, #7
 80041c4:	4013      	ands	r3, r2
}
 80041c6:	0018      	movs	r0, r3
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40021000 	.word	0x40021000

080041d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e2f9      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2201      	movs	r2, #1
 80041e8:	4013      	ands	r3, r2
 80041ea:	d100      	bne.n	80041ee <HAL_RCC_OscConfig+0x1e>
 80041ec:	e07c      	b.n	80042e8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041ee:	4bc3      	ldr	r3, [pc, #780]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	2238      	movs	r2, #56	; 0x38
 80041f4:	4013      	ands	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041f8:	4bc0      	ldr	r3, [pc, #768]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	2203      	movs	r2, #3
 80041fe:	4013      	ands	r3, r2
 8004200:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	2b10      	cmp	r3, #16
 8004206:	d102      	bne.n	800420e <HAL_RCC_OscConfig+0x3e>
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	2b03      	cmp	r3, #3
 800420c:	d002      	beq.n	8004214 <HAL_RCC_OscConfig+0x44>
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	2b08      	cmp	r3, #8
 8004212:	d10b      	bne.n	800422c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004214:	4bb9      	ldr	r3, [pc, #740]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	2380      	movs	r3, #128	; 0x80
 800421a:	029b      	lsls	r3, r3, #10
 800421c:	4013      	ands	r3, r2
 800421e:	d062      	beq.n	80042e6 <HAL_RCC_OscConfig+0x116>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d15e      	bne.n	80042e6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e2d4      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	2380      	movs	r3, #128	; 0x80
 8004232:	025b      	lsls	r3, r3, #9
 8004234:	429a      	cmp	r2, r3
 8004236:	d107      	bne.n	8004248 <HAL_RCC_OscConfig+0x78>
 8004238:	4bb0      	ldr	r3, [pc, #704]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	4baf      	ldr	r3, [pc, #700]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 800423e:	2180      	movs	r1, #128	; 0x80
 8004240:	0249      	lsls	r1, r1, #9
 8004242:	430a      	orrs	r2, r1
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	e020      	b.n	800428a <HAL_RCC_OscConfig+0xba>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	23a0      	movs	r3, #160	; 0xa0
 800424e:	02db      	lsls	r3, r3, #11
 8004250:	429a      	cmp	r2, r3
 8004252:	d10e      	bne.n	8004272 <HAL_RCC_OscConfig+0xa2>
 8004254:	4ba9      	ldr	r3, [pc, #676]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	4ba8      	ldr	r3, [pc, #672]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 800425a:	2180      	movs	r1, #128	; 0x80
 800425c:	02c9      	lsls	r1, r1, #11
 800425e:	430a      	orrs	r2, r1
 8004260:	601a      	str	r2, [r3, #0]
 8004262:	4ba6      	ldr	r3, [pc, #664]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	4ba5      	ldr	r3, [pc, #660]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004268:	2180      	movs	r1, #128	; 0x80
 800426a:	0249      	lsls	r1, r1, #9
 800426c:	430a      	orrs	r2, r1
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	e00b      	b.n	800428a <HAL_RCC_OscConfig+0xba>
 8004272:	4ba2      	ldr	r3, [pc, #648]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	4ba1      	ldr	r3, [pc, #644]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004278:	49a1      	ldr	r1, [pc, #644]	; (8004500 <HAL_RCC_OscConfig+0x330>)
 800427a:	400a      	ands	r2, r1
 800427c:	601a      	str	r2, [r3, #0]
 800427e:	4b9f      	ldr	r3, [pc, #636]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	4b9e      	ldr	r3, [pc, #632]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004284:	499f      	ldr	r1, [pc, #636]	; (8004504 <HAL_RCC_OscConfig+0x334>)
 8004286:	400a      	ands	r2, r1
 8004288:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d014      	beq.n	80042bc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004292:	f7fe fe7d 	bl	8002f90 <HAL_GetTick>
 8004296:	0003      	movs	r3, r0
 8004298:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800429a:	e008      	b.n	80042ae <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800429c:	f7fe fe78 	bl	8002f90 <HAL_GetTick>
 80042a0:	0002      	movs	r2, r0
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b64      	cmp	r3, #100	; 0x64
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e293      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042ae:	4b93      	ldr	r3, [pc, #588]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	2380      	movs	r3, #128	; 0x80
 80042b4:	029b      	lsls	r3, r3, #10
 80042b6:	4013      	ands	r3, r2
 80042b8:	d0f0      	beq.n	800429c <HAL_RCC_OscConfig+0xcc>
 80042ba:	e015      	b.n	80042e8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042bc:	f7fe fe68 	bl	8002f90 <HAL_GetTick>
 80042c0:	0003      	movs	r3, r0
 80042c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042c4:	e008      	b.n	80042d8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c6:	f7fe fe63 	bl	8002f90 <HAL_GetTick>
 80042ca:	0002      	movs	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	2b64      	cmp	r3, #100	; 0x64
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e27e      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042d8:	4b88      	ldr	r3, [pc, #544]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	2380      	movs	r3, #128	; 0x80
 80042de:	029b      	lsls	r3, r3, #10
 80042e0:	4013      	ands	r3, r2
 80042e2:	d1f0      	bne.n	80042c6 <HAL_RCC_OscConfig+0xf6>
 80042e4:	e000      	b.n	80042e8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2202      	movs	r2, #2
 80042ee:	4013      	ands	r3, r2
 80042f0:	d100      	bne.n	80042f4 <HAL_RCC_OscConfig+0x124>
 80042f2:	e099      	b.n	8004428 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042f4:	4b81      	ldr	r3, [pc, #516]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2238      	movs	r2, #56	; 0x38
 80042fa:	4013      	ands	r3, r2
 80042fc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042fe:	4b7f      	ldr	r3, [pc, #508]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	2203      	movs	r2, #3
 8004304:	4013      	ands	r3, r2
 8004306:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	2b10      	cmp	r3, #16
 800430c:	d102      	bne.n	8004314 <HAL_RCC_OscConfig+0x144>
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d002      	beq.n	800431a <HAL_RCC_OscConfig+0x14a>
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d135      	bne.n	8004386 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800431a:	4b78      	ldr	r3, [pc, #480]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	2380      	movs	r3, #128	; 0x80
 8004320:	00db      	lsls	r3, r3, #3
 8004322:	4013      	ands	r3, r2
 8004324:	d005      	beq.n	8004332 <HAL_RCC_OscConfig+0x162>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e251      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004332:	4b72      	ldr	r3, [pc, #456]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	4a74      	ldr	r2, [pc, #464]	; (8004508 <HAL_RCC_OscConfig+0x338>)
 8004338:	4013      	ands	r3, r2
 800433a:	0019      	movs	r1, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	021a      	lsls	r2, r3, #8
 8004342:	4b6e      	ldr	r3, [pc, #440]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004344:	430a      	orrs	r2, r1
 8004346:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d112      	bne.n	8004374 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800434e:	4b6b      	ldr	r3, [pc, #428]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a6e      	ldr	r2, [pc, #440]	; (800450c <HAL_RCC_OscConfig+0x33c>)
 8004354:	4013      	ands	r3, r2
 8004356:	0019      	movs	r1, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691a      	ldr	r2, [r3, #16]
 800435c:	4b67      	ldr	r3, [pc, #412]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 800435e:	430a      	orrs	r2, r1
 8004360:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004362:	4b66      	ldr	r3, [pc, #408]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	0adb      	lsrs	r3, r3, #11
 8004368:	2207      	movs	r2, #7
 800436a:	4013      	ands	r3, r2
 800436c:	4a68      	ldr	r2, [pc, #416]	; (8004510 <HAL_RCC_OscConfig+0x340>)
 800436e:	40da      	lsrs	r2, r3
 8004370:	4b68      	ldr	r3, [pc, #416]	; (8004514 <HAL_RCC_OscConfig+0x344>)
 8004372:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004374:	4b68      	ldr	r3, [pc, #416]	; (8004518 <HAL_RCC_OscConfig+0x348>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	0018      	movs	r0, r3
 800437a:	f7fe fdaf 	bl	8002edc <HAL_InitTick>
 800437e:	1e03      	subs	r3, r0, #0
 8004380:	d051      	beq.n	8004426 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e227      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d030      	beq.n	80043f0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800438e:	4b5b      	ldr	r3, [pc, #364]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a5e      	ldr	r2, [pc, #376]	; (800450c <HAL_RCC_OscConfig+0x33c>)
 8004394:	4013      	ands	r3, r2
 8004396:	0019      	movs	r1, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	691a      	ldr	r2, [r3, #16]
 800439c:	4b57      	ldr	r3, [pc, #348]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 800439e:	430a      	orrs	r2, r1
 80043a0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80043a2:	4b56      	ldr	r3, [pc, #344]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	4b55      	ldr	r3, [pc, #340]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80043a8:	2180      	movs	r1, #128	; 0x80
 80043aa:	0049      	lsls	r1, r1, #1
 80043ac:	430a      	orrs	r2, r1
 80043ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b0:	f7fe fdee 	bl	8002f90 <HAL_GetTick>
 80043b4:	0003      	movs	r3, r0
 80043b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043b8:	e008      	b.n	80043cc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043ba:	f7fe fde9 	bl	8002f90 <HAL_GetTick>
 80043be:	0002      	movs	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d901      	bls.n	80043cc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e204      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043cc:	4b4b      	ldr	r3, [pc, #300]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	2380      	movs	r3, #128	; 0x80
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	4013      	ands	r3, r2
 80043d6:	d0f0      	beq.n	80043ba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d8:	4b48      	ldr	r3, [pc, #288]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	4a4a      	ldr	r2, [pc, #296]	; (8004508 <HAL_RCC_OscConfig+0x338>)
 80043de:	4013      	ands	r3, r2
 80043e0:	0019      	movs	r1, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	021a      	lsls	r2, r3, #8
 80043e8:	4b44      	ldr	r3, [pc, #272]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80043ea:	430a      	orrs	r2, r1
 80043ec:	605a      	str	r2, [r3, #4]
 80043ee:	e01b      	b.n	8004428 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80043f0:	4b42      	ldr	r3, [pc, #264]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	4b41      	ldr	r3, [pc, #260]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80043f6:	4949      	ldr	r1, [pc, #292]	; (800451c <HAL_RCC_OscConfig+0x34c>)
 80043f8:	400a      	ands	r2, r1
 80043fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043fc:	f7fe fdc8 	bl	8002f90 <HAL_GetTick>
 8004400:	0003      	movs	r3, r0
 8004402:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004404:	e008      	b.n	8004418 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004406:	f7fe fdc3 	bl	8002f90 <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b02      	cmp	r3, #2
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e1de      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004418:	4b38      	ldr	r3, [pc, #224]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	2380      	movs	r3, #128	; 0x80
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	4013      	ands	r3, r2
 8004422:	d1f0      	bne.n	8004406 <HAL_RCC_OscConfig+0x236>
 8004424:	e000      	b.n	8004428 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004426:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2208      	movs	r2, #8
 800442e:	4013      	ands	r3, r2
 8004430:	d047      	beq.n	80044c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004432:	4b32      	ldr	r3, [pc, #200]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	2238      	movs	r2, #56	; 0x38
 8004438:	4013      	ands	r3, r2
 800443a:	2b18      	cmp	r3, #24
 800443c:	d10a      	bne.n	8004454 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800443e:	4b2f      	ldr	r3, [pc, #188]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004442:	2202      	movs	r2, #2
 8004444:	4013      	ands	r3, r2
 8004446:	d03c      	beq.n	80044c2 <HAL_RCC_OscConfig+0x2f2>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d138      	bne.n	80044c2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e1c0      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d019      	beq.n	8004490 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800445c:	4b27      	ldr	r3, [pc, #156]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 800445e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004460:	4b26      	ldr	r3, [pc, #152]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004462:	2101      	movs	r1, #1
 8004464:	430a      	orrs	r2, r1
 8004466:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004468:	f7fe fd92 	bl	8002f90 <HAL_GetTick>
 800446c:	0003      	movs	r3, r0
 800446e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004470:	e008      	b.n	8004484 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004472:	f7fe fd8d 	bl	8002f90 <HAL_GetTick>
 8004476:	0002      	movs	r2, r0
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b02      	cmp	r3, #2
 800447e:	d901      	bls.n	8004484 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e1a8      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004484:	4b1d      	ldr	r3, [pc, #116]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004486:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004488:	2202      	movs	r2, #2
 800448a:	4013      	ands	r3, r2
 800448c:	d0f1      	beq.n	8004472 <HAL_RCC_OscConfig+0x2a2>
 800448e:	e018      	b.n	80044c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004490:	4b1a      	ldr	r3, [pc, #104]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004492:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004494:	4b19      	ldr	r3, [pc, #100]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 8004496:	2101      	movs	r1, #1
 8004498:	438a      	bics	r2, r1
 800449a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449c:	f7fe fd78 	bl	8002f90 <HAL_GetTick>
 80044a0:	0003      	movs	r3, r0
 80044a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044a4:	e008      	b.n	80044b8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a6:	f7fe fd73 	bl	8002f90 <HAL_GetTick>
 80044aa:	0002      	movs	r2, r0
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e18e      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044b8:	4b10      	ldr	r3, [pc, #64]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80044ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044bc:	2202      	movs	r2, #2
 80044be:	4013      	ands	r3, r2
 80044c0:	d1f1      	bne.n	80044a6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2204      	movs	r2, #4
 80044c8:	4013      	ands	r3, r2
 80044ca:	d100      	bne.n	80044ce <HAL_RCC_OscConfig+0x2fe>
 80044cc:	e0c6      	b.n	800465c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044ce:	231f      	movs	r3, #31
 80044d0:	18fb      	adds	r3, r7, r3
 80044d2:	2200      	movs	r2, #0
 80044d4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80044d6:	4b09      	ldr	r3, [pc, #36]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	2238      	movs	r2, #56	; 0x38
 80044dc:	4013      	ands	r3, r2
 80044de:	2b20      	cmp	r3, #32
 80044e0:	d11e      	bne.n	8004520 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80044e2:	4b06      	ldr	r3, [pc, #24]	; (80044fc <HAL_RCC_OscConfig+0x32c>)
 80044e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e6:	2202      	movs	r2, #2
 80044e8:	4013      	ands	r3, r2
 80044ea:	d100      	bne.n	80044ee <HAL_RCC_OscConfig+0x31e>
 80044ec:	e0b6      	b.n	800465c <HAL_RCC_OscConfig+0x48c>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d000      	beq.n	80044f8 <HAL_RCC_OscConfig+0x328>
 80044f6:	e0b1      	b.n	800465c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e16c      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
 80044fc:	40021000 	.word	0x40021000
 8004500:	fffeffff 	.word	0xfffeffff
 8004504:	fffbffff 	.word	0xfffbffff
 8004508:	ffff80ff 	.word	0xffff80ff
 800450c:	ffffc7ff 	.word	0xffffc7ff
 8004510:	00f42400 	.word	0x00f42400
 8004514:	20000010 	.word	0x20000010
 8004518:	20000014 	.word	0x20000014
 800451c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004520:	4baf      	ldr	r3, [pc, #700]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004522:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004524:	2380      	movs	r3, #128	; 0x80
 8004526:	055b      	lsls	r3, r3, #21
 8004528:	4013      	ands	r3, r2
 800452a:	d101      	bne.n	8004530 <HAL_RCC_OscConfig+0x360>
 800452c:	2301      	movs	r3, #1
 800452e:	e000      	b.n	8004532 <HAL_RCC_OscConfig+0x362>
 8004530:	2300      	movs	r3, #0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d011      	beq.n	800455a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004536:	4baa      	ldr	r3, [pc, #680]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004538:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800453a:	4ba9      	ldr	r3, [pc, #676]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 800453c:	2180      	movs	r1, #128	; 0x80
 800453e:	0549      	lsls	r1, r1, #21
 8004540:	430a      	orrs	r2, r1
 8004542:	63da      	str	r2, [r3, #60]	; 0x3c
 8004544:	4ba6      	ldr	r3, [pc, #664]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004546:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004548:	2380      	movs	r3, #128	; 0x80
 800454a:	055b      	lsls	r3, r3, #21
 800454c:	4013      	ands	r3, r2
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004552:	231f      	movs	r3, #31
 8004554:	18fb      	adds	r3, r7, r3
 8004556:	2201      	movs	r2, #1
 8004558:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800455a:	4ba2      	ldr	r3, [pc, #648]	; (80047e4 <HAL_RCC_OscConfig+0x614>)
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	2380      	movs	r3, #128	; 0x80
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	4013      	ands	r3, r2
 8004564:	d11a      	bne.n	800459c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004566:	4b9f      	ldr	r3, [pc, #636]	; (80047e4 <HAL_RCC_OscConfig+0x614>)
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	4b9e      	ldr	r3, [pc, #632]	; (80047e4 <HAL_RCC_OscConfig+0x614>)
 800456c:	2180      	movs	r1, #128	; 0x80
 800456e:	0049      	lsls	r1, r1, #1
 8004570:	430a      	orrs	r2, r1
 8004572:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004574:	f7fe fd0c 	bl	8002f90 <HAL_GetTick>
 8004578:	0003      	movs	r3, r0
 800457a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800457c:	e008      	b.n	8004590 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800457e:	f7fe fd07 	bl	8002f90 <HAL_GetTick>
 8004582:	0002      	movs	r2, r0
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d901      	bls.n	8004590 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e122      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004590:	4b94      	ldr	r3, [pc, #592]	; (80047e4 <HAL_RCC_OscConfig+0x614>)
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	2380      	movs	r3, #128	; 0x80
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	4013      	ands	r3, r2
 800459a:	d0f0      	beq.n	800457e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d106      	bne.n	80045b2 <HAL_RCC_OscConfig+0x3e2>
 80045a4:	4b8e      	ldr	r3, [pc, #568]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045a8:	4b8d      	ldr	r3, [pc, #564]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045aa:	2101      	movs	r1, #1
 80045ac:	430a      	orrs	r2, r1
 80045ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80045b0:	e01c      	b.n	80045ec <HAL_RCC_OscConfig+0x41c>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	2b05      	cmp	r3, #5
 80045b8:	d10c      	bne.n	80045d4 <HAL_RCC_OscConfig+0x404>
 80045ba:	4b89      	ldr	r3, [pc, #548]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045be:	4b88      	ldr	r3, [pc, #544]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045c0:	2104      	movs	r1, #4
 80045c2:	430a      	orrs	r2, r1
 80045c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80045c6:	4b86      	ldr	r3, [pc, #536]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045ca:	4b85      	ldr	r3, [pc, #532]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045cc:	2101      	movs	r1, #1
 80045ce:	430a      	orrs	r2, r1
 80045d0:	65da      	str	r2, [r3, #92]	; 0x5c
 80045d2:	e00b      	b.n	80045ec <HAL_RCC_OscConfig+0x41c>
 80045d4:	4b82      	ldr	r3, [pc, #520]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045d8:	4b81      	ldr	r3, [pc, #516]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045da:	2101      	movs	r1, #1
 80045dc:	438a      	bics	r2, r1
 80045de:	65da      	str	r2, [r3, #92]	; 0x5c
 80045e0:	4b7f      	ldr	r3, [pc, #508]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045e4:	4b7e      	ldr	r3, [pc, #504]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80045e6:	2104      	movs	r1, #4
 80045e8:	438a      	bics	r2, r1
 80045ea:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d014      	beq.n	800461e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7fe fccc 	bl	8002f90 <HAL_GetTick>
 80045f8:	0003      	movs	r3, r0
 80045fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045fc:	e009      	b.n	8004612 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045fe:	f7fe fcc7 	bl	8002f90 <HAL_GetTick>
 8004602:	0002      	movs	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	4a77      	ldr	r2, [pc, #476]	; (80047e8 <HAL_RCC_OscConfig+0x618>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e0e1      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004612:	4b73      	ldr	r3, [pc, #460]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004616:	2202      	movs	r2, #2
 8004618:	4013      	ands	r3, r2
 800461a:	d0f0      	beq.n	80045fe <HAL_RCC_OscConfig+0x42e>
 800461c:	e013      	b.n	8004646 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800461e:	f7fe fcb7 	bl	8002f90 <HAL_GetTick>
 8004622:	0003      	movs	r3, r0
 8004624:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004626:	e009      	b.n	800463c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004628:	f7fe fcb2 	bl	8002f90 <HAL_GetTick>
 800462c:	0002      	movs	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	4a6d      	ldr	r2, [pc, #436]	; (80047e8 <HAL_RCC_OscConfig+0x618>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d901      	bls.n	800463c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e0cc      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800463c:	4b68      	ldr	r3, [pc, #416]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 800463e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004640:	2202      	movs	r2, #2
 8004642:	4013      	ands	r3, r2
 8004644:	d1f0      	bne.n	8004628 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004646:	231f      	movs	r3, #31
 8004648:	18fb      	adds	r3, r7, r3
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d105      	bne.n	800465c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004650:	4b63      	ldr	r3, [pc, #396]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004652:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004654:	4b62      	ldr	r3, [pc, #392]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004656:	4965      	ldr	r1, [pc, #404]	; (80047ec <HAL_RCC_OscConfig+0x61c>)
 8004658:	400a      	ands	r2, r1
 800465a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	69db      	ldr	r3, [r3, #28]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d100      	bne.n	8004666 <HAL_RCC_OscConfig+0x496>
 8004664:	e0b6      	b.n	80047d4 <HAL_RCC_OscConfig+0x604>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004666:	4b5e      	ldr	r3, [pc, #376]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	2238      	movs	r2, #56	; 0x38
 800466c:	4013      	ands	r3, r2
 800466e:	2b10      	cmp	r3, #16
 8004670:	d100      	bne.n	8004674 <HAL_RCC_OscConfig+0x4a4>
 8004672:	e07e      	b.n	8004772 <HAL_RCC_OscConfig+0x5a2>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	2b02      	cmp	r3, #2
 800467a:	d153      	bne.n	8004724 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800467c:	4b58      	ldr	r3, [pc, #352]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	4b57      	ldr	r3, [pc, #348]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004682:	495b      	ldr	r1, [pc, #364]	; (80047f0 <HAL_RCC_OscConfig+0x620>)
 8004684:	400a      	ands	r2, r1
 8004686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004688:	f7fe fc82 	bl	8002f90 <HAL_GetTick>
 800468c:	0003      	movs	r3, r0
 800468e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004692:	f7fe fc7d 	bl	8002f90 <HAL_GetTick>
 8004696:	0002      	movs	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e098      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046a4:	4b4e      	ldr	r3, [pc, #312]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	2380      	movs	r3, #128	; 0x80
 80046aa:	049b      	lsls	r3, r3, #18
 80046ac:	4013      	ands	r3, r2
 80046ae:	d1f0      	bne.n	8004692 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046b0:	4b4b      	ldr	r3, [pc, #300]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	4a4f      	ldr	r2, [pc, #316]	; (80047f4 <HAL_RCC_OscConfig+0x624>)
 80046b6:	4013      	ands	r3, r2
 80046b8:	0019      	movs	r1, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a1a      	ldr	r2, [r3, #32]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	431a      	orrs	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c8:	021b      	lsls	r3, r3, #8
 80046ca:	431a      	orrs	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d6:	431a      	orrs	r2, r3
 80046d8:	4b41      	ldr	r3, [pc, #260]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80046da:	430a      	orrs	r2, r1
 80046dc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046de:	4b40      	ldr	r3, [pc, #256]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	4b3f      	ldr	r3, [pc, #252]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80046e4:	2180      	movs	r1, #128	; 0x80
 80046e6:	0449      	lsls	r1, r1, #17
 80046e8:	430a      	orrs	r2, r1
 80046ea:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80046ec:	4b3c      	ldr	r3, [pc, #240]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80046ee:	68da      	ldr	r2, [r3, #12]
 80046f0:	4b3b      	ldr	r3, [pc, #236]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 80046f2:	2180      	movs	r1, #128	; 0x80
 80046f4:	0549      	lsls	r1, r1, #21
 80046f6:	430a      	orrs	r2, r1
 80046f8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fa:	f7fe fc49 	bl	8002f90 <HAL_GetTick>
 80046fe:	0003      	movs	r3, r0
 8004700:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004704:	f7fe fc44 	bl	8002f90 <HAL_GetTick>
 8004708:	0002      	movs	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e05f      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004716:	4b32      	ldr	r3, [pc, #200]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	2380      	movs	r3, #128	; 0x80
 800471c:	049b      	lsls	r3, r3, #18
 800471e:	4013      	ands	r3, r2
 8004720:	d0f0      	beq.n	8004704 <HAL_RCC_OscConfig+0x534>
 8004722:	e057      	b.n	80047d4 <HAL_RCC_OscConfig+0x604>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004724:	4b2e      	ldr	r3, [pc, #184]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	4b2d      	ldr	r3, [pc, #180]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 800472a:	4931      	ldr	r1, [pc, #196]	; (80047f0 <HAL_RCC_OscConfig+0x620>)
 800472c:	400a      	ands	r2, r1
 800472e:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8004730:	4b2b      	ldr	r3, [pc, #172]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004732:	68da      	ldr	r2, [r3, #12]
 8004734:	4b2a      	ldr	r3, [pc, #168]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004736:	2103      	movs	r1, #3
 8004738:	438a      	bics	r2, r1
 800473a:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800473c:	4b28      	ldr	r3, [pc, #160]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 800473e:	68da      	ldr	r2, [r3, #12]
 8004740:	4b27      	ldr	r3, [pc, #156]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004742:	492d      	ldr	r1, [pc, #180]	; (80047f8 <HAL_RCC_OscConfig+0x628>)
 8004744:	400a      	ands	r2, r1
 8004746:	60da      	str	r2, [r3, #12]
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004748:	f7fe fc22 	bl	8002f90 <HAL_GetTick>
 800474c:	0003      	movs	r3, r0
 800474e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004750:	e008      	b.n	8004764 <HAL_RCC_OscConfig+0x594>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004752:	f7fe fc1d 	bl	8002f90 <HAL_GetTick>
 8004756:	0002      	movs	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_OscConfig+0x594>
          {
            return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e038      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004764:	4b1e      	ldr	r3, [pc, #120]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	2380      	movs	r3, #128	; 0x80
 800476a:	049b      	lsls	r3, r3, #18
 800476c:	4013      	ands	r3, r2
 800476e:	d1f0      	bne.n	8004752 <HAL_RCC_OscConfig+0x582>
 8004770:	e030      	b.n	80047d4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d101      	bne.n	800477e <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e02b      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
      }
      else
      {   
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800477e:	4b18      	ldr	r3, [pc, #96]	; (80047e0 <HAL_RCC_OscConfig+0x610>)
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	617b      	str	r3, [r7, #20]
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	2203      	movs	r2, #3
 8004788:	401a      	ands	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	429a      	cmp	r2, r3
 8004790:	d11e      	bne.n	80047d0 <HAL_RCC_OscConfig+0x600>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2270      	movs	r2, #112	; 0x70
 8004796:	401a      	ands	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800479c:	429a      	cmp	r2, r3
 800479e:	d117      	bne.n	80047d0 <HAL_RCC_OscConfig+0x600>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	23fe      	movs	r3, #254	; 0xfe
 80047a4:	01db      	lsls	r3, r3, #7
 80047a6:	401a      	ands	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ac:	021b      	lsls	r3, r3, #8
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d10e      	bne.n	80047d0 <HAL_RCC_OscConfig+0x600>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	23f8      	movs	r3, #248	; 0xf8
 80047b6:	039b      	lsls	r3, r3, #14
 80047b8:	401a      	ands	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047be:	429a      	cmp	r2, r3
 80047c0:	d106      	bne.n	80047d0 <HAL_RCC_OscConfig+0x600>
#if defined (RCC_PLLQ_SUPPORT)
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	0f5b      	lsrs	r3, r3, #29
 80047c6:	075a      	lsls	r2, r3, #29
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d001      	beq.n	80047d4 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e000      	b.n	80047d6 <HAL_RCC_OscConfig+0x606>
        }
      }
    }
  }
  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	0018      	movs	r0, r3
 80047d8:	46bd      	mov	sp, r7
 80047da:	b008      	add	sp, #32
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	46c0      	nop			; (mov r8, r8)
 80047e0:	40021000 	.word	0x40021000
 80047e4:	40007000 	.word	0x40007000
 80047e8:	00001388 	.word	0x00001388
 80047ec:	efffffff 	.word	0xefffffff
 80047f0:	feffffff 	.word	0xfeffffff
 80047f4:	1fc1808c 	.word	0x1fc1808c
 80047f8:	effeffff 	.word	0xeffeffff

080047fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e0e9      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004810:	4b76      	ldr	r3, [pc, #472]	; (80049ec <HAL_RCC_ClockConfig+0x1f0>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2207      	movs	r2, #7
 8004816:	4013      	ands	r3, r2
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	429a      	cmp	r2, r3
 800481c:	d91e      	bls.n	800485c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481e:	4b73      	ldr	r3, [pc, #460]	; (80049ec <HAL_RCC_ClockConfig+0x1f0>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2207      	movs	r2, #7
 8004824:	4393      	bics	r3, r2
 8004826:	0019      	movs	r1, r3
 8004828:	4b70      	ldr	r3, [pc, #448]	; (80049ec <HAL_RCC_ClockConfig+0x1f0>)
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004830:	f7fe fbae 	bl	8002f90 <HAL_GetTick>
 8004834:	0003      	movs	r3, r0
 8004836:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004838:	e009      	b.n	800484e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800483a:	f7fe fba9 	bl	8002f90 <HAL_GetTick>
 800483e:	0002      	movs	r2, r0
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	4a6a      	ldr	r2, [pc, #424]	; (80049f0 <HAL_RCC_ClockConfig+0x1f4>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d901      	bls.n	800484e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e0ca      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800484e:	4b67      	ldr	r3, [pc, #412]	; (80049ec <HAL_RCC_ClockConfig+0x1f0>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2207      	movs	r2, #7
 8004854:	4013      	ands	r3, r2
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	429a      	cmp	r2, r3
 800485a:	d1ee      	bne.n	800483a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2202      	movs	r2, #2
 8004862:	4013      	ands	r3, r2
 8004864:	d015      	beq.n	8004892 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2204      	movs	r2, #4
 800486c:	4013      	ands	r3, r2
 800486e:	d006      	beq.n	800487e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004870:	4b60      	ldr	r3, [pc, #384]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	4b5f      	ldr	r3, [pc, #380]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 8004876:	21e0      	movs	r1, #224	; 0xe0
 8004878:	01c9      	lsls	r1, r1, #7
 800487a:	430a      	orrs	r2, r1
 800487c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800487e:	4b5d      	ldr	r3, [pc, #372]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	4a5d      	ldr	r2, [pc, #372]	; (80049f8 <HAL_RCC_ClockConfig+0x1fc>)
 8004884:	4013      	ands	r3, r2
 8004886:	0019      	movs	r1, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	4b59      	ldr	r3, [pc, #356]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 800488e:	430a      	orrs	r2, r1
 8004890:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2201      	movs	r2, #1
 8004898:	4013      	ands	r3, r2
 800489a:	d057      	beq.n	800494c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d107      	bne.n	80048b4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048a4:	4b53      	ldr	r3, [pc, #332]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	2380      	movs	r3, #128	; 0x80
 80048aa:	029b      	lsls	r3, r3, #10
 80048ac:	4013      	ands	r3, r2
 80048ae:	d12b      	bne.n	8004908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e097      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d107      	bne.n	80048cc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048bc:	4b4d      	ldr	r3, [pc, #308]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	2380      	movs	r3, #128	; 0x80
 80048c2:	049b      	lsls	r3, r3, #18
 80048c4:	4013      	ands	r3, r2
 80048c6:	d11f      	bne.n	8004908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e08b      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d107      	bne.n	80048e4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048d4:	4b47      	ldr	r3, [pc, #284]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	2380      	movs	r3, #128	; 0x80
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	4013      	ands	r3, r2
 80048de:	d113      	bne.n	8004908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e07f      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2b03      	cmp	r3, #3
 80048ea:	d106      	bne.n	80048fa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ec:	4b41      	ldr	r3, [pc, #260]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 80048ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048f0:	2202      	movs	r2, #2
 80048f2:	4013      	ands	r3, r2
 80048f4:	d108      	bne.n	8004908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e074      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048fa:	4b3e      	ldr	r3, [pc, #248]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 80048fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048fe:	2202      	movs	r2, #2
 8004900:	4013      	ands	r3, r2
 8004902:	d101      	bne.n	8004908 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e06d      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004908:	4b3a      	ldr	r3, [pc, #232]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	2207      	movs	r2, #7
 800490e:	4393      	bics	r3, r2
 8004910:	0019      	movs	r1, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	4b37      	ldr	r3, [pc, #220]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 8004918:	430a      	orrs	r2, r1
 800491a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800491c:	f7fe fb38 	bl	8002f90 <HAL_GetTick>
 8004920:	0003      	movs	r3, r0
 8004922:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004924:	e009      	b.n	800493a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004926:	f7fe fb33 	bl	8002f90 <HAL_GetTick>
 800492a:	0002      	movs	r2, r0
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	4a2f      	ldr	r2, [pc, #188]	; (80049f0 <HAL_RCC_ClockConfig+0x1f4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d901      	bls.n	800493a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e054      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800493a:	4b2e      	ldr	r3, [pc, #184]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	2238      	movs	r2, #56	; 0x38
 8004940:	401a      	ands	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	429a      	cmp	r2, r3
 800494a:	d1ec      	bne.n	8004926 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800494c:	4b27      	ldr	r3, [pc, #156]	; (80049ec <HAL_RCC_ClockConfig+0x1f0>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2207      	movs	r2, #7
 8004952:	4013      	ands	r3, r2
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d21e      	bcs.n	8004998 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495a:	4b24      	ldr	r3, [pc, #144]	; (80049ec <HAL_RCC_ClockConfig+0x1f0>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2207      	movs	r2, #7
 8004960:	4393      	bics	r3, r2
 8004962:	0019      	movs	r1, r3
 8004964:	4b21      	ldr	r3, [pc, #132]	; (80049ec <HAL_RCC_ClockConfig+0x1f0>)
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	430a      	orrs	r2, r1
 800496a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800496c:	f7fe fb10 	bl	8002f90 <HAL_GetTick>
 8004970:	0003      	movs	r3, r0
 8004972:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004974:	e009      	b.n	800498a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004976:	f7fe fb0b 	bl	8002f90 <HAL_GetTick>
 800497a:	0002      	movs	r2, r0
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	4a1b      	ldr	r2, [pc, #108]	; (80049f0 <HAL_RCC_ClockConfig+0x1f4>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d901      	bls.n	800498a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e02c      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800498a:	4b18      	ldr	r3, [pc, #96]	; (80049ec <HAL_RCC_ClockConfig+0x1f0>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2207      	movs	r2, #7
 8004990:	4013      	ands	r3, r2
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	429a      	cmp	r2, r3
 8004996:	d1ee      	bne.n	8004976 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2204      	movs	r2, #4
 800499e:	4013      	ands	r3, r2
 80049a0:	d009      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80049a2:	4b14      	ldr	r3, [pc, #80]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	4a15      	ldr	r2, [pc, #84]	; (80049fc <HAL_RCC_ClockConfig+0x200>)
 80049a8:	4013      	ands	r3, r2
 80049aa:	0019      	movs	r1, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	68da      	ldr	r2, [r3, #12]
 80049b0:	4b10      	ldr	r3, [pc, #64]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 80049b2:	430a      	orrs	r2, r1
 80049b4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80049b6:	f000 f829 	bl	8004a0c <HAL_RCC_GetSysClockFreq>
 80049ba:	0001      	movs	r1, r0
 80049bc:	4b0d      	ldr	r3, [pc, #52]	; (80049f4 <HAL_RCC_ClockConfig+0x1f8>)
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	0a1b      	lsrs	r3, r3, #8
 80049c2:	220f      	movs	r2, #15
 80049c4:	401a      	ands	r2, r3
 80049c6:	4b0e      	ldr	r3, [pc, #56]	; (8004a00 <HAL_RCC_ClockConfig+0x204>)
 80049c8:	0092      	lsls	r2, r2, #2
 80049ca:	58d3      	ldr	r3, [r2, r3]
 80049cc:	221f      	movs	r2, #31
 80049ce:	4013      	ands	r3, r2
 80049d0:	000a      	movs	r2, r1
 80049d2:	40da      	lsrs	r2, r3
 80049d4:	4b0b      	ldr	r3, [pc, #44]	; (8004a04 <HAL_RCC_ClockConfig+0x208>)
 80049d6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80049d8:	4b0b      	ldr	r3, [pc, #44]	; (8004a08 <HAL_RCC_ClockConfig+0x20c>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	0018      	movs	r0, r3
 80049de:	f7fe fa7d 	bl	8002edc <HAL_InitTick>
 80049e2:	0003      	movs	r3, r0
}
 80049e4:	0018      	movs	r0, r3
 80049e6:	46bd      	mov	sp, r7
 80049e8:	b004      	add	sp, #16
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	40022000 	.word	0x40022000
 80049f0:	00001388 	.word	0x00001388
 80049f4:	40021000 	.word	0x40021000
 80049f8:	fffff0ff 	.word	0xfffff0ff
 80049fc:	ffff8fff 	.word	0xffff8fff
 8004a00:	080073ac 	.word	0x080073ac
 8004a04:	20000010 	.word	0x20000010
 8004a08:	20000014 	.word	0x20000014

08004a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004a12:	4b3c      	ldr	r3, [pc, #240]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	2238      	movs	r2, #56	; 0x38
 8004a18:	4013      	ands	r3, r2
 8004a1a:	d10f      	bne.n	8004a3c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004a1c:	4b39      	ldr	r3, [pc, #228]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	0adb      	lsrs	r3, r3, #11
 8004a22:	2207      	movs	r2, #7
 8004a24:	4013      	ands	r3, r2
 8004a26:	2201      	movs	r2, #1
 8004a28:	409a      	lsls	r2, r3
 8004a2a:	0013      	movs	r3, r2
 8004a2c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004a2e:	6839      	ldr	r1, [r7, #0]
 8004a30:	4835      	ldr	r0, [pc, #212]	; (8004b08 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004a32:	f7fb fb65 	bl	8000100 <__udivsi3>
 8004a36:	0003      	movs	r3, r0
 8004a38:	613b      	str	r3, [r7, #16]
 8004a3a:	e05d      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004a3c:	4b31      	ldr	r3, [pc, #196]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	2238      	movs	r2, #56	; 0x38
 8004a42:	4013      	ands	r3, r2
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d102      	bne.n	8004a4e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a48:	4b30      	ldr	r3, [pc, #192]	; (8004b0c <HAL_RCC_GetSysClockFreq+0x100>)
 8004a4a:	613b      	str	r3, [r7, #16]
 8004a4c:	e054      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004a4e:	4b2d      	ldr	r3, [pc, #180]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	2238      	movs	r2, #56	; 0x38
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b10      	cmp	r3, #16
 8004a58:	d138      	bne.n	8004acc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004a5a:	4b2a      	ldr	r3, [pc, #168]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	2203      	movs	r2, #3
 8004a60:	4013      	ands	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a64:	4b27      	ldr	r3, [pc, #156]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	091b      	lsrs	r3, r3, #4
 8004a6a:	2207      	movs	r2, #7
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	3301      	adds	r3, #1
 8004a70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b03      	cmp	r3, #3
 8004a76:	d10d      	bne.n	8004a94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco =  (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a78:	68b9      	ldr	r1, [r7, #8]
 8004a7a:	4824      	ldr	r0, [pc, #144]	; (8004b0c <HAL_RCC_GetSysClockFreq+0x100>)
 8004a7c:	f7fb fb40 	bl	8000100 <__udivsi3>
 8004a80:	0003      	movs	r3, r0
 8004a82:	0019      	movs	r1, r3
 8004a84:	4b1f      	ldr	r3, [pc, #124]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	0a1b      	lsrs	r3, r3, #8
 8004a8a:	227f      	movs	r2, #127	; 0x7f
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	434b      	muls	r3, r1
 8004a90:	617b      	str	r3, [r7, #20]
        break;
 8004a92:	e00d      	b.n	8004ab0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004a94:	68b9      	ldr	r1, [r7, #8]
 8004a96:	481c      	ldr	r0, [pc, #112]	; (8004b08 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004a98:	f7fb fb32 	bl	8000100 <__udivsi3>
 8004a9c:	0003      	movs	r3, r0
 8004a9e:	0019      	movs	r1, r3
 8004aa0:	4b18      	ldr	r3, [pc, #96]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	0a1b      	lsrs	r3, r3, #8
 8004aa6:	227f      	movs	r2, #127	; 0x7f
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	434b      	muls	r3, r1
 8004aac:	617b      	str	r3, [r7, #20]
        break;
 8004aae:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004ab0:	4b14      	ldr	r3, [pc, #80]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	0f5b      	lsrs	r3, r3, #29
 8004ab6:	2207      	movs	r2, #7
 8004ab8:	4013      	ands	r3, r2
 8004aba:	3301      	adds	r3, #1
 8004abc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004abe:	6879      	ldr	r1, [r7, #4]
 8004ac0:	6978      	ldr	r0, [r7, #20]
 8004ac2:	f7fb fb1d 	bl	8000100 <__udivsi3>
 8004ac6:	0003      	movs	r3, r0
 8004ac8:	613b      	str	r3, [r7, #16]
 8004aca:	e015      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004acc:	4b0d      	ldr	r3, [pc, #52]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	2238      	movs	r2, #56	; 0x38
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	2b20      	cmp	r3, #32
 8004ad6:	d103      	bne.n	8004ae0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004ad8:	2380      	movs	r3, #128	; 0x80
 8004ada:	021b      	lsls	r3, r3, #8
 8004adc:	613b      	str	r3, [r7, #16]
 8004ade:	e00b      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004ae0:	4b08      	ldr	r3, [pc, #32]	; (8004b04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	2238      	movs	r2, #56	; 0x38
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	2b18      	cmp	r3, #24
 8004aea:	d103      	bne.n	8004af4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004aec:	23fa      	movs	r3, #250	; 0xfa
 8004aee:	01db      	lsls	r3, r3, #7
 8004af0:	613b      	str	r3, [r7, #16]
 8004af2:	e001      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004af4:	2300      	movs	r3, #0
 8004af6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004af8:	693b      	ldr	r3, [r7, #16]
}
 8004afa:	0018      	movs	r0, r3
 8004afc:	46bd      	mov	sp, r7
 8004afe:	b006      	add	sp, #24
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	46c0      	nop			; (mov r8, r8)
 8004b04:	40021000 	.word	0x40021000
 8004b08:	00f42400 	.word	0x00f42400
 8004b0c:	007a1200 	.word	0x007a1200

08004b10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b14:	4b02      	ldr	r3, [pc, #8]	; (8004b20 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b16:	681b      	ldr	r3, [r3, #0]
}
 8004b18:	0018      	movs	r0, r3
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	20000010 	.word	0x20000010

08004b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b24:	b5b0      	push	{r4, r5, r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004b28:	f7ff fff2 	bl	8004b10 <HAL_RCC_GetHCLKFreq>
 8004b2c:	0004      	movs	r4, r0
 8004b2e:	f7ff fb43 	bl	80041b8 <LL_RCC_GetAPB1Prescaler>
 8004b32:	0003      	movs	r3, r0
 8004b34:	0b1a      	lsrs	r2, r3, #12
 8004b36:	4b05      	ldr	r3, [pc, #20]	; (8004b4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b38:	0092      	lsls	r2, r2, #2
 8004b3a:	58d3      	ldr	r3, [r2, r3]
 8004b3c:	221f      	movs	r2, #31
 8004b3e:	4013      	ands	r3, r2
 8004b40:	40dc      	lsrs	r4, r3
 8004b42:	0023      	movs	r3, r4
}
 8004b44:	0018      	movs	r0, r3
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bdb0      	pop	{r4, r5, r7, pc}
 8004b4a:	46c0      	nop			; (mov r8, r8)
 8004b4c:	080073ec 	.word	0x080073ec

08004b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004b58:	2313      	movs	r3, #19
 8004b5a:	18fb      	adds	r3, r7, r3
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b60:	2312      	movs	r3, #18
 8004b62:	18fb      	adds	r3, r7, r3
 8004b64:	2200      	movs	r2, #0
 8004b66:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	2380      	movs	r3, #128	; 0x80
 8004b6e:	029b      	lsls	r3, r3, #10
 8004b70:	4013      	ands	r3, r2
 8004b72:	d100      	bne.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004b74:	e0a4      	b.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b76:	2311      	movs	r3, #17
 8004b78:	18fb      	adds	r3, r7, r3
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b7e:	4b7f      	ldr	r3, [pc, #508]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004b80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b82:	2380      	movs	r3, #128	; 0x80
 8004b84:	055b      	lsls	r3, r3, #21
 8004b86:	4013      	ands	r3, r2
 8004b88:	d111      	bne.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b8a:	4b7c      	ldr	r3, [pc, #496]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004b8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b8e:	4b7b      	ldr	r3, [pc, #492]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004b90:	2180      	movs	r1, #128	; 0x80
 8004b92:	0549      	lsls	r1, r1, #21
 8004b94:	430a      	orrs	r2, r1
 8004b96:	63da      	str	r2, [r3, #60]	; 0x3c
 8004b98:	4b78      	ldr	r3, [pc, #480]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004b9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b9c:	2380      	movs	r3, #128	; 0x80
 8004b9e:	055b      	lsls	r3, r3, #21
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	60bb      	str	r3, [r7, #8]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ba6:	2311      	movs	r3, #17
 8004ba8:	18fb      	adds	r3, r7, r3
 8004baa:	2201      	movs	r2, #1
 8004bac:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bae:	4b74      	ldr	r3, [pc, #464]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	4b73      	ldr	r3, [pc, #460]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004bb4:	2180      	movs	r1, #128	; 0x80
 8004bb6:	0049      	lsls	r1, r1, #1
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004bbc:	f7fe f9e8 	bl	8002f90 <HAL_GetTick>
 8004bc0:	0003      	movs	r3, r0
 8004bc2:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004bc4:	e00b      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bc6:	f7fe f9e3 	bl	8002f90 <HAL_GetTick>
 8004bca:	0002      	movs	r2, r0
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d904      	bls.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 8004bd4:	2313      	movs	r3, #19
 8004bd6:	18fb      	adds	r3, r7, r3
 8004bd8:	2203      	movs	r2, #3
 8004bda:	701a      	strb	r2, [r3, #0]
        break;
 8004bdc:	e005      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004bde:	4b68      	ldr	r3, [pc, #416]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	2380      	movs	r3, #128	; 0x80
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	4013      	ands	r3, r2
 8004be8:	d0ed      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 8004bea:	2313      	movs	r3, #19
 8004bec:	18fb      	adds	r3, r7, r3
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d154      	bne.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004bf4:	4b61      	ldr	r3, [pc, #388]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004bf6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004bf8:	23c0      	movs	r3, #192	; 0xc0
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d019      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0xea>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d014      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c10:	4b5a      	ldr	r3, [pc, #360]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c14:	4a5b      	ldr	r2, [pc, #364]	; (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004c16:	4013      	ands	r3, r2
 8004c18:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c1a:	4b58      	ldr	r3, [pc, #352]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c1e:	4b57      	ldr	r3, [pc, #348]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c20:	2180      	movs	r1, #128	; 0x80
 8004c22:	0249      	lsls	r1, r1, #9
 8004c24:	430a      	orrs	r2, r1
 8004c26:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c28:	4b54      	ldr	r3, [pc, #336]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c2a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c2c:	4b53      	ldr	r3, [pc, #332]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c2e:	4956      	ldr	r1, [pc, #344]	; (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8004c30:	400a      	ands	r2, r1
 8004c32:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c34:	4b51      	ldr	r3, [pc, #324]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c36:	697a      	ldr	r2, [r7, #20]
 8004c38:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	4013      	ands	r3, r2
 8004c40:	d016      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c42:	f7fe f9a5 	bl	8002f90 <HAL_GetTick>
 8004c46:	0003      	movs	r3, r0
 8004c48:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c4a:	e00c      	b.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c4c:	f7fe f9a0 	bl	8002f90 <HAL_GetTick>
 8004c50:	0002      	movs	r2, r0
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	4a4d      	ldr	r2, [pc, #308]	; (8004d8c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d904      	bls.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 8004c5c:	2313      	movs	r3, #19
 8004c5e:	18fb      	adds	r3, r7, r3
 8004c60:	2203      	movs	r2, #3
 8004c62:	701a      	strb	r2, [r3, #0]
            break;
 8004c64:	e004      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c66:	4b45      	ldr	r3, [pc, #276]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d0ed      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 8004c70:	2313      	movs	r3, #19
 8004c72:	18fb      	adds	r3, r7, r3
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10a      	bne.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c7a:	4b40      	ldr	r3, [pc, #256]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c7e:	4a41      	ldr	r2, [pc, #260]	; (8004d84 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004c80:	4013      	ands	r3, r2
 8004c82:	0019      	movs	r1, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	695a      	ldr	r2, [r3, #20]
 8004c88:	4b3c      	ldr	r3, [pc, #240]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	65da      	str	r2, [r3, #92]	; 0x5c
 8004c8e:	e00c      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c90:	2312      	movs	r3, #18
 8004c92:	18fb      	adds	r3, r7, r3
 8004c94:	2213      	movs	r2, #19
 8004c96:	18ba      	adds	r2, r7, r2
 8004c98:	7812      	ldrb	r2, [r2, #0]
 8004c9a:	701a      	strb	r2, [r3, #0]
 8004c9c:	e005      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c9e:	2312      	movs	r3, #18
 8004ca0:	18fb      	adds	r3, r7, r3
 8004ca2:	2213      	movs	r2, #19
 8004ca4:	18ba      	adds	r2, r7, r2
 8004ca6:	7812      	ldrb	r2, [r2, #0]
 8004ca8:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004caa:	2311      	movs	r3, #17
 8004cac:	18fb      	adds	r3, r7, r3
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d105      	bne.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cb4:	4b31      	ldr	r3, [pc, #196]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004cb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cb8:	4b30      	ldr	r3, [pc, #192]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004cba:	4935      	ldr	r1, [pc, #212]	; (8004d90 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004cbc:	400a      	ands	r2, r1
 8004cbe:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	d009      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cca:	4b2c      	ldr	r3, [pc, #176]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cce:	2203      	movs	r2, #3
 8004cd0:	4393      	bics	r3, r2
 8004cd2:	0019      	movs	r1, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	4b28      	ldr	r3, [pc, #160]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2240      	movs	r2, #64	; 0x40
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	d009      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ce8:	4b24      	ldr	r3, [pc, #144]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004cea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cec:	4a29      	ldr	r2, [pc, #164]	; (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004cee:	4013      	ands	r3, r2
 8004cf0:	0019      	movs	r1, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689a      	ldr	r2, [r3, #8]
 8004cf6:	4b21      	ldr	r3, [pc, #132]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RCC_CCIPR_RNGSEL */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	2380      	movs	r3, #128	; 0x80
 8004d02:	01db      	lsls	r3, r3, #7
 8004d04:	4013      	ands	r3, r2
 8004d06:	d015      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d08:	4b1c      	ldr	r3, [pc, #112]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	0899      	lsrs	r1, r3, #2
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	691a      	ldr	r2, [r3, #16]
 8004d14:	4b19      	ldr	r3, [pc, #100]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d16:	430a      	orrs	r2, r1
 8004d18:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	691a      	ldr	r2, [r3, #16]
 8004d1e:	2380      	movs	r3, #128	; 0x80
 8004d20:	05db      	lsls	r3, r3, #23
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d106      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004d26:	4b15      	ldr	r3, [pc, #84]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d28:	68da      	ldr	r2, [r3, #12]
 8004d2a:	4b14      	ldr	r3, [pc, #80]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d2c:	2180      	movs	r1, #128	; 0x80
 8004d2e:	0249      	lsls	r1, r1, #9
 8004d30:	430a      	orrs	r2, r1
 8004d32:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	2380      	movs	r3, #128	; 0x80
 8004d3a:	011b      	lsls	r3, r3, #4
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	d016      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x21e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004d40:	4b0e      	ldr	r3, [pc, #56]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d44:	4a14      	ldr	r2, [pc, #80]	; (8004d98 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004d46:	4013      	ands	r3, r2
 8004d48:	0019      	movs	r1, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68da      	ldr	r2, [r3, #12]
 8004d4e:	4b0b      	ldr	r3, [pc, #44]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d50:	430a      	orrs	r2, r1
 8004d52:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68da      	ldr	r2, [r3, #12]
 8004d58:	2380      	movs	r3, #128	; 0x80
 8004d5a:	01db      	lsls	r3, r3, #7
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d106      	bne.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004d60:	4b06      	ldr	r3, [pc, #24]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	4b05      	ldr	r3, [pc, #20]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d66:	2180      	movs	r1, #128	; 0x80
 8004d68:	0249      	lsls	r1, r1, #9
 8004d6a:	430a      	orrs	r2, r1
 8004d6c:	60da      	str	r2, [r3, #12]
    }
  }

  return status;
 8004d6e:	2312      	movs	r3, #18
 8004d70:	18fb      	adds	r3, r7, r3
 8004d72:	781b      	ldrb	r3, [r3, #0]
}
 8004d74:	0018      	movs	r0, r3
 8004d76:	46bd      	mov	sp, r7
 8004d78:	b006      	add	sp, #24
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	40007000 	.word	0x40007000
 8004d84:	fffffcff 	.word	0xfffffcff
 8004d88:	fffeffff 	.word	0xfffeffff
 8004d8c:	00001388 	.word	0x00001388
 8004d90:	efffffff 	.word	0xefffffff
 8004d94:	ffffcfff 	.word	0xffffcfff
 8004d98:	ffff3fff 	.word	0xffff3fff

08004d9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e01e      	b.n	8004dec <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	223d      	movs	r2, #61	; 0x3d
 8004db2:	5c9b      	ldrb	r3, [r3, r2]
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d107      	bne.n	8004dca <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	223c      	movs	r2, #60	; 0x3c
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	f7fd ff3b 	bl	8002c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	223d      	movs	r2, #61	; 0x3d
 8004dce:	2102      	movs	r1, #2
 8004dd0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	3304      	adds	r3, #4
 8004dda:	0019      	movs	r1, r3
 8004ddc:	0010      	movs	r0, r2
 8004dde:	f000 fa47 	bl	8005270 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	223d      	movs	r2, #61	; 0x3d
 8004de6:	2101      	movs	r1, #1
 8004de8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dea:	2300      	movs	r3, #0
}
 8004dec:	0018      	movs	r0, r3
 8004dee:	46bd      	mov	sp, r7
 8004df0:	b002      	add	sp, #8
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d101      	bne.n	8004e06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e01e      	b.n	8004e44 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	223d      	movs	r2, #61	; 0x3d
 8004e0a:	5c9b      	ldrb	r3, [r3, r2]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d107      	bne.n	8004e22 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	223c      	movs	r2, #60	; 0x3c
 8004e16:	2100      	movs	r1, #0
 8004e18:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	0018      	movs	r0, r3
 8004e1e:	f000 f815 	bl	8004e4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	223d      	movs	r2, #61	; 0x3d
 8004e26:	2102      	movs	r1, #2
 8004e28:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	3304      	adds	r3, #4
 8004e32:	0019      	movs	r1, r3
 8004e34:	0010      	movs	r0, r2
 8004e36:	f000 fa1b 	bl	8005270 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	223d      	movs	r2, #61	; 0x3d
 8004e3e:	2101      	movs	r1, #1
 8004e40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	0018      	movs	r0, r3
 8004e46:	46bd      	mov	sp, r7
 8004e48:	b002      	add	sp, #8
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e54:	46c0      	nop			; (mov r8, r8)
 8004e56:	46bd      	mov	sp, r7
 8004e58:	b002      	add	sp, #8
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6839      	ldr	r1, [r7, #0]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	0018      	movs	r0, r3
 8004e70:	f000 fda2 	bl	80059b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a1a      	ldr	r2, [pc, #104]	; (8004ee4 <HAL_TIM_PWM_Start+0x88>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d009      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x36>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a19      	ldr	r2, [pc, #100]	; (8004ee8 <HAL_TIM_PWM_Start+0x8c>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d004      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x36>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a17      	ldr	r2, [pc, #92]	; (8004eec <HAL_TIM_PWM_Start+0x90>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d101      	bne.n	8004e96 <HAL_TIM_PWM_Start+0x3a>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e000      	b.n	8004e98 <HAL_TIM_PWM_Start+0x3c>
 8004e96:	2300      	movs	r3, #0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d008      	beq.n	8004eae <HAL_TIM_PWM_Start+0x52>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2180      	movs	r1, #128	; 0x80
 8004ea8:	0209      	lsls	r1, r1, #8
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	4a0e      	ldr	r2, [pc, #56]	; (8004ef0 <HAL_TIM_PWM_Start+0x94>)
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2b06      	cmp	r3, #6
 8004ebe:	d00c      	beq.n	8004eda <HAL_TIM_PWM_Start+0x7e>
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	2380      	movs	r3, #128	; 0x80
 8004ec4:	025b      	lsls	r3, r3, #9
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d007      	beq.n	8004eda <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	0018      	movs	r0, r3
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	b004      	add	sp, #16
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	40012c00 	.word	0x40012c00
 8004ee8:	40014400 	.word	0x40014400
 8004eec:	40014800 	.word	0x40014800
 8004ef0:	00010007 	.word	0x00010007

08004ef4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	223c      	movs	r2, #60	; 0x3c
 8004f04:	5c9b      	ldrb	r3, [r3, r2]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d101      	bne.n	8004f0e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	e0e7      	b.n	80050de <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	223c      	movs	r2, #60	; 0x3c
 8004f12:	2101      	movs	r1, #1
 8004f14:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	223d      	movs	r2, #61	; 0x3d
 8004f1a:	2102      	movs	r1, #2
 8004f1c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b14      	cmp	r3, #20
 8004f22:	d900      	bls.n	8004f26 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004f24:	e0d1      	b.n	80050ca <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	009a      	lsls	r2, r3, #2
 8004f2a:	4b6f      	ldr	r3, [pc, #444]	; (80050e8 <HAL_TIM_PWM_ConfigChannel+0x1f4>)
 8004f2c:	18d3      	adds	r3, r2, r3
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	0011      	movs	r1, r2
 8004f3a:	0018      	movs	r0, r3
 8004f3c:	f000 fa04 	bl	8005348 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	699a      	ldr	r2, [r3, #24]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2108      	movs	r1, #8
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699a      	ldr	r2, [r3, #24]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2104      	movs	r1, #4
 8004f5c:	438a      	bics	r2, r1
 8004f5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	6999      	ldr	r1, [r3, #24]
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	691a      	ldr	r2, [r3, #16]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	619a      	str	r2, [r3, #24]
      break;
 8004f72:	e0ab      	b.n	80050cc <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	0011      	movs	r1, r2
 8004f7c:	0018      	movs	r0, r3
 8004f7e:	f000 fa63 	bl	8005448 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	699a      	ldr	r2, [r3, #24]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2180      	movs	r1, #128	; 0x80
 8004f8e:	0109      	lsls	r1, r1, #4
 8004f90:	430a      	orrs	r2, r1
 8004f92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	699a      	ldr	r2, [r3, #24]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4953      	ldr	r1, [pc, #332]	; (80050ec <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004fa0:	400a      	ands	r2, r1
 8004fa2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	6999      	ldr	r1, [r3, #24]
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	021a      	lsls	r2, r3, #8
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	619a      	str	r2, [r3, #24]
      break;
 8004fb8:	e088      	b.n	80050cc <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68ba      	ldr	r2, [r7, #8]
 8004fc0:	0011      	movs	r1, r2
 8004fc2:	0018      	movs	r0, r3
 8004fc4:	f000 fabe 	bl	8005544 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	69da      	ldr	r2, [r3, #28]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2108      	movs	r1, #8
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	69da      	ldr	r2, [r3, #28]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2104      	movs	r1, #4
 8004fe4:	438a      	bics	r2, r1
 8004fe6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	69d9      	ldr	r1, [r3, #28]
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	691a      	ldr	r2, [r3, #16]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	61da      	str	r2, [r3, #28]
      break;
 8004ffa:	e067      	b.n	80050cc <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	0011      	movs	r1, r2
 8005004:	0018      	movs	r0, r3
 8005006:	f000 fb1f 	bl	8005648 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	69da      	ldr	r2, [r3, #28]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2180      	movs	r1, #128	; 0x80
 8005016:	0109      	lsls	r1, r1, #4
 8005018:	430a      	orrs	r2, r1
 800501a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	69da      	ldr	r2, [r3, #28]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4931      	ldr	r1, [pc, #196]	; (80050ec <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8005028:	400a      	ands	r2, r1
 800502a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	69d9      	ldr	r1, [r3, #28]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	021a      	lsls	r2, r3, #8
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	430a      	orrs	r2, r1
 800503e:	61da      	str	r2, [r3, #28]
      break;
 8005040:	e044      	b.n	80050cc <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68ba      	ldr	r2, [r7, #8]
 8005048:	0011      	movs	r1, r2
 800504a:	0018      	movs	r0, r3
 800504c:	f000 fb60 	bl	8005710 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2108      	movs	r1, #8
 800505c:	430a      	orrs	r2, r1
 800505e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2104      	movs	r1, #4
 800506c:	438a      	bics	r2, r1
 800506e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	691a      	ldr	r2, [r3, #16]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005082:	e023      	b.n	80050cc <HAL_TIM_PWM_ConfigChannel+0x1d8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68ba      	ldr	r2, [r7, #8]
 800508a:	0011      	movs	r1, r2
 800508c:	0018      	movs	r0, r3
 800508e:	f000 fb99 	bl	80057c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2180      	movs	r1, #128	; 0x80
 800509e:	0109      	lsls	r1, r1, #4
 80050a0:	430a      	orrs	r2, r1
 80050a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	490f      	ldr	r1, [pc, #60]	; (80050ec <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80050b0:	400a      	ands	r2, r1
 80050b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	021a      	lsls	r2, r3, #8
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80050c8:	e000      	b.n	80050cc <HAL_TIM_PWM_ConfigChannel+0x1d8>
    }

    default:
      break;
 80050ca:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	223d      	movs	r2, #61	; 0x3d
 80050d0:	2101      	movs	r1, #1
 80050d2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	223c      	movs	r2, #60	; 0x3c
 80050d8:	2100      	movs	r1, #0
 80050da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	0018      	movs	r0, r3
 80050e0:	46bd      	mov	sp, r7
 80050e2:	b004      	add	sp, #16
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	0800740c 	.word	0x0800740c
 80050ec:	fffffbff 	.word	0xfffffbff

080050f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	223c      	movs	r2, #60	; 0x3c
 80050fe:	5c9b      	ldrb	r3, [r3, r2]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d101      	bne.n	8005108 <HAL_TIM_ConfigClockSource+0x18>
 8005104:	2302      	movs	r3, #2
 8005106:	e0ab      	b.n	8005260 <HAL_TIM_ConfigClockSource+0x170>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	223c      	movs	r2, #60	; 0x3c
 800510c:	2101      	movs	r1, #1
 800510e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	223d      	movs	r2, #61	; 0x3d
 8005114:	2102      	movs	r1, #2
 8005116:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4a51      	ldr	r2, [pc, #324]	; (8005268 <HAL_TIM_ConfigClockSource+0x178>)
 8005124:	4013      	ands	r3, r2
 8005126:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	4a50      	ldr	r2, [pc, #320]	; (800526c <HAL_TIM_ConfigClockSource+0x17c>)
 800512c:	4013      	ands	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b40      	cmp	r3, #64	; 0x40
 800513e:	d100      	bne.n	8005142 <HAL_TIM_ConfigClockSource+0x52>
 8005140:	e06b      	b.n	800521a <HAL_TIM_ConfigClockSource+0x12a>
 8005142:	d80e      	bhi.n	8005162 <HAL_TIM_ConfigClockSource+0x72>
 8005144:	2b10      	cmp	r3, #16
 8005146:	d100      	bne.n	800514a <HAL_TIM_ConfigClockSource+0x5a>
 8005148:	e077      	b.n	800523a <HAL_TIM_ConfigClockSource+0x14a>
 800514a:	d803      	bhi.n	8005154 <HAL_TIM_ConfigClockSource+0x64>
 800514c:	2b00      	cmp	r3, #0
 800514e:	d100      	bne.n	8005152 <HAL_TIM_ConfigClockSource+0x62>
 8005150:	e073      	b.n	800523a <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005152:	e07c      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005154:	2b20      	cmp	r3, #32
 8005156:	d100      	bne.n	800515a <HAL_TIM_ConfigClockSource+0x6a>
 8005158:	e06f      	b.n	800523a <HAL_TIM_ConfigClockSource+0x14a>
 800515a:	2b30      	cmp	r3, #48	; 0x30
 800515c:	d100      	bne.n	8005160 <HAL_TIM_ConfigClockSource+0x70>
 800515e:	e06c      	b.n	800523a <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8005160:	e075      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005162:	2b70      	cmp	r3, #112	; 0x70
 8005164:	d00e      	beq.n	8005184 <HAL_TIM_ConfigClockSource+0x94>
 8005166:	d804      	bhi.n	8005172 <HAL_TIM_ConfigClockSource+0x82>
 8005168:	2b50      	cmp	r3, #80	; 0x50
 800516a:	d036      	beq.n	80051da <HAL_TIM_ConfigClockSource+0xea>
 800516c:	2b60      	cmp	r3, #96	; 0x60
 800516e:	d044      	beq.n	80051fa <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8005170:	e06d      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005172:	2280      	movs	r2, #128	; 0x80
 8005174:	0152      	lsls	r2, r2, #5
 8005176:	4293      	cmp	r3, r2
 8005178:	d068      	beq.n	800524c <HAL_TIM_ConfigClockSource+0x15c>
 800517a:	2280      	movs	r2, #128	; 0x80
 800517c:	0192      	lsls	r2, r2, #6
 800517e:	4293      	cmp	r3, r2
 8005180:	d017      	beq.n	80051b2 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8005182:	e064      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6818      	ldr	r0, [r3, #0]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	6899      	ldr	r1, [r3, #8]
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	685a      	ldr	r2, [r3, #4]
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f000 fbf0 	bl	8005978 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2277      	movs	r2, #119	; 0x77
 80051a4:	4313      	orrs	r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	609a      	str	r2, [r3, #8]
      break;
 80051b0:	e04d      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6818      	ldr	r0, [r3, #0]
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	6899      	ldr	r1, [r3, #8]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	f000 fbd9 	bl	8005978 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689a      	ldr	r2, [r3, #8]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2180      	movs	r1, #128	; 0x80
 80051d2:	01c9      	lsls	r1, r1, #7
 80051d4:	430a      	orrs	r2, r1
 80051d6:	609a      	str	r2, [r3, #8]
      break;
 80051d8:	e039      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	6859      	ldr	r1, [r3, #4]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	001a      	movs	r2, r3
 80051e8:	f000 fb4a 	bl	8005880 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2150      	movs	r1, #80	; 0x50
 80051f2:	0018      	movs	r0, r3
 80051f4:	f000 fba4 	bl	8005940 <TIM_ITRx_SetConfig>
      break;
 80051f8:	e029      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6818      	ldr	r0, [r3, #0]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	6859      	ldr	r1, [r3, #4]
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	001a      	movs	r2, r3
 8005208:	f000 fb68 	bl	80058dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2160      	movs	r1, #96	; 0x60
 8005212:	0018      	movs	r0, r3
 8005214:	f000 fb94 	bl	8005940 <TIM_ITRx_SetConfig>
      break;
 8005218:	e019      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6818      	ldr	r0, [r3, #0]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	6859      	ldr	r1, [r3, #4]
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	001a      	movs	r2, r3
 8005228:	f000 fb2a 	bl	8005880 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2140      	movs	r1, #64	; 0x40
 8005232:	0018      	movs	r0, r3
 8005234:	f000 fb84 	bl	8005940 <TIM_ITRx_SetConfig>
      break;
 8005238:	e009      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	0019      	movs	r1, r3
 8005244:	0010      	movs	r0, r2
 8005246:	f000 fb7b 	bl	8005940 <TIM_ITRx_SetConfig>
      break;
 800524a:	e000      	b.n	800524e <HAL_TIM_ConfigClockSource+0x15e>
      break;
 800524c:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	223d      	movs	r2, #61	; 0x3d
 8005252:	2101      	movs	r1, #1
 8005254:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	223c      	movs	r2, #60	; 0x3c
 800525a:	2100      	movs	r1, #0
 800525c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800525e:	2300      	movs	r3, #0
}
 8005260:	0018      	movs	r0, r3
 8005262:	46bd      	mov	sp, r7
 8005264:	b004      	add	sp, #16
 8005266:	bd80      	pop	{r7, pc}
 8005268:	ffceff88 	.word	0xffceff88
 800526c:	ffff00ff 	.word	0xffff00ff

08005270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a2b      	ldr	r2, [pc, #172]	; (8005330 <TIM_Base_SetConfig+0xc0>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d003      	beq.n	8005290 <TIM_Base_SetConfig+0x20>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a2a      	ldr	r2, [pc, #168]	; (8005334 <TIM_Base_SetConfig+0xc4>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d108      	bne.n	80052a2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2270      	movs	r2, #112	; 0x70
 8005294:	4393      	bics	r3, r2
 8005296:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	4313      	orrs	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a22      	ldr	r2, [pc, #136]	; (8005330 <TIM_Base_SetConfig+0xc0>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d00f      	beq.n	80052ca <TIM_Base_SetConfig+0x5a>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a21      	ldr	r2, [pc, #132]	; (8005334 <TIM_Base_SetConfig+0xc4>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d00b      	beq.n	80052ca <TIM_Base_SetConfig+0x5a>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a20      	ldr	r2, [pc, #128]	; (8005338 <TIM_Base_SetConfig+0xc8>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d007      	beq.n	80052ca <TIM_Base_SetConfig+0x5a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a1f      	ldr	r2, [pc, #124]	; (800533c <TIM_Base_SetConfig+0xcc>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d003      	beq.n	80052ca <TIM_Base_SetConfig+0x5a>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a1e      	ldr	r2, [pc, #120]	; (8005340 <TIM_Base_SetConfig+0xd0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d108      	bne.n	80052dc <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	4a1d      	ldr	r2, [pc, #116]	; (8005344 <TIM_Base_SetConfig+0xd4>)
 80052ce:	4013      	ands	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	68fa      	ldr	r2, [r7, #12]
 80052d8:	4313      	orrs	r3, r2
 80052da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2280      	movs	r2, #128	; 0x80
 80052e0:	4393      	bics	r3, r2
 80052e2:	001a      	movs	r2, r3
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	689a      	ldr	r2, [r3, #8]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a0a      	ldr	r2, [pc, #40]	; (8005330 <TIM_Base_SetConfig+0xc0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d007      	beq.n	800531a <TIM_Base_SetConfig+0xaa>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a0b      	ldr	r2, [pc, #44]	; (800533c <TIM_Base_SetConfig+0xcc>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d003      	beq.n	800531a <TIM_Base_SetConfig+0xaa>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a0a      	ldr	r2, [pc, #40]	; (8005340 <TIM_Base_SetConfig+0xd0>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d103      	bne.n	8005322 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	691a      	ldr	r2, [r3, #16]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	615a      	str	r2, [r3, #20]
}
 8005328:	46c0      	nop			; (mov r8, r8)
 800532a:	46bd      	mov	sp, r7
 800532c:	b004      	add	sp, #16
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40012c00 	.word	0x40012c00
 8005334:	40000400 	.word	0x40000400
 8005338:	40002000 	.word	0x40002000
 800533c:	40014400 	.word	0x40014400
 8005340:	40014800 	.word	0x40014800
 8005344:	fffffcff 	.word	0xfffffcff

08005348 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a1b      	ldr	r3, [r3, #32]
 8005356:	2201      	movs	r2, #1
 8005358:	4393      	bics	r3, r2
 800535a:	001a      	movs	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	4a2e      	ldr	r2, [pc, #184]	; (8005430 <TIM_OC1_SetConfig+0xe8>)
 8005376:	4013      	ands	r3, r2
 8005378:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2203      	movs	r2, #3
 800537e:	4393      	bics	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	4313      	orrs	r3, r2
 800538a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	2202      	movs	r2, #2
 8005390:	4393      	bics	r3, r2
 8005392:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	4313      	orrs	r3, r2
 800539c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a24      	ldr	r2, [pc, #144]	; (8005434 <TIM_OC1_SetConfig+0xec>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d007      	beq.n	80053b6 <TIM_OC1_SetConfig+0x6e>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a23      	ldr	r2, [pc, #140]	; (8005438 <TIM_OC1_SetConfig+0xf0>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d003      	beq.n	80053b6 <TIM_OC1_SetConfig+0x6e>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a22      	ldr	r2, [pc, #136]	; (800543c <TIM_OC1_SetConfig+0xf4>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d10c      	bne.n	80053d0 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2208      	movs	r2, #8
 80053ba:	4393      	bics	r3, r2
 80053bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	2204      	movs	r2, #4
 80053cc:	4393      	bics	r3, r2
 80053ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a18      	ldr	r2, [pc, #96]	; (8005434 <TIM_OC1_SetConfig+0xec>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d007      	beq.n	80053e8 <TIM_OC1_SetConfig+0xa0>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a17      	ldr	r2, [pc, #92]	; (8005438 <TIM_OC1_SetConfig+0xf0>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d003      	beq.n	80053e8 <TIM_OC1_SetConfig+0xa0>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a16      	ldr	r2, [pc, #88]	; (800543c <TIM_OC1_SetConfig+0xf4>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d111      	bne.n	800540c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	4a15      	ldr	r2, [pc, #84]	; (8005440 <TIM_OC1_SetConfig+0xf8>)
 80053ec:	4013      	ands	r3, r2
 80053ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	4a14      	ldr	r2, [pc, #80]	; (8005444 <TIM_OC1_SetConfig+0xfc>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	4313      	orrs	r3, r2
 8005400:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	4313      	orrs	r3, r2
 800540a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	621a      	str	r2, [r3, #32]
}
 8005426:	46c0      	nop			; (mov r8, r8)
 8005428:	46bd      	mov	sp, r7
 800542a:	b006      	add	sp, #24
 800542c:	bd80      	pop	{r7, pc}
 800542e:	46c0      	nop			; (mov r8, r8)
 8005430:	fffeff8f 	.word	0xfffeff8f
 8005434:	40012c00 	.word	0x40012c00
 8005438:	40014400 	.word	0x40014400
 800543c:	40014800 	.word	0x40014800
 8005440:	fffffeff 	.word	0xfffffeff
 8005444:	fffffdff 	.word	0xfffffdff

08005448 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b086      	sub	sp, #24
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	2210      	movs	r2, #16
 8005458:	4393      	bics	r3, r2
 800545a:	001a      	movs	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a1b      	ldr	r3, [r3, #32]
 8005464:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	4a2c      	ldr	r2, [pc, #176]	; (8005528 <TIM_OC2_SetConfig+0xe0>)
 8005476:	4013      	ands	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4a2b      	ldr	r2, [pc, #172]	; (800552c <TIM_OC2_SetConfig+0xe4>)
 800547e:	4013      	ands	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	021b      	lsls	r3, r3, #8
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	4313      	orrs	r3, r2
 800548c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	2220      	movs	r2, #32
 8005492:	4393      	bics	r3, r2
 8005494:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	011b      	lsls	r3, r3, #4
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	4313      	orrs	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a22      	ldr	r2, [pc, #136]	; (8005530 <TIM_OC2_SetConfig+0xe8>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d10d      	bne.n	80054c6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	2280      	movs	r2, #128	; 0x80
 80054ae:	4393      	bics	r3, r2
 80054b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	011b      	lsls	r3, r3, #4
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	2240      	movs	r2, #64	; 0x40
 80054c2:	4393      	bics	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a19      	ldr	r2, [pc, #100]	; (8005530 <TIM_OC2_SetConfig+0xe8>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d007      	beq.n	80054de <TIM_OC2_SetConfig+0x96>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a18      	ldr	r2, [pc, #96]	; (8005534 <TIM_OC2_SetConfig+0xec>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d003      	beq.n	80054de <TIM_OC2_SetConfig+0x96>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a17      	ldr	r2, [pc, #92]	; (8005538 <TIM_OC2_SetConfig+0xf0>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d113      	bne.n	8005506 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	4a16      	ldr	r2, [pc, #88]	; (800553c <TIM_OC2_SetConfig+0xf4>)
 80054e2:	4013      	ands	r3, r2
 80054e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	4a15      	ldr	r2, [pc, #84]	; (8005540 <TIM_OC2_SetConfig+0xf8>)
 80054ea:	4013      	ands	r3, r2
 80054ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	4313      	orrs	r3, r2
 8005504:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	685a      	ldr	r2, [r3, #4]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	621a      	str	r2, [r3, #32]
}
 8005520:	46c0      	nop			; (mov r8, r8)
 8005522:	46bd      	mov	sp, r7
 8005524:	b006      	add	sp, #24
 8005526:	bd80      	pop	{r7, pc}
 8005528:	feff8fff 	.word	0xfeff8fff
 800552c:	fffffcff 	.word	0xfffffcff
 8005530:	40012c00 	.word	0x40012c00
 8005534:	40014400 	.word	0x40014400
 8005538:	40014800 	.word	0x40014800
 800553c:	fffffbff 	.word	0xfffffbff
 8005540:	fffff7ff 	.word	0xfffff7ff

08005544 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	4a33      	ldr	r2, [pc, #204]	; (8005620 <TIM_OC3_SetConfig+0xdc>)
 8005554:	401a      	ands	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	69db      	ldr	r3, [r3, #28]
 800556a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	4a2d      	ldr	r2, [pc, #180]	; (8005624 <TIM_OC3_SetConfig+0xe0>)
 8005570:	4013      	ands	r3, r2
 8005572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2203      	movs	r2, #3
 8005578:	4393      	bics	r3, r2
 800557a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	4313      	orrs	r3, r2
 8005584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	4a27      	ldr	r2, [pc, #156]	; (8005628 <TIM_OC3_SetConfig+0xe4>)
 800558a:	4013      	ands	r3, r2
 800558c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a23      	ldr	r2, [pc, #140]	; (800562c <TIM_OC3_SetConfig+0xe8>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d10d      	bne.n	80055be <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	4a22      	ldr	r2, [pc, #136]	; (8005630 <TIM_OC3_SetConfig+0xec>)
 80055a6:	4013      	ands	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	021b      	lsls	r3, r3, #8
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	4a1e      	ldr	r2, [pc, #120]	; (8005634 <TIM_OC3_SetConfig+0xf0>)
 80055ba:	4013      	ands	r3, r2
 80055bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a1a      	ldr	r2, [pc, #104]	; (800562c <TIM_OC3_SetConfig+0xe8>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d007      	beq.n	80055d6 <TIM_OC3_SetConfig+0x92>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a1b      	ldr	r2, [pc, #108]	; (8005638 <TIM_OC3_SetConfig+0xf4>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d003      	beq.n	80055d6 <TIM_OC3_SetConfig+0x92>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a1a      	ldr	r2, [pc, #104]	; (800563c <TIM_OC3_SetConfig+0xf8>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d113      	bne.n	80055fe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	4a19      	ldr	r2, [pc, #100]	; (8005640 <TIM_OC3_SetConfig+0xfc>)
 80055da:	4013      	ands	r3, r2
 80055dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	4a18      	ldr	r2, [pc, #96]	; (8005644 <TIM_OC3_SetConfig+0x100>)
 80055e2:	4013      	ands	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	695b      	ldr	r3, [r3, #20]
 80055ea:	011b      	lsls	r3, r3, #4
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	693a      	ldr	r2, [r7, #16]
 8005602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	621a      	str	r2, [r3, #32]
}
 8005618:	46c0      	nop			; (mov r8, r8)
 800561a:	46bd      	mov	sp, r7
 800561c:	b006      	add	sp, #24
 800561e:	bd80      	pop	{r7, pc}
 8005620:	fffffeff 	.word	0xfffffeff
 8005624:	fffeff8f 	.word	0xfffeff8f
 8005628:	fffffdff 	.word	0xfffffdff
 800562c:	40012c00 	.word	0x40012c00
 8005630:	fffff7ff 	.word	0xfffff7ff
 8005634:	fffffbff 	.word	0xfffffbff
 8005638:	40014400 	.word	0x40014400
 800563c:	40014800 	.word	0x40014800
 8005640:	ffffefff 	.word	0xffffefff
 8005644:	ffffdfff 	.word	0xffffdfff

08005648 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	4a26      	ldr	r2, [pc, #152]	; (80056f0 <TIM_OC4_SetConfig+0xa8>)
 8005658:	401a      	ands	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a1b      	ldr	r3, [r3, #32]
 8005662:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	4a20      	ldr	r2, [pc, #128]	; (80056f4 <TIM_OC4_SetConfig+0xac>)
 8005674:	4013      	ands	r3, r2
 8005676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	4a1f      	ldr	r2, [pc, #124]	; (80056f8 <TIM_OC4_SetConfig+0xb0>)
 800567c:	4013      	ands	r3, r2
 800567e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	021b      	lsls	r3, r3, #8
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	4313      	orrs	r3, r2
 800568a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	4a1b      	ldr	r2, [pc, #108]	; (80056fc <TIM_OC4_SetConfig+0xb4>)
 8005690:	4013      	ands	r3, r2
 8005692:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	031b      	lsls	r3, r3, #12
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	4313      	orrs	r3, r2
 800569e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a17      	ldr	r2, [pc, #92]	; (8005700 <TIM_OC4_SetConfig+0xb8>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d007      	beq.n	80056b8 <TIM_OC4_SetConfig+0x70>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a16      	ldr	r2, [pc, #88]	; (8005704 <TIM_OC4_SetConfig+0xbc>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d003      	beq.n	80056b8 <TIM_OC4_SetConfig+0x70>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a15      	ldr	r2, [pc, #84]	; (8005708 <TIM_OC4_SetConfig+0xc0>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d109      	bne.n	80056cc <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	4a14      	ldr	r2, [pc, #80]	; (800570c <TIM_OC4_SetConfig+0xc4>)
 80056bc:	4013      	ands	r3, r2
 80056be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	019b      	lsls	r3, r3, #6
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	685a      	ldr	r2, [r3, #4]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	621a      	str	r2, [r3, #32]
}
 80056e6:	46c0      	nop			; (mov r8, r8)
 80056e8:	46bd      	mov	sp, r7
 80056ea:	b006      	add	sp, #24
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	46c0      	nop			; (mov r8, r8)
 80056f0:	ffffefff 	.word	0xffffefff
 80056f4:	feff8fff 	.word	0xfeff8fff
 80056f8:	fffffcff 	.word	0xfffffcff
 80056fc:	ffffdfff 	.word	0xffffdfff
 8005700:	40012c00 	.word	0x40012c00
 8005704:	40014400 	.word	0x40014400
 8005708:	40014800 	.word	0x40014800
 800570c:	ffffbfff 	.word	0xffffbfff

08005710 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	4a23      	ldr	r2, [pc, #140]	; (80057ac <TIM_OC5_SetConfig+0x9c>)
 8005720:	401a      	ands	r2, r3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4a1d      	ldr	r2, [pc, #116]	; (80057b0 <TIM_OC5_SetConfig+0xa0>)
 800573c:	4013      	ands	r3, r2
 800573e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68fa      	ldr	r2, [r7, #12]
 8005746:	4313      	orrs	r3, r2
 8005748:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	4a19      	ldr	r2, [pc, #100]	; (80057b4 <TIM_OC5_SetConfig+0xa4>)
 800574e:	4013      	ands	r3, r2
 8005750:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	041b      	lsls	r3, r3, #16
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	4313      	orrs	r3, r2
 800575c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a15      	ldr	r2, [pc, #84]	; (80057b8 <TIM_OC5_SetConfig+0xa8>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d007      	beq.n	8005776 <TIM_OC5_SetConfig+0x66>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a14      	ldr	r2, [pc, #80]	; (80057bc <TIM_OC5_SetConfig+0xac>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d003      	beq.n	8005776 <TIM_OC5_SetConfig+0x66>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a13      	ldr	r2, [pc, #76]	; (80057c0 <TIM_OC5_SetConfig+0xb0>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d109      	bne.n	800578a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	4a0c      	ldr	r2, [pc, #48]	; (80057ac <TIM_OC5_SetConfig+0x9c>)
 800577a:	4013      	ands	r3, r2
 800577c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	695b      	ldr	r3, [r3, #20]
 8005782:	021b      	lsls	r3, r3, #8
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	4313      	orrs	r3, r2
 8005788:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	693a      	ldr	r2, [r7, #16]
 80057a2:	621a      	str	r2, [r3, #32]
}
 80057a4:	46c0      	nop			; (mov r8, r8)
 80057a6:	46bd      	mov	sp, r7
 80057a8:	b006      	add	sp, #24
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	fffeffff 	.word	0xfffeffff
 80057b0:	fffeff8f 	.word	0xfffeff8f
 80057b4:	fffdffff 	.word	0xfffdffff
 80057b8:	40012c00 	.word	0x40012c00
 80057bc:	40014400 	.word	0x40014400
 80057c0:	40014800 	.word	0x40014800

080057c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a1b      	ldr	r3, [r3, #32]
 80057d2:	4a24      	ldr	r2, [pc, #144]	; (8005864 <TIM_OC6_SetConfig+0xa0>)
 80057d4:	401a      	ands	r2, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	4a1e      	ldr	r2, [pc, #120]	; (8005868 <TIM_OC6_SetConfig+0xa4>)
 80057f0:	4013      	ands	r3, r2
 80057f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	021b      	lsls	r3, r3, #8
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	4a1a      	ldr	r2, [pc, #104]	; (800586c <TIM_OC6_SetConfig+0xa8>)
 8005804:	4013      	ands	r3, r2
 8005806:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	051b      	lsls	r3, r3, #20
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	4313      	orrs	r3, r2
 8005812:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a16      	ldr	r2, [pc, #88]	; (8005870 <TIM_OC6_SetConfig+0xac>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d007      	beq.n	800582c <TIM_OC6_SetConfig+0x68>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a15      	ldr	r2, [pc, #84]	; (8005874 <TIM_OC6_SetConfig+0xb0>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d003      	beq.n	800582c <TIM_OC6_SetConfig+0x68>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a14      	ldr	r2, [pc, #80]	; (8005878 <TIM_OC6_SetConfig+0xb4>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d109      	bne.n	8005840 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	4a13      	ldr	r2, [pc, #76]	; (800587c <TIM_OC6_SetConfig+0xb8>)
 8005830:	4013      	ands	r3, r2
 8005832:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	029b      	lsls	r3, r3, #10
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	4313      	orrs	r3, r2
 800583e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	697a      	ldr	r2, [r7, #20]
 8005844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	621a      	str	r2, [r3, #32]
}
 800585a:	46c0      	nop			; (mov r8, r8)
 800585c:	46bd      	mov	sp, r7
 800585e:	b006      	add	sp, #24
 8005860:	bd80      	pop	{r7, pc}
 8005862:	46c0      	nop			; (mov r8, r8)
 8005864:	ffefffff 	.word	0xffefffff
 8005868:	feff8fff 	.word	0xfeff8fff
 800586c:	ffdfffff 	.word	0xffdfffff
 8005870:	40012c00 	.word	0x40012c00
 8005874:	40014400 	.word	0x40014400
 8005878:	40014800 	.word	0x40014800
 800587c:	fffbffff 	.word	0xfffbffff

08005880 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b086      	sub	sp, #24
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	2201      	movs	r2, #1
 8005898:	4393      	bics	r3, r2
 800589a:	001a      	movs	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	22f0      	movs	r2, #240	; 0xf0
 80058aa:	4393      	bics	r3, r2
 80058ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	011b      	lsls	r3, r3, #4
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	220a      	movs	r2, #10
 80058bc:	4393      	bics	r3, r2
 80058be:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	621a      	str	r2, [r3, #32]
}
 80058d4:	46c0      	nop			; (mov r8, r8)
 80058d6:	46bd      	mov	sp, r7
 80058d8:	b006      	add	sp, #24
 80058da:	bd80      	pop	{r7, pc}

080058dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b086      	sub	sp, #24
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6a1b      	ldr	r3, [r3, #32]
 80058ec:	2210      	movs	r2, #16
 80058ee:	4393      	bics	r3, r2
 80058f0:	001a      	movs	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	4a0d      	ldr	r2, [pc, #52]	; (800593c <TIM_TI2_ConfigInputStage+0x60>)
 8005906:	4013      	ands	r3, r2
 8005908:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	031b      	lsls	r3, r3, #12
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	22a0      	movs	r2, #160	; 0xa0
 8005918:	4393      	bics	r3, r2
 800591a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	011b      	lsls	r3, r3, #4
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	4313      	orrs	r3, r2
 8005924:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	697a      	ldr	r2, [r7, #20]
 800592a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	693a      	ldr	r2, [r7, #16]
 8005930:	621a      	str	r2, [r3, #32]
}
 8005932:	46c0      	nop			; (mov r8, r8)
 8005934:	46bd      	mov	sp, r7
 8005936:	b006      	add	sp, #24
 8005938:	bd80      	pop	{r7, pc}
 800593a:	46c0      	nop			; (mov r8, r8)
 800593c:	ffff0fff 	.word	0xffff0fff

08005940 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	4a08      	ldr	r2, [pc, #32]	; (8005974 <TIM_ITRx_SetConfig+0x34>)
 8005954:	4013      	ands	r3, r2
 8005956:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	4313      	orrs	r3, r2
 800595e:	2207      	movs	r2, #7
 8005960:	4313      	orrs	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	609a      	str	r2, [r3, #8]
}
 800596a:	46c0      	nop			; (mov r8, r8)
 800596c:	46bd      	mov	sp, r7
 800596e:	b004      	add	sp, #16
 8005970:	bd80      	pop	{r7, pc}
 8005972:	46c0      	nop			; (mov r8, r8)
 8005974:	ffcfff8f 	.word	0xffcfff8f

08005978 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
 8005984:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	4a09      	ldr	r2, [pc, #36]	; (80059b4 <TIM_ETR_SetConfig+0x3c>)
 8005990:	4013      	ands	r3, r2
 8005992:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	021a      	lsls	r2, r3, #8
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	431a      	orrs	r2, r3
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	4313      	orrs	r3, r2
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	609a      	str	r2, [r3, #8]
}
 80059ac:	46c0      	nop			; (mov r8, r8)
 80059ae:	46bd      	mov	sp, r7
 80059b0:	b006      	add	sp, #24
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	ffff00ff 	.word	0xffff00ff

080059b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b086      	sub	sp, #24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	221f      	movs	r2, #31
 80059c8:	4013      	ands	r3, r2
 80059ca:	2201      	movs	r2, #1
 80059cc:	409a      	lsls	r2, r3
 80059ce:	0013      	movs	r3, r2
 80059d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	43d2      	mvns	r2, r2
 80059da:	401a      	ands	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6a1a      	ldr	r2, [r3, #32]
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	211f      	movs	r1, #31
 80059e8:	400b      	ands	r3, r1
 80059ea:	6879      	ldr	r1, [r7, #4]
 80059ec:	4099      	lsls	r1, r3
 80059ee:	000b      	movs	r3, r1
 80059f0:	431a      	orrs	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	621a      	str	r2, [r3, #32]
}
 80059f6:	46c0      	nop			; (mov r8, r8)
 80059f8:	46bd      	mov	sp, r7
 80059fa:	b006      	add	sp, #24
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	223c      	movs	r2, #60	; 0x3c
 8005a0e:	5c9b      	ldrb	r3, [r3, r2]
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e040      	b.n	8005a9a <HAL_TIMEx_MasterConfigSynchronization+0x9a>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	223c      	movs	r2, #60	; 0x3c
 8005a1c:	2101      	movs	r1, #1
 8005a1e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	223d      	movs	r2, #61	; 0x3d
 8005a24:	2102      	movs	r1, #2
 8005a26:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a19      	ldr	r2, [pc, #100]	; (8005aa4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d108      	bne.n	8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	4a18      	ldr	r2, [pc, #96]	; (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005a46:	4013      	ands	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2270      	movs	r2, #112	; 0x70
 8005a58:	4393      	bics	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2280      	movs	r2, #128	; 0x80
 8005a6a:	4393      	bics	r3, r2
 8005a6c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	223d      	movs	r2, #61	; 0x3d
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	223c      	movs	r2, #60	; 0x3c
 8005a94:	2100      	movs	r1, #0
 8005a96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	0018      	movs	r0, r3
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	b004      	add	sp, #16
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	46c0      	nop			; (mov r8, r8)
 8005aa4:	40012c00 	.word	0x40012c00
 8005aa8:	ff0fffff 	.word	0xff0fffff

08005aac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e046      	b.n	8005b4c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2280      	movs	r2, #128	; 0x80
 8005ac2:	589b      	ldr	r3, [r3, r2]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d107      	bne.n	8005ad8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	227c      	movs	r2, #124	; 0x7c
 8005acc:	2100      	movs	r1, #0
 8005ace:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	0018      	movs	r0, r3
 8005ad4:	f7fd f932 	bl	8002d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2280      	movs	r2, #128	; 0x80
 8005adc:	2124      	movs	r1, #36	; 0x24
 8005ade:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2101      	movs	r1, #1
 8005aec:	438a      	bics	r2, r1
 8005aee:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	0018      	movs	r0, r3
 8005af4:	f000 fa92 	bl	800601c <UART_SetConfig>
 8005af8:	0003      	movs	r3, r0
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d101      	bne.n	8005b02 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e024      	b.n	8005b4c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	0018      	movs	r0, r3
 8005b0e:	f000 fed3 	bl	80068b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	490d      	ldr	r1, [pc, #52]	; (8005b54 <HAL_UART_Init+0xa8>)
 8005b1e:	400a      	ands	r2, r1
 8005b20:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689a      	ldr	r2, [r3, #8]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	212a      	movs	r1, #42	; 0x2a
 8005b2e:	438a      	bics	r2, r1
 8005b30:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2101      	movs	r1, #1
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	0018      	movs	r0, r3
 8005b46:	f000 ff6b 	bl	8006a20 <UART_CheckIdleState>
 8005b4a:	0003      	movs	r3, r0
}
 8005b4c:	0018      	movs	r0, r3
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	b002      	add	sp, #8
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	ffffb7ff 	.word	0xffffb7ff

08005b58 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	1dbb      	adds	r3, r7, #6
 8005b64:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2284      	movs	r2, #132	; 0x84
 8005b6a:	589b      	ldr	r3, [r3, r2]
 8005b6c:	2b20      	cmp	r3, #32
 8005b6e:	d000      	beq.n	8005b72 <HAL_UART_Receive_IT+0x1a>
 8005b70:	e0d6      	b.n	8005d20 <HAL_UART_Receive_IT+0x1c8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <HAL_UART_Receive_IT+0x28>
 8005b78:	1dbb      	adds	r3, r7, #6
 8005b7a:	881b      	ldrh	r3, [r3, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d101      	bne.n	8005b84 <HAL_UART_Receive_IT+0x2c>
    {
      return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e0ce      	b.n	8005d22 <HAL_UART_Receive_IT+0x1ca>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	2380      	movs	r3, #128	; 0x80
 8005b8a:	015b      	lsls	r3, r3, #5
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d109      	bne.n	8005ba4 <HAL_UART_Receive_IT+0x4c>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d105      	bne.n	8005ba4 <HAL_UART_Receive_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	d001      	beq.n	8005ba4 <HAL_UART_Receive_IT+0x4c>
      {
        return  HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e0be      	b.n	8005d22 <HAL_UART_Receive_IT+0x1ca>
      }
    }

    __HAL_LOCK(huart);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	227c      	movs	r2, #124	; 0x7c
 8005ba8:	5c9b      	ldrb	r3, [r3, r2]
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d101      	bne.n	8005bb2 <HAL_UART_Receive_IT+0x5a>
 8005bae:	2302      	movs	r3, #2
 8005bb0:	e0b7      	b.n	8005d22 <HAL_UART_Receive_IT+0x1ca>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	227c      	movs	r2, #124	; 0x7c
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr  = pData;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	68ba      	ldr	r2, [r7, #8]
 8005bbe:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	1dba      	adds	r2, r7, #6
 8005bc4:	215c      	movs	r1, #92	; 0x5c
 8005bc6:	8812      	ldrh	r2, [r2, #0]
 8005bc8:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	1dba      	adds	r2, r7, #6
 8005bce:	215e      	movs	r1, #94	; 0x5e
 8005bd0:	8812      	ldrh	r2, [r2, #0]
 8005bd2:	525a      	strh	r2, [r3, r1]
    huart->RxISR       = NULL;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	689a      	ldr	r2, [r3, #8]
 8005bde:	2380      	movs	r3, #128	; 0x80
 8005be0:	015b      	lsls	r3, r3, #5
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d10d      	bne.n	8005c02 <HAL_UART_Receive_IT+0xaa>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d104      	bne.n	8005bf8 <HAL_UART_Receive_IT+0xa0>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2260      	movs	r2, #96	; 0x60
 8005bf2:	494e      	ldr	r1, [pc, #312]	; (8005d2c <HAL_UART_Receive_IT+0x1d4>)
 8005bf4:	5299      	strh	r1, [r3, r2]
 8005bf6:	e02e      	b.n	8005c56 <HAL_UART_Receive_IT+0xfe>
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2260      	movs	r2, #96	; 0x60
 8005bfc:	21ff      	movs	r1, #255	; 0xff
 8005bfe:	5299      	strh	r1, [r3, r2]
 8005c00:	e029      	b.n	8005c56 <HAL_UART_Receive_IT+0xfe>
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10d      	bne.n	8005c26 <HAL_UART_Receive_IT+0xce>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d104      	bne.n	8005c1c <HAL_UART_Receive_IT+0xc4>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2260      	movs	r2, #96	; 0x60
 8005c16:	21ff      	movs	r1, #255	; 0xff
 8005c18:	5299      	strh	r1, [r3, r2]
 8005c1a:	e01c      	b.n	8005c56 <HAL_UART_Receive_IT+0xfe>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2260      	movs	r2, #96	; 0x60
 8005c20:	217f      	movs	r1, #127	; 0x7f
 8005c22:	5299      	strh	r1, [r3, r2]
 8005c24:	e017      	b.n	8005c56 <HAL_UART_Receive_IT+0xfe>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	689a      	ldr	r2, [r3, #8]
 8005c2a:	2380      	movs	r3, #128	; 0x80
 8005c2c:	055b      	lsls	r3, r3, #21
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d10d      	bne.n	8005c4e <HAL_UART_Receive_IT+0xf6>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d104      	bne.n	8005c44 <HAL_UART_Receive_IT+0xec>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2260      	movs	r2, #96	; 0x60
 8005c3e:	217f      	movs	r1, #127	; 0x7f
 8005c40:	5299      	strh	r1, [r3, r2]
 8005c42:	e008      	b.n	8005c56 <HAL_UART_Receive_IT+0xfe>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2260      	movs	r2, #96	; 0x60
 8005c48:	213f      	movs	r1, #63	; 0x3f
 8005c4a:	5299      	strh	r1, [r3, r2]
 8005c4c:	e003      	b.n	8005c56 <HAL_UART_Receive_IT+0xfe>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2260      	movs	r2, #96	; 0x60
 8005c52:	2100      	movs	r1, #0
 8005c54:	5299      	strh	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2288      	movs	r2, #136	; 0x88
 8005c5a:	2100      	movs	r1, #0
 8005c5c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2284      	movs	r2, #132	; 0x84
 8005c62:	2122      	movs	r1, #34	; 0x22
 8005c64:	5099      	str	r1, [r3, r2]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2101      	movs	r1, #1
 8005c72:	430a      	orrs	r2, r1
 8005c74:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005c7a:	2380      	movs	r3, #128	; 0x80
 8005c7c:	059b      	lsls	r3, r3, #22
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d12e      	bne.n	8005ce0 <HAL_UART_Receive_IT+0x188>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2268      	movs	r2, #104	; 0x68
 8005c86:	5a9b      	ldrh	r3, [r3, r2]
 8005c88:	1dba      	adds	r2, r7, #6
 8005c8a:	8812      	ldrh	r2, [r2, #0]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d327      	bcc.n	8005ce0 <HAL_UART_Receive_IT+0x188>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	689a      	ldr	r2, [r3, #8]
 8005c94:	2380      	movs	r3, #128	; 0x80
 8005c96:	015b      	lsls	r3, r3, #5
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d107      	bne.n	8005cac <HAL_UART_Receive_IT+0x154>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	691b      	ldr	r3, [r3, #16]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d103      	bne.n	8005cac <HAL_UART_Receive_IT+0x154>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	4a22      	ldr	r2, [pc, #136]	; (8005d30 <HAL_UART_Receive_IT+0x1d8>)
 8005ca8:	66da      	str	r2, [r3, #108]	; 0x6c
 8005caa:	e002      	b.n	8005cb2 <HAL_UART_Receive_IT+0x15a>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	4a21      	ldr	r2, [pc, #132]	; (8005d34 <HAL_UART_Receive_IT+0x1dc>)
 8005cb0:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	227c      	movs	r2, #124	; 0x7c
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	5499      	strb	r1, [r3, r2]

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2180      	movs	r1, #128	; 0x80
 8005cc6:	0049      	lsls	r1, r1, #1
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689a      	ldr	r2, [r3, #8]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2180      	movs	r1, #128	; 0x80
 8005cd8:	0549      	lsls	r1, r1, #21
 8005cda:	430a      	orrs	r2, r1
 8005cdc:	609a      	str	r2, [r3, #8]
 8005cde:	e01d      	b.n	8005d1c <HAL_UART_Receive_IT+0x1c4>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	689a      	ldr	r2, [r3, #8]
 8005ce4:	2380      	movs	r3, #128	; 0x80
 8005ce6:	015b      	lsls	r3, r3, #5
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d107      	bne.n	8005cfc <HAL_UART_Receive_IT+0x1a4>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d103      	bne.n	8005cfc <HAL_UART_Receive_IT+0x1a4>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	4a10      	ldr	r2, [pc, #64]	; (8005d38 <HAL_UART_Receive_IT+0x1e0>)
 8005cf8:	66da      	str	r2, [r3, #108]	; 0x6c
 8005cfa:	e002      	b.n	8005d02 <HAL_UART_Receive_IT+0x1aa>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4a0f      	ldr	r2, [pc, #60]	; (8005d3c <HAL_UART_Receive_IT+0x1e4>)
 8005d00:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	227c      	movs	r2, #124	; 0x7c
 8005d06:	2100      	movs	r1, #0
 8005d08:	5499      	strb	r1, [r3, r2]

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2190      	movs	r1, #144	; 0x90
 8005d16:	0049      	lsls	r1, r1, #1
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	e000      	b.n	8005d22 <HAL_UART_Receive_IT+0x1ca>
  }
  else
  {
    return HAL_BUSY;
 8005d20:	2302      	movs	r3, #2
  }
}
 8005d22:	0018      	movs	r0, r3
 8005d24:	46bd      	mov	sp, r7
 8005d26:	b004      	add	sp, #16
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	46c0      	nop			; (mov r8, r8)
 8005d2c:	000001ff 	.word	0x000001ff
 8005d30:	08006eb5 	.word	0x08006eb5
 8005d34:	08006d79 	.word	0x08006d79
 8005d38:	08006cb9 	.word	0x08006cb9
 8005d3c:	08006bf9 	.word	0x08006bf9

08005d40 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b088      	sub	sp, #32
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	69db      	ldr	r3, [r3, #28]
 8005d4e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	220f      	movs	r2, #15
 8005d64:	4013      	ands	r3, r2
 8005d66:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d117      	bne.n	8005d9e <HAL_UART_IRQHandler+0x5e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	2220      	movs	r2, #32
 8005d72:	4013      	ands	r3, r2
 8005d74:	d013      	beq.n	8005d9e <HAL_UART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	d104      	bne.n	8005d88 <HAL_UART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	2380      	movs	r3, #128	; 0x80
 8005d82:	055b      	lsls	r3, r3, #21
 8005d84:	4013      	ands	r3, r2
 8005d86:	d00a      	beq.n	8005d9e <HAL_UART_IRQHandler+0x5e>
    {
      if (huart->RxISR != NULL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d100      	bne.n	8005d92 <HAL_UART_IRQHandler+0x52>
 8005d90:	e127      	b.n	8005fe2 <HAL_UART_IRQHandler+0x2a2>
      {
        huart->RxISR(huart);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	0010      	movs	r0, r2
 8005d9a:	4798      	blx	r3
      }
      return;
 8005d9c:	e121      	b.n	8005fe2 <HAL_UART_IRQHandler+0x2a2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d100      	bne.n	8005da6 <HAL_UART_IRQHandler+0x66>
 8005da4:	e0c8      	b.n	8005f38 <HAL_UART_IRQHandler+0x1f8>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	4a92      	ldr	r2, [pc, #584]	; (8005ff4 <HAL_UART_IRQHandler+0x2b4>)
 8005daa:	4013      	ands	r3, r2
 8005dac:	d105      	bne.n	8005dba <HAL_UART_IRQHandler+0x7a>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
 8005dae:	69ba      	ldr	r2, [r7, #24]
 8005db0:	2390      	movs	r3, #144	; 0x90
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	4013      	ands	r3, r2
 8005db6:	d100      	bne.n	8005dba <HAL_UART_IRQHandler+0x7a>
 8005db8:	e0be      	b.n	8005f38 <HAL_UART_IRQHandler+0x1f8>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	d010      	beq.n	8005de4 <HAL_UART_IRQHandler+0xa4>
 8005dc2:	69ba      	ldr	r2, [r7, #24]
 8005dc4:	2380      	movs	r3, #128	; 0x80
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	4013      	ands	r3, r2
 8005dca:	d00b      	beq.n	8005de4 <HAL_UART_IRQHandler+0xa4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2288      	movs	r2, #136	; 0x88
 8005dd8:	589b      	ldr	r3, [r3, r2]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	431a      	orrs	r2, r3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2188      	movs	r1, #136	; 0x88
 8005de2:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	2202      	movs	r2, #2
 8005de8:	4013      	ands	r3, r2
 8005dea:	d00f      	beq.n	8005e0c <HAL_UART_IRQHandler+0xcc>
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	2201      	movs	r2, #1
 8005df0:	4013      	ands	r3, r2
 8005df2:	d00b      	beq.n	8005e0c <HAL_UART_IRQHandler+0xcc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2202      	movs	r2, #2
 8005dfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2288      	movs	r2, #136	; 0x88
 8005e00:	589b      	ldr	r3, [r3, r2]
 8005e02:	2204      	movs	r2, #4
 8005e04:	431a      	orrs	r2, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2188      	movs	r1, #136	; 0x88
 8005e0a:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	2204      	movs	r2, #4
 8005e10:	4013      	ands	r3, r2
 8005e12:	d00f      	beq.n	8005e34 <HAL_UART_IRQHandler+0xf4>
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	2201      	movs	r2, #1
 8005e18:	4013      	ands	r3, r2
 8005e1a:	d00b      	beq.n	8005e34 <HAL_UART_IRQHandler+0xf4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2204      	movs	r2, #4
 8005e22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2288      	movs	r2, #136	; 0x88
 8005e28:	589b      	ldr	r3, [r3, r2]
 8005e2a:	2202      	movs	r2, #2
 8005e2c:	431a      	orrs	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2188      	movs	r1, #136	; 0x88
 8005e32:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	2208      	movs	r2, #8
 8005e38:	4013      	ands	r3, r2
 8005e3a:	d013      	beq.n	8005e64 <HAL_UART_IRQHandler+0x124>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	4013      	ands	r3, r2
 8005e42:	d103      	bne.n	8005e4c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	4a6b      	ldr	r2, [pc, #428]	; (8005ff4 <HAL_UART_IRQHandler+0x2b4>)
 8005e48:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e4a:	d00b      	beq.n	8005e64 <HAL_UART_IRQHandler+0x124>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2208      	movs	r2, #8
 8005e52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2288      	movs	r2, #136	; 0x88
 8005e58:	589b      	ldr	r3, [r3, r2]
 8005e5a:	2208      	movs	r2, #8
 8005e5c:	431a      	orrs	r2, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2188      	movs	r1, #136	; 0x88
 8005e62:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2288      	movs	r2, #136	; 0x88
 8005e68:	589b      	ldr	r3, [r3, r2]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d100      	bne.n	8005e70 <HAL_UART_IRQHandler+0x130>
 8005e6e:	e0ba      	b.n	8005fe6 <HAL_UART_IRQHandler+0x2a6>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	2220      	movs	r2, #32
 8005e74:	4013      	ands	r3, r2
 8005e76:	d011      	beq.n	8005e9c <HAL_UART_IRQHandler+0x15c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	2220      	movs	r2, #32
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	d104      	bne.n	8005e8a <HAL_UART_IRQHandler+0x14a>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	2380      	movs	r3, #128	; 0x80
 8005e84:	055b      	lsls	r3, r3, #21
 8005e86:	4013      	ands	r3, r2
 8005e88:	d008      	beq.n	8005e9c <HAL_UART_IRQHandler+0x15c>
      {
        if (huart->RxISR != NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d004      	beq.n	8005e9c <HAL_UART_IRQHandler+0x15c>
        {
          huart->RxISR(huart);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	0010      	movs	r0, r2
 8005e9a:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2288      	movs	r2, #136	; 0x88
 8005ea0:	589b      	ldr	r3, [r3, r2]
 8005ea2:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	2240      	movs	r2, #64	; 0x40
 8005eac:	4013      	ands	r3, r2
 8005eae:	2b40      	cmp	r3, #64	; 0x40
 8005eb0:	d003      	beq.n	8005eba <HAL_UART_IRQHandler+0x17a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2208      	movs	r2, #8
 8005eb6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005eb8:	d033      	beq.n	8005f22 <HAL_UART_IRQHandler+0x1e2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	0018      	movs	r0, r3
 8005ebe:	f000 fe45 	bl	8006b4c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	2240      	movs	r2, #64	; 0x40
 8005eca:	4013      	ands	r3, r2
 8005ecc:	2b40      	cmp	r3, #64	; 0x40
 8005ece:	d123      	bne.n	8005f18 <HAL_UART_IRQHandler+0x1d8>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689a      	ldr	r2, [r3, #8]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2140      	movs	r1, #64	; 0x40
 8005edc:	438a      	bics	r2, r1
 8005ede:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d012      	beq.n	8005f0e <HAL_UART_IRQHandler+0x1ce>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005eec:	4a42      	ldr	r2, [pc, #264]	; (8005ff8 <HAL_UART_IRQHandler+0x2b8>)
 8005eee:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ef4:	0018      	movs	r0, r3
 8005ef6:	f7fd f955 	bl	80031a4 <HAL_DMA_Abort_IT>
 8005efa:	1e03      	subs	r3, r0, #0
 8005efc:	d01a      	beq.n	8005f34 <HAL_UART_IRQHandler+0x1f4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f08:	0018      	movs	r0, r3
 8005f0a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f0c:	e012      	b.n	8005f34 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	0018      	movs	r0, r3
 8005f12:	f000 f87b 	bl	800600c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f16:	e00d      	b.n	8005f34 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	0018      	movs	r0, r3
 8005f1c:	f000 f876 	bl	800600c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f20:	e008      	b.n	8005f34 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	0018      	movs	r0, r3
 8005f26:	f000 f871 	bl	800600c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2288      	movs	r2, #136	; 0x88
 8005f2e:	2100      	movs	r1, #0
 8005f30:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005f32:	e058      	b.n	8005fe6 <HAL_UART_IRQHandler+0x2a6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f34:	46c0      	nop			; (mov r8, r8)
    return;
 8005f36:	e056      	b.n	8005fe6 <HAL_UART_IRQHandler+0x2a6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005f38:	69fa      	ldr	r2, [r7, #28]
 8005f3a:	2380      	movs	r3, #128	; 0x80
 8005f3c:	035b      	lsls	r3, r3, #13
 8005f3e:	4013      	ands	r3, r2
 8005f40:	d00e      	beq.n	8005f60 <HAL_UART_IRQHandler+0x220>
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	2380      	movs	r3, #128	; 0x80
 8005f46:	03db      	lsls	r3, r3, #15
 8005f48:	4013      	ands	r3, r2
 8005f4a:	d009      	beq.n	8005f60 <HAL_UART_IRQHandler+0x220>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2280      	movs	r2, #128	; 0x80
 8005f52:	0352      	lsls	r2, r2, #13
 8005f54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	0018      	movs	r0, r3
 8005f5a:	f001 f849 	bl	8006ff0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f5e:	e045      	b.n	8005fec <HAL_UART_IRQHandler+0x2ac>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	2280      	movs	r2, #128	; 0x80
 8005f64:	4013      	ands	r3, r2
 8005f66:	d012      	beq.n	8005f8e <HAL_UART_IRQHandler+0x24e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	2280      	movs	r2, #128	; 0x80
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	d104      	bne.n	8005f7a <HAL_UART_IRQHandler+0x23a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	2380      	movs	r3, #128	; 0x80
 8005f74:	041b      	lsls	r3, r3, #16
 8005f76:	4013      	ands	r3, r2
 8005f78:	d009      	beq.n	8005f8e <HAL_UART_IRQHandler+0x24e>
  {
    if (huart->TxISR != NULL)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d033      	beq.n	8005fea <HAL_UART_IRQHandler+0x2aa>
    {
      huart->TxISR(huart);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	0010      	movs	r0, r2
 8005f8a:	4798      	blx	r3
    }
    return;
 8005f8c:	e02d      	b.n	8005fea <HAL_UART_IRQHandler+0x2aa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	2240      	movs	r2, #64	; 0x40
 8005f92:	4013      	ands	r3, r2
 8005f94:	d008      	beq.n	8005fa8 <HAL_UART_IRQHandler+0x268>
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	2240      	movs	r2, #64	; 0x40
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	d004      	beq.n	8005fa8 <HAL_UART_IRQHandler+0x268>
  {
    UART_EndTransmit_IT(huart);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	0018      	movs	r0, r3
 8005fa2:	f000 fe0e 	bl	8006bc2 <UART_EndTransmit_IT>
    return;
 8005fa6:	e021      	b.n	8005fec <HAL_UART_IRQHandler+0x2ac>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005fa8:	69fa      	ldr	r2, [r7, #28]
 8005faa:	2380      	movs	r3, #128	; 0x80
 8005fac:	041b      	lsls	r3, r3, #16
 8005fae:	4013      	ands	r3, r2
 8005fb0:	d009      	beq.n	8005fc6 <HAL_UART_IRQHandler+0x286>
 8005fb2:	69ba      	ldr	r2, [r7, #24]
 8005fb4:	2380      	movs	r3, #128	; 0x80
 8005fb6:	05db      	lsls	r3, r3, #23
 8005fb8:	4013      	ands	r3, r2
 8005fba:	d004      	beq.n	8005fc6 <HAL_UART_IRQHandler+0x286>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	0018      	movs	r0, r3
 8005fc0:	f001 f826 	bl	8007010 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005fc4:	e012      	b.n	8005fec <HAL_UART_IRQHandler+0x2ac>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005fc6:	69fa      	ldr	r2, [r7, #28]
 8005fc8:	2380      	movs	r3, #128	; 0x80
 8005fca:	045b      	lsls	r3, r3, #17
 8005fcc:	4013      	ands	r3, r2
 8005fce:	d00d      	beq.n	8005fec <HAL_UART_IRQHandler+0x2ac>
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	da0a      	bge.n	8005fec <HAL_UART_IRQHandler+0x2ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	0018      	movs	r0, r3
 8005fda:	f001 f811 	bl	8007000 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005fde:	46c0      	nop			; (mov r8, r8)
 8005fe0:	e004      	b.n	8005fec <HAL_UART_IRQHandler+0x2ac>
      return;
 8005fe2:	46c0      	nop			; (mov r8, r8)
 8005fe4:	e002      	b.n	8005fec <HAL_UART_IRQHandler+0x2ac>
    return;
 8005fe6:	46c0      	nop			; (mov r8, r8)
 8005fe8:	e000      	b.n	8005fec <HAL_UART_IRQHandler+0x2ac>
    return;
 8005fea:	46c0      	nop			; (mov r8, r8)
  }
}
 8005fec:	46bd      	mov	sp, r7
 8005fee:	b008      	add	sp, #32
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	46c0      	nop			; (mov r8, r8)
 8005ff4:	10000001 	.word	0x10000001
 8005ff8:	08006b95 	.word	0x08006b95

08005ffc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006004:	46c0      	nop			; (mov r8, r8)
 8006006:	46bd      	mov	sp, r7
 8006008:	b002      	add	sp, #8
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006014:	46c0      	nop			; (mov r8, r8)
 8006016:	46bd      	mov	sp, r7
 8006018:	b002      	add	sp, #8
 800601a:	bd80      	pop	{r7, pc}

0800601c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b088      	sub	sp, #32
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006024:	2300      	movs	r3, #0
 8006026:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006028:	231e      	movs	r3, #30
 800602a:	18fb      	adds	r3, r7, r3
 800602c:	2200      	movs	r2, #0
 800602e:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8006030:	2300      	movs	r3, #0
 8006032:	613b      	str	r3, [r7, #16]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689a      	ldr	r2, [r3, #8]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	431a      	orrs	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	69db      	ldr	r3, [r3, #28]
 8006048:	4313      	orrs	r3, r2
 800604a:	61bb      	str	r3, [r7, #24]
  tmpreg |= (uint32_t)huart->FifoMode;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	4313      	orrs	r3, r2
 8006054:	61bb      	str	r3, [r7, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4abc      	ldr	r2, [pc, #752]	; (8006350 <UART_SetConfig+0x334>)
 800605e:	4013      	ands	r3, r2
 8006060:	0019      	movs	r1, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	69ba      	ldr	r2, [r7, #24]
 8006068:	430a      	orrs	r2, r1
 800606a:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	4ab8      	ldr	r2, [pc, #736]	; (8006354 <UART_SetConfig+0x338>)
 8006074:	4013      	ands	r3, r2
 8006076:	0019      	movs	r1, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	68da      	ldr	r2, [r3, #12]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	430a      	orrs	r2, r1
 8006082:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	61bb      	str	r3, [r7, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	69ba      	ldr	r2, [r7, #24]
 8006090:	4313      	orrs	r3, r2
 8006092:	61bb      	str	r3, [r7, #24]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	4aaf      	ldr	r2, [pc, #700]	; (8006358 <UART_SetConfig+0x33c>)
 800609c:	4013      	ands	r3, r2
 800609e:	0019      	movs	r1, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	69ba      	ldr	r2, [r7, #24]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b0:	220f      	movs	r2, #15
 80060b2:	4393      	bics	r3, r2
 80060b4:	0019      	movs	r1, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	430a      	orrs	r2, r1
 80060c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4aa5      	ldr	r2, [pc, #660]	; (800635c <UART_SetConfig+0x340>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d125      	bne.n	8006118 <UART_SetConfig+0xfc>
 80060cc:	4ba4      	ldr	r3, [pc, #656]	; (8006360 <UART_SetConfig+0x344>)
 80060ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060d0:	2203      	movs	r2, #3
 80060d2:	4013      	ands	r3, r2
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d00f      	beq.n	80060f8 <UART_SetConfig+0xdc>
 80060d8:	d304      	bcc.n	80060e4 <UART_SetConfig+0xc8>
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d007      	beq.n	80060ee <UART_SetConfig+0xd2>
 80060de:	2b03      	cmp	r3, #3
 80060e0:	d00f      	beq.n	8006102 <UART_SetConfig+0xe6>
 80060e2:	e013      	b.n	800610c <UART_SetConfig+0xf0>
 80060e4:	231f      	movs	r3, #31
 80060e6:	18fb      	adds	r3, r7, r3
 80060e8:	2200      	movs	r2, #0
 80060ea:	701a      	strb	r2, [r3, #0]
 80060ec:	e022      	b.n	8006134 <UART_SetConfig+0x118>
 80060ee:	231f      	movs	r3, #31
 80060f0:	18fb      	adds	r3, r7, r3
 80060f2:	2202      	movs	r2, #2
 80060f4:	701a      	strb	r2, [r3, #0]
 80060f6:	e01d      	b.n	8006134 <UART_SetConfig+0x118>
 80060f8:	231f      	movs	r3, #31
 80060fa:	18fb      	adds	r3, r7, r3
 80060fc:	2204      	movs	r2, #4
 80060fe:	701a      	strb	r2, [r3, #0]
 8006100:	e018      	b.n	8006134 <UART_SetConfig+0x118>
 8006102:	231f      	movs	r3, #31
 8006104:	18fb      	adds	r3, r7, r3
 8006106:	2208      	movs	r2, #8
 8006108:	701a      	strb	r2, [r3, #0]
 800610a:	e013      	b.n	8006134 <UART_SetConfig+0x118>
 800610c:	231f      	movs	r3, #31
 800610e:	18fb      	adds	r3, r7, r3
 8006110:	2210      	movs	r2, #16
 8006112:	701a      	strb	r2, [r3, #0]
 8006114:	46c0      	nop			; (mov r8, r8)
 8006116:	e00d      	b.n	8006134 <UART_SetConfig+0x118>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a91      	ldr	r2, [pc, #580]	; (8006364 <UART_SetConfig+0x348>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d104      	bne.n	800612c <UART_SetConfig+0x110>
 8006122:	231f      	movs	r3, #31
 8006124:	18fb      	adds	r3, r7, r3
 8006126:	2200      	movs	r2, #0
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	e003      	b.n	8006134 <UART_SetConfig+0x118>
 800612c:	231f      	movs	r3, #31
 800612e:	18fb      	adds	r3, r7, r3
 8006130:	2210      	movs	r2, #16
 8006132:	701a      	strb	r2, [r3, #0]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	69da      	ldr	r2, [r3, #28]
 8006138:	2380      	movs	r3, #128	; 0x80
 800613a:	021b      	lsls	r3, r3, #8
 800613c:	429a      	cmp	r2, r3
 800613e:	d000      	beq.n	8006142 <UART_SetConfig+0x126>
 8006140:	e1db      	b.n	80064fa <UART_SetConfig+0x4de>
  {
    switch (clocksource)
 8006142:	231f      	movs	r3, #31
 8006144:	18fb      	adds	r3, r7, r3
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	2b02      	cmp	r3, #2
 800614a:	d100      	bne.n	800614e <UART_SetConfig+0x132>
 800614c:	e06c      	b.n	8006228 <UART_SetConfig+0x20c>
 800614e:	dc02      	bgt.n	8006156 <UART_SetConfig+0x13a>
 8006150:	2b00      	cmp	r3, #0
 8006152:	d007      	beq.n	8006164 <UART_SetConfig+0x148>
 8006154:	e1a8      	b.n	80064a8 <UART_SetConfig+0x48c>
 8006156:	2b04      	cmp	r3, #4
 8006158:	d100      	bne.n	800615c <UART_SetConfig+0x140>
 800615a:	e0bc      	b.n	80062d6 <UART_SetConfig+0x2ba>
 800615c:	2b08      	cmp	r3, #8
 800615e:	d100      	bne.n	8006162 <UART_SetConfig+0x146>
 8006160:	e141      	b.n	80063e6 <UART_SetConfig+0x3ca>
 8006162:	e1a1      	b.n	80064a8 <UART_SetConfig+0x48c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006164:	f7fe fcde 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8006168:	0003      	movs	r3, r0
 800616a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006170:	2b00      	cmp	r3, #0
 8006172:	d044      	beq.n	80061fe <UART_SetConfig+0x1e2>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006178:	2b01      	cmp	r3, #1
 800617a:	d03e      	beq.n	80061fa <UART_SetConfig+0x1de>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	2b02      	cmp	r3, #2
 8006182:	d038      	beq.n	80061f6 <UART_SetConfig+0x1da>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006188:	2b03      	cmp	r3, #3
 800618a:	d032      	beq.n	80061f2 <UART_SetConfig+0x1d6>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006190:	2b04      	cmp	r3, #4
 8006192:	d02c      	beq.n	80061ee <UART_SetConfig+0x1d2>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	2b05      	cmp	r3, #5
 800619a:	d026      	beq.n	80061ea <UART_SetConfig+0x1ce>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a0:	2b06      	cmp	r3, #6
 80061a2:	d020      	beq.n	80061e6 <UART_SetConfig+0x1ca>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a8:	2b07      	cmp	r3, #7
 80061aa:	d01a      	beq.n	80061e2 <UART_SetConfig+0x1c6>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b0:	2b08      	cmp	r3, #8
 80061b2:	d014      	beq.n	80061de <UART_SetConfig+0x1c2>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b8:	2b09      	cmp	r3, #9
 80061ba:	d00e      	beq.n	80061da <UART_SetConfig+0x1be>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c0:	2b0a      	cmp	r3, #10
 80061c2:	d008      	beq.n	80061d6 <UART_SetConfig+0x1ba>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	2b0b      	cmp	r3, #11
 80061ca:	d102      	bne.n	80061d2 <UART_SetConfig+0x1b6>
 80061cc:	2380      	movs	r3, #128	; 0x80
 80061ce:	005b      	lsls	r3, r3, #1
 80061d0:	e016      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061d2:	2301      	movs	r3, #1
 80061d4:	e014      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061d6:	2380      	movs	r3, #128	; 0x80
 80061d8:	e012      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061da:	2340      	movs	r3, #64	; 0x40
 80061dc:	e010      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061de:	2320      	movs	r3, #32
 80061e0:	e00e      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061e2:	2310      	movs	r3, #16
 80061e4:	e00c      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061e6:	230c      	movs	r3, #12
 80061e8:	e00a      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061ea:	230a      	movs	r3, #10
 80061ec:	e008      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061ee:	2308      	movs	r3, #8
 80061f0:	e006      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061f2:	2306      	movs	r3, #6
 80061f4:	e004      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061f6:	2304      	movs	r3, #4
 80061f8:	e002      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061fa:	2302      	movs	r3, #2
 80061fc:	e000      	b.n	8006200 <UART_SetConfig+0x1e4>
 80061fe:	2301      	movs	r3, #1
 8006200:	0019      	movs	r1, r3
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f7f9 ff7c 	bl	8000100 <__udivsi3>
 8006208:	0003      	movs	r3, r0
 800620a:	005a      	lsls	r2, r3, #1
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	085b      	lsrs	r3, r3, #1
 8006212:	18d2      	adds	r2, r2, r3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	0019      	movs	r1, r3
 800621a:	0010      	movs	r0, r2
 800621c:	f7f9 ff70 	bl	8000100 <__udivsi3>
 8006220:	0003      	movs	r3, r0
 8006222:	b29b      	uxth	r3, r3
 8006224:	617b      	str	r3, [r7, #20]
        break;
 8006226:	e144      	b.n	80064b2 <UART_SetConfig+0x496>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800622c:	2b00      	cmp	r3, #0
 800622e:	d043      	beq.n	80062b8 <UART_SetConfig+0x29c>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006234:	2b01      	cmp	r3, #1
 8006236:	d03d      	beq.n	80062b4 <UART_SetConfig+0x298>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623c:	2b02      	cmp	r3, #2
 800623e:	d037      	beq.n	80062b0 <UART_SetConfig+0x294>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006244:	2b03      	cmp	r3, #3
 8006246:	d031      	beq.n	80062ac <UART_SetConfig+0x290>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624c:	2b04      	cmp	r3, #4
 800624e:	d02b      	beq.n	80062a8 <UART_SetConfig+0x28c>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006254:	2b05      	cmp	r3, #5
 8006256:	d025      	beq.n	80062a4 <UART_SetConfig+0x288>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625c:	2b06      	cmp	r3, #6
 800625e:	d01f      	beq.n	80062a0 <UART_SetConfig+0x284>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006264:	2b07      	cmp	r3, #7
 8006266:	d019      	beq.n	800629c <UART_SetConfig+0x280>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626c:	2b08      	cmp	r3, #8
 800626e:	d013      	beq.n	8006298 <UART_SetConfig+0x27c>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006274:	2b09      	cmp	r3, #9
 8006276:	d00d      	beq.n	8006294 <UART_SetConfig+0x278>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627c:	2b0a      	cmp	r3, #10
 800627e:	d007      	beq.n	8006290 <UART_SetConfig+0x274>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006284:	2b0b      	cmp	r3, #11
 8006286:	d101      	bne.n	800628c <UART_SetConfig+0x270>
 8006288:	4b37      	ldr	r3, [pc, #220]	; (8006368 <UART_SetConfig+0x34c>)
 800628a:	e016      	b.n	80062ba <UART_SetConfig+0x29e>
 800628c:	4b37      	ldr	r3, [pc, #220]	; (800636c <UART_SetConfig+0x350>)
 800628e:	e014      	b.n	80062ba <UART_SetConfig+0x29e>
 8006290:	4b37      	ldr	r3, [pc, #220]	; (8006370 <UART_SetConfig+0x354>)
 8006292:	e012      	b.n	80062ba <UART_SetConfig+0x29e>
 8006294:	4b37      	ldr	r3, [pc, #220]	; (8006374 <UART_SetConfig+0x358>)
 8006296:	e010      	b.n	80062ba <UART_SetConfig+0x29e>
 8006298:	4b37      	ldr	r3, [pc, #220]	; (8006378 <UART_SetConfig+0x35c>)
 800629a:	e00e      	b.n	80062ba <UART_SetConfig+0x29e>
 800629c:	4b37      	ldr	r3, [pc, #220]	; (800637c <UART_SetConfig+0x360>)
 800629e:	e00c      	b.n	80062ba <UART_SetConfig+0x29e>
 80062a0:	4b37      	ldr	r3, [pc, #220]	; (8006380 <UART_SetConfig+0x364>)
 80062a2:	e00a      	b.n	80062ba <UART_SetConfig+0x29e>
 80062a4:	4b37      	ldr	r3, [pc, #220]	; (8006384 <UART_SetConfig+0x368>)
 80062a6:	e008      	b.n	80062ba <UART_SetConfig+0x29e>
 80062a8:	4b37      	ldr	r3, [pc, #220]	; (8006388 <UART_SetConfig+0x36c>)
 80062aa:	e006      	b.n	80062ba <UART_SetConfig+0x29e>
 80062ac:	4b37      	ldr	r3, [pc, #220]	; (800638c <UART_SetConfig+0x370>)
 80062ae:	e004      	b.n	80062ba <UART_SetConfig+0x29e>
 80062b0:	4b37      	ldr	r3, [pc, #220]	; (8006390 <UART_SetConfig+0x374>)
 80062b2:	e002      	b.n	80062ba <UART_SetConfig+0x29e>
 80062b4:	4b37      	ldr	r3, [pc, #220]	; (8006394 <UART_SetConfig+0x378>)
 80062b6:	e000      	b.n	80062ba <UART_SetConfig+0x29e>
 80062b8:	4b2c      	ldr	r3, [pc, #176]	; (800636c <UART_SetConfig+0x350>)
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	6852      	ldr	r2, [r2, #4]
 80062be:	0852      	lsrs	r2, r2, #1
 80062c0:	189a      	adds	r2, r3, r2
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	0019      	movs	r1, r3
 80062c8:	0010      	movs	r0, r2
 80062ca:	f7f9 ff19 	bl	8000100 <__udivsi3>
 80062ce:	0003      	movs	r3, r0
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	617b      	str	r3, [r7, #20]
        break;
 80062d4:	e0ed      	b.n	80064b2 <UART_SetConfig+0x496>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062d6:	f7fe fb99 	bl	8004a0c <HAL_RCC_GetSysClockFreq>
 80062da:	0003      	movs	r3, r0
 80062dc:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d100      	bne.n	80062e8 <UART_SetConfig+0x2cc>
 80062e6:	e069      	b.n	80063bc <UART_SetConfig+0x3a0>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d100      	bne.n	80062f2 <UART_SetConfig+0x2d6>
 80062f0:	e062      	b.n	80063b8 <UART_SetConfig+0x39c>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d05c      	beq.n	80063b4 <UART_SetConfig+0x398>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fe:	2b03      	cmp	r3, #3
 8006300:	d056      	beq.n	80063b0 <UART_SetConfig+0x394>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006306:	2b04      	cmp	r3, #4
 8006308:	d050      	beq.n	80063ac <UART_SetConfig+0x390>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630e:	2b05      	cmp	r3, #5
 8006310:	d04a      	beq.n	80063a8 <UART_SetConfig+0x38c>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006316:	2b06      	cmp	r3, #6
 8006318:	d044      	beq.n	80063a4 <UART_SetConfig+0x388>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631e:	2b07      	cmp	r3, #7
 8006320:	d03e      	beq.n	80063a0 <UART_SetConfig+0x384>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006326:	2b08      	cmp	r3, #8
 8006328:	d038      	beq.n	800639c <UART_SetConfig+0x380>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632e:	2b09      	cmp	r3, #9
 8006330:	d032      	beq.n	8006398 <UART_SetConfig+0x37c>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006336:	2b0a      	cmp	r3, #10
 8006338:	d008      	beq.n	800634c <UART_SetConfig+0x330>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633e:	2b0b      	cmp	r3, #11
 8006340:	d102      	bne.n	8006348 <UART_SetConfig+0x32c>
 8006342:	2380      	movs	r3, #128	; 0x80
 8006344:	005b      	lsls	r3, r3, #1
 8006346:	e03a      	b.n	80063be <UART_SetConfig+0x3a2>
 8006348:	2301      	movs	r3, #1
 800634a:	e038      	b.n	80063be <UART_SetConfig+0x3a2>
 800634c:	2380      	movs	r3, #128	; 0x80
 800634e:	e036      	b.n	80063be <UART_SetConfig+0x3a2>
 8006350:	cfff69f3 	.word	0xcfff69f3
 8006354:	ffffcfff 	.word	0xffffcfff
 8006358:	11fff4ff 	.word	0x11fff4ff
 800635c:	40013800 	.word	0x40013800
 8006360:	40021000 	.word	0x40021000
 8006364:	40004400 	.word	0x40004400
 8006368:	0001e848 	.word	0x0001e848
 800636c:	01e84800 	.word	0x01e84800
 8006370:	0003d090 	.word	0x0003d090
 8006374:	0007a120 	.word	0x0007a120
 8006378:	000f4240 	.word	0x000f4240
 800637c:	001e8480 	.word	0x001e8480
 8006380:	0028b0aa 	.word	0x0028b0aa
 8006384:	0030d400 	.word	0x0030d400
 8006388:	003d0900 	.word	0x003d0900
 800638c:	00516154 	.word	0x00516154
 8006390:	007a1200 	.word	0x007a1200
 8006394:	00f42400 	.word	0x00f42400
 8006398:	2340      	movs	r3, #64	; 0x40
 800639a:	e010      	b.n	80063be <UART_SetConfig+0x3a2>
 800639c:	2320      	movs	r3, #32
 800639e:	e00e      	b.n	80063be <UART_SetConfig+0x3a2>
 80063a0:	2310      	movs	r3, #16
 80063a2:	e00c      	b.n	80063be <UART_SetConfig+0x3a2>
 80063a4:	230c      	movs	r3, #12
 80063a6:	e00a      	b.n	80063be <UART_SetConfig+0x3a2>
 80063a8:	230a      	movs	r3, #10
 80063aa:	e008      	b.n	80063be <UART_SetConfig+0x3a2>
 80063ac:	2308      	movs	r3, #8
 80063ae:	e006      	b.n	80063be <UART_SetConfig+0x3a2>
 80063b0:	2306      	movs	r3, #6
 80063b2:	e004      	b.n	80063be <UART_SetConfig+0x3a2>
 80063b4:	2304      	movs	r3, #4
 80063b6:	e002      	b.n	80063be <UART_SetConfig+0x3a2>
 80063b8:	2302      	movs	r3, #2
 80063ba:	e000      	b.n	80063be <UART_SetConfig+0x3a2>
 80063bc:	2301      	movs	r3, #1
 80063be:	0019      	movs	r1, r3
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	f7f9 fe9d 	bl	8000100 <__udivsi3>
 80063c6:	0003      	movs	r3, r0
 80063c8:	005a      	lsls	r2, r3, #1
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	085b      	lsrs	r3, r3, #1
 80063d0:	18d2      	adds	r2, r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	0019      	movs	r1, r3
 80063d8:	0010      	movs	r0, r2
 80063da:	f7f9 fe91 	bl	8000100 <__udivsi3>
 80063de:	0003      	movs	r3, r0
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	617b      	str	r3, [r7, #20]
        break;
 80063e4:	e065      	b.n	80064b2 <UART_SetConfig+0x496>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d04c      	beq.n	8006488 <UART_SetConfig+0x46c>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d045      	beq.n	8006482 <UART_SetConfig+0x466>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d03e      	beq.n	800647c <UART_SetConfig+0x460>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006402:	2b03      	cmp	r3, #3
 8006404:	d038      	beq.n	8006478 <UART_SetConfig+0x45c>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640a:	2b04      	cmp	r3, #4
 800640c:	d031      	beq.n	8006472 <UART_SetConfig+0x456>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006412:	2b05      	cmp	r3, #5
 8006414:	d02b      	beq.n	800646e <UART_SetConfig+0x452>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641a:	2b06      	cmp	r3, #6
 800641c:	d025      	beq.n	800646a <UART_SetConfig+0x44e>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006422:	2b07      	cmp	r3, #7
 8006424:	d01e      	beq.n	8006464 <UART_SetConfig+0x448>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642a:	2b08      	cmp	r3, #8
 800642c:	d017      	beq.n	800645e <UART_SetConfig+0x442>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006432:	2b09      	cmp	r3, #9
 8006434:	d010      	beq.n	8006458 <UART_SetConfig+0x43c>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643a:	2b0a      	cmp	r3, #10
 800643c:	d009      	beq.n	8006452 <UART_SetConfig+0x436>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006442:	2b0b      	cmp	r3, #11
 8006444:	d102      	bne.n	800644c <UART_SetConfig+0x430>
 8006446:	2380      	movs	r3, #128	; 0x80
 8006448:	005b      	lsls	r3, r3, #1
 800644a:	e01f      	b.n	800648c <UART_SetConfig+0x470>
 800644c:	2380      	movs	r3, #128	; 0x80
 800644e:	025b      	lsls	r3, r3, #9
 8006450:	e01c      	b.n	800648c <UART_SetConfig+0x470>
 8006452:	2380      	movs	r3, #128	; 0x80
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	e019      	b.n	800648c <UART_SetConfig+0x470>
 8006458:	2380      	movs	r3, #128	; 0x80
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	e016      	b.n	800648c <UART_SetConfig+0x470>
 800645e:	2380      	movs	r3, #128	; 0x80
 8006460:	011b      	lsls	r3, r3, #4
 8006462:	e013      	b.n	800648c <UART_SetConfig+0x470>
 8006464:	2380      	movs	r3, #128	; 0x80
 8006466:	015b      	lsls	r3, r3, #5
 8006468:	e010      	b.n	800648c <UART_SetConfig+0x470>
 800646a:	4bba      	ldr	r3, [pc, #744]	; (8006754 <UART_SetConfig+0x738>)
 800646c:	e00e      	b.n	800648c <UART_SetConfig+0x470>
 800646e:	4bba      	ldr	r3, [pc, #744]	; (8006758 <UART_SetConfig+0x73c>)
 8006470:	e00c      	b.n	800648c <UART_SetConfig+0x470>
 8006472:	2380      	movs	r3, #128	; 0x80
 8006474:	019b      	lsls	r3, r3, #6
 8006476:	e009      	b.n	800648c <UART_SetConfig+0x470>
 8006478:	4bb8      	ldr	r3, [pc, #736]	; (800675c <UART_SetConfig+0x740>)
 800647a:	e007      	b.n	800648c <UART_SetConfig+0x470>
 800647c:	2380      	movs	r3, #128	; 0x80
 800647e:	01db      	lsls	r3, r3, #7
 8006480:	e004      	b.n	800648c <UART_SetConfig+0x470>
 8006482:	2380      	movs	r3, #128	; 0x80
 8006484:	021b      	lsls	r3, r3, #8
 8006486:	e001      	b.n	800648c <UART_SetConfig+0x470>
 8006488:	2380      	movs	r3, #128	; 0x80
 800648a:	025b      	lsls	r3, r3, #9
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6852      	ldr	r2, [r2, #4]
 8006490:	0852      	lsrs	r2, r2, #1
 8006492:	189a      	adds	r2, r3, r2
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	0019      	movs	r1, r3
 800649a:	0010      	movs	r0, r2
 800649c:	f7f9 fe30 	bl	8000100 <__udivsi3>
 80064a0:	0003      	movs	r3, r0
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	617b      	str	r3, [r7, #20]
        break;
 80064a6:	e004      	b.n	80064b2 <UART_SetConfig+0x496>
      default:
        ret = HAL_ERROR;
 80064a8:	231e      	movs	r3, #30
 80064aa:	18fb      	adds	r3, r7, r3
 80064ac:	2201      	movs	r2, #1
 80064ae:	701a      	strb	r2, [r3, #0]
        break;
 80064b0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	2b0f      	cmp	r3, #15
 80064b6:	d91b      	bls.n	80064f0 <UART_SetConfig+0x4d4>
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	4aa9      	ldr	r2, [pc, #676]	; (8006760 <UART_SetConfig+0x744>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d817      	bhi.n	80064f0 <UART_SetConfig+0x4d4>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	200a      	movs	r0, #10
 80064c6:	183b      	adds	r3, r7, r0
 80064c8:	210f      	movs	r1, #15
 80064ca:	438a      	bics	r2, r1
 80064cc:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	085b      	lsrs	r3, r3, #1
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	2207      	movs	r2, #7
 80064d6:	4013      	ands	r3, r2
 80064d8:	b299      	uxth	r1, r3
 80064da:	183b      	adds	r3, r7, r0
 80064dc:	183a      	adds	r2, r7, r0
 80064de:	8812      	ldrh	r2, [r2, #0]
 80064e0:	430a      	orrs	r2, r1
 80064e2:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	183a      	adds	r2, r7, r0
 80064ea:	8812      	ldrh	r2, [r2, #0]
 80064ec:	60da      	str	r2, [r3, #12]
 80064ee:	e1c6      	b.n	800687e <UART_SetConfig+0x862>
    }
    else
    {
      ret = HAL_ERROR;
 80064f0:	231e      	movs	r3, #30
 80064f2:	18fb      	adds	r3, r7, r3
 80064f4:	2201      	movs	r2, #1
 80064f6:	701a      	strb	r2, [r3, #0]
 80064f8:	e1c1      	b.n	800687e <UART_SetConfig+0x862>
    }
  }
  else
  {
    switch (clocksource)
 80064fa:	231f      	movs	r3, #31
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	2b02      	cmp	r3, #2
 8006502:	d100      	bne.n	8006506 <UART_SetConfig+0x4ea>
 8006504:	e06c      	b.n	80065e0 <UART_SetConfig+0x5c4>
 8006506:	dc02      	bgt.n	800650e <UART_SetConfig+0x4f2>
 8006508:	2b00      	cmp	r3, #0
 800650a:	d007      	beq.n	800651c <UART_SetConfig+0x500>
 800650c:	e1a2      	b.n	8006854 <UART_SetConfig+0x838>
 800650e:	2b04      	cmp	r3, #4
 8006510:	d100      	bne.n	8006514 <UART_SetConfig+0x4f8>
 8006512:	e0bc      	b.n	800668e <UART_SetConfig+0x672>
 8006514:	2b08      	cmp	r3, #8
 8006516:	d100      	bne.n	800651a <UART_SetConfig+0x4fe>
 8006518:	e13c      	b.n	8006794 <UART_SetConfig+0x778>
 800651a:	e19b      	b.n	8006854 <UART_SetConfig+0x838>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800651c:	f7fe fb02 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8006520:	0003      	movs	r3, r0
 8006522:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006528:	2b00      	cmp	r3, #0
 800652a:	d044      	beq.n	80065b6 <UART_SetConfig+0x59a>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006530:	2b01      	cmp	r3, #1
 8006532:	d03e      	beq.n	80065b2 <UART_SetConfig+0x596>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006538:	2b02      	cmp	r3, #2
 800653a:	d038      	beq.n	80065ae <UART_SetConfig+0x592>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006540:	2b03      	cmp	r3, #3
 8006542:	d032      	beq.n	80065aa <UART_SetConfig+0x58e>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006548:	2b04      	cmp	r3, #4
 800654a:	d02c      	beq.n	80065a6 <UART_SetConfig+0x58a>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006550:	2b05      	cmp	r3, #5
 8006552:	d026      	beq.n	80065a2 <UART_SetConfig+0x586>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006558:	2b06      	cmp	r3, #6
 800655a:	d020      	beq.n	800659e <UART_SetConfig+0x582>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	2b07      	cmp	r3, #7
 8006562:	d01a      	beq.n	800659a <UART_SetConfig+0x57e>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006568:	2b08      	cmp	r3, #8
 800656a:	d014      	beq.n	8006596 <UART_SetConfig+0x57a>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006570:	2b09      	cmp	r3, #9
 8006572:	d00e      	beq.n	8006592 <UART_SetConfig+0x576>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006578:	2b0a      	cmp	r3, #10
 800657a:	d008      	beq.n	800658e <UART_SetConfig+0x572>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006580:	2b0b      	cmp	r3, #11
 8006582:	d102      	bne.n	800658a <UART_SetConfig+0x56e>
 8006584:	2380      	movs	r3, #128	; 0x80
 8006586:	005b      	lsls	r3, r3, #1
 8006588:	e016      	b.n	80065b8 <UART_SetConfig+0x59c>
 800658a:	2301      	movs	r3, #1
 800658c:	e014      	b.n	80065b8 <UART_SetConfig+0x59c>
 800658e:	2380      	movs	r3, #128	; 0x80
 8006590:	e012      	b.n	80065b8 <UART_SetConfig+0x59c>
 8006592:	2340      	movs	r3, #64	; 0x40
 8006594:	e010      	b.n	80065b8 <UART_SetConfig+0x59c>
 8006596:	2320      	movs	r3, #32
 8006598:	e00e      	b.n	80065b8 <UART_SetConfig+0x59c>
 800659a:	2310      	movs	r3, #16
 800659c:	e00c      	b.n	80065b8 <UART_SetConfig+0x59c>
 800659e:	230c      	movs	r3, #12
 80065a0:	e00a      	b.n	80065b8 <UART_SetConfig+0x59c>
 80065a2:	230a      	movs	r3, #10
 80065a4:	e008      	b.n	80065b8 <UART_SetConfig+0x59c>
 80065a6:	2308      	movs	r3, #8
 80065a8:	e006      	b.n	80065b8 <UART_SetConfig+0x59c>
 80065aa:	2306      	movs	r3, #6
 80065ac:	e004      	b.n	80065b8 <UART_SetConfig+0x59c>
 80065ae:	2304      	movs	r3, #4
 80065b0:	e002      	b.n	80065b8 <UART_SetConfig+0x59c>
 80065b2:	2302      	movs	r3, #2
 80065b4:	e000      	b.n	80065b8 <UART_SetConfig+0x59c>
 80065b6:	2301      	movs	r3, #1
 80065b8:	0019      	movs	r1, r3
 80065ba:	68f8      	ldr	r0, [r7, #12]
 80065bc:	f7f9 fda0 	bl	8000100 <__udivsi3>
 80065c0:	0003      	movs	r3, r0
 80065c2:	001a      	movs	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	085b      	lsrs	r3, r3, #1
 80065ca:	18d2      	adds	r2, r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	0019      	movs	r1, r3
 80065d2:	0010      	movs	r0, r2
 80065d4:	f7f9 fd94 	bl	8000100 <__udivsi3>
 80065d8:	0003      	movs	r3, r0
 80065da:	b29b      	uxth	r3, r3
 80065dc:	617b      	str	r3, [r7, #20]
        break;
 80065de:	e13e      	b.n	800685e <UART_SetConfig+0x842>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d043      	beq.n	8006670 <UART_SetConfig+0x654>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d03d      	beq.n	800666c <UART_SetConfig+0x650>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d037      	beq.n	8006668 <UART_SetConfig+0x64c>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fc:	2b03      	cmp	r3, #3
 80065fe:	d031      	beq.n	8006664 <UART_SetConfig+0x648>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006604:	2b04      	cmp	r3, #4
 8006606:	d02b      	beq.n	8006660 <UART_SetConfig+0x644>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660c:	2b05      	cmp	r3, #5
 800660e:	d025      	beq.n	800665c <UART_SetConfig+0x640>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006614:	2b06      	cmp	r3, #6
 8006616:	d01f      	beq.n	8006658 <UART_SetConfig+0x63c>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661c:	2b07      	cmp	r3, #7
 800661e:	d019      	beq.n	8006654 <UART_SetConfig+0x638>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006624:	2b08      	cmp	r3, #8
 8006626:	d013      	beq.n	8006650 <UART_SetConfig+0x634>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662c:	2b09      	cmp	r3, #9
 800662e:	d00d      	beq.n	800664c <UART_SetConfig+0x630>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006634:	2b0a      	cmp	r3, #10
 8006636:	d007      	beq.n	8006648 <UART_SetConfig+0x62c>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663c:	2b0b      	cmp	r3, #11
 800663e:	d101      	bne.n	8006644 <UART_SetConfig+0x628>
 8006640:	4b48      	ldr	r3, [pc, #288]	; (8006764 <UART_SetConfig+0x748>)
 8006642:	e016      	b.n	8006672 <UART_SetConfig+0x656>
 8006644:	4b48      	ldr	r3, [pc, #288]	; (8006768 <UART_SetConfig+0x74c>)
 8006646:	e014      	b.n	8006672 <UART_SetConfig+0x656>
 8006648:	4b48      	ldr	r3, [pc, #288]	; (800676c <UART_SetConfig+0x750>)
 800664a:	e012      	b.n	8006672 <UART_SetConfig+0x656>
 800664c:	4b48      	ldr	r3, [pc, #288]	; (8006770 <UART_SetConfig+0x754>)
 800664e:	e010      	b.n	8006672 <UART_SetConfig+0x656>
 8006650:	4b48      	ldr	r3, [pc, #288]	; (8006774 <UART_SetConfig+0x758>)
 8006652:	e00e      	b.n	8006672 <UART_SetConfig+0x656>
 8006654:	4b48      	ldr	r3, [pc, #288]	; (8006778 <UART_SetConfig+0x75c>)
 8006656:	e00c      	b.n	8006672 <UART_SetConfig+0x656>
 8006658:	4b48      	ldr	r3, [pc, #288]	; (800677c <UART_SetConfig+0x760>)
 800665a:	e00a      	b.n	8006672 <UART_SetConfig+0x656>
 800665c:	4b48      	ldr	r3, [pc, #288]	; (8006780 <UART_SetConfig+0x764>)
 800665e:	e008      	b.n	8006672 <UART_SetConfig+0x656>
 8006660:	4b48      	ldr	r3, [pc, #288]	; (8006784 <UART_SetConfig+0x768>)
 8006662:	e006      	b.n	8006672 <UART_SetConfig+0x656>
 8006664:	4b48      	ldr	r3, [pc, #288]	; (8006788 <UART_SetConfig+0x76c>)
 8006666:	e004      	b.n	8006672 <UART_SetConfig+0x656>
 8006668:	4b48      	ldr	r3, [pc, #288]	; (800678c <UART_SetConfig+0x770>)
 800666a:	e002      	b.n	8006672 <UART_SetConfig+0x656>
 800666c:	4b48      	ldr	r3, [pc, #288]	; (8006790 <UART_SetConfig+0x774>)
 800666e:	e000      	b.n	8006672 <UART_SetConfig+0x656>
 8006670:	4b3d      	ldr	r3, [pc, #244]	; (8006768 <UART_SetConfig+0x74c>)
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	6852      	ldr	r2, [r2, #4]
 8006676:	0852      	lsrs	r2, r2, #1
 8006678:	189a      	adds	r2, r3, r2
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	0019      	movs	r1, r3
 8006680:	0010      	movs	r0, r2
 8006682:	f7f9 fd3d 	bl	8000100 <__udivsi3>
 8006686:	0003      	movs	r3, r0
 8006688:	b29b      	uxth	r3, r3
 800668a:	617b      	str	r3, [r7, #20]
        break;
 800668c:	e0e7      	b.n	800685e <UART_SetConfig+0x842>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800668e:	f7fe f9bd 	bl	8004a0c <HAL_RCC_GetSysClockFreq>
 8006692:	0003      	movs	r3, r0
 8006694:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669a:	2b00      	cmp	r3, #0
 800669c:	d044      	beq.n	8006728 <UART_SetConfig+0x70c>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d03e      	beq.n	8006724 <UART_SetConfig+0x708>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d038      	beq.n	8006720 <UART_SetConfig+0x704>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	d032      	beq.n	800671c <UART_SetConfig+0x700>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ba:	2b04      	cmp	r3, #4
 80066bc:	d02c      	beq.n	8006718 <UART_SetConfig+0x6fc>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c2:	2b05      	cmp	r3, #5
 80066c4:	d026      	beq.n	8006714 <UART_SetConfig+0x6f8>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ca:	2b06      	cmp	r3, #6
 80066cc:	d020      	beq.n	8006710 <UART_SetConfig+0x6f4>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d2:	2b07      	cmp	r3, #7
 80066d4:	d01a      	beq.n	800670c <UART_SetConfig+0x6f0>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066da:	2b08      	cmp	r3, #8
 80066dc:	d014      	beq.n	8006708 <UART_SetConfig+0x6ec>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e2:	2b09      	cmp	r3, #9
 80066e4:	d00e      	beq.n	8006704 <UART_SetConfig+0x6e8>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ea:	2b0a      	cmp	r3, #10
 80066ec:	d008      	beq.n	8006700 <UART_SetConfig+0x6e4>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f2:	2b0b      	cmp	r3, #11
 80066f4:	d102      	bne.n	80066fc <UART_SetConfig+0x6e0>
 80066f6:	2380      	movs	r3, #128	; 0x80
 80066f8:	005b      	lsls	r3, r3, #1
 80066fa:	e016      	b.n	800672a <UART_SetConfig+0x70e>
 80066fc:	2301      	movs	r3, #1
 80066fe:	e014      	b.n	800672a <UART_SetConfig+0x70e>
 8006700:	2380      	movs	r3, #128	; 0x80
 8006702:	e012      	b.n	800672a <UART_SetConfig+0x70e>
 8006704:	2340      	movs	r3, #64	; 0x40
 8006706:	e010      	b.n	800672a <UART_SetConfig+0x70e>
 8006708:	2320      	movs	r3, #32
 800670a:	e00e      	b.n	800672a <UART_SetConfig+0x70e>
 800670c:	2310      	movs	r3, #16
 800670e:	e00c      	b.n	800672a <UART_SetConfig+0x70e>
 8006710:	230c      	movs	r3, #12
 8006712:	e00a      	b.n	800672a <UART_SetConfig+0x70e>
 8006714:	230a      	movs	r3, #10
 8006716:	e008      	b.n	800672a <UART_SetConfig+0x70e>
 8006718:	2308      	movs	r3, #8
 800671a:	e006      	b.n	800672a <UART_SetConfig+0x70e>
 800671c:	2306      	movs	r3, #6
 800671e:	e004      	b.n	800672a <UART_SetConfig+0x70e>
 8006720:	2304      	movs	r3, #4
 8006722:	e002      	b.n	800672a <UART_SetConfig+0x70e>
 8006724:	2302      	movs	r3, #2
 8006726:	e000      	b.n	800672a <UART_SetConfig+0x70e>
 8006728:	2301      	movs	r3, #1
 800672a:	0019      	movs	r1, r3
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	f7f9 fce7 	bl	8000100 <__udivsi3>
 8006732:	0003      	movs	r3, r0
 8006734:	001a      	movs	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	085b      	lsrs	r3, r3, #1
 800673c:	18d2      	adds	r2, r2, r3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	0019      	movs	r1, r3
 8006744:	0010      	movs	r0, r2
 8006746:	f7f9 fcdb 	bl	8000100 <__udivsi3>
 800674a:	0003      	movs	r3, r0
 800674c:	b29b      	uxth	r3, r3
 800674e:	617b      	str	r3, [r7, #20]
        break;
 8006750:	e085      	b.n	800685e <UART_SetConfig+0x842>
 8006752:	46c0      	nop			; (mov r8, r8)
 8006754:	00001554 	.word	0x00001554
 8006758:	00001998 	.word	0x00001998
 800675c:	00002aaa 	.word	0x00002aaa
 8006760:	0000ffff 	.word	0x0000ffff
 8006764:	0000f424 	.word	0x0000f424
 8006768:	00f42400 	.word	0x00f42400
 800676c:	0001e848 	.word	0x0001e848
 8006770:	0003d090 	.word	0x0003d090
 8006774:	0007a120 	.word	0x0007a120
 8006778:	000f4240 	.word	0x000f4240
 800677c:	00145855 	.word	0x00145855
 8006780:	00186a00 	.word	0x00186a00
 8006784:	001e8480 	.word	0x001e8480
 8006788:	0028b0aa 	.word	0x0028b0aa
 800678c:	003d0900 	.word	0x003d0900
 8006790:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006798:	2b00      	cmp	r3, #0
 800679a:	d04b      	beq.n	8006834 <UART_SetConfig+0x818>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d044      	beq.n	800682e <UART_SetConfig+0x812>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d03d      	beq.n	8006828 <UART_SetConfig+0x80c>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b0:	2b03      	cmp	r3, #3
 80067b2:	d037      	beq.n	8006824 <UART_SetConfig+0x808>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	2b04      	cmp	r3, #4
 80067ba:	d030      	beq.n	800681e <UART_SetConfig+0x802>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c0:	2b05      	cmp	r3, #5
 80067c2:	d02a      	beq.n	800681a <UART_SetConfig+0x7fe>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c8:	2b06      	cmp	r3, #6
 80067ca:	d024      	beq.n	8006816 <UART_SetConfig+0x7fa>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d0:	2b07      	cmp	r3, #7
 80067d2:	d01d      	beq.n	8006810 <UART_SetConfig+0x7f4>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d8:	2b08      	cmp	r3, #8
 80067da:	d016      	beq.n	800680a <UART_SetConfig+0x7ee>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e0:	2b09      	cmp	r3, #9
 80067e2:	d00f      	beq.n	8006804 <UART_SetConfig+0x7e8>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e8:	2b0a      	cmp	r3, #10
 80067ea:	d008      	beq.n	80067fe <UART_SetConfig+0x7e2>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f0:	2b0b      	cmp	r3, #11
 80067f2:	d101      	bne.n	80067f8 <UART_SetConfig+0x7dc>
 80067f4:	2380      	movs	r3, #128	; 0x80
 80067f6:	e01f      	b.n	8006838 <UART_SetConfig+0x81c>
 80067f8:	2380      	movs	r3, #128	; 0x80
 80067fa:	021b      	lsls	r3, r3, #8
 80067fc:	e01c      	b.n	8006838 <UART_SetConfig+0x81c>
 80067fe:	2380      	movs	r3, #128	; 0x80
 8006800:	005b      	lsls	r3, r3, #1
 8006802:	e019      	b.n	8006838 <UART_SetConfig+0x81c>
 8006804:	2380      	movs	r3, #128	; 0x80
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	e016      	b.n	8006838 <UART_SetConfig+0x81c>
 800680a:	2380      	movs	r3, #128	; 0x80
 800680c:	00db      	lsls	r3, r3, #3
 800680e:	e013      	b.n	8006838 <UART_SetConfig+0x81c>
 8006810:	2380      	movs	r3, #128	; 0x80
 8006812:	011b      	lsls	r3, r3, #4
 8006814:	e010      	b.n	8006838 <UART_SetConfig+0x81c>
 8006816:	4b24      	ldr	r3, [pc, #144]	; (80068a8 <UART_SetConfig+0x88c>)
 8006818:	e00e      	b.n	8006838 <UART_SetConfig+0x81c>
 800681a:	4b24      	ldr	r3, [pc, #144]	; (80068ac <UART_SetConfig+0x890>)
 800681c:	e00c      	b.n	8006838 <UART_SetConfig+0x81c>
 800681e:	2380      	movs	r3, #128	; 0x80
 8006820:	015b      	lsls	r3, r3, #5
 8006822:	e009      	b.n	8006838 <UART_SetConfig+0x81c>
 8006824:	4b22      	ldr	r3, [pc, #136]	; (80068b0 <UART_SetConfig+0x894>)
 8006826:	e007      	b.n	8006838 <UART_SetConfig+0x81c>
 8006828:	2380      	movs	r3, #128	; 0x80
 800682a:	019b      	lsls	r3, r3, #6
 800682c:	e004      	b.n	8006838 <UART_SetConfig+0x81c>
 800682e:	2380      	movs	r3, #128	; 0x80
 8006830:	01db      	lsls	r3, r3, #7
 8006832:	e001      	b.n	8006838 <UART_SetConfig+0x81c>
 8006834:	2380      	movs	r3, #128	; 0x80
 8006836:	021b      	lsls	r3, r3, #8
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	6852      	ldr	r2, [r2, #4]
 800683c:	0852      	lsrs	r2, r2, #1
 800683e:	189a      	adds	r2, r3, r2
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	0019      	movs	r1, r3
 8006846:	0010      	movs	r0, r2
 8006848:	f7f9 fc5a 	bl	8000100 <__udivsi3>
 800684c:	0003      	movs	r3, r0
 800684e:	b29b      	uxth	r3, r3
 8006850:	617b      	str	r3, [r7, #20]
        break;
 8006852:	e004      	b.n	800685e <UART_SetConfig+0x842>
      default:
        ret = HAL_ERROR;
 8006854:	231e      	movs	r3, #30
 8006856:	18fb      	adds	r3, r7, r3
 8006858:	2201      	movs	r2, #1
 800685a:	701a      	strb	r2, [r3, #0]
        break;
 800685c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	2b0f      	cmp	r3, #15
 8006862:	d908      	bls.n	8006876 <UART_SetConfig+0x85a>
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	4a13      	ldr	r2, [pc, #76]	; (80068b4 <UART_SetConfig+0x898>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d804      	bhi.n	8006876 <UART_SetConfig+0x85a>
    {
      huart->Instance->BRR = usartdiv;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	60da      	str	r2, [r3, #12]
 8006874:	e003      	b.n	800687e <UART_SetConfig+0x862>
    }
    else
    {
      ret = HAL_ERROR;
 8006876:	231e      	movs	r3, #30
 8006878:	18fb      	adds	r3, r7, r3
 800687a:	2201      	movs	r2, #1
 800687c:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	226a      	movs	r2, #106	; 0x6a
 8006882:	2101      	movs	r1, #1
 8006884:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2268      	movs	r2, #104	; 0x68
 800688a:	2101      	movs	r1, #1
 800688c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800689a:	231e      	movs	r3, #30
 800689c:	18fb      	adds	r3, r7, r3
 800689e:	781b      	ldrb	r3, [r3, #0]
}
 80068a0:	0018      	movs	r0, r3
 80068a2:	46bd      	mov	sp, r7
 80068a4:	b008      	add	sp, #32
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	00000aaa 	.word	0x00000aaa
 80068ac:	00000ccc 	.word	0x00000ccc
 80068b0:	00001555 	.word	0x00001555
 80068b4:	0000ffff 	.word	0x0000ffff

080068b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c4:	2201      	movs	r2, #1
 80068c6:	4013      	ands	r3, r2
 80068c8:	d00b      	beq.n	80068e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	4a4a      	ldr	r2, [pc, #296]	; (80069fc <UART_AdvFeatureConfig+0x144>)
 80068d2:	4013      	ands	r3, r2
 80068d4:	0019      	movs	r1, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	430a      	orrs	r2, r1
 80068e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068e6:	2202      	movs	r2, #2
 80068e8:	4013      	ands	r3, r2
 80068ea:	d00b      	beq.n	8006904 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	4a43      	ldr	r2, [pc, #268]	; (8006a00 <UART_AdvFeatureConfig+0x148>)
 80068f4:	4013      	ands	r3, r2
 80068f6:	0019      	movs	r1, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	430a      	orrs	r2, r1
 8006902:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006908:	2204      	movs	r2, #4
 800690a:	4013      	ands	r3, r2
 800690c:	d00b      	beq.n	8006926 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	4a3b      	ldr	r2, [pc, #236]	; (8006a04 <UART_AdvFeatureConfig+0x14c>)
 8006916:	4013      	ands	r3, r2
 8006918:	0019      	movs	r1, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692a:	2208      	movs	r2, #8
 800692c:	4013      	ands	r3, r2
 800692e:	d00b      	beq.n	8006948 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	4a34      	ldr	r2, [pc, #208]	; (8006a08 <UART_AdvFeatureConfig+0x150>)
 8006938:	4013      	ands	r3, r2
 800693a:	0019      	movs	r1, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	430a      	orrs	r2, r1
 8006946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694c:	2210      	movs	r2, #16
 800694e:	4013      	ands	r3, r2
 8006950:	d00b      	beq.n	800696a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	4a2c      	ldr	r2, [pc, #176]	; (8006a0c <UART_AdvFeatureConfig+0x154>)
 800695a:	4013      	ands	r3, r2
 800695c:	0019      	movs	r1, r3
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	430a      	orrs	r2, r1
 8006968:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696e:	2220      	movs	r2, #32
 8006970:	4013      	ands	r3, r2
 8006972:	d00b      	beq.n	800698c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	4a25      	ldr	r2, [pc, #148]	; (8006a10 <UART_AdvFeatureConfig+0x158>)
 800697c:	4013      	ands	r3, r2
 800697e:	0019      	movs	r1, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	430a      	orrs	r2, r1
 800698a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006990:	2240      	movs	r2, #64	; 0x40
 8006992:	4013      	ands	r3, r2
 8006994:	d01d      	beq.n	80069d2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	4a1d      	ldr	r2, [pc, #116]	; (8006a14 <UART_AdvFeatureConfig+0x15c>)
 800699e:	4013      	ands	r3, r2
 80069a0:	0019      	movs	r1, r3
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	430a      	orrs	r2, r1
 80069ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069b2:	2380      	movs	r3, #128	; 0x80
 80069b4:	035b      	lsls	r3, r3, #13
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d10b      	bne.n	80069d2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	4a15      	ldr	r2, [pc, #84]	; (8006a18 <UART_AdvFeatureConfig+0x160>)
 80069c2:	4013      	ands	r3, r2
 80069c4:	0019      	movs	r1, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	430a      	orrs	r2, r1
 80069d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d6:	2280      	movs	r2, #128	; 0x80
 80069d8:	4013      	ands	r3, r2
 80069da:	d00b      	beq.n	80069f4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	4a0e      	ldr	r2, [pc, #56]	; (8006a1c <UART_AdvFeatureConfig+0x164>)
 80069e4:	4013      	ands	r3, r2
 80069e6:	0019      	movs	r1, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	430a      	orrs	r2, r1
 80069f2:	605a      	str	r2, [r3, #4]
  }
}
 80069f4:	46c0      	nop			; (mov r8, r8)
 80069f6:	46bd      	mov	sp, r7
 80069f8:	b002      	add	sp, #8
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	fffdffff 	.word	0xfffdffff
 8006a00:	fffeffff 	.word	0xfffeffff
 8006a04:	fffbffff 	.word	0xfffbffff
 8006a08:	ffff7fff 	.word	0xffff7fff
 8006a0c:	ffffefff 	.word	0xffffefff
 8006a10:	ffffdfff 	.word	0xffffdfff
 8006a14:	ffefffff 	.word	0xffefffff
 8006a18:	ff9fffff 	.word	0xff9fffff
 8006a1c:	fff7ffff 	.word	0xfff7ffff

08006a20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af02      	add	r7, sp, #8
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2288      	movs	r2, #136	; 0x88
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006a30:	f7fc faae 	bl	8002f90 <HAL_GetTick>
 8006a34:	0003      	movs	r3, r0
 8006a36:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2208      	movs	r2, #8
 8006a40:	4013      	ands	r3, r2
 8006a42:	2b08      	cmp	r3, #8
 8006a44:	d10d      	bne.n	8006a62 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	2380      	movs	r3, #128	; 0x80
 8006a4a:	0399      	lsls	r1, r3, #14
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	4b18      	ldr	r3, [pc, #96]	; (8006ab0 <UART_CheckIdleState+0x90>)
 8006a50:	9300      	str	r3, [sp, #0]
 8006a52:	0013      	movs	r3, r2
 8006a54:	2200      	movs	r2, #0
 8006a56:	f000 f82d 	bl	8006ab4 <UART_WaitOnFlagUntilTimeout>
 8006a5a:	1e03      	subs	r3, r0, #0
 8006a5c:	d001      	beq.n	8006a62 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e021      	b.n	8006aa6 <UART_CheckIdleState+0x86>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2204      	movs	r2, #4
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	2b04      	cmp	r3, #4
 8006a6e:	d10d      	bne.n	8006a8c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	2380      	movs	r3, #128	; 0x80
 8006a74:	03d9      	lsls	r1, r3, #15
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	4b0d      	ldr	r3, [pc, #52]	; (8006ab0 <UART_CheckIdleState+0x90>)
 8006a7a:	9300      	str	r3, [sp, #0]
 8006a7c:	0013      	movs	r3, r2
 8006a7e:	2200      	movs	r2, #0
 8006a80:	f000 f818 	bl	8006ab4 <UART_WaitOnFlagUntilTimeout>
 8006a84:	1e03      	subs	r3, r0, #0
 8006a86:	d001      	beq.n	8006a8c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e00c      	b.n	8006aa6 <UART_CheckIdleState+0x86>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2280      	movs	r2, #128	; 0x80
 8006a90:	2120      	movs	r1, #32
 8006a92:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2284      	movs	r2, #132	; 0x84
 8006a98:	2120      	movs	r1, #32
 8006a9a:	5099      	str	r1, [r3, r2]

  __HAL_UNLOCK(huart);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	227c      	movs	r2, #124	; 0x7c
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	0018      	movs	r0, r3
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	b004      	add	sp, #16
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	46c0      	nop			; (mov r8, r8)
 8006ab0:	01ffffff 	.word	0x01ffffff

08006ab4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	603b      	str	r3, [r7, #0]
 8006ac0:	1dfb      	adds	r3, r7, #7
 8006ac2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ac4:	e02b      	b.n	8006b1e <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	d028      	beq.n	8006b1e <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006acc:	f7fc fa60 	bl	8002f90 <HAL_GetTick>
 8006ad0:	0002      	movs	r2, r0
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	69ba      	ldr	r2, [r7, #24]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d302      	bcc.n	8006ae2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d11d      	bne.n	8006b1e <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4916      	ldr	r1, [pc, #88]	; (8006b48 <UART_WaitOnFlagUntilTimeout+0x94>)
 8006aee:	400a      	ands	r2, r1
 8006af0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689a      	ldr	r2, [r3, #8]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2101      	movs	r1, #1
 8006afe:	438a      	bics	r2, r1
 8006b00:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2280      	movs	r2, #128	; 0x80
 8006b06:	2120      	movs	r1, #32
 8006b08:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2284      	movs	r2, #132	; 0x84
 8006b0e:	2120      	movs	r1, #32
 8006b10:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	227c      	movs	r2, #124	; 0x7c
 8006b16:	2100      	movs	r1, #0
 8006b18:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e00f      	b.n	8006b3e <UART_WaitOnFlagUntilTimeout+0x8a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	4013      	ands	r3, r2
 8006b28:	68ba      	ldr	r2, [r7, #8]
 8006b2a:	1ad3      	subs	r3, r2, r3
 8006b2c:	425a      	negs	r2, r3
 8006b2e:	4153      	adcs	r3, r2
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	001a      	movs	r2, r3
 8006b34:	1dfb      	adds	r3, r7, #7
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d0c4      	beq.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	0018      	movs	r0, r3
 8006b40:	46bd      	mov	sp, r7
 8006b42:	b004      	add	sp, #16
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	46c0      	nop			; (mov r8, r8)
 8006b48:	fffffe5f 	.word	0xfffffe5f

08006b4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	490b      	ldr	r1, [pc, #44]	; (8006b8c <UART_EndRxTransfer+0x40>)
 8006b60:	400a      	ands	r2, r1
 8006b62:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	689a      	ldr	r2, [r3, #8]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4908      	ldr	r1, [pc, #32]	; (8006b90 <UART_EndRxTransfer+0x44>)
 8006b70:	400a      	ands	r2, r1
 8006b72:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2284      	movs	r2, #132	; 0x84
 8006b78:	2120      	movs	r1, #32
 8006b7a:	5099      	str	r1, [r3, r2]

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8006b82:	46c0      	nop			; (mov r8, r8)
 8006b84:	46bd      	mov	sp, r7
 8006b86:	b002      	add	sp, #8
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	46c0      	nop			; (mov r8, r8)
 8006b8c:	fffffedf 	.word	0xfffffedf
 8006b90:	effffffe 	.word	0xeffffffe

08006b94 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	225e      	movs	r2, #94	; 0x5e
 8006ba6:	2100      	movs	r1, #0
 8006ba8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2256      	movs	r2, #86	; 0x56
 8006bae:	2100      	movs	r1, #0
 8006bb0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	0018      	movs	r0, r3
 8006bb6:	f7ff fa29 	bl	800600c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bba:	46c0      	nop			; (mov r8, r8)
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	b004      	add	sp, #16
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b082      	sub	sp, #8
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2140      	movs	r1, #64	; 0x40
 8006bd6:	438a      	bics	r2, r1
 8006bd8:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2280      	movs	r2, #128	; 0x80
 8006bde:	2120      	movs	r1, #32
 8006be0:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	0018      	movs	r0, r3
 8006bec:	f7ff fa06 	bl	8005ffc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bf0:	46c0      	nop			; (mov r8, r8)
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	b002      	add	sp, #8
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006c00:	230e      	movs	r3, #14
 8006c02:	18fb      	adds	r3, r7, r3
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	2160      	movs	r1, #96	; 0x60
 8006c08:	5a52      	ldrh	r2, [r2, r1]
 8006c0a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2284      	movs	r2, #132	; 0x84
 8006c10:	589b      	ldr	r3, [r3, r2]
 8006c12:	2b22      	cmp	r3, #34	; 0x22
 8006c14:	d141      	bne.n	8006c9a <UART_RxISR_8BIT+0xa2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c1c:	210c      	movs	r1, #12
 8006c1e:	187b      	adds	r3, r7, r1
 8006c20:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006c22:	187b      	adds	r3, r7, r1
 8006c24:	881b      	ldrh	r3, [r3, #0]
 8006c26:	b2da      	uxtb	r2, r3
 8006c28:	230e      	movs	r3, #14
 8006c2a:	18fb      	adds	r3, r7, r3
 8006c2c:	881b      	ldrh	r3, [r3, #0]
 8006c2e:	b2d9      	uxtb	r1, r3
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c34:	400a      	ands	r2, r1
 8006c36:	b2d2      	uxtb	r2, r2
 8006c38:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c3e:	1c5a      	adds	r2, r3, #1
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	225e      	movs	r2, #94	; 0x5e
 8006c48:	5a9b      	ldrh	r3, [r3, r2]
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	3b01      	subs	r3, #1
 8006c4e:	b299      	uxth	r1, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	225e      	movs	r2, #94	; 0x5e
 8006c54:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	225e      	movs	r2, #94	; 0x5e
 8006c5a:	5a9b      	ldrh	r3, [r3, r2]
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d123      	bne.n	8006caa <UART_RxISR_8BIT+0xb2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4911      	ldr	r1, [pc, #68]	; (8006cb4 <UART_RxISR_8BIT+0xbc>)
 8006c6e:	400a      	ands	r2, r1
 8006c70:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689a      	ldr	r2, [r3, #8]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	438a      	bics	r2, r1
 8006c80:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2284      	movs	r2, #132	; 0x84
 8006c86:	2120      	movs	r1, #32
 8006c88:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	0018      	movs	r0, r3
 8006c94:	f7fb fe88 	bl	80029a8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c98:	e007      	b.n	8006caa <UART_RxISR_8BIT+0xb2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	699a      	ldr	r2, [r3, #24]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2108      	movs	r1, #8
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	619a      	str	r2, [r3, #24]
}
 8006caa:	46c0      	nop			; (mov r8, r8)
 8006cac:	46bd      	mov	sp, r7
 8006cae:	b004      	add	sp, #16
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	46c0      	nop			; (mov r8, r8)
 8006cb4:	fffffedf 	.word	0xfffffedf

08006cb8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006cc0:	230e      	movs	r3, #14
 8006cc2:	18fb      	adds	r3, r7, r3
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	2160      	movs	r1, #96	; 0x60
 8006cc8:	5a52      	ldrh	r2, [r2, r1]
 8006cca:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2284      	movs	r2, #132	; 0x84
 8006cd0:	589b      	ldr	r3, [r3, r2]
 8006cd2:	2b22      	cmp	r3, #34	; 0x22
 8006cd4:	d141      	bne.n	8006d5a <UART_RxISR_16BIT+0xa2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006cdc:	210c      	movs	r1, #12
 8006cde:	187b      	adds	r3, r7, r1
 8006ce0:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ce6:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8006ce8:	187b      	adds	r3, r7, r1
 8006cea:	220e      	movs	r2, #14
 8006cec:	18ba      	adds	r2, r7, r2
 8006cee:	881b      	ldrh	r3, [r3, #0]
 8006cf0:	8812      	ldrh	r2, [r2, #0]
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	b29a      	uxth	r2, r3
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cfe:	1c9a      	adds	r2, r3, #2
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	225e      	movs	r2, #94	; 0x5e
 8006d08:	5a9b      	ldrh	r3, [r3, r2]
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	b299      	uxth	r1, r3
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	225e      	movs	r2, #94	; 0x5e
 8006d14:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	225e      	movs	r2, #94	; 0x5e
 8006d1a:	5a9b      	ldrh	r3, [r3, r2]
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d123      	bne.n	8006d6a <UART_RxISR_16BIT+0xb2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4911      	ldr	r1, [pc, #68]	; (8006d74 <UART_RxISR_16BIT+0xbc>)
 8006d2e:	400a      	ands	r2, r1
 8006d30:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689a      	ldr	r2, [r3, #8]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	438a      	bics	r2, r1
 8006d40:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2284      	movs	r2, #132	; 0x84
 8006d46:	2120      	movs	r1, #32
 8006d48:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	0018      	movs	r0, r3
 8006d54:	f7fb fe28 	bl	80029a8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d58:	e007      	b.n	8006d6a <UART_RxISR_16BIT+0xb2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	699a      	ldr	r2, [r3, #24]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2108      	movs	r1, #8
 8006d66:	430a      	orrs	r2, r1
 8006d68:	619a      	str	r2, [r3, #24]
}
 8006d6a:	46c0      	nop			; (mov r8, r8)
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	b004      	add	sp, #16
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	46c0      	nop			; (mov r8, r8)
 8006d74:	fffffedf 	.word	0xfffffedf

08006d78 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006d80:	230c      	movs	r3, #12
 8006d82:	18fb      	adds	r3, r7, r3
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	2160      	movs	r1, #96	; 0x60
 8006d88:	5a52      	ldrh	r2, [r2, r1]
 8006d8a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2284      	movs	r2, #132	; 0x84
 8006d90:	589b      	ldr	r3, [r3, r2]
 8006d92:	2b22      	cmp	r3, #34	; 0x22
 8006d94:	d000      	beq.n	8006d98 <UART_RxISR_8BIT_FIFOEN+0x20>
 8006d96:	e078      	b.n	8006e8a <UART_RxISR_8BIT_FIFOEN+0x112>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006d98:	230e      	movs	r3, #14
 8006d9a:	18fb      	adds	r3, r7, r3
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	2168      	movs	r1, #104	; 0x68
 8006da0:	5a52      	ldrh	r2, [r2, r1]
 8006da2:	801a      	strh	r2, [r3, #0]
 8006da4:	e046      	b.n	8006e34 <UART_RxISR_8BIT_FIFOEN+0xbc>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006dac:	2108      	movs	r1, #8
 8006dae:	187b      	adds	r3, r7, r1
 8006db0:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006db2:	187b      	adds	r3, r7, r1
 8006db4:	881b      	ldrh	r3, [r3, #0]
 8006db6:	b2da      	uxtb	r2, r3
 8006db8:	230c      	movs	r3, #12
 8006dba:	18fb      	adds	r3, r7, r3
 8006dbc:	881b      	ldrh	r3, [r3, #0]
 8006dbe:	b2d9      	uxtb	r1, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc4:	400a      	ands	r2, r1
 8006dc6:	b2d2      	uxtb	r2, r2
 8006dc8:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dce:	1c5a      	adds	r2, r3, #1
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	225e      	movs	r2, #94	; 0x5e
 8006dd8:	5a9b      	ldrh	r3, [r3, r2]
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b299      	uxth	r1, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	225e      	movs	r2, #94	; 0x5e
 8006de4:	5299      	strh	r1, [r3, r2]

      if (huart->RxXferCount == 0U)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	225e      	movs	r2, #94	; 0x5e
 8006dea:	5a9b      	ldrh	r3, [r3, r2]
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d11a      	bne.n	8006e28 <UART_RxISR_8BIT_FIFOEN+0xb0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4929      	ldr	r1, [pc, #164]	; (8006ea4 <UART_RxISR_8BIT_FIFOEN+0x12c>)
 8006dfe:	400a      	ands	r2, r1
 8006e00:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689a      	ldr	r2, [r3, #8]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4926      	ldr	r1, [pc, #152]	; (8006ea8 <UART_RxISR_8BIT_FIFOEN+0x130>)
 8006e0e:	400a      	ands	r2, r1
 8006e10:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2284      	movs	r2, #132	; 0x84
 8006e16:	2120      	movs	r1, #32
 8006e18:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	0018      	movs	r0, r3
 8006e24:	f7fb fdc0 	bl	80029a8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006e28:	210e      	movs	r1, #14
 8006e2a:	187b      	adds	r3, r7, r1
 8006e2c:	881a      	ldrh	r2, [r3, #0]
 8006e2e:	187b      	adds	r3, r7, r1
 8006e30:	3a01      	subs	r2, #1
 8006e32:	801a      	strh	r2, [r3, #0]
 8006e34:	230e      	movs	r3, #14
 8006e36:	18fb      	adds	r3, r7, r3
 8006e38:	881b      	ldrh	r3, [r3, #0]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1b3      	bne.n	8006da6 <UART_RxISR_8BIT_FIFOEN+0x2e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006e3e:	200a      	movs	r0, #10
 8006e40:	183b      	adds	r3, r7, r0
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	215e      	movs	r1, #94	; 0x5e
 8006e46:	5a52      	ldrh	r2, [r2, r1]
 8006e48:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006e4a:	183b      	adds	r3, r7, r0
 8006e4c:	881b      	ldrh	r3, [r3, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d023      	beq.n	8006e9a <UART_RxISR_8BIT_FIFOEN+0x122>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2268      	movs	r2, #104	; 0x68
 8006e56:	5a9b      	ldrh	r3, [r3, r2]
 8006e58:	220a      	movs	r2, #10
 8006e5a:	18ba      	adds	r2, r7, r2
 8006e5c:	8812      	ldrh	r2, [r2, #0]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d21b      	bcs.n	8006e9a <UART_RxISR_8BIT_FIFOEN+0x122>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	689a      	ldr	r2, [r3, #8]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	490f      	ldr	r1, [pc, #60]	; (8006eac <UART_RxISR_8BIT_FIFOEN+0x134>)
 8006e6e:	400a      	ands	r2, r1
 8006e70:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a0e      	ldr	r2, [pc, #56]	; (8006eb0 <UART_RxISR_8BIT_FIFOEN+0x138>)
 8006e76:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2120      	movs	r1, #32
 8006e84:	430a      	orrs	r2, r1
 8006e86:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e88:	e007      	b.n	8006e9a <UART_RxISR_8BIT_FIFOEN+0x122>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	699a      	ldr	r2, [r3, #24]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2108      	movs	r1, #8
 8006e96:	430a      	orrs	r2, r1
 8006e98:	619a      	str	r2, [r3, #24]
}
 8006e9a:	46c0      	nop			; (mov r8, r8)
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	b004      	add	sp, #16
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	46c0      	nop			; (mov r8, r8)
 8006ea4:	fffffeff 	.word	0xfffffeff
 8006ea8:	effffffe 	.word	0xeffffffe
 8006eac:	efffffff 	.word	0xefffffff
 8006eb0:	08006bf9 	.word	0x08006bf9

08006eb4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006ebc:	2314      	movs	r3, #20
 8006ebe:	18fb      	adds	r3, r7, r3
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	2160      	movs	r1, #96	; 0x60
 8006ec4:	5a52      	ldrh	r2, [r2, r1]
 8006ec6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2284      	movs	r2, #132	; 0x84
 8006ecc:	589b      	ldr	r3, [r3, r2]
 8006ece:	2b22      	cmp	r3, #34	; 0x22
 8006ed0:	d000      	beq.n	8006ed4 <UART_RxISR_16BIT_FIFOEN+0x20>
 8006ed2:	e078      	b.n	8006fc6 <UART_RxISR_16BIT_FIFOEN+0x112>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006ed4:	2316      	movs	r3, #22
 8006ed6:	18fb      	adds	r3, r7, r3
 8006ed8:	687a      	ldr	r2, [r7, #4]
 8006eda:	2168      	movs	r1, #104	; 0x68
 8006edc:	5a52      	ldrh	r2, [r2, r1]
 8006ede:	801a      	strh	r2, [r3, #0]
 8006ee0:	e046      	b.n	8006f70 <UART_RxISR_16BIT_FIFOEN+0xbc>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ee8:	2110      	movs	r1, #16
 8006eea:	187b      	adds	r3, r7, r1
 8006eec:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ef2:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 8006ef4:	187b      	adds	r3, r7, r1
 8006ef6:	2214      	movs	r2, #20
 8006ef8:	18ba      	adds	r2, r7, r2
 8006efa:	881b      	ldrh	r3, [r3, #0]
 8006efc:	8812      	ldrh	r2, [r2, #0]
 8006efe:	4013      	ands	r3, r2
 8006f00:	b29a      	uxth	r2, r3
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f0a:	1c9a      	adds	r2, r3, #2
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	225e      	movs	r2, #94	; 0x5e
 8006f14:	5a9b      	ldrh	r3, [r3, r2]
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	b299      	uxth	r1, r3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	225e      	movs	r2, #94	; 0x5e
 8006f20:	5299      	strh	r1, [r3, r2]

      if (huart->RxXferCount == 0U)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	225e      	movs	r2, #94	; 0x5e
 8006f26:	5a9b      	ldrh	r3, [r3, r2]
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d11a      	bne.n	8006f64 <UART_RxISR_16BIT_FIFOEN+0xb0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4929      	ldr	r1, [pc, #164]	; (8006fe0 <UART_RxISR_16BIT_FIFOEN+0x12c>)
 8006f3a:	400a      	ands	r2, r1
 8006f3c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	689a      	ldr	r2, [r3, #8]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4926      	ldr	r1, [pc, #152]	; (8006fe4 <UART_RxISR_16BIT_FIFOEN+0x130>)
 8006f4a:	400a      	ands	r2, r1
 8006f4c:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2284      	movs	r2, #132	; 0x84
 8006f52:	2120      	movs	r1, #32
 8006f54:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	0018      	movs	r0, r3
 8006f60:	f7fb fd22 	bl	80029a8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006f64:	2116      	movs	r1, #22
 8006f66:	187b      	adds	r3, r7, r1
 8006f68:	881a      	ldrh	r2, [r3, #0]
 8006f6a:	187b      	adds	r3, r7, r1
 8006f6c:	3a01      	subs	r2, #1
 8006f6e:	801a      	strh	r2, [r3, #0]
 8006f70:	2316      	movs	r3, #22
 8006f72:	18fb      	adds	r3, r7, r3
 8006f74:	881b      	ldrh	r3, [r3, #0]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1b3      	bne.n	8006ee2 <UART_RxISR_16BIT_FIFOEN+0x2e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006f7a:	2012      	movs	r0, #18
 8006f7c:	183b      	adds	r3, r7, r0
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	215e      	movs	r1, #94	; 0x5e
 8006f82:	5a52      	ldrh	r2, [r2, r1]
 8006f84:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006f86:	183b      	adds	r3, r7, r0
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d023      	beq.n	8006fd6 <UART_RxISR_16BIT_FIFOEN+0x122>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2268      	movs	r2, #104	; 0x68
 8006f92:	5a9b      	ldrh	r3, [r3, r2]
 8006f94:	2212      	movs	r2, #18
 8006f96:	18ba      	adds	r2, r7, r2
 8006f98:	8812      	ldrh	r2, [r2, #0]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d21b      	bcs.n	8006fd6 <UART_RxISR_16BIT_FIFOEN+0x122>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	689a      	ldr	r2, [r3, #8]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	490f      	ldr	r1, [pc, #60]	; (8006fe8 <UART_RxISR_16BIT_FIFOEN+0x134>)
 8006faa:	400a      	ands	r2, r1
 8006fac:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a0e      	ldr	r2, [pc, #56]	; (8006fec <UART_RxISR_16BIT_FIFOEN+0x138>)
 8006fb2:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2120      	movs	r1, #32
 8006fc0:	430a      	orrs	r2, r1
 8006fc2:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006fc4:	e007      	b.n	8006fd6 <UART_RxISR_16BIT_FIFOEN+0x122>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	699a      	ldr	r2, [r3, #24]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2108      	movs	r1, #8
 8006fd2:	430a      	orrs	r2, r1
 8006fd4:	619a      	str	r2, [r3, #24]
}
 8006fd6:	46c0      	nop			; (mov r8, r8)
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	b006      	add	sp, #24
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	46c0      	nop			; (mov r8, r8)
 8006fe0:	fffffeff 	.word	0xfffffeff
 8006fe4:	effffffe 	.word	0xeffffffe
 8006fe8:	efffffff 	.word	0xefffffff
 8006fec:	08006cb9 	.word	0x08006cb9

08006ff0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006ff8:	46c0      	nop			; (mov r8, r8)
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	b002      	add	sp, #8
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b082      	sub	sp, #8
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007008:	46c0      	nop			; (mov r8, r8)
 800700a:	46bd      	mov	sp, r7
 800700c:	b002      	add	sp, #8
 800700e:	bd80      	pop	{r7, pc}

08007010 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007018:	46c0      	nop			; (mov r8, r8)
 800701a:	46bd      	mov	sp, r7
 800701c:	b002      	add	sp, #8
 800701e:	bd80      	pop	{r7, pc}

08007020 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b084      	sub	sp, #16
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	227c      	movs	r2, #124	; 0x7c
 800702c:	5c9b      	ldrb	r3, [r3, r2]
 800702e:	2b01      	cmp	r3, #1
 8007030:	d101      	bne.n	8007036 <HAL_UARTEx_DisableFifoMode+0x16>
 8007032:	2302      	movs	r3, #2
 8007034:	e027      	b.n	8007086 <HAL_UARTEx_DisableFifoMode+0x66>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	227c      	movs	r2, #124	; 0x7c
 800703a:	2101      	movs	r1, #1
 800703c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2280      	movs	r2, #128	; 0x80
 8007042:	2124      	movs	r1, #36	; 0x24
 8007044:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2101      	movs	r1, #1
 800705a:	438a      	bics	r2, r1
 800705c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	4a0b      	ldr	r2, [pc, #44]	; (8007090 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007062:	4013      	ands	r3, r2
 8007064:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2280      	movs	r2, #128	; 0x80
 8007078:	2120      	movs	r1, #32
 800707a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	227c      	movs	r2, #124	; 0x7c
 8007080:	2100      	movs	r1, #0
 8007082:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007084:	2300      	movs	r3, #0
}
 8007086:	0018      	movs	r0, r3
 8007088:	46bd      	mov	sp, r7
 800708a:	b004      	add	sp, #16
 800708c:	bd80      	pop	{r7, pc}
 800708e:	46c0      	nop			; (mov r8, r8)
 8007090:	dfffffff 	.word	0xdfffffff

08007094 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	227c      	movs	r2, #124	; 0x7c
 80070a2:	5c9b      	ldrb	r3, [r3, r2]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d101      	bne.n	80070ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80070a8:	2302      	movs	r3, #2
 80070aa:	e02e      	b.n	800710a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	227c      	movs	r2, #124	; 0x7c
 80070b0:	2101      	movs	r1, #1
 80070b2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2280      	movs	r2, #128	; 0x80
 80070b8:	2124      	movs	r1, #36	; 0x24
 80070ba:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2101      	movs	r1, #1
 80070d0:	438a      	bics	r2, r1
 80070d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	00db      	lsls	r3, r3, #3
 80070dc:	08d9      	lsrs	r1, r3, #3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	683a      	ldr	r2, [r7, #0]
 80070e4:	430a      	orrs	r2, r1
 80070e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	0018      	movs	r0, r3
 80070ec:	f000 f854 	bl	8007198 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2280      	movs	r2, #128	; 0x80
 80070fc:	2120      	movs	r1, #32
 80070fe:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	227c      	movs	r2, #124	; 0x7c
 8007104:	2100      	movs	r1, #0
 8007106:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	0018      	movs	r0, r3
 800710c:	46bd      	mov	sp, r7
 800710e:	b004      	add	sp, #16
 8007110:	bd80      	pop	{r7, pc}
	...

08007114 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	227c      	movs	r2, #124	; 0x7c
 8007122:	5c9b      	ldrb	r3, [r3, r2]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d101      	bne.n	800712c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007128:	2302      	movs	r3, #2
 800712a:	e02f      	b.n	800718c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	227c      	movs	r2, #124	; 0x7c
 8007130:	2101      	movs	r1, #1
 8007132:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2280      	movs	r2, #128	; 0x80
 8007138:	2124      	movs	r1, #36	; 0x24
 800713a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2101      	movs	r1, #1
 8007150:	438a      	bics	r2, r1
 8007152:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	4a0e      	ldr	r2, [pc, #56]	; (8007194 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800715c:	4013      	ands	r3, r2
 800715e:	0019      	movs	r1, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	430a      	orrs	r2, r1
 8007168:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	0018      	movs	r0, r3
 800716e:	f000 f813 	bl	8007198 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68fa      	ldr	r2, [r7, #12]
 8007178:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2280      	movs	r2, #128	; 0x80
 800717e:	2120      	movs	r1, #32
 8007180:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	227c      	movs	r2, #124	; 0x7c
 8007186:	2100      	movs	r1, #0
 8007188:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	0018      	movs	r0, r3
 800718e:	46bd      	mov	sp, r7
 8007190:	b004      	add	sp, #16
 8007192:	bd80      	pop	{r7, pc}
 8007194:	f1ffffff 	.word	0xf1ffffff

08007198 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800719a:	b089      	sub	sp, #36	; 0x24
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80071a0:	2314      	movs	r3, #20
 80071a2:	18fb      	adds	r3, r7, r3
 80071a4:	4a2f      	ldr	r2, [pc, #188]	; (8007264 <UARTEx_SetNbDataToProcess+0xcc>)
 80071a6:	ca03      	ldmia	r2!, {r0, r1}
 80071a8:	c303      	stmia	r3!, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80071aa:	230c      	movs	r3, #12
 80071ac:	18fb      	adds	r3, r7, r3
 80071ae:	4a2e      	ldr	r2, [pc, #184]	; (8007268 <UARTEx_SetNbDataToProcess+0xd0>)
 80071b0:	ca03      	ldmia	r2!, {r0, r1}
 80071b2:	c303      	stmia	r3!, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d108      	bne.n	80071ce <UARTEx_SetNbDataToProcess+0x36>
  {
    huart->NbTxDataToProcess = 1U;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	226a      	movs	r2, #106	; 0x6a
 80071c0:	2101      	movs	r1, #1
 80071c2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2268      	movs	r2, #104	; 0x68
 80071c8:	2101      	movs	r1, #1
 80071ca:	5299      	strh	r1, [r3, r2]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80071cc:	e046      	b.n	800725c <UARTEx_SetNbDataToProcess+0xc4>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80071ce:	261f      	movs	r6, #31
 80071d0:	19bb      	adds	r3, r7, r6
 80071d2:	2208      	movs	r2, #8
 80071d4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071d6:	201e      	movs	r0, #30
 80071d8:	183b      	adds	r3, r7, r0
 80071da:	2208      	movs	r2, #8
 80071dc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	0e5b      	lsrs	r3, r3, #25
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	241d      	movs	r4, #29
 80071ea:	193b      	adds	r3, r7, r4
 80071ec:	2107      	movs	r1, #7
 80071ee:	400a      	ands	r2, r1
 80071f0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	0f5b      	lsrs	r3, r3, #29
 80071fa:	b2da      	uxtb	r2, r3
 80071fc:	251c      	movs	r5, #28
 80071fe:	197b      	adds	r3, r7, r5
 8007200:	2107      	movs	r1, #7
 8007202:	400a      	ands	r2, r1
 8007204:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8007206:	183b      	adds	r3, r7, r0
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	197a      	adds	r2, r7, r5
 800720c:	7812      	ldrb	r2, [r2, #0]
 800720e:	2114      	movs	r1, #20
 8007210:	1879      	adds	r1, r7, r1
 8007212:	5c8a      	ldrb	r2, [r1, r2]
 8007214:	435a      	muls	r2, r3
 8007216:	0010      	movs	r0, r2
 8007218:	197b      	adds	r3, r7, r5
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	250c      	movs	r5, #12
 800721e:	197a      	adds	r2, r7, r5
 8007220:	5cd3      	ldrb	r3, [r2, r3]
 8007222:	0019      	movs	r1, r3
 8007224:	f7f8 fff6 	bl	8000214 <__divsi3>
 8007228:	0003      	movs	r3, r0
 800722a:	b299      	uxth	r1, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	226a      	movs	r2, #106	; 0x6a
 8007230:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8007232:	19bb      	adds	r3, r7, r6
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	193a      	adds	r2, r7, r4
 8007238:	7812      	ldrb	r2, [r2, #0]
 800723a:	2114      	movs	r1, #20
 800723c:	1879      	adds	r1, r7, r1
 800723e:	5c8a      	ldrb	r2, [r1, r2]
 8007240:	435a      	muls	r2, r3
 8007242:	0010      	movs	r0, r2
 8007244:	193b      	adds	r3, r7, r4
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	197a      	adds	r2, r7, r5
 800724a:	5cd3      	ldrb	r3, [r2, r3]
 800724c:	0019      	movs	r1, r3
 800724e:	f7f8 ffe1 	bl	8000214 <__divsi3>
 8007252:	0003      	movs	r3, r0
 8007254:	b299      	uxth	r1, r3
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2268      	movs	r2, #104	; 0x68
 800725a:	5299      	strh	r1, [r3, r2]
}
 800725c:	46c0      	nop			; (mov r8, r8)
 800725e:	46bd      	mov	sp, r7
 8007260:	b009      	add	sp, #36	; 0x24
 8007262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007264:	080072dc 	.word	0x080072dc
 8007268:	080072e4 	.word	0x080072e4

0800726c <__libc_init_array>:
 800726c:	b570      	push	{r4, r5, r6, lr}
 800726e:	2600      	movs	r6, #0
 8007270:	4d0c      	ldr	r5, [pc, #48]	; (80072a4 <__libc_init_array+0x38>)
 8007272:	4c0d      	ldr	r4, [pc, #52]	; (80072a8 <__libc_init_array+0x3c>)
 8007274:	1b64      	subs	r4, r4, r5
 8007276:	10a4      	asrs	r4, r4, #2
 8007278:	42a6      	cmp	r6, r4
 800727a:	d109      	bne.n	8007290 <__libc_init_array+0x24>
 800727c:	2600      	movs	r6, #0
 800727e:	f000 f821 	bl	80072c4 <_init>
 8007282:	4d0a      	ldr	r5, [pc, #40]	; (80072ac <__libc_init_array+0x40>)
 8007284:	4c0a      	ldr	r4, [pc, #40]	; (80072b0 <__libc_init_array+0x44>)
 8007286:	1b64      	subs	r4, r4, r5
 8007288:	10a4      	asrs	r4, r4, #2
 800728a:	42a6      	cmp	r6, r4
 800728c:	d105      	bne.n	800729a <__libc_init_array+0x2e>
 800728e:	bd70      	pop	{r4, r5, r6, pc}
 8007290:	00b3      	lsls	r3, r6, #2
 8007292:	58eb      	ldr	r3, [r5, r3]
 8007294:	4798      	blx	r3
 8007296:	3601      	adds	r6, #1
 8007298:	e7ee      	b.n	8007278 <__libc_init_array+0xc>
 800729a:	00b3      	lsls	r3, r6, #2
 800729c:	58eb      	ldr	r3, [r5, r3]
 800729e:	4798      	blx	r3
 80072a0:	3601      	adds	r6, #1
 80072a2:	e7f2      	b.n	800728a <__libc_init_array+0x1e>
 80072a4:	08007460 	.word	0x08007460
 80072a8:	08007460 	.word	0x08007460
 80072ac:	08007460 	.word	0x08007460
 80072b0:	08007464 	.word	0x08007464

080072b4 <memset>:
 80072b4:	0003      	movs	r3, r0
 80072b6:	1812      	adds	r2, r2, r0
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d100      	bne.n	80072be <memset+0xa>
 80072bc:	4770      	bx	lr
 80072be:	7019      	strb	r1, [r3, #0]
 80072c0:	3301      	adds	r3, #1
 80072c2:	e7f9      	b.n	80072b8 <memset+0x4>

080072c4 <_init>:
 80072c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c6:	46c0      	nop			; (mov r8, r8)
 80072c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ca:	bc08      	pop	{r3}
 80072cc:	469e      	mov	lr, r3
 80072ce:	4770      	bx	lr

080072d0 <_fini>:
 80072d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072d2:	46c0      	nop			; (mov r8, r8)
 80072d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072d6:	bc08      	pop	{r3}
 80072d8:	469e      	mov	lr, r3
 80072da:	4770      	bx	lr
