
#ifdef TCSUPPORT_CPU_ARMV8
#include <linux/module.h>
#include <linux/types.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>
#include <linux/interrupt.h>
//#include <linux/delay.h>
#include <asm/io.h>
#include <linux/device.h>
#endif

#include <linux/gfp.h>
#include <linux/kernel.h>
#include <linux/slab.h>
#include <asm/tc3162/tc3162.h>
#define U3_PHY_LIB
#include "mtk-phy.h"

#ifdef CONFIG_A60810_SUPPORT
#include "mtk-phy-a60810.h"
#endif
PHY_INT32 u3phy_config();


#ifdef TCSUPPORT_CPU_ARMV8


struct ecnt_usb {
	struct device *dev;
	void __iomem *uphy_base;
};

struct ecnt_usb *ecnt_usb = NULL;


static const struct of_device_id ecnt_usb_phy_of_id[] = {
    { .compatible = "econet,ecnt-usb_phy"},
    { /* sentinel */}
};
MODULE_DEVICE_TABLE(of, ecnt_usb_phy_of_id);

u32 get_uphy_reg(u32 reg)
{
	return readl(ecnt_usb->uphy_base + (reg));
}
void set_uphy_reg(u32 reg, u32 val)
{
	writel(val, (ecnt_usb->uphy_base + (reg))); 
}



int ECNT_USB_DRV_PROBE(void)
{
	struct resource *res = NULL;
    struct device_node *node=NULL;
    struct platform_device *pdev=NULL;

	int ret = 0;

    node = of_find_node_by_path("/usb_phy@1fad0000");
    if (node==NULL) {
        printk("\nERROR(%s) node==NULL\n", __func__);
        return -1;
    }

    pdev = of_find_device_by_node(node);
    if (pdev==NULL) {
        printk("\nERROR(%s) pdev==NULL\n", __func__);
        return -1;
    }

	ecnt_usb = devm_kzalloc(&pdev->dev, sizeof(struct ecnt_usb), GFP_KERNEL);
	if (!ecnt_usb)
		return -ENOMEM;
	platform_set_drvdata(pdev, ecnt_usb);

	/* Get NP SCU address */
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	ecnt_usb->uphy_base = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(ecnt_usb->uphy_base)) {
        printk("\nERROR(%s) ecnt_usb_base\n", __func__);
		return -1;
    }
    
	
    
	ecnt_usb->dev = &pdev->dev;


	return 0;
}

/* init SCU registers' base address (a.s.a.p.) before any kernel module might access it. 
 * For example, usb_init() calls "isFPGA" which will access NP SCU register. 
 * If SCU base address has not initialized before that, cpu will crash. 
 * usb_init() uses subsys_initcall to init. Although ECNT_SCU_DRV_PROBE also uses
 * the smae subsys_initcall, it's executed before usb_init(), so it's ok 
 * Note: you can check linux-4.4.115/System.map to see which initcall function will be executed first*/
subsys_initcall(ECNT_USB_DRV_PROBE);
#endif


#ifdef CONFIG_A60810_SUPPORT
static const struct u3phy_operator a60810_operators = {
	.init = phy_init_a60810,
	.change_pipe_phase = phy_change_pipe_phase_a60810,
	.eyescan_init = eyescan_init_a60810,
	.eyescan = phy_eyescan_a60810,
	.u2_connect = u2_connect_a60810,
	.u2_disconnect = u2_disconnect_a60810,	
	.u2_slew_rate_calibration = u2_slew_rate_calibration_a60810,
};
#endif

#ifdef CONFIG_PROJECT_PHY
static struct u3phy_operator project_operators = {
	.init = phy_init,
	.change_pipe_phase = phy_change_pipe_phase,
	.eyescan_init = eyescan_init,
	.eyescan = phy_eyescan,
	.u2_connect = u2_connect,
	.u2_disconnect = u2_disconnect,	
	.u2_slew_rate_calibration = u2_slew_rate_calibration,
};
#endif
void static setup_25M_PLL(void)
{

	U3HWriteReg8(0xbfa80c1c, 0x18);
        U3HWriteReg8(0xbfa80c1d, 0x18);
        U3HWriteReg8(0xbfa80c1f, 0x18);
        U3HWriteReg32(0xbfa80c24, 0x18000000);
        U3HWriteReg32(0xbfa80c28, 0x18000000);
        U3HWriteReg32(0xbfa80c30, 0x18000000);
        U3HWriteReg32(0xbfa80c38, 0x004a004a);
        U3HWriteReg8(0xbfa80c3e, 0x4a);
        U3HWriteReg8(0xbfa80c3f, 0x0);
        U3HWriteReg8(0xbfa80c42, 0x48);
        U3HWriteReg8(0xbfa80c43, 0x0);
        U3HWriteReg8(0xbfa80c44, 0x48);
        U3HWriteReg8(0xbfa80c45, 0x0);
        U3HWriteReg8(0xbfa80c48, 0x48);
        U3HWriteReg8(0xbfa80c49, 0x0);

        U3HWriteReg8(0xbfa80b24, 0x90);
        U3HWriteReg8(0xbfa80b25, 0x1);
        U3HWriteReg32(0xbfa80b10, 0x1c000000);
        U3HWriteReg8(0xbfa80b0b, 0xe);
	return;
	
}
PHY_INT32 u3phy_config_751627(void)
{
	if(  (readl(0xbfb0008c)&0x40000) == 0) 
	{
		setup_25M_PLL(); 
		printk(KERN_ERR "USB PLL 25MHz setting\n");
	}
	
	writel(0xC0240008, 0xBFA8081C); /* enable port0 */
	writel(0xC0240000, 0xBFA8101C); /* enable port1 */
	printk(KERN_ERR "7516 USB PHY config, enable port0 port1\n");		
	
}

PHY_INT32 u3phy_config_7528(void)
{
	writel(0xC0240000, 0xBFA8031C); /* Disable BC 1.1 port0 */
        writel(0xC0240000, 0xBFA8131C); /* Disable BC 1.1 port1 */
        printk(KERN_ERR "7528 USB PHY config, enable port0 port1\n");
	
}
PHY_INT32 clear_reset()
{
	PHY_INT32 value;
	value = readl(0xbfb00834);
	
	value |= (0x1<<22);
	writel(value, 0xbfb00834);

	value = readl(0xbfb00834);
	
	value = 0;
	writel(value, 0xbfb00834);
	
	value = readl(0xbfa80700);
	
	value = 0x10c00;
	writel(value, 0xbfa80700);

	value = readl(0xbfa80704);
	
	value = 0;
	writel(value, 0xbfa80704);
	
	value = readl(0xbfa80730);
	
	value = 0xc;
	writel(value, 0xbfa80730);
}

extern int (*I2CWriterPtr)(u8 DevAddr, u8 WordAddr, u8* data_value, u8 data_len);
extern int (*I2CReaderPtr)(u8 DevAddr, u8 WordAddr, u8* data_value, u8 data_len);
#define USB_PHY_DEV_ADDR	        0x60

PHY_INT32 u3phy_config_FPGA(){
	u8 u1Value[4] = {0, 0, 0,0};
	
	if(!I2CWriterPtr || !I2CReaderPtr)
		return;
	u1Value[0] = 0x0; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0xff, u1Value, 1);
	
	u1Value[0] = 0x55; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x05, u1Value, 1);

	u1Value[0] = 0x84; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x18, u1Value, 1);

	u1Value[0] = 0x10; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0xff, u1Value, 1);

	u1Value[0] = 0x84; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x0a, u1Value, 1);

	u1Value[0] = 0x40; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0xff, u1Value, 1);
/***********************************************************/
	u1Value[0] = 0x46; 
	u1Value[1] = 0x0; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x38, u1Value, 2);

	u1Value[0] = 0x40; 
	u1Value[1] = 0x0; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x42, u1Value, 2);

	u1Value[0] = 0xab; 
	u1Value[1] = 0x0c; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x08, u1Value, 2);
/***********************************************************/
	u1Value[0] = 0x71; 
	u1Value[1] = 0xe7; 
	u1Value[2] = 0x4f; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x0c, u1Value, 3);
/***********************************************************/
	u1Value[0] = 0xe1; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x10, u1Value, 1);

	u1Value[0] = 0x5f; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x14, u1Value, 1);

	u1Value[0] = 0x60; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0xff, u1Value, 1);

	u1Value[0] = 0x03; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x14, u1Value, 1);

	u1Value[0] = 0x0; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0xff, u1Value, 1);

	u1Value[0] = 0x40; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x15, u1Value, 1);
/***********************************************************/
	u1Value[0] = 0x50; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0xff, u1Value, 1);

	u1Value[0] = 0x10; 
	u1Value[1] = 0x54; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x02, u1Value, 2);
/***********************************************************/
	u1Value[0] = 0x0; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0xff, u1Value, 1);

	u1Value[0] = 0x08; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x68, u1Value, 1);

	u1Value[0] = 0x04; 
	u1Value[1] = 0x0; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x6a, u1Value, 2);

	u1Value[0] = 0x10; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0xff, u1Value, 1);

	u1Value[0] = 0x10; 
	u1Value[0] = 0x44; 
	I2CWriterPtr(USB_PHY_DEV_ADDR, 0x42, u1Value, 2);
	
}

void u3phy_config_7580(void){

        int i=0, tmp=0;

	for(i=0;i<2;i++)
	{
	//U2 init
		writel(readl(RG_USB20_BC11_SW_EN_ADDR+0x10000*i)&(~RG_USB20_BC11_SW_EN), RG_USB20_BC11_SW_EN_ADDR+0x10000*i);
		DRV_MSLEEP(1);
        //U2 eye tuning
		//RG_SSUSB_INTR_EN = 0
		writel(readl(RG_SSUSB_INTR_EN_ADDR+0x10000*i)&(~RG_SSUSB_INTR_EN)|((0x0)<<RG_SSUSB_INTR_EN_OFST), RG_SSUSB_INTR_EN_ADDR+0x10000*i);
 		DRV_MSLEEP(1);

		//RG_USB20_HS_100U_U3_EN = 0
		writel(readl(RG_USB20_HS_100U_U3_EN_ADDR+0x10000*i)&(~RG_USB20_HS_100U_U3_EN)|((0x0)<<RG_USB20_HS_100U_U3_EN_OFST), RG_USB20_HS_100U_U3_EN_ADDR+0x10000*i);
		DRV_MSLEEP(1);

 		//RG_USB20_INTR_CAL[4:0] = 5'b 10111
		writel(readl(RG_USB20_INTR_CAL_ADDR+0x10000*i)&(~RG_USB20_INTR_CAL)|((0x17)<<RG_USB20_INTR_CAL_OFST), RG_USB20_INTR_CAL_ADDR+0x10000*i);
		DRV_MSLEEP(1);
 	}

	return ;
}

PHY_INT32 u3phy_config_en7523(void){
	
	PHY_INT32 i=0;

	if(get_xtal_sel() == 0)
	{
		printk("U3 PHY 20MHz setting \n");

		set_uphy_reg(0xb0c, (get_uphy_reg(0xb0c)&(~(0xff<<24))|((0x7d)<<24)));
		set_uphy_reg(0xb10, (get_uphy_reg(0xb10)&(~(0xff<<24))|((0xf9)<<24)));
		set_uphy_reg(0xb14, (get_uphy_reg(0xb14)&(~0xff)|((0x40)<<0)));
		set_uphy_reg(0xb38, (get_uphy_reg(0xb38)&(~0xff)|((0x38)<<0)));
		set_uphy_reg(0xb40, (get_uphy_reg(0xb40)&(~(0xff<<16))|((0x36)<<16)));
	}
	
	for(i=0;i<2;i++)
	{
	//U2 init
		//writel(0x1fad0318+0x1000*i, readl(0x1fad0318+0x1000*i)&(~(0x1<<23)));
		set_uphy_reg(RG_USB20_BC11_SW_EN_ADDR+0x1000*i, get_uphy_reg(RG_USB20_BC11_SW_EN_ADDR+0x1000*i)&(~RG_USB20_BC11_SW_EN));
		//printk("get 0x1fad0318/0x1fad1318 value: %x \n",get_uphy_reg(RG_USB20_BC11_SW_EN_ADDR+0x1000*i));
		mdelay(1);						
	}		

}

#define BGA_TYPE 		1
PHY_INT32 u3phy_config(){
#ifndef TCSUPPORT_CPU_ARMV8
	if(isEN7580){
		printk("EN7580 USB Phy Init\b");
		u3phy_config_7580();
	}else if(isEN751627){
		if(isEN7528)
			u3phy_config_7528();
		else
			u3phy_config_751627();
	}else{
#if BGA_TYPE
		writel(0xC0240008, 0xBFA8081C);/* prot0 */
		writel(0xC0240000, 0xBFA8101C);/* port1 */
		if(readl(0xbfb0008c)&0x01){
			setup_25M_PLL();
	}
#else
		writel(0xC0241580, 0xBFA8081C);
		writel(0xC0240000, 0xBFA8101C);
#endif
	}
	
#else
if(isEN7523)
{
	printk("EN7523 USB Phy Init\n");
	u3phy_config_en7523();
}else
{
	printk("Unknown IC\n");
}
#endif

}

PHY_INT32 u3phy_init_FPGA(){
	PHY_INT32 value;
	value = readl(0xbfb40004);
	
	value |= (0x1<<18);
	writel(value, 0xbfb40004);
	
	value = readl(0xbfa80700);
	
	value &= ~(0x1<<0);
	writel(value, 0xbfa80700);
	
	value = readl(0xbfa80704);
	value &= ~(0x1<<0);
	writel(value, 0xbfa80704);
	
	value = readl(0xbfa80750);
	value &= ~(0x3<<0);
	writel(value, 0xbfa80750);

	value = readl(0xbfb90430);
	value |= (0x1<<9);
	writel(value, 0xbfb90430);
		
}


PHY_INT32 u3phy_init(){
#ifndef CONFIG_PROJECT_PHY
	PHY_INT32 u3phy_version;
#endif
	
	if(u3phy != NULL){
		return PHY_TRUE;
	}

	u3phy = kmalloc(sizeof(struct u3phy_info), GFP_NOIO);
	u3phy_p1 = kmalloc(sizeof(struct u3phy_info), GFP_NOIO);
#ifdef CONFIG_U3_PHY_GPIO_SUPPORT
	u3phy->phyd_version_addr = 0x2000e4;
	u3phy_p1->phyd_version_addr = 0x2000e4;
#else
	u3phy->phyd_version_addr = U3_PHYD_B2_BASE + 0xe4;
	u3phy_p1->phyd_version_addr = U3_PHYD_B2_BASE_P1 + 0xe4;
#endif

#ifdef CONFIG_PROJECT_PHY
	u3phy->u2phy_regs = (struct u2phy_reg *)U2_PHY_BASE;
	u3phy->u3phyd_regs = (struct u3phyd_reg *)U3_PHYD_BASE;
	u3phy->u3phyd_bank2_regs = (struct u3phyd_bank2_reg *)U3_PHYD_B2_BASE;
	u3phy->u3phya_regs = (struct u3phya_reg *)U3_PHYA_BASE;
	u3phy->u3phya_da_regs = (struct u3phya_da_reg *)U3_PHYA_DA_BASE;
	u3phy->sifslv_chip_regs = (struct sifslv_chip_reg *)SIFSLV_CHIP_BASE;		
	u3phy->sifslv_fm_regs = (struct sifslv_fm_feg *)SIFSLV_FM_FEG_BASE;	
	u3phy_ops = &project_operators;

	u3phy_p1->u2phy_regs = (struct u2phy_reg *)U2_PHY_BASE_P1;
	u3phy_p1->u3phyd_regs = (struct u3phyd_reg *)U3_PHYD_BASE_P1;
	u3phy_p1->u3phyd_bank2_regs = (struct u3phyd_bank2_reg *)U3_PHYD_B2_BASE_P1;
	u3phy_p1->u3phya_regs = (struct u3phya_reg *)U3_PHYA_BASE_P1;
	u3phy_p1->u3phya_da_regs = (struct u3phya_da_reg *)U3_PHYA_DA_BASE_P1;
	u3phy_p1->sifslv_chip_regs = (struct sifslv_chip_reg *)SIFSLV_CHIP_BASE;		
	u3phy_p1->sifslv_fm_regs = (struct sifslv_fm_feg *)SIFSLV_FM_FEG_BASE;	

#else	
	/* parse phy version */
	u3phy_version = U3PhyReadReg32(u3phy->phyd_version_addr);
	printk(KERN_ERR "phy version: %x\n", u3phy_version);
	u3phy->phy_version = u3phy_version;

	if(u3phy_version == 0xa60810a){
#ifdef CONFIG_A60810_SUPPORT
#ifdef CONFIG_U3_PHY_GPIO_SUPPORT
		u3phy->u2phy_regs_a60810 = (struct u2phy_reg_a60810 *)0x0;
		u3phy->u3phyd_regs_a60810 = (struct u3phyd_reg_a60810 *)0x100000;
		u3phy->u3phyd_bank2_regs_a60810 = (struct u3phyd_bank2_reg_a60810 *)0x200000;
		u3phy->u3phya_regs_a60810 = (struct u3phya_reg_a60810 *)0x300000;
		u3phy->u3phya_da_regs_a60810 = (struct u3phya_da_reg_a60810 *)0x400000;
		u3phy->sifslv_chip_regs_a60810 = (struct sifslv_chip_reg_a60810 *)0x500000;
		u3phy->spllc_regs_a60810 = (struct spllc_reg_a60810 *)0x600000;
		u3phy->sifslv_fm_regs_a60810 = (struct sifslv_fm_feg_a60810 *)0xf00000;		
#else
		u3phy->u2phy_regs_a60810 = (struct u2phy_reg_a60810 *)U2_PHY_BASE;
		u3phy->u3phyd_regs_a60810 = (struct u3phyd_reg_a60810 *)U3_PHYD_BASE;
		u3phy->u3phyd_bank2_regs_a60810 = (struct u3phyd_bank2_reg_a60810 *)U3_PHYD_B2_BASE;
		u3phy->u3phya_regs_a60810 = (struct u3phya_reg_a60810 *)U3_PHYA_BASE;
		u3phy->u3phya_da_regs_a60810 = (struct u3phya_da_reg_a60810 *)U3_PHYA_DA_BASE;
		u3phy->sifslv_chip_regs_a60810 = (struct sifslv_chip_reg_a60810 *)SIFSLV_CHIP_BASE;		
		u3phy->sifslv_fm_regs_a60810 = (struct sifslv_fm_feg_a60810 *)SIFSLV_FM_FEG_BASE;	
#endif
		u3phy_ops = (struct u3phy_operator *)&a60810_operators;
#endif
	}
	else{
		printk(KERN_ERR "No match phy version\n");
		return PHY_FALSE;
	}
#endif

	return PHY_TRUE;
}

PHY_INT32 U3PhyWriteField8(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask, PHY_INT32 value){
	PHY_INT8 cur_value;
	PHY_INT8 new_value;

	cur_value = U3PhyReadReg8(addr);
	new_value = (cur_value & (~mask)) | (value << offset);
	U3PhyWriteReg8(addr, new_value);
	return PHY_TRUE;
}

PHY_INT32 U3PhyWriteField32(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask, PHY_INT32 value){
	PHY_INT32 cur_value;
	PHY_INT32 new_value;

	cur_value = U3PhyReadReg32(addr);
	new_value = (cur_value & (~mask)) | ((value << offset) & mask);
	U3PhyWriteReg32(addr, new_value);

	return PHY_TRUE;
}

PHY_INT32 U3PhyReadField8(PHY_INT32 addr,PHY_INT32 offset,PHY_INT32 mask){
	
	return ((U3PhyReadReg8(addr) & mask) >> offset);
}

PHY_INT32 U3PhyReadField32(PHY_INT32 addr, PHY_INT32 offset, PHY_INT32 mask){

	return ((U3PhyReadReg32(addr) & mask) >> offset);
}



