/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ffg0p99v125c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.9900);
    voltage_map(VSS, 0.0);
    nom_temperature : 125.0000 ;
    nom_voltage : 0.9900 ;
    operating_conditions ( "ffg0p99v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.9900 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg0p99v125c ;
    default_max_transition : 0.255000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0012;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0187");
                }
                fall_power("scalar") {
                    values ("0.0246");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0006;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0187");
                }
                fall_power("scalar") {
                    values ("0.0246");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0012;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0187");
                }
                fall_power("scalar") {
                    values ("0.0246");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001324 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0187") ;
            }
            fall_power("scalar") {
                values ("0.0246") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.052900, 0.054880, 0.057960, 0.063130, 0.076550",\
              "0.050040, 0.052020, 0.055100, 0.060270, 0.073690",\
              "0.047400, 0.049380, 0.052460, 0.057630, 0.071050",\
              "0.045420, 0.047400, 0.050480, 0.055650, 0.069070",\
              "0.054770, 0.056750, 0.059830, 0.065000, 0.078420"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.052900, 0.054880, 0.057960, 0.063130, 0.076550",\
              "0.050040, 0.052020, 0.055100, 0.060270, 0.073690",\
              "0.047400, 0.049380, 0.052460, 0.057630, 0.071050",\
              "0.045420, 0.047400, 0.050480, 0.055650, 0.069070",\
              "0.054770, 0.056750, 0.059830, 0.065000, 0.078420"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.061883, 0.060343, 0.059023, 0.057593, 0.055943",\
              "0.065183, 0.063643, 0.062323, 0.060893, 0.059243",\
              "0.068593, 0.067053, 0.065733, 0.064303, 0.062653",\
              "0.071563, 0.070023, 0.068703, 0.067273, 0.065623",\
              "0.062433, 0.060893, 0.059573, 0.058143, 0.056493"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.061883, 0.060343, 0.059023, 0.057593, 0.055943",\
              "0.065183, 0.063643, 0.062323, 0.060893, 0.059243",\
              "0.068593, 0.067053, 0.065733, 0.064303, 0.062653",\
              "0.071563, 0.070023, 0.068703, 0.067273, 0.065623",\
              "0.062433, 0.060893, 0.059573, 0.058143, 0.056493"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001774 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0124") ;
            }
            fall_power("scalar") {
                values ("0.0127") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.012933, 0.016893, 0.037903",\
              "0.010000, 0.010000, 0.010293, 0.014253, 0.035263",\
              "0.010000, 0.010000, 0.010000, 0.011503, 0.032513",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030533",\
              "0.010000, 0.010000, 0.013153, 0.017113, 0.038123"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.012933, 0.016893, 0.037903",\
              "0.010000, 0.010000, 0.010293, 0.014253, 0.035263",\
              "0.010000, 0.010000, 0.010000, 0.011503, 0.032513",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030533",\
              "0.010000, 0.010000, 0.013153, 0.017113, 0.038123"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.096863, 0.093013, 0.088613, 0.085093, 0.078823",\
              "0.099833, 0.095983, 0.091583, 0.088063, 0.081793",\
              "0.102803, 0.098953, 0.094553, 0.091033, 0.084763",\
              "0.105113, 0.101263, 0.096863, 0.093343, 0.087073",\
              "0.096533, 0.092683, 0.088283, 0.084763, 0.078493"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.096863, 0.093013, 0.088613, 0.085093, 0.078823",\
              "0.099833, 0.095983, 0.091583, 0.088063, 0.081793",\
              "0.102803, 0.098953, 0.094553, 0.091033, 0.084763",\
              "0.105113, 0.101263, 0.096863, 0.093343, 0.087073",\
              "0.096533, 0.092683, 0.088283, 0.084763, 0.078493"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001786 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0360") ;
            }
            fall_power("scalar") {
                values ("0.0529") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.075316, 0.077736, 0.080816, 0.086316, 0.103696",\
              "0.072786, 0.075206, 0.078286, 0.083786, 0.101166",\
              "0.069816, 0.072236, 0.075316, 0.080816, 0.098196",\
              "0.067726, 0.070146, 0.073226, 0.078726, 0.096106",\
              "0.077186, 0.079606, 0.082686, 0.088186, 0.105566"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.075316, 0.077736, 0.080816, 0.086316, 0.103696",\
              "0.072786, 0.075206, 0.078286, 0.083786, 0.101166",\
              "0.069816, 0.072236, 0.075316, 0.080816, 0.098196",\
              "0.067726, 0.070146, 0.073226, 0.078726, 0.096106",\
              "0.077186, 0.079606, 0.082686, 0.088186, 0.105566"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.061052, 0.059072, 0.057752, 0.056102, 0.055662",\
              "0.064352, 0.062372, 0.061052, 0.059402, 0.058962",\
              "0.067652, 0.065672, 0.064352, 0.062702, 0.062262",\
              "0.070622, 0.068642, 0.067322, 0.065672, 0.065232",\
              "0.061492, 0.059512, 0.058192, 0.056542, 0.056102"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.061052, 0.059072, 0.057752, 0.056102, 0.055662",\
              "0.064352, 0.062372, 0.061052, 0.059402, 0.058962",\
              "0.067652, 0.065672, 0.064352, 0.062702, 0.062262",\
              "0.070622, 0.068642, 0.067322, 0.065672, 0.065232",\
              "0.061492, 0.059512, 0.058192, 0.056542, 0.056102"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002762 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0171") ;
            }
            fall_power("scalar") {
                values ("0.0216") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578",\
              "0.079508, 0.082588, 0.086438, 0.091828, 0.105468",\
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578",\
              "0.079508, 0.082588, 0.086438, 0.091828, 0.105468",\
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578",\
              "0.079508, 0.082588, 0.086438, 0.091828, 0.105468",\
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578",\
              "0.079508, 0.082588, 0.086438, 0.091828, 0.105468",\
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.078811, 0.078921, 0.078921, 0.078921, 0.078811",\
              "0.081671, 0.081781, 0.081781, 0.081781, 0.081671",\
              "0.083321, 0.083431, 0.083431, 0.083431, 0.083321",\
              "0.082661, 0.082771, 0.082771, 0.082771, 0.082661",\
              "0.064621, 0.064731, 0.064731, 0.064731, 0.064621"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.078811, 0.078921, 0.078921, 0.078921, 0.078811",\
              "0.081671, 0.081781, 0.081781, 0.081781, 0.081671",\
              "0.083321, 0.083431, 0.083431, 0.083431, 0.083321",\
              "0.082661, 0.082771, 0.082771, 0.082771, 0.082661",\
              "0.064621, 0.064731, 0.064731, 0.064731, 0.064621"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001324 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0069") ;
            }
            fall_power("scalar") {
                values ("0.0120") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010049, 0.022699",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020279",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018959",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.019619",\
              "0.010489, 0.013679, 0.017639, 0.022699, 0.035349"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010049, 0.022699",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020279",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018959",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.019619",\
              "0.010489, 0.013679, 0.017639, 0.022699, 0.035349"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.078811, 0.078921, 0.078921, 0.078921, 0.078811",\
              "0.081671, 0.081781, 0.081781, 0.081781, 0.081671",\
              "0.083321, 0.083431, 0.083431, 0.083431, 0.083321",\
              "0.082661, 0.082771, 0.082771, 0.082771, 0.082661",\
              "0.064621, 0.064731, 0.064731, 0.064731, 0.064621"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.078811, 0.078921, 0.078921, 0.078921, 0.078811",\
              "0.081671, 0.081781, 0.081781, 0.081781, 0.081671",\
              "0.083321, 0.083431, 0.083431, 0.083431, 0.083321",\
              "0.082661, 0.082771, 0.082771, 0.082771, 0.082661",\
              "0.064621, 0.064731, 0.064731, 0.064731, 0.064621"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001774 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0083") ;
            }
            fall_power("scalar") {
                values ("0.0069") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.019863"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.019863"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.134728, 0.131098, 0.128018, 0.125268, 0.121638",\
              "0.137258, 0.133628, 0.130548, 0.127798, 0.124168",\
              "0.138908, 0.135278, 0.132198, 0.129448, 0.125818",\
              "0.138138, 0.134508, 0.131428, 0.128678, 0.125048",\
              "0.120648, 0.117018, 0.113938, 0.111188, 0.107558"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.134728, 0.131098, 0.128018, 0.125268, 0.121638",\
              "0.137258, 0.133628, 0.130548, 0.127798, 0.124168",\
              "0.138908, 0.135278, 0.132198, 0.129448, 0.125818",\
              "0.138138, 0.134508, 0.131428, 0.128678, 0.125048",\
              "0.120648, 0.117018, 0.113938, 0.111188, 0.107558"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001786 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0026") ;
            }
            fall_power("scalar") {
                values ("0.0031") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.022039",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.019619",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018409",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018959",\
              "0.010000, 0.013019, 0.016539, 0.021599, 0.034689"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.022039",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.019619",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018409",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018959",\
              "0.010000, 0.013019, 0.016539, 0.021599, 0.034689"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.078811, 0.078921, 0.078921, 0.078921, 0.078811",\
              "0.081671, 0.081781, 0.081781, 0.081781, 0.081671",\
              "0.083321, 0.083431, 0.083431, 0.083431, 0.083321",\
              "0.082661, 0.082771, 0.082771, 0.082771, 0.082661",\
              "0.064621, 0.064731, 0.064731, 0.064731, 0.064621"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.078811, 0.078921, 0.078921, 0.078921, 0.078811",\
              "0.081671, 0.081781, 0.081781, 0.081781, 0.081671",\
              "0.083321, 0.083431, 0.083431, 0.083431, 0.083321",\
              "0.082661, 0.082771, 0.082771, 0.082771, 0.082661",\
              "0.064621, 0.064731, 0.064731, 0.064731, 0.064621"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002762 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0106") ;
            }
            fall_power("scalar") {
                values ("0.0174") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578",\
              "0.079508, 0.082588, 0.086438, 0.091828, 0.105468",\
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578",\
              "0.079508, 0.082588, 0.086438, 0.091828, 0.105468",\
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578",\
              "0.079508, 0.082588, 0.086438, 0.091828, 0.105468",\
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578",\
              "0.079508, 0.082588, 0.086438, 0.091828, 0.105468",\
              "0.079618, 0.082698, 0.086548, 0.091938, 0.105578"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.078811, 0.078921, 0.078921, 0.078921, 0.078811",\
              "0.081671, 0.081781, 0.081781, 0.081781, 0.081671",\
              "0.083321, 0.083431, 0.083431, 0.083431, 0.083321",\
              "0.082661, 0.082771, 0.082771, 0.082771, 0.082661",\
              "0.064621, 0.064731, 0.064731, 0.064731, 0.064621"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.078811, 0.078921, 0.078921, 0.078921, 0.078811",\
              "0.081671, 0.081781, 0.081781, 0.081781, 0.081671",\
              "0.083321, 0.083431, 0.083431, 0.083431, 0.083321",\
              "0.082661, 0.082771, 0.082771, 0.082771, 0.082661",\
              "0.064621, 0.064731, 0.064731, 0.064731, 0.064621"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.010756 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.093500, 0.096360, 0.099550, 0.106250, 0.318750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.093500, 0.096360, 0.099550, 0.106250, 0.318750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.737240, 0.737240, 0.739970, 0.744065, 0.760025" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "37.2892" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "39.7075" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "40.9571" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "39.6479" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "19.8431" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "21.6335" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "19.1804" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "19.7898" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0191" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.021285, 0.021285, 0.021285, 0.021285, 0.021285" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.015345, 0.015345, 0.015345, 0.015345, 0.015345" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.358492, 0.370576, 0.385416, 0.443610, 0.588088",\
              "0.361354, 0.373438, 0.388278, 0.446472, 0.590950",\
              "0.363156, 0.375240, 0.390080, 0.448274, 0.592752",\
              "0.362626, 0.374710, 0.389550, 0.447744, 0.592222",\
              "0.347362, 0.359446, 0.374286, 0.432480, 0.576958"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.358492, 0.370576, 0.385416, 0.443610, 0.588088",\
              "0.361354, 0.373438, 0.388278, 0.446472, 0.590950",\
              "0.363156, 0.375240, 0.390080, 0.448274, 0.592752",\
              "0.362626, 0.374710, 0.389550, 0.447744, 0.592222",\
              "0.347362, 0.359446, 0.374286, 0.432480, 0.576958"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.246868, 0.253838, 0.261828, 0.291578, 0.366463",\
              "0.249078, 0.256048, 0.264038, 0.293788, 0.368673",\
              "0.249928, 0.256898, 0.264888, 0.294638, 0.369523",\
              "0.249843, 0.256813, 0.264803, 0.294553, 0.369438",\
              "0.236158, 0.243128, 0.251118, 0.280868, 0.355753"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.246868, 0.253838, 0.261828, 0.291578, 0.366463",\
              "0.249078, 0.256048, 0.264038, 0.293788, 0.368673",\
              "0.249928, 0.256898, 0.264888, 0.294638, 0.369523",\
              "0.249843, 0.256813, 0.264803, 0.294553, 0.369438",\
              "0.236158, 0.243128, 0.251118, 0.280868, 0.355753"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.012344, 0.037344, 0.071144, 0.204544, 0.541744" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.012344, 0.037344, 0.071144, 0.204544, 0.541744" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.010867, 0.025567, 0.045667, 0.129067, 0.336367" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.010867, 0.025567, 0.045667, 0.129067, 0.336367" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.020493, 0.020493, 0.020493, 0.020493, 0.020493" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.015543, 0.015543, 0.015543, 0.015543, 0.015543" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.717348, 0.729003, 0.743493, 0.800718, 0.942678",\
              "0.720183, 0.731838, 0.746328, 0.803553, 0.945513",\
              "0.721548, 0.733203, 0.747693, 0.804918, 0.946878",\
              "0.720813, 0.732468, 0.746958, 0.804183, 0.946143",\
              "0.703593, 0.715248, 0.729738, 0.786963, 0.928923"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.717348, 0.729003, 0.743493, 0.800718, 0.942678",\
              "0.720183, 0.731838, 0.746328, 0.803553, 0.945513",\
              "0.721548, 0.733203, 0.747693, 0.804918, 0.946878",\
              "0.720813, 0.732468, 0.746958, 0.804183, 0.946143",\
              "0.703593, 0.715248, 0.729738, 0.786963, 0.928923"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.542536, 0.549251, 0.557326, 0.587161, 0.662131",\
              "0.544746, 0.551461, 0.559536, 0.589371, 0.664341",\
              "0.546106, 0.552821, 0.560896, 0.590731, 0.665701",\
              "0.545596, 0.552311, 0.560386, 0.590221, 0.665191",\
              "0.531826, 0.538541, 0.546616, 0.576451, 0.651421"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.542536, 0.549251, 0.557326, 0.587161, 0.662131",\
              "0.544746, 0.551461, 0.559536, 0.589371, 0.664341",\
              "0.546106, 0.552821, 0.560896, 0.590731, 0.665701",\
              "0.545596, 0.552311, 0.560386, 0.590221, 0.665191",\
              "0.531826, 0.538541, 0.546616, 0.576451, 0.651421"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.012344, 0.037344, 0.071144, 0.204544, 0.541744" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.012344, 0.037344, 0.071144, 0.204544, 0.541744" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.010867, 0.025567, 0.045667, 0.129067, 0.336367" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.010867, 0.025567, 0.045667, 0.129067, 0.336367" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 3960.6534;
  } 


}
}


