Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb 26 18:36:28 2020
| Host         : c125m-5.EECS.Berkeley.EDU running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_control_sets -verbose -file z1top_fifo_display_bd_wrapper_control_sets_placed.rpt
| Design       : z1top_fifo_display_bd_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           62 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              90 |           27 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             225 |           83 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                             Enable Signal                                             |                                             Set/Reset Signal                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                                       | z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                                       | z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_debouncer/wrapping_cnt/reset              |                                                                                                         |                2 |              4 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/reg_num/q[3]_i_1_n_0                           |                                                                                                         |                1 |              4 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_debouncer/genblk3[2].sat_cnt/sat_cnt_ce_2 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_synchronizer/dreg2/q_reg[2]_0[0]            |                3 |              9 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_debouncer/genblk3[0].sat_cnt/sat_cnt_ce_0 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_synchronizer/dreg2/SR[0]                    |                3 |              9 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_debouncer/genblk3[3].sat_cnt/sat_cnt_ce_3 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_synchronizer/dreg2/q_reg[3]_0[0]            |                3 |              9 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_debouncer/genblk3[1].sat_cnt/sat_cnt_ce_1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_synchronizer/dreg2/q_reg[1]_0[0]            |                3 |              9 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                                       | z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/reg_num/q_reg[0]_0                             |                                                                                                         |                5 |             10 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/reg_num/deq_fire                               |                                                                                                         |                3 |             10 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[6]_0                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[8]_4                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[7]_0                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[7]_2                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[7]_3                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[9]_0                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[8]_0                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[7]_1                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[7]_4                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[8]_1                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[8]_3                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[9]_1                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[9]_2                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[9]_3                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[8]_2                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[7]_5                       |                                                                                                         |                3 |             12 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                                       | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/bp/button_debouncer/wrapping_cnt/reset                |                4 |             16 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/display_controller/x_pixel/x_pixel_rst              | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/display_controller/x_pixel/y_pixel_rst                |                8 |             32 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                                       | z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               12 |             32 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                                       | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/display_controller/x_pixel/x_pixel_rst                |                8 |             32 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 |                                                                                                       |                                                                                                         |               62 |            128 |
|  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1 | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/reg_num/q_reg[0]_0                             | z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/pixel_index_rst              |               63 |            157 |
+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+


