<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pong.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="img_gen.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="img_gen.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="img_gen.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="img_gen.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="img_gen.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sync_module.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="sync_module.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sync_module.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sync_module.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sync_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_switch_input.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_switch_input.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_switch_input.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_switch_input.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_switch_input.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_switch_input.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_switch_input.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_switch_input.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_switch_input.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_switch_input.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_switch_input.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_switch_input.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_switch_input.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_switch_input.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_switch_input.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="vga_switch_input.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_switch_input.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vga_switch_input.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_switch_input.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_switch_input.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_switch_input.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_switch_input.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_switch_input.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_switch_input.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_switch_input.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_switch_input_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_switch_input_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_switch_input_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_switch_input_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_switch_input_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_switch_input_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_switch_input_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_switch_input_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_switch_input_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_switch_input_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_switch_input_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_switch_input_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_switch_input_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_switch_input_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_switch_input_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_switch_input_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1445782802" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1445782802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445782802" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6702319391312989635" xil_pn:start_ts="1445782802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445782802" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6109118622228865950" xil_pn:start_ts="1445782802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445782802" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1445782802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445782802" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6846749355105143041" xil_pn:start_ts="1445782802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445782802" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1445782802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445782802" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3839933252830309612" xil_pn:start_ts="1445782802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445783092" xil_pn:in_ck="-655874989898464506" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8614271375099786273" xil_pn:start_ts="1445783071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_switch_input.lso"/>
      <outfile xil_pn:name="vga_switch_input.ngc"/>
      <outfile xil_pn:name="vga_switch_input.ngr"/>
      <outfile xil_pn:name="vga_switch_input.prj"/>
      <outfile xil_pn:name="vga_switch_input.stx"/>
      <outfile xil_pn:name="vga_switch_input.syr"/>
      <outfile xil_pn:name="vga_switch_input.xst"/>
      <outfile xil_pn:name="vga_switch_input_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1445782812" xil_pn:in_ck="6578114222110546020" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4539018448386189846" xil_pn:start_ts="1445782811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445783132" xil_pn:in_ck="2959551002736920104" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6696903116594018801" xil_pn:start_ts="1445783122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_switch_input.bld"/>
      <outfile xil_pn:name="vga_switch_input.ngd"/>
      <outfile xil_pn:name="vga_switch_input_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1445783142" xil_pn:in_ck="2959551002736920105" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-3996043326931566844" xil_pn:start_ts="1445783132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_switch_input.pcf"/>
      <outfile xil_pn:name="vga_switch_input_map.map"/>
      <outfile xil_pn:name="vga_switch_input_map.mrp"/>
      <outfile xil_pn:name="vga_switch_input_map.ncd"/>
      <outfile xil_pn:name="vga_switch_input_map.ngm"/>
      <outfile xil_pn:name="vga_switch_input_map.xrpt"/>
      <outfile xil_pn:name="vga_switch_input_summary.xml"/>
      <outfile xil_pn:name="vga_switch_input_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1445783178" xil_pn:in_ck="5476790436273504706" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1445783142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_switch_input.ncd"/>
      <outfile xil_pn:name="vga_switch_input.pad"/>
      <outfile xil_pn:name="vga_switch_input.par"/>
      <outfile xil_pn:name="vga_switch_input.ptwx"/>
      <outfile xil_pn:name="vga_switch_input.unroutes"/>
      <outfile xil_pn:name="vga_switch_input.xpi"/>
      <outfile xil_pn:name="vga_switch_input_pad.csv"/>
      <outfile xil_pn:name="vga_switch_input_pad.txt"/>
      <outfile xil_pn:name="vga_switch_input_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1445783192" xil_pn:in_ck="1022093271572353857" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1445783180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_switch_input.bgn"/>
      <outfile xil_pn:name="vga_switch_input.bit"/>
      <outfile xil_pn:name="vga_switch_input.drc"/>
      <outfile xil_pn:name="vga_switch_input.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1445783178" xil_pn:in_ck="2959551002736919973" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1445783173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_switch_input.twr"/>
      <outfile xil_pn:name="vga_switch_input.twx"/>
    </transform>
  </transforms>

</generated_project>
