Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 25 16:09:03 2022
| Host         : DESKTOP-2CLLAUE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_env_timing_summary_routed.rpt -rpx test_env_timing_summary_routed.rpx
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.344        0.000                      0                  818        0.094        0.000                      0                  818        3.750        0.000                       0                   300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.344        0.000                      0                  818        0.094        0.000                      0                  818        3.750        0.000                       0                   300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.773ns (22.965%)  route 2.593ns (77.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=16, routed)          1.564     7.181    inst_ID/MemtoReg_MEM_WB
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.295     7.476 r  inst_ID/reg_file_reg_r1_0_7_6_11_i_3/O
                         net (fo=3, routed)           1.029     8.505    inst_ID/reg_file_reg_r1_0_7_6_11/DIB1
    SLICE_X6Y30          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.506     9.847    inst_ID/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y30          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.107    
                         clock uncertainty           -0.035    10.072    
    SLICE_X6Y30          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.223     9.849    inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_6_11/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.773ns (24.043%)  route 2.442ns (75.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=16, routed)          1.720     7.338    inst_ID/MemtoReg_MEM_WB
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     7.633 r  inst_ID/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=3, routed)           0.722     8.354    inst_ID/reg_file_reg_r1_0_7_6_11/DIC1
    SLICE_X6Y30          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.506     9.847    inst_ID/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y30          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.107    
                         clock uncertainty           -0.035    10.072    
    SLICE_X6Y30          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.244     9.828    inst_ID/reg_file_reg_r1_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.773ns (24.991%)  route 2.320ns (75.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=16, routed)          1.720     7.338    inst_ID/MemtoReg_MEM_WB
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.295     7.633 r  inst_ID/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=3, routed)           0.600     8.232    inst_ID/reg_file_reg_r2_0_7_6_11/DIC1
    SLICE_X6Y29          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.506     9.847    inst_ID/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y29          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.107    
                         clock uncertainty           -0.035    10.072    
    SLICE_X6Y29          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.244     9.828    inst_ID/reg_file_reg_r2_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_7_6_11/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.773ns (25.072%)  route 2.310ns (74.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=16, routed)          1.564     7.181    inst_ID/MemtoReg_MEM_WB
    SLICE_X11Y29         LUT3 (Prop_lut3_I2_O)        0.295     7.476 r  inst_ID/reg_file_reg_r1_0_7_6_11_i_3/O
                         net (fo=3, routed)           0.746     8.222    inst_ID/reg_file_reg_r2_0_7_6_11/DIB1
    SLICE_X6Y29          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.506     9.847    inst_ID/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y29          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.107    
                         clock uncertainty           -0.035    10.072    
    SLICE_X6Y29          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.223     9.849    inst_ID/reg_file_reg_r2_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 monopulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_12_15/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.980%)  route 2.185ns (79.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.625     5.146    monopulse1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  monopulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  monopulse1/Q2_reg/Q
                         net (fo=5, routed)           1.491     7.093    monopulse1/Q2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  monopulse1/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=48, routed)          0.693     7.911    inst_ID/reg_file_reg_r1_0_7_12_15/WE
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.507     9.848    inst_ID/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X6Y31          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.545    inst_ID/reg_file_reg_r1_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 monopulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_12_15/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.980%)  route 2.185ns (79.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.625     5.146    monopulse1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  monopulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  monopulse1/Q2_reg/Q
                         net (fo=5, routed)           1.491     7.093    monopulse1/Q2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  monopulse1/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=48, routed)          0.693     7.911    inst_ID/reg_file_reg_r1_0_7_12_15/WE
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.507     9.848    inst_ID/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X6Y31          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.545    inst_ID/reg_file_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 monopulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_12_15/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.980%)  route 2.185ns (79.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.625     5.146    monopulse1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  monopulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  monopulse1/Q2_reg/Q
                         net (fo=5, routed)           1.491     7.093    monopulse1/Q2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  monopulse1/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=48, routed)          0.693     7.911    inst_ID/reg_file_reg_r1_0_7_12_15/WE
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.507     9.848    inst_ID/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X6Y31          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.545    inst_ID/reg_file_reg_r1_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 monopulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.980%)  route 2.185ns (79.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.625     5.146    monopulse1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  monopulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  monopulse1/Q2_reg/Q
                         net (fo=5, routed)           1.491     7.093    monopulse1/Q2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  monopulse1/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=48, routed)          0.693     7.911    inst_ID/reg_file_reg_r1_0_7_12_15/WE
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.507     9.848    inst_ID/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X6Y31          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.545    inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 monopulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_12_15/RAMC/WE
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.980%)  route 2.185ns (79.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.625     5.146    monopulse1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  monopulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  monopulse1/Q2_reg/Q
                         net (fo=5, routed)           1.491     7.093    monopulse1/Q2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  monopulse1/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=48, routed)          0.693     7.911    inst_ID/reg_file_reg_r1_0_7_12_15/WE
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.507     9.848    inst_ID/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X6Y31          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.545    inst_ID/reg_file_reg_r1_0_7_12_15/RAMC
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 monopulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_12_15/RAMC_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.980%)  route 2.185ns (79.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.625     5.146    monopulse1/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  monopulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  monopulse1/Q2_reg/Q
                         net (fo=5, routed)           1.491     7.093    monopulse1/Q2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  monopulse1/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=48, routed)          0.693     7.911    inst_ID/reg_file_reg_r1_0_7_12_15/WE
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.507     9.848    inst_ID/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y31          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X6Y31          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.545    inst_ID/reg_file_reg_r1_0_7_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  1.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.739%)  route 0.271ns (62.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ALURes_EX_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ALURes_EX_MEM_reg[1]/Q
                         net (fo=17, routed)          0.271     1.872    inst_MEM/MEM_reg_0_31_2_2/A1
    SLICE_X10Y25         RAMS32                                       r  inst_MEM/MEM_reg_0_31_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.820     1.947    inst_MEM/MEM_reg_0_31_2_2/WCLK
    SLICE_X10Y25         RAMS32                                       r  inst_MEM/MEM_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X10Y25         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.778    inst_MEM/MEM_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.739%)  route 0.271ns (62.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ALURes_EX_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ALURes_EX_MEM_reg[1]/Q
                         net (fo=17, routed)          0.271     1.872    inst_MEM/MEM_reg_0_31_3_3/A1
    SLICE_X10Y25         RAMS32                                       r  inst_MEM/MEM_reg_0_31_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.820     1.947    inst_MEM/MEM_reg_0_31_3_3/WCLK
    SLICE_X10Y25         RAMS32                                       r  inst_MEM/MEM_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X10Y25         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.778    inst_MEM/MEM_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_4_4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.739%)  route 0.271ns (62.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ALURes_EX_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ALURes_EX_MEM_reg[1]/Q
                         net (fo=17, routed)          0.271     1.872    inst_MEM/MEM_reg_0_31_4_4/A1
    SLICE_X10Y25         RAMS32                                       r  inst_MEM/MEM_reg_0_31_4_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.820     1.947    inst_MEM/MEM_reg_0_31_4_4/WCLK
    SLICE_X10Y25         RAMS32                                       r  inst_MEM/MEM_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X10Y25         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.778    inst_MEM/MEM_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_5_5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.739%)  route 0.271ns (62.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  ALURes_EX_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ALURes_EX_MEM_reg[1]/Q
                         net (fo=17, routed)          0.271     1.872    inst_MEM/MEM_reg_0_31_5_5/A1
    SLICE_X10Y25         RAMS32                                       r  inst_MEM/MEM_reg_0_31_5_5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.820     1.947    inst_MEM/MEM_reg_0_31_5_5/WCLK
    SLICE_X10Y25         RAMS32                                       r  inst_MEM/MEM_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X10Y25         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.778    inst_MEM/MEM_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  RD2_EX_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  RD2_EX_MEM_reg[12]/Q
                         net (fo=1, routed)           0.117     1.697    inst_MEM/MEM_reg_0_31_12_12/D
    SLICE_X10Y28         RAMS32                                       r  inst_MEM/MEM_reg_0_31_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.824     1.951    inst_MEM/MEM_reg_0_31_12_12/WCLK
    SLICE_X10Y28         RAMS32                                       r  inst_MEM/MEM_reg_0_31_12_12/SP/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.587    inst_MEM/MEM_reg_0_31_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  RD2_EX_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  RD2_EX_MEM_reg[1]/Q
                         net (fo=1, routed)           0.117     1.698    inst_MEM/MEM_reg_0_31_1_1/D
    SLICE_X10Y29         RAMS32                                       r  inst_MEM/MEM_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.825     1.952    inst_MEM/MEM_reg_0_31_1_1/WCLK
    SLICE_X10Y29         RAMS32                                       r  inst_MEM/MEM_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.588    inst_MEM/MEM_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  RD2_EX_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  RD2_EX_MEM_reg[11]/Q
                         net (fo=1, routed)           0.112     1.692    inst_MEM/MEM_reg_0_31_11_11/D
    SLICE_X10Y28         RAMS32                                       r  inst_MEM/MEM_reg_0_31_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.824     1.951    inst_MEM/MEM_reg_0_31_11_11/WCLK
    SLICE_X10Y28         RAMS32                                       r  inst_MEM/MEM_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y28         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.576    inst_MEM/MEM_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 PCinc_IF_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCInc_ID_EX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  PCinc_IF_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  PCinc_IF_ID_reg[0]/Q
                         net (fo=1, routed)           0.065     1.670    PCinc_IF_ID[0]
    SLICE_X4Y23          FDRE                                         r  PCInc_ID_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  PCInc_ID_EX_reg[0]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.075     1.539    PCInc_ID_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_6_6/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.031%)  route 0.273ns (65.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  ALURes_EX_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ALURes_EX_MEM_reg[3]/Q
                         net (fo=17, routed)          0.273     1.851    inst_MEM/MEM_reg_0_31_6_6/A3
    SLICE_X10Y27         RAMS32                                       r  inst_MEM/MEM_reg_0_31_6_6/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.823     1.950    inst_MEM/MEM_reg_0_31_6_6/WCLK
    SLICE_X10Y27         RAMS32                                       r  inst_MEM/MEM_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X10Y27         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.712    inst_MEM/MEM_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_7_7/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.031%)  route 0.273ns (65.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  ALURes_EX_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ALURes_EX_MEM_reg[3]/Q
                         net (fo=17, routed)          0.273     1.851    inst_MEM/MEM_reg_0_31_7_7/A3
    SLICE_X10Y27         RAMS32                                       r  inst_MEM/MEM_reg_0_31_7_7/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.823     1.950    inst_MEM/MEM_reg_0_31_7_7/WCLK
    SLICE_X10Y27         RAMS32                                       r  inst_MEM/MEM_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.478     1.472    
    SLICE_X10Y27         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.712    inst_MEM/MEM_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y25    ALUOp_ID_EX_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y27    ALUOp_ID_EX_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y27    ALUOp_ID_EX_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y31    ALURes_EX_MEM_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y31    ALURes_EX_MEM_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y30    ALURes_EX_MEM_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y31    ALURes_EX_MEM_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y26    ALURes_EX_MEM_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y26    ALURes_EX_MEM_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    inst_ID/reg_file_reg_r2_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    inst_ID/reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    inst_ID/reg_file_reg_r2_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    inst_ID/reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    inst_ID/reg_file_reg_r2_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y28   inst_MEM/MEM_reg_0_31_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   inst_MEM/MEM_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   inst_MEM/MEM_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   inst_MEM/MEM_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   inst_MEM/MEM_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y28    inst_ID/reg_file_reg_r1_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    inst_ID/reg_file_reg_r1_0_7_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    inst_ID/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    inst_ID/reg_file_reg_r1_0_7_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y31    inst_ID/reg_file_reg_r1_0_7_12_15/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y30    inst_ID/reg_file_reg_r1_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    inst_ID/reg_file_reg_r2_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    inst_ID/reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y27    inst_ID/reg_file_reg_r2_0_7_0_5/RAMB/CLK



