[2025-09-18 04:49:27] START suite=qualcomm_srv trace=srv136_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv136_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2644954 heartbeat IPC: 3.781 cumulative IPC: 3.781 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5071685 heartbeat IPC: 4.121 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5071685 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5071685 cumulative IPC: 3.943 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13651420 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22446156 heartbeat IPC: 1.137 cumulative IPC: 1.151 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30975363 heartbeat IPC: 1.172 cumulative IPC: 1.158 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39451477 heartbeat IPC: 1.18 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47990687 heartbeat IPC: 1.171 cumulative IPC: 1.165 (Simulation time: 00 hr 06 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv136_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000013 cycles: 56592044 heartbeat IPC: 1.163 cumulative IPC: 1.165 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 65059044 heartbeat IPC: 1.181 cumulative IPC: 1.167 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 73716332 heartbeat IPC: 1.155 cumulative IPC: 1.165 (Simulation time: 00 hr 10 min 12 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 82427282 heartbeat IPC: 1.148 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 18 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85896487 cumulative IPC: 1.164 (Simulation time: 00 hr 12 min 24 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85896487 cumulative IPC: 1.164 (Simulation time: 00 hr 12 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv136_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.164 instructions: 100000000 cycles: 85896487
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 14.91 Average ROB Occupancy at Mispredict: 27.58
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2857
BRANCH_INDIRECT: 0.4163
BRANCH_CONDITIONAL: 12.5
BRANCH_DIRECT_CALL: 0.7326
BRANCH_INDIRECT_CALL: 0.5115
BRANCH_RETURN: 0.4665


====Backend Stall Breakdown====
ROB_STALL: 181646
LQ_STALL: 0
SQ_STALL: 574782


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 141.32867
REPLAY_LOAD: 77.91765
NON_REPLAY_LOAD: 15.122972

== Total ==
ADDR_TRANS: 20210
REPLAY_LOAD: 13246
NON_REPLAY_LOAD: 148190

== Counts ==
ADDR_TRANS: 143
REPLAY_LOAD: 170
NON_REPLAY_LOAD: 9799

cpu0->cpu0_STLB TOTAL        ACCESS:    1766820 HIT:    1760804 MISS:       6016 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1766820 HIT:    1760804 MISS:       6016 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 185.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8014723 HIT:    6829912 MISS:    1184811 MSHR_MERGE:      76983
cpu0->cpu0_L2C LOAD         ACCESS:    6223845 HIT:    5353192 MISS:     870653 MSHR_MERGE:      12557
cpu0->cpu0_L2C RFO          ACCESS:     539858 HIT:     367263 MISS:     172595 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     318360 HIT:     203059 MISS:     115301 MSHR_MERGE:      64426
cpu0->cpu0_L2C WRITE        ACCESS:     921767 HIT:     904345 MISS:      17422 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10893 HIT:       2053 MISS:       8840 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     368507 ISSUED:     193332 USEFUL:      12149 USELESS:       8925
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.41 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14411925 HIT:    8038860 MISS:    6373065 MSHR_MERGE:    1529607
cpu0->cpu0_L1I LOAD         ACCESS:   14411925 HIT:    8038860 MISS:    6373065 MSHR_MERGE:    1529607
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30516992 HIT:   26928946 MISS:    3588046 MSHR_MERGE:    1496931
cpu0->cpu0_L1D LOAD         ACCESS:   16904675 HIT:   15161837 MISS:    1742838 MSHR_MERGE:     362429
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     585032 HIT:     341924 MISS:     243108 MSHR_MERGE:      83178
cpu0->cpu0_L1D WRITE        ACCESS:   13014899 HIT:   11423708 MISS:    1591191 MSHR_MERGE:    1051308
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12386 HIT:       1477 MISS:      10909 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:     847097 ISSUED:     585032 USEFUL:      34847 USELESS:      43720
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.31 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12054674 HIT:   10328146 MISS:    1726528 MSHR_MERGE:     868997
cpu0->cpu0_ITLB LOAD         ACCESS:   12054674 HIT:   10328146 MISS:    1726528 MSHR_MERGE:     868997
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.154 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28317715 HIT:   27102728 MISS:    1214987 MSHR_MERGE:     305698
cpu0->cpu0_DTLB LOAD         ACCESS:   28317715 HIT:   27102728 MISS:    1214987 MSHR_MERGE:     305698
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.085 cycles
cpu0->LLC TOTAL        ACCESS:    1344326 HIT:    1263086 MISS:      81240 MSHR_MERGE:       2808
cpu0->LLC LOAD         ACCESS:     858096 HIT:     832910 MISS:      25186 MSHR_MERGE:        372
cpu0->LLC RFO          ACCESS:     172595 HIT:     136297 MISS:      36298 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50875 HIT:      35738 MISS:      15137 MSHR_MERGE:       2436
cpu0->LLC WRITE        ACCESS:     253920 HIT:     253683 MISS:        237 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8840 HIT:       4458 MISS:       4382 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 125.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3105
  ROW_BUFFER_MISS:      75088
  AVG DBUS CONGESTED CYCLE: 3.686
Channel 0 WQ ROW_BUFFER_HIT:       1940
  ROW_BUFFER_MISS:      35318
  FULL:          0
Channel 0 REFRESHES ISSUED:       7158

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535977       414365        73673         4887
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          400          403          230
  STLB miss resolved @ L2C                0          400          833          770          187
  STLB miss resolved @ LLC                0          245          637         2307          842
  STLB miss resolved @ MEM                0            4          177         2124         2357

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155891        49552      1138508       123852          610
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          141          312           45
  STLB miss resolved @ L2C                0          221          224          325            4
  STLB miss resolved @ LLC                0          137          377          560           89
  STLB miss resolved @ MEM                0            0           76          267          218
[2025-09-18 05:01:51] END   suite=qualcomm_srv trace=srv136_ap (rc=0)
