===============================
Blue Pearl Clocks Report created on: Tue Mar 19 11:18:00 2019
===============================
Clock Report:
All Clocks automatically detected
2 primary clocks identified:
Clock Name: design_1_wrapper.pclk_0 Clock Domain Name: pclk_0_group (automatically detected) Fanout: 1
Clock Name: design_1_wrapper.sys_clock Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
===============================
Internal Clock Report:
7 internally generated clocks identified
Internal Clock Name: design_1_wrapper.design_1_i.clk_wiz_0.inst.clk_out1_design_1_clk_wiz_0_0 Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.pll_clk3_out Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group (automatically detected) (gated clock) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_div2_bufg_in Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.mmcmout_x1 Clock Domain Name: pclk_0_group (automatically detected) Fanout: 9
===============================
