<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/div00.vhd'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/div00.vhd(9,8-9,13) (VHDL-1012) analyzing entity 'div00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/div00.vhd(17,14-17,18) (VHDL-1010) analyzing architecture 'div0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/packageOsc00.vhd'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/packageOsc00.vhd(8,9-8,21) (VHDL-1014) analyzing package 'packageosc00'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/osc00.vhd'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/osc00.vhd(10,8-10,13) (VHDL-1012) analyzing entity 'osc00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/osc00.vhd(17,14-17,18) (VHDL-1010) analyzing architecture 'osc0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/oscint00.vhd'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/oscint00.vhd(8,8-8,16) (VHDL-1012) analyzing entity 'oscint00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/oscint00.vhd(14,14-14,21) (VHDL-1010) analyzing architecture 'oscint0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/pc00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pc00.vhdl(8,8-8,12) (VHDL-1012) analyzing entity 'pc00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pc00.vhdl(19,14-19,17) (VHDL-1010) analyzing architecture 'pc0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(14,8-14,16) (VHDL-1012) analyzing entity 'memebr00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(25,14-25,23) (VHDL-1010) analyzing architecture 'structure'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/fi00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fi00.vhdl(6,8-6,12) (VHDL-1012) analyzing entity 'fi00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fi00.vhdl(17,14-17,17) (VHDL-1010) analyzing architecture 'fi0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/di00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/di00.vhdl(6,8-6,12) (VHDL-1012) analyzing entity 'di00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/di00.vhdl(17,14-17,17) (VHDL-1010) analyzing architecture 'di0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/co00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/co00.vhdl(6,8-6,12) (VHDL-1012) analyzing entity 'co00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/co00.vhdl(17,14-17,17) (VHDL-1010) analyzing architecture 'co0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/fo00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fo00.vhdl(6,8-6,12) (VHDL-1012) analyzing entity 'fo00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fo00.vhdl(17,14-17,17) (VHDL-1010) analyzing architecture 'fo0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/eo00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/eo00.vhdl(6,8-6,12) (VHDL-1012) analyzing entity 'eo00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/eo00.vhdl(17,14-17,17) (VHDL-1010) analyzing architecture 'eo0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/wr00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/wr00.vhdl(6,8-6,12) (VHDL-1012) analyzing entity 'wr00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/wr00.vhdl(17,14-17,17) (VHDL-1010) analyzing architecture 'wr0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/fsmpipe02.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fsmpipe02.vhdl(6,8-6,17) (VHDL-1012) analyzing entity 'fsmpipe02'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fsmpipe02.vhdl(14,14-14,22) (VHDL-1010) analyzing architecture 'fsmpipe0'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/packagepipeline00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/packagepipeline00.vhdl(6,9-6,26) (VHDL-1014) analyzing package 'packagepipeline00'
(VHDL-1481) Analyzing VHDL file 'C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline00.vhdl'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline00.vhdl(7,8-7,18) (VHDL-1012) analyzing entity 'pipeline00'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline00.vhdl(26,14-26,23) (VHDL-1010) analyzing architecture 'pipeline0'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pc00.vhdl(8,8-8,12) (VHDL-1067) elaborating 'pc00(pc0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(14,8-14,16) (VHDL-1067) elaborating 'memEBR00(Structure)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(108,5-109,33) (VHDL-1399) going to Verilog side to elaborate module 'VHI'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(108,5-109,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(111,5-112,33) (VHDL-1399) going to Verilog side to elaborate module 'VLO'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(111,5-112,33) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(114,5-174,73) (VHDL-1399) going to Verilog side to elaborate module 'DP8KC'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/memEBR00.vhd(114,5-174,73) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline00.vhdl(7,8-7,18) (VHDL-1067) elaborating 'pipeline00(pipeline0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/osc00.vhd(10,8-10,13) (VHDL-1067) elaborating 'osc00_uniq_0(osc0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/oscint00.vhd(8,8-8,16) (VHDL-1067) elaborating 'oscint00_uniq_0(oscint0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/oscint00.vhd(26,3-27,76) (VHDL-1399) going to Verilog side to elaborate module 'OSCH'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module 'OSCH_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/oscint00.vhd(26,3-27,76) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/pipeline0/source/div00.vhd(9,8-9,13) (VHDL-1067) elaborating 'div00_uniq_0(div0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fi00.vhdl(6,8-6,12) (VHDL-1067) elaborating 'fi00_uniq_0(fi0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/di00.vhdl(6,8-6,12) (VHDL-1067) elaborating 'di00_uniq_0(di0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/co00.vhdl(6,8-6,12) (VHDL-1067) elaborating 'co00_uniq_0(co0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fo00.vhdl(6,8-6,12) (VHDL-1067) elaborating 'fo00_uniq_0(fo0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/eo00.vhdl(6,8-6,12) (VHDL-1067) elaborating 'eo00_uniq_0(eo0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/wr00.vhdl(6,8-6,12) (VHDL-1067) elaborating 'wr00_uniq_0(wr0)'
INFO - C:/Users/braya/Downloads/pipeline/05-pipeline00/fsmpipe02.vhdl(6,8-6,17) (VHDL-1067) elaborating 'fsmpipe02_uniq_0(fsmpipe0)'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>