WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2510578 heartbeat IPC: 3.983 cumulative IPC: 3.983 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5038352 heartbeat IPC: 3.956 cumulative IPC: 3.97 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6288353 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6288353 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 7872844 heartbeat IPC: 3.528 cumulative IPC: 3.156 (Simulation time: 00 hr 00 min 52 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto49.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 13137529 heartbeat IPC: 1.899 cumulative IPC: 2.19 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 16556067 heartbeat IPC: 2.925 cumulative IPC: 2.435 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 21175094 heartbeat IPC: 2.165 cumulative IPC: 2.351 (Simulation time: 00 hr 02 min 06 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto49.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 26353385 heartbeat IPC: 1.931 cumulative IPC: 2.243 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 29565369 heartbeat IPC: 3.113 cumulative IPC: 2.363 (Simulation time: 00 hr 02 min 54 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 34557924 heartbeat IPC: 2.003 cumulative IPC: 2.299 (Simulation time: 00 hr 03 min 21 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto49.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 39488947 heartbeat IPC: 2.028 cumulative IPC: 2.259 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 42953780 heartbeat IPC: 2.886 cumulative IPC: 2.318 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 47945084 heartbeat IPC: 2.003 cumulative IPC: 2.281 (Simulation time: 00 hr 04 min 35 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 43174438 cumulative IPC: 2.316 (Simulation time: 00 hr 04 min 45 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 43174438 cumulative IPC: 2.316 (Simulation time: 00 hr 04 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto49.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.316 instructions: 100000000 cycles: 43174438
CPU 0 Branch Prediction Accuracy: 86.42% MPKI: 7.875 Average ROB Occupancy at Mispredict: 52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0444
BRANCH_INDIRECT: 1.95
BRANCH_CONDITIONAL: 5.56
BRANCH_DIRECT_CALL: 0.13
BRANCH_INDIRECT_CALL: 0.127
BRANCH_RETURN: 0.0714

L1D TOTAL        ACCESS:   12689128 HIT:   12255904 MISS:     433224
L1D LOAD         ACCESS:    9566543 HIT:    9408063 MISS:     158480
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    3116517 HIT:    2845267 MISS:     271250
L1D TRANSLATION  ACCESS:       6068 HIT:       2574 MISS:       3494
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 106.6 cycles
L1I TOTAL        ACCESS:     306582 HIT:     216863 MISS:      89719
L1I LOAD         ACCESS:     306582 HIT:     216863 MISS:      89719
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 55.92 cycles
L2C TOTAL        ACCESS:     412174 HIT:     161018 MISS:     251156
L2C LOAD         ACCESS:     163906 HIT:      45916 MISS:     117990
L2C RFO          ACCESS:     115848 HIT:       2893 MISS:     112955
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     129005 HIT:     111660 MISS:      17345
L2C TRANSLATION  ACCESS:       3415 HIT:        549 MISS:       2866
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 196.9 cycles
LLC TOTAL        ACCESS:     355719 HIT:     218562 MISS:     137157
LLC LOAD         ACCESS:     117990 HIT:      49601 MISS:      68389
LLC RFO          ACCESS:     112955 HIT:      75808 MISS:      37147
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     121908 HIT:      92257 MISS:      29651
LLC TRANSLATION  ACCESS:       2866 HIT:        896 MISS:       1970
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 325.5 cycles
cpu0_DTLB TOTAL        ACCESS:   11186896 HIT:   11147326 MISS:      39570
cpu0_DTLB LOAD         ACCESS:   11186896 HIT:   11147326 MISS:      39570
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.98 cycles
cpu0_ITLB TOTAL        ACCESS:     280493 HIT:     257630 MISS:      22863
cpu0_ITLB LOAD         ACCESS:     280493 HIT:     257630 MISS:      22863
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.814 cycles
cpu0_STLB TOTAL        ACCESS:      30801 HIT:      25127 MISS:       5674
cpu0_STLB LOAD         ACCESS:      30801 HIT:      25127 MISS:       5674
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 117.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      56905
  ROW_BUFFER_MISS:      50584
 AVG DBUS CONGESTED CYCLE: 3.977
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       5457
  FULL:      34966
