#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000010c14d8ab90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000010c14dd63b0 .scope module, "edge_detector_tb" "edge_detector_tb" 3 1;
 .timescale 0 0;
v0000010c14d866a0_0 .var "clk", 0 0;
v0000010c14d86740_0 .var "data_i", 0 0;
v0000010c14e1ac20_0 .var "reset", 0 0;
v0000010c14e1acc0_0 .net "rising_edge_o", 0 0, L_0000010c14d8a880;  1 drivers
S_0000010c14dd6540 .scope module, "edge_detector1" "edge_detector" 3 17, 4 1 0, S_0000010c14dd63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_i";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "rising_edge_o";
L_0000010c14d8a260 .functor NOT 1, v0000010c14dd6770_0, C4<0>, C4<0>, C4<0>;
L_0000010c14d8a880 .functor AND 1, L_0000010c14d8a260, v0000010c14d86740_0, C4<1>, C4<1>;
v0000010c14d86bd0_0 .net *"_ivl_0", 0 0, L_0000010c14d8a260;  1 drivers
v0000010c14dd66d0_0 .net "clk", 0 0, v0000010c14d866a0_0;  1 drivers
v0000010c14dd6770_0 .var "data_delayed", 0 0;
v0000010c14d864c0_0 .net "data_i", 0 0, v0000010c14d86740_0;  1 drivers
v0000010c14d86560_0 .net "reset", 0 0, v0000010c14e1ac20_0;  1 drivers
v0000010c14d86600_0 .net "rising_edge_o", 0 0, L_0000010c14d8a880;  alias, 1 drivers
E_0000010c14d8c6f0 .event posedge, v0000010c14d86560_0, v0000010c14dd66d0_0;
S_0000010c14d86330 .scope begin, "delay_one_cycle" "delay_one_cycle" 4 11, 4 11 0, S_0000010c14dd6540;
 .timescale 0 0;
    .scope S_0000010c14dd6540;
T_0 ;
    %wait E_0000010c14d8c6f0;
    %fork t_1, S_0000010c14d86330;
    %jmp t_0;
    .scope S_0000010c14d86330;
t_1 ;
    %load/vec4 v0000010c14d86560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010c14dd6770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000010c14d864c0_0;
    %assign/vec4 v0000010c14dd6770_0, 0;
T_0.1 ;
    %end;
    .scope S_0000010c14dd6540;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000010c14dd63b0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010c14d866a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010c14d866a0_0, 0, 1;
    %delay 1, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000010c14dd63b0;
T_2 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010c14e1ac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010c14d86740_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010c14e1ac20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010c14e1ac20_0, 0, 1;
    %delay 1, 0;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010c14d86740_0, 0, 1;
    %delay 6, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000010c14dd63b0;
T_3 ;
    %vpi_call/w 3 39 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000010c14dd63b0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\edge_detector_tb.sv";
    ".\edge_detector.sv";
