// Copyright (C) 1991-2008 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1C3T144C8 Package TQFP144
// 

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "mem_cof")
  (DATE "04/13/2009 08:23:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 8.1 Build 163 10/28/2008 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_wr\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE clk\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_din\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_addr\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6963:6963:6963) (6963:6963:6963))
        (PORT clk (1285:1285:1285) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7128:7128:7128) (7128:7128:7128))
        (PORT d[1] (6705:6705:6705) (6705:6705:6705))
        (PORT d[2] (7345:7345:7345) (7345:7345:7345))
        (PORT d[3] (6575:6575:6575) (6575:6575:6575))
        (PORT d[4] (5655:5655:5655) (5655:5655:5655))
        (PORT d[5] (7944:7944:7944) (7944:7944:7944))
        (PORT d[6] (8180:8180:8180) (8180:8180:8180))
        (PORT d[7] (6229:6229:6229) (6229:6229:6229))
        (PORT d[8] (3410:3410:3410) (3410:3410:3410))
        (PORT d[9] (3408:3408:3408) (3408:3408:3408))
        (PORT d[10] (7715:7715:7715) (7715:7715:7715))
        (PORT d[11] (7862:7862:7862) (7862:7862:7862))
        (PORT clk (1285:1285:1285) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7376:7376:7376) (7376:7376:7376))
        (PORT clk (1285:1285:1285) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1271:1271:1271))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_din\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6572:6572:6572) (6572:6572:6572))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6511:6511:6511) (6511:6511:6511))
        (PORT d[1] (7607:7607:7607) (7607:7607:7607))
        (PORT d[2] (6639:6639:6639) (6639:6639:6639))
        (PORT d[3] (7920:7920:7920) (7920:7920:7920))
        (PORT d[4] (6720:6720:6720) (6720:6720:6720))
        (PORT d[5] (8530:8530:8530) (8530:8530:8530))
        (PORT d[6] (7847:7847:7847) (7847:7847:7847))
        (PORT d[7] (7798:7798:7798) (7798:7798:7798))
        (PORT d[8] (3369:3369:3369) (3369:3369:3369))
        (PORT d[9] (4027:4027:4027) (4027:4027:4027))
        (PORT d[10] (7026:7026:7026) (7026:7026:7026))
        (PORT d[11] (8093:8093:8093) (8093:8093:8093))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7435:7435:7435) (7435:7435:7435))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_din\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6945:6945:6945) (6945:6945:6945))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6493:6493:6493) (6493:6493:6493))
        (PORT d[1] (6967:6967:6967) (6967:6967:6967))
        (PORT d[2] (6652:6652:6652) (6652:6652:6652))
        (PORT d[3] (7263:7263:7263) (7263:7263:7263))
        (PORT d[4] (6252:6252:6252) (6252:6252:6252))
        (PORT d[5] (7440:7440:7440) (7440:7440:7440))
        (PORT d[6] (7068:7068:7068) (7068:7068:7068))
        (PORT d[7] (6957:6957:6957) (6957:6957:6957))
        (PORT d[8] (2887:2887:2887) (2887:2887:2887))
        (PORT d[9] (2956:2956:2956) (2956:2956:2956))
        (PORT d[10] (6617:6617:6617) (6617:6617:6617))
        (PORT d[11] (6999:6999:6999) (6999:6999:6999))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6646:6646:6646) (6646:6646:6646))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_din\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6950:6950:6950) (6950:6950:6950))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6522:6522:6522) (6522:6522:6522))
        (PORT d[1] (6985:6985:6985) (6985:6985:6985))
        (PORT d[2] (7292:7292:7292) (7292:7292:7292))
        (PORT d[3] (7258:7258:7258) (7258:7258:7258))
        (PORT d[4] (6200:6200:6200) (6200:6200:6200))
        (PORT d[5] (7957:7957:7957) (7957:7957:7957))
        (PORT d[6] (8167:8167:8167) (8167:8167:8167))
        (PORT d[7] (6878:6878:6878) (6878:6878:6878))
        (PORT d[8] (3400:3400:3400) (3400:3400:3400))
        (PORT d[9] (2465:2465:2465) (2465:2465:2465))
        (PORT d[10] (7686:7686:7686) (7686:7686:7686))
        (PORT d[11] (7831:7831:7831) (7831:7831:7831))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7346:7346:7346) (7346:7346:7346))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_din\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1475:1475:1475) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6509:6509:6509) (6509:6509:6509))
        (PORT clk (1285:1285:1285) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7146:7146:7146) (7146:7146:7146))
        (PORT d[1] (6978:6978:6978) (6978:6978:6978))
        (PORT d[2] (7294:7294:7294) (7294:7294:7294))
        (PORT d[3] (7252:7252:7252) (7252:7252:7252))
        (PORT d[4] (6194:6194:6194) (6194:6194:6194))
        (PORT d[5] (7965:7965:7965) (7965:7965:7965))
        (PORT d[6] (6986:6986:6986) (6986:6986:6986))
        (PORT d[7] (6874:6874:6874) (6874:6874:6874))
        (PORT d[8] (3431:3431:3431) (3431:3431:3431))
        (PORT d[9] (3407:3407:3407) (3407:3407:3407))
        (PORT d[10] (7692:7692:7692) (7692:7692:7692))
        (PORT d[11] (7798:7798:7798) (7798:7798:7798))
        (PORT clk (1285:1285:1285) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7352:7352:7352) (7352:7352:7352))
        (PORT clk (1285:1285:1285) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1271:1271:1271))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_din\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7384:7384:7384) (7384:7384:7384))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6520:6520:6520) (6520:6520:6520))
        (PORT d[1] (6987:6987:6987) (6987:6987:6987))
        (PORT d[2] (7289:7289:7289) (7289:7289:7289))
        (PORT d[3] (7261:7261:7261) (7261:7261:7261))
        (PORT d[4] (6228:6228:6228) (6228:6228:6228))
        (PORT d[5] (7933:7933:7933) (7933:7933:7933))
        (PORT d[6] (8107:8107:8107) (8107:8107:8107))
        (PORT d[7] (6902:6902:6902) (6902:6902:6902))
        (PORT d[8] (3398:3398:3398) (3398:3398:3398))
        (PORT d[9] (2967:2967:2967) (2967:2967:2967))
        (PORT d[10] (7701:7701:7701) (7701:7701:7701))
        (PORT d[11] (7791:7791:7791) (7791:7791:7791))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7341:7341:7341) (7341:7341:7341))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_din\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6519:6519:6519) (6519:6519:6519))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5812:5812:5812) (5812:5812:5812))
        (PORT d[1] (7614:7614:7614) (7614:7614:7614))
        (PORT d[2] (6565:6565:6565) (6565:6565:6565))
        (PORT d[3] (7925:7925:7925) (7925:7925:7925))
        (PORT d[4] (6748:6748:6748) (6748:6748:6748))
        (PORT d[5] (8511:8511:8511) (8511:8511:8511))
        (PORT d[6] (7832:7832:7832) (7832:7832:7832))
        (PORT d[7] (7505:7505:7505) (7505:7505:7505))
        (PORT d[8] (3414:3414:3414) (3414:3414:3414))
        (PORT d[9] (4035:4035:4035) (4035:4035:4035))
        (PORT d[10] (7033:7033:7033) (7033:7033:7033))
        (PORT d[11] (8081:8081:8081) (8081:8081:8081))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7446:7446:7446) (7446:7446:7446))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_din\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6519:6519:6519) (6519:6519:6519))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5833:5833:5833) (5833:5833:5833))
        (PORT d[1] (7632:7632:7632) (7632:7632:7632))
        (PORT d[2] (6612:6612:6612) (6612:6612:6612))
        (PORT d[3] (7923:7923:7923) (7923:7923:7923))
        (PORT d[4] (6724:6724:6724) (6724:6724:6724))
        (PORT d[5] (8534:8534:8534) (8534:8534:8534))
        (PORT d[6] (7830:7830:7830) (7830:7830:7830))
        (PORT d[7] (7818:7818:7818) (7818:7818:7818))
        (PORT d[8] (3397:3397:3397) (3397:3397:3397))
        (PORT d[9] (4031:4031:4031) (4031:4031:4031))
        (PORT d[10] (7030:7030:7030) (7030:7030:7030))
        (PORT d[11] (8078:8078:8078) (8078:8078:8078))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7434:7434:7434) (7434:7434:7434))
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (4319:4319:4319))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE uut_ram\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) q (754:754:754) (754:754:754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_dout\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2491:2491:2491) (2491:2491:2491))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_dout\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2718:2718:2718) (2718:2718:2718))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_dout\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2480:2480:2480) (2480:2480:2480))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_dout\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2764:2764:2764) (2764:2764:2764))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_dout\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2485:2485:2485) (2485:2485:2485))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_dout\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2763:2763:2763) (2763:2763:2763))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_dout\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2363:2363:2363) (2363:2363:2363))
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE ram_dout\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2565:2565:2565) (2565:2565:2565))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
)
