#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 13 19:27:15 2015
# Process ID: 25497
# Log file: /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/vga_top.vds
# Journal file: /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vga_top.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.cache/wt [current_project]
# set_property parent.project_path /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_ip /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jmurray/Applications/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc]
# set_property used_in_implementation false [get_files -all /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]
# set_property used_in_implementation false [get_files -all /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp]
# set_property is_locked true [get_files /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
# read_vhdl -library work {
#   /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/new/type_pkg.vhd
#   /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/new/vga_pkg.vhd
#   /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/sources_1/new/vga_display_gen.vhd
#   /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd
#   /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/new/vga_top.vhd
# }
# read_xdc /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/constrs_1/imports/Desktop/Nexys4_vga.xdc
# set_property used_in_implementation false [get_files /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/constrs_1/imports/Desktop/Nexys4_vga.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file vga_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top vga_top -part xc7a100tcsg324-1
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 910.383 ; gain = 149.734 ; free physical = 16527 ; free virtual = 31039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_top' [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/new/vga_top.vhd:38]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/.Xil/Vivado-25497-jjmvi-AMD-ubuntu/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'clk_wiz_0' [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/new/vga_top.vhd:51]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/.Xil/Vivado-25497-jjmvi-AMD-ubuntu/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at '/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:75' bound to instance 'vga_cont' of component 'vga_controller_640_60' [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/new/vga_top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (1#1) [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/sources_1/imports/vga/vga_controller_640_60.vhd:88]
INFO: [Synth 8-3491] module 'vga_display_gen' declared at '/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/sources_1/new/vga_display_gen.vhd:18' bound to instance 'vga_disp' of component 'vga_display_gen' [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/new/vga_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'vga_display_gen' [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/sources_1/new/vga_display_gen.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'vga_display_gen' (2#1) [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/imports/sources_1/new/vga_display_gen.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (3#1) [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/sources_1/new/vga_top.vhd:38]
WARNING: [Synth 8-3331] design vga_top has unconnected port numbars[5]
WARNING: [Synth 8-3331] design vga_top has unconnected port numbars[4]
WARNING: [Synth 8-3331] design vga_top has unconnected port numbars[3]
WARNING: [Synth 8-3331] design vga_top has unconnected port numbars[2]
WARNING: [Synth 8-3331] design vga_top has unconnected port numbars[1]
WARNING: [Synth 8-3331] design vga_top has unconnected port numbars[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 946.625 ; gain = 185.977 ; free physical = 16489 ; free virtual = 31001
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 946.625 ; gain = 185.977 ; free physical = 16489 ; free virtual = 31001
---------------------------------------------------------------------------------
Loading clock regions from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/.Xil/Vivado-25497-jjmvi-AMD-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/.Xil/Vivado-25497-jjmvi-AMD-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/constrs_1/imports/Desktop/Nexys4_vga.xdc]
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.srcs/constrs_1/imports/Desktop/Nexys4_vga.xdc]
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1288.855 ; gain = 0.000 ; free physical = 16304 ; free virtual = 30816
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16303 ; free virtual = 30815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16303 ; free virtual = 30815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/.Xil/Vivado-25497-jjmvi-AMD-ubuntu/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  /mnt/git/Spring-2015/ECE551-Spring-2015/ECE551hw/final/john/vga/vga.runs/synth_1/dont_touch.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16303 ; free virtual = 30815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16296 ; free virtual = 30808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_top 
Detailed RTL Component Info : 
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vga_display_gen 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16296 ; free virtual = 30808
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[63] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[63] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[63] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[63] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[63] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[63] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[63] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[63] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[62] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[62] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[62] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[62] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[62] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[62] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[62] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[62] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[61] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[61] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[61] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[61] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[61] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[61] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[61] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[61] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[60] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[60] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[60] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[60] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[60] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[60] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[60] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[60] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[59] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[59] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[59] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[59] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[59] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[59] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[59] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[59] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[58] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[58] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[58] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[58] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[58] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[58] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[58] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[58] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[57] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[57] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[57] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[57] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[57] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[57] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[57] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[57] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[56] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[56] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[56] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[56] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[56] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[56] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[56] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[56] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[55] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[55] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[55] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[55] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[55] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[55] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[55] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[55] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[54] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[54] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[54] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[54] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[54] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[54] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[54] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[54] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[53] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[53] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[53] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[53] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[53] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[53] [2]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[53] [1]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[53] [0]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[52] [7]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[52] [6]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[52] [5]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[52] [4]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[52] [3]
WARNING: [Synth 8-3331] design vga_top has unconnected port \bars[52] [2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16296 ; free virtual = 30808
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16296 ; free virtual = 30808

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16272 ; free virtual = 30784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16272 ; free virtual = 30784
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16272 ; free virtual = 30784

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16272 ; free virtual = 30784
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16237 ; free virtual = 30749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16237 ; free virtual = 30749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16227 ; free virtual = 30739
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16227 ; free virtual = 30739
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16227 ; free virtual = 30739
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16227 ; free virtual = 30739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |LUT1           |     2|
|3     |LUT2           |     3|
|4     |LUT3           |     5|
|5     |LUT4           |     6|
|6     |LUT5           |    10|
|7     |LUT6           |    12|
|8     |FDRE           |    36|
|9     |IBUF           |    13|
|10    |OBUF           |    26|
+------+---------------+------+

Report Instance Areas: 
+------+-----------+----------------------+------+
|      |Instance   |Module                |Cells |
+------+-----------+----------------------+------+
|1     |top        |                      |   115|
|2     |  vga_cont |vga_controller_640_60 |    62|
|3     |  vga_disp |vga_display_gen       |    12|
+------+-----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16227 ; free virtual = 30739
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 518 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.855 ; gain = 78.238 ; free physical = 16227 ; free virtual = 30739
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1288.855 ; gain = 528.207 ; free physical = 16227 ; free virtual = 30739
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1288.855 ; gain = 424.469 ; free physical = 16217 ; free virtual = 30730
# write_checkpoint -noxdef vga_top.dcp
# catch { report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1288.855 ; gain = 0.000 ; free physical = 16216 ; free virtual = 30728
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 19:27:51 2015...
