
Nap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c80  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  08008e20  08008e20  00018e20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009378  08009378  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08009378  08009378  00019378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009380  08009380  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009380  08009380  00019380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009384  08009384  00019384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08009388  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  200001f0  08009578  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08009578  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000131d7  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026ba  00000000  00000000  000333f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001168  00000000  00000000  00035ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001058  00000000  00000000  00036c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017145  00000000  00000000  00037c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d7d6  00000000  00000000  0004edbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00093c2c  00000000  00000000  0005c593  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f01bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a4  00000000  00000000  000f023c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008e08 	.word	0x08008e08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08008e08 	.word	0x08008e08

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <Menu_system_control>:
uint8_t line = 1;
uint16_t Left,Right;
uint16_t Sensor_Threshold[6];
uint16_t Sensor_ADC_Value[6];
void Menu_system_control(uint8_t Menu_type,uint8_t line)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	460a      	mov	r2, r1
 8000f62:	71fb      	strb	r3, [r7, #7]
 8000f64:	4613      	mov	r3, r2
 8000f66:	71bb      	strb	r3, [r7, #6]
	switch(Menu_type){
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	2b05      	cmp	r3, #5
 8000f6c:	d826      	bhi.n	8000fbc <Menu_system_control+0x64>
 8000f6e:	a201      	add	r2, pc, #4	; (adr r2, 8000f74 <Menu_system_control+0x1c>)
 8000f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f74:	08000f8d 	.word	0x08000f8d
 8000f78:	08000f93 	.word	0x08000f93
 8000f7c:	08000f9d 	.word	0x08000f9d
 8000f80:	08000fa3 	.word	0x08000fa3
 8000f84:	08000fad 	.word	0x08000fad
 8000f88:	08000fb7 	.word	0x08000fb7
	case 0:
		Running();
 8000f8c:	f000 fb98 	bl	80016c0 <Running>
		break;
 8000f90:	e014      	b.n	8000fbc <Menu_system_control+0x64>
	case 1:
		Mainmenu(line);
 8000f92:	79bb      	ldrb	r3, [r7, #6]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 f815 	bl	8000fc4 <Mainmenu>
		break;
 8000f9a:	e00f      	b.n	8000fbc <Menu_system_control+0x64>
	case 2:
		Color_Studying_process();
 8000f9c:	f000 fa80 	bl	80014a0 <Color_Studying_process>
		break;
 8000fa0:	e00c      	b.n	8000fbc <Menu_system_control+0x64>
	case 3:
		PID_menu(line);
 8000fa2:	79bb      	ldrb	r3, [r7, #6]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 f8bb 	bl	8001120 <PID_menu>
		break;
 8000faa:	e007      	b.n	8000fbc <Menu_system_control+0x64>
	case 4:
		Speed_menu(line);
 8000fac:	79bb      	ldrb	r3, [r7, #6]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 f9ee 	bl	8001390 <Speed_menu>
		break;
 8000fb4:	e002      	b.n	8000fbc <Menu_system_control+0x64>
	case 5:
		LineDetect_show();
 8000fb6:	f000 fabf 	bl	8001538 <LineDetect_show>
		break;
 8000fba:	bf00      	nop
	}
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <Mainmenu>:
void Mainmenu(uint8_t line)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	71fb      	strb	r3, [r7, #7]
	switch(line){
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	f200 808b 	bhi.w	80010ee <Mainmenu+0x12a>
 8000fd8:	a201      	add	r2, pc, #4	; (adr r2, 8000fe0 <Mainmenu+0x1c>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff5 	.word	0x08000ff5
 8000fe4:	08001027 	.word	0x08001027
 8000fe8:	08001059 	.word	0x08001059
 8000fec:	0800108b 	.word	0x0800108b
 8000ff0:	080010bd 	.word	0x080010bd
	case 1:
		lcd_send_cmd (0x80|0x00);
 8000ff4:	2080      	movs	r0, #128	; 0x80
 8000ff6:	f000 fc47 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(">Car Run            ");
 8000ffa:	483f      	ldr	r0, [pc, #252]	; (80010f8 <Mainmenu+0x134>)
 8000ffc:	f000 fcf4 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x40);
 8001000:	20c0      	movs	r0, #192	; 0xc0
 8001002:	f000 fc41 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 8001006:	483d      	ldr	r0, [pc, #244]	; (80010fc <Mainmenu+0x138>)
 8001008:	f000 fcee 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x14);
 800100c:	2094      	movs	r0, #148	; 0x94
 800100e:	f000 fc3b 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 8001012:	483b      	ldr	r0, [pc, #236]	; (8001100 <Mainmenu+0x13c>)
 8001014:	f000 fce8 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 8001018:	20d4      	movs	r0, #212	; 0xd4
 800101a:	f000 fc35 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 800101e:	4839      	ldr	r0, [pc, #228]	; (8001104 <Mainmenu+0x140>)
 8001020:	f000 fce2 	bl	80019e8 <lcd_send_string>
		break;
 8001024:	e063      	b.n	80010ee <Mainmenu+0x12a>
	case 2:
		lcd_send_cmd (0x80|0x00);
 8001026:	2080      	movs	r0, #128	; 0x80
 8001028:	f000 fc2e 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 800102c:	4836      	ldr	r0, [pc, #216]	; (8001108 <Mainmenu+0x144>)
 800102e:	f000 fcdb 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x40);
 8001032:	20c0      	movs	r0, #192	; 0xc0
 8001034:	f000 fc28 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(">Color studying     ");
 8001038:	4834      	ldr	r0, [pc, #208]	; (800110c <Mainmenu+0x148>)
 800103a:	f000 fcd5 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x14);
 800103e:	2094      	movs	r0, #148	; 0x94
 8001040:	f000 fc22 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 8001044:	482e      	ldr	r0, [pc, #184]	; (8001100 <Mainmenu+0x13c>)
 8001046:	f000 fccf 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 800104a:	20d4      	movs	r0, #212	; 0xd4
 800104c:	f000 fc1c 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 8001050:	482c      	ldr	r0, [pc, #176]	; (8001104 <Mainmenu+0x140>)
 8001052:	f000 fcc9 	bl	80019e8 <lcd_send_string>
		break;
 8001056:	e04a      	b.n	80010ee <Mainmenu+0x12a>
	case 3:
		lcd_send_cmd (0x80|0x00);
 8001058:	2080      	movs	r0, #128	; 0x80
 800105a:	f000 fc15 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 800105e:	482a      	ldr	r0, [pc, #168]	; (8001108 <Mainmenu+0x144>)
 8001060:	f000 fcc2 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x40);
 8001064:	20c0      	movs	r0, #192	; 0xc0
 8001066:	f000 fc0f 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 800106a:	4824      	ldr	r0, [pc, #144]	; (80010fc <Mainmenu+0x138>)
 800106c:	f000 fcbc 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x14);
 8001070:	2094      	movs	r0, #148	; 0x94
 8001072:	f000 fc09 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(">PID value modify   ");
 8001076:	4826      	ldr	r0, [pc, #152]	; (8001110 <Mainmenu+0x14c>)
 8001078:	f000 fcb6 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 800107c:	20d4      	movs	r0, #212	; 0xd4
 800107e:	f000 fc03 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 8001082:	4820      	ldr	r0, [pc, #128]	; (8001104 <Mainmenu+0x140>)
 8001084:	f000 fcb0 	bl	80019e8 <lcd_send_string>
		break;
 8001088:	e031      	b.n	80010ee <Mainmenu+0x12a>
	case 4:
		lcd_send_cmd (0x80|0x00);
 800108a:	2080      	movs	r0, #128	; 0x80
 800108c:	f000 fbfc 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 8001090:	481d      	ldr	r0, [pc, #116]	; (8001108 <Mainmenu+0x144>)
 8001092:	f000 fca9 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x40);
 8001096:	20c0      	movs	r0, #192	; 0xc0
 8001098:	f000 fbf6 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 800109c:	4817      	ldr	r0, [pc, #92]	; (80010fc <Mainmenu+0x138>)
 800109e:	f000 fca3 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x14);
 80010a2:	2094      	movs	r0, #148	; 0x94
 80010a4:	f000 fbf0 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 80010a8:	4815      	ldr	r0, [pc, #84]	; (8001100 <Mainmenu+0x13c>)
 80010aa:	f000 fc9d 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 80010ae:	20d4      	movs	r0, #212	; 0xd4
 80010b0:	f000 fbea 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(">Max speed config   ");
 80010b4:	4817      	ldr	r0, [pc, #92]	; (8001114 <Mainmenu+0x150>)
 80010b6:	f000 fc97 	bl	80019e8 <lcd_send_string>
		break;
 80010ba:	e018      	b.n	80010ee <Mainmenu+0x12a>
	case 5:
		lcd_send_cmd (0x80|0x00);
 80010bc:	2080      	movs	r0, #128	; 0x80
 80010be:	f000 fbe3 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(">Line Detect show   ");
 80010c2:	4815      	ldr	r0, [pc, #84]	; (8001118 <Mainmenu+0x154>)
 80010c4:	f000 fc90 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x40);
 80010c8:	20c0      	movs	r0, #192	; 0xc0
 80010ca:	f000 fbdd 	bl	8001888 <lcd_send_cmd>
		lcd_send_string("                    ");
 80010ce:	4813      	ldr	r0, [pc, #76]	; (800111c <Mainmenu+0x158>)
 80010d0:	f000 fc8a 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x14);
 80010d4:	2094      	movs	r0, #148	; 0x94
 80010d6:	f000 fbd7 	bl	8001888 <lcd_send_cmd>
		lcd_send_string("                    ");
 80010da:	4810      	ldr	r0, [pc, #64]	; (800111c <Mainmenu+0x158>)
 80010dc:	f000 fc84 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 80010e0:	20d4      	movs	r0, #212	; 0xd4
 80010e2:	f000 fbd1 	bl	8001888 <lcd_send_cmd>
		lcd_send_string("                    ");
 80010e6:	480d      	ldr	r0, [pc, #52]	; (800111c <Mainmenu+0x158>)
 80010e8:	f000 fc7e 	bl	80019e8 <lcd_send_string>
		break;
 80010ec:	bf00      	nop
	}
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	08008e20 	.word	0x08008e20
 80010fc:	08008e38 	.word	0x08008e38
 8001100:	08008e50 	.word	0x08008e50
 8001104:	08008e68 	.word	0x08008e68
 8001108:	08008e80 	.word	0x08008e80
 800110c:	08008e98 	.word	0x08008e98
 8001110:	08008eb0 	.word	0x08008eb0
 8001114:	08008ec8 	.word	0x08008ec8
 8001118:	08008ee0 	.word	0x08008ee0
 800111c:	08008ef8 	.word	0x08008ef8

08001120 <PID_menu>:
void PID_menu(uint8_t line){
 8001120:	b590      	push	{r4, r7, lr}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	71fb      	strb	r3, [r7, #7]

	switch(line){
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	3b01      	subs	r3, #1
 800112e:	2b03      	cmp	r3, #3
 8001130:	f200 810c 	bhi.w	800134c <PID_menu+0x22c>
 8001134:	a201      	add	r2, pc, #4	; (adr r2, 800113c <PID_menu+0x1c>)
 8001136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113a:	bf00      	nop
 800113c:	0800114d 	.word	0x0800114d
 8001140:	080011cd 	.word	0x080011cd
 8001144:	0800124d 	.word	0x0800124d
 8001148:	080012cd 	.word	0x080012cd
	case 1:
		sprintf(kp_str,">Kp = %1.2f",Kp);
 800114c:	4b81      	ldr	r3, [pc, #516]	; (8001354 <PID_menu+0x234>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fa01 	bl	8000558 <__aeabi_f2d>
 8001156:	4603      	mov	r3, r0
 8001158:	460c      	mov	r4, r1
 800115a:	461a      	mov	r2, r3
 800115c:	4623      	mov	r3, r4
 800115e:	497e      	ldr	r1, [pc, #504]	; (8001358 <PID_menu+0x238>)
 8001160:	487e      	ldr	r0, [pc, #504]	; (800135c <PID_menu+0x23c>)
 8001162:	f006 fa6f 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x00);
 8001166:	2080      	movs	r0, #128	; 0x80
 8001168:	f000 fb8e 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(kp_str);
 800116c:	487b      	ldr	r0, [pc, #492]	; (800135c <PID_menu+0x23c>)
 800116e:	f000 fc3b 	bl	80019e8 <lcd_send_string>
		sprintf(ki_str," Ki = %1.2f",Ki);
 8001172:	4b7b      	ldr	r3, [pc, #492]	; (8001360 <PID_menu+0x240>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f9ee 	bl	8000558 <__aeabi_f2d>
 800117c:	4603      	mov	r3, r0
 800117e:	460c      	mov	r4, r1
 8001180:	461a      	mov	r2, r3
 8001182:	4623      	mov	r3, r4
 8001184:	4977      	ldr	r1, [pc, #476]	; (8001364 <PID_menu+0x244>)
 8001186:	4878      	ldr	r0, [pc, #480]	; (8001368 <PID_menu+0x248>)
 8001188:	f006 fa5c 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x40);
 800118c:	20c0      	movs	r0, #192	; 0xc0
 800118e:	f000 fb7b 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001192:	4875      	ldr	r0, [pc, #468]	; (8001368 <PID_menu+0x248>)
 8001194:	f000 fc28 	bl	80019e8 <lcd_send_string>
		sprintf(kd_str," Kd = %1.2f",Kd);
 8001198:	4b74      	ldr	r3, [pc, #464]	; (800136c <PID_menu+0x24c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff f9db 	bl	8000558 <__aeabi_f2d>
 80011a2:	4603      	mov	r3, r0
 80011a4:	460c      	mov	r4, r1
 80011a6:	461a      	mov	r2, r3
 80011a8:	4623      	mov	r3, r4
 80011aa:	4971      	ldr	r1, [pc, #452]	; (8001370 <PID_menu+0x250>)
 80011ac:	4871      	ldr	r0, [pc, #452]	; (8001374 <PID_menu+0x254>)
 80011ae:	f006 fa49 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x14);
 80011b2:	2094      	movs	r0, #148	; 0x94
 80011b4:	f000 fb68 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(kd_str);
 80011b8:	486e      	ldr	r0, [pc, #440]	; (8001374 <PID_menu+0x254>)
 80011ba:	f000 fc15 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 80011be:	20d4      	movs	r0, #212	; 0xd4
 80011c0:	f000 fb62 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Save & return      ");
 80011c4:	486c      	ldr	r0, [pc, #432]	; (8001378 <PID_menu+0x258>)
 80011c6:	f000 fc0f 	bl	80019e8 <lcd_send_string>
		break;
 80011ca:	e0bf      	b.n	800134c <PID_menu+0x22c>
	case 2:
		sprintf(kp_str," Kp = %1.2f",Kp);
 80011cc:	4b61      	ldr	r3, [pc, #388]	; (8001354 <PID_menu+0x234>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff f9c1 	bl	8000558 <__aeabi_f2d>
 80011d6:	4603      	mov	r3, r0
 80011d8:	460c      	mov	r4, r1
 80011da:	461a      	mov	r2, r3
 80011dc:	4623      	mov	r3, r4
 80011de:	4967      	ldr	r1, [pc, #412]	; (800137c <PID_menu+0x25c>)
 80011e0:	485e      	ldr	r0, [pc, #376]	; (800135c <PID_menu+0x23c>)
 80011e2:	f006 fa2f 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x00);
 80011e6:	2080      	movs	r0, #128	; 0x80
 80011e8:	f000 fb4e 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(kp_str);
 80011ec:	485b      	ldr	r0, [pc, #364]	; (800135c <PID_menu+0x23c>)
 80011ee:	f000 fbfb 	bl	80019e8 <lcd_send_string>
		sprintf(ki_str,">Ki = %1.2f",Ki);
 80011f2:	4b5b      	ldr	r3, [pc, #364]	; (8001360 <PID_menu+0x240>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff f9ae 	bl	8000558 <__aeabi_f2d>
 80011fc:	4603      	mov	r3, r0
 80011fe:	460c      	mov	r4, r1
 8001200:	461a      	mov	r2, r3
 8001202:	4623      	mov	r3, r4
 8001204:	495e      	ldr	r1, [pc, #376]	; (8001380 <PID_menu+0x260>)
 8001206:	4858      	ldr	r0, [pc, #352]	; (8001368 <PID_menu+0x248>)
 8001208:	f006 fa1c 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x40);
 800120c:	20c0      	movs	r0, #192	; 0xc0
 800120e:	f000 fb3b 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001212:	4855      	ldr	r0, [pc, #340]	; (8001368 <PID_menu+0x248>)
 8001214:	f000 fbe8 	bl	80019e8 <lcd_send_string>
		sprintf(kd_str," Kd = %1.2f",Kd);
 8001218:	4b54      	ldr	r3, [pc, #336]	; (800136c <PID_menu+0x24c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff f99b 	bl	8000558 <__aeabi_f2d>
 8001222:	4603      	mov	r3, r0
 8001224:	460c      	mov	r4, r1
 8001226:	461a      	mov	r2, r3
 8001228:	4623      	mov	r3, r4
 800122a:	4951      	ldr	r1, [pc, #324]	; (8001370 <PID_menu+0x250>)
 800122c:	4851      	ldr	r0, [pc, #324]	; (8001374 <PID_menu+0x254>)
 800122e:	f006 fa09 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x14);
 8001232:	2094      	movs	r0, #148	; 0x94
 8001234:	f000 fb28 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(kd_str);
 8001238:	484e      	ldr	r0, [pc, #312]	; (8001374 <PID_menu+0x254>)
 800123a:	f000 fbd5 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 800123e:	20d4      	movs	r0, #212	; 0xd4
 8001240:	f000 fb22 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Save & return     ");
 8001244:	484f      	ldr	r0, [pc, #316]	; (8001384 <PID_menu+0x264>)
 8001246:	f000 fbcf 	bl	80019e8 <lcd_send_string>
		break;
 800124a:	e07f      	b.n	800134c <PID_menu+0x22c>
	case 3:
		sprintf(kp_str," Kp = %1.2f",Kp);
 800124c:	4b41      	ldr	r3, [pc, #260]	; (8001354 <PID_menu+0x234>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f981 	bl	8000558 <__aeabi_f2d>
 8001256:	4603      	mov	r3, r0
 8001258:	460c      	mov	r4, r1
 800125a:	461a      	mov	r2, r3
 800125c:	4623      	mov	r3, r4
 800125e:	4947      	ldr	r1, [pc, #284]	; (800137c <PID_menu+0x25c>)
 8001260:	483e      	ldr	r0, [pc, #248]	; (800135c <PID_menu+0x23c>)
 8001262:	f006 f9ef 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x00);
 8001266:	2080      	movs	r0, #128	; 0x80
 8001268:	f000 fb0e 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(kp_str);
 800126c:	483b      	ldr	r0, [pc, #236]	; (800135c <PID_menu+0x23c>)
 800126e:	f000 fbbb 	bl	80019e8 <lcd_send_string>
		sprintf(ki_str," Ki = %1.2f",Ki);
 8001272:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <PID_menu+0x240>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff f96e 	bl	8000558 <__aeabi_f2d>
 800127c:	4603      	mov	r3, r0
 800127e:	460c      	mov	r4, r1
 8001280:	461a      	mov	r2, r3
 8001282:	4623      	mov	r3, r4
 8001284:	4937      	ldr	r1, [pc, #220]	; (8001364 <PID_menu+0x244>)
 8001286:	4838      	ldr	r0, [pc, #224]	; (8001368 <PID_menu+0x248>)
 8001288:	f006 f9dc 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x40);
 800128c:	20c0      	movs	r0, #192	; 0xc0
 800128e:	f000 fafb 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001292:	4835      	ldr	r0, [pc, #212]	; (8001368 <PID_menu+0x248>)
 8001294:	f000 fba8 	bl	80019e8 <lcd_send_string>
		sprintf(kd_str,">Kd = %1.2f",Kd);
 8001298:	4b34      	ldr	r3, [pc, #208]	; (800136c <PID_menu+0x24c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f95b 	bl	8000558 <__aeabi_f2d>
 80012a2:	4603      	mov	r3, r0
 80012a4:	460c      	mov	r4, r1
 80012a6:	461a      	mov	r2, r3
 80012a8:	4623      	mov	r3, r4
 80012aa:	4937      	ldr	r1, [pc, #220]	; (8001388 <PID_menu+0x268>)
 80012ac:	4831      	ldr	r0, [pc, #196]	; (8001374 <PID_menu+0x254>)
 80012ae:	f006 f9c9 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x14);
 80012b2:	2094      	movs	r0, #148	; 0x94
 80012b4:	f000 fae8 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(kd_str);
 80012b8:	482e      	ldr	r0, [pc, #184]	; (8001374 <PID_menu+0x254>)
 80012ba:	f000 fb95 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 80012be:	20d4      	movs	r0, #212	; 0xd4
 80012c0:	f000 fae2 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Save & return     ");
 80012c4:	482f      	ldr	r0, [pc, #188]	; (8001384 <PID_menu+0x264>)
 80012c6:	f000 fb8f 	bl	80019e8 <lcd_send_string>
		break;
 80012ca:	e03f      	b.n	800134c <PID_menu+0x22c>
	case 4:
		sprintf(kp_str," Kp = %1.2f",Kp);
 80012cc:	4b21      	ldr	r3, [pc, #132]	; (8001354 <PID_menu+0x234>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f941 	bl	8000558 <__aeabi_f2d>
 80012d6:	4603      	mov	r3, r0
 80012d8:	460c      	mov	r4, r1
 80012da:	461a      	mov	r2, r3
 80012dc:	4623      	mov	r3, r4
 80012de:	4927      	ldr	r1, [pc, #156]	; (800137c <PID_menu+0x25c>)
 80012e0:	481e      	ldr	r0, [pc, #120]	; (800135c <PID_menu+0x23c>)
 80012e2:	f006 f9af 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x00);
 80012e6:	2080      	movs	r0, #128	; 0x80
 80012e8:	f000 face 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(kp_str);
 80012ec:	481b      	ldr	r0, [pc, #108]	; (800135c <PID_menu+0x23c>)
 80012ee:	f000 fb7b 	bl	80019e8 <lcd_send_string>
		sprintf(ki_str," Ki = %1.2f",Ki);
 80012f2:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <PID_menu+0x240>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f92e 	bl	8000558 <__aeabi_f2d>
 80012fc:	4603      	mov	r3, r0
 80012fe:	460c      	mov	r4, r1
 8001300:	461a      	mov	r2, r3
 8001302:	4623      	mov	r3, r4
 8001304:	4917      	ldr	r1, [pc, #92]	; (8001364 <PID_menu+0x244>)
 8001306:	4818      	ldr	r0, [pc, #96]	; (8001368 <PID_menu+0x248>)
 8001308:	f006 f99c 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x40);
 800130c:	20c0      	movs	r0, #192	; 0xc0
 800130e:	f000 fabb 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001312:	4815      	ldr	r0, [pc, #84]	; (8001368 <PID_menu+0x248>)
 8001314:	f000 fb68 	bl	80019e8 <lcd_send_string>
		sprintf(kd_str," Kd = %1.2f",Kd);
 8001318:	4b14      	ldr	r3, [pc, #80]	; (800136c <PID_menu+0x24c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff f91b 	bl	8000558 <__aeabi_f2d>
 8001322:	4603      	mov	r3, r0
 8001324:	460c      	mov	r4, r1
 8001326:	461a      	mov	r2, r3
 8001328:	4623      	mov	r3, r4
 800132a:	4911      	ldr	r1, [pc, #68]	; (8001370 <PID_menu+0x250>)
 800132c:	4811      	ldr	r0, [pc, #68]	; (8001374 <PID_menu+0x254>)
 800132e:	f006 f989 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x14);
 8001332:	2094      	movs	r0, #148	; 0x94
 8001334:	f000 faa8 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(kd_str);
 8001338:	480e      	ldr	r0, [pc, #56]	; (8001374 <PID_menu+0x254>)
 800133a:	f000 fb55 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x54);
 800133e:	20d4      	movs	r0, #212	; 0xd4
 8001340:	f000 faa2 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(">Save & return     ");
 8001344:	4811      	ldr	r0, [pc, #68]	; (800138c <PID_menu+0x26c>)
 8001346:	f000 fb4f 	bl	80019e8 <lcd_send_string>
		break;
 800134a:	bf00      	nop
	}
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	bd90      	pop	{r4, r7, pc}
 8001354:	20000210 	.word	0x20000210
 8001358:	08008f10 	.word	0x08008f10
 800135c:	20000274 	.word	0x20000274
 8001360:	20000214 	.word	0x20000214
 8001364:	08008f1c 	.word	0x08008f1c
 8001368:	20000250 	.word	0x20000250
 800136c:	20000218 	.word	0x20000218
 8001370:	08008f28 	.word	0x08008f28
 8001374:	20000268 	.word	0x20000268
 8001378:	08008f34 	.word	0x08008f34
 800137c:	08008f4c 	.word	0x08008f4c
 8001380:	08008f58 	.word	0x08008f58
 8001384:	08008f64 	.word	0x08008f64
 8001388:	08008f78 	.word	0x08008f78
 800138c:	08008f84 	.word	0x08008f84

08001390 <Speed_menu>:
void Speed_menu(uint8_t line)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
	switch(line){
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d025      	beq.n	80013ec <Speed_menu+0x5c>
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	d044      	beq.n	800142e <Speed_menu+0x9e>
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d000      	beq.n	80013aa <Speed_menu+0x1a>
		lcd_send_string(Right_str);
		lcd_send_cmd (0x80|0x14);
		lcd_send_string(">Save & return     ");
		break;
	}
}
 80013a8:	e062      	b.n	8001470 <Speed_menu+0xe0>
		sprintf(Left_str,">Left Engine = %u",Left);
 80013aa:	4b33      	ldr	r3, [pc, #204]	; (8001478 <Speed_menu+0xe8>)
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4932      	ldr	r1, [pc, #200]	; (800147c <Speed_menu+0xec>)
 80013b2:	4833      	ldr	r0, [pc, #204]	; (8001480 <Speed_menu+0xf0>)
 80013b4:	f006 f946 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x00);
 80013b8:	2080      	movs	r0, #128	; 0x80
 80013ba:	f000 fa65 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(Left_str);
 80013be:	4830      	ldr	r0, [pc, #192]	; (8001480 <Speed_menu+0xf0>)
 80013c0:	f000 fb12 	bl	80019e8 <lcd_send_string>
		sprintf(Right_str," Right Engine = %u",Right);
 80013c4:	4b2f      	ldr	r3, [pc, #188]	; (8001484 <Speed_menu+0xf4>)
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	461a      	mov	r2, r3
 80013ca:	492f      	ldr	r1, [pc, #188]	; (8001488 <Speed_menu+0xf8>)
 80013cc:	482f      	ldr	r0, [pc, #188]	; (800148c <Speed_menu+0xfc>)
 80013ce:	f006 f939 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x40);
 80013d2:	20c0      	movs	r0, #192	; 0xc0
 80013d4:	f000 fa58 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(Right_str);
 80013d8:	482c      	ldr	r0, [pc, #176]	; (800148c <Speed_menu+0xfc>)
 80013da:	f000 fb05 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x14);
 80013de:	2094      	movs	r0, #148	; 0x94
 80013e0:	f000 fa52 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Save & return     ");
 80013e4:	482a      	ldr	r0, [pc, #168]	; (8001490 <Speed_menu+0x100>)
 80013e6:	f000 faff 	bl	80019e8 <lcd_send_string>
		break;
 80013ea:	e041      	b.n	8001470 <Speed_menu+0xe0>
		sprintf(Left_str," Left Engine = %u",Left);
 80013ec:	4b22      	ldr	r3, [pc, #136]	; (8001478 <Speed_menu+0xe8>)
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	4928      	ldr	r1, [pc, #160]	; (8001494 <Speed_menu+0x104>)
 80013f4:	4822      	ldr	r0, [pc, #136]	; (8001480 <Speed_menu+0xf0>)
 80013f6:	f006 f925 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x00);
 80013fa:	2080      	movs	r0, #128	; 0x80
 80013fc:	f000 fa44 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(Left_str);
 8001400:	481f      	ldr	r0, [pc, #124]	; (8001480 <Speed_menu+0xf0>)
 8001402:	f000 faf1 	bl	80019e8 <lcd_send_string>
		sprintf(Right_str,">Right Engine = %u",Right);
 8001406:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <Speed_menu+0xf4>)
 8001408:	881b      	ldrh	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	4922      	ldr	r1, [pc, #136]	; (8001498 <Speed_menu+0x108>)
 800140e:	481f      	ldr	r0, [pc, #124]	; (800148c <Speed_menu+0xfc>)
 8001410:	f006 f918 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x40);
 8001414:	20c0      	movs	r0, #192	; 0xc0
 8001416:	f000 fa37 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(Right_str);
 800141a:	481c      	ldr	r0, [pc, #112]	; (800148c <Speed_menu+0xfc>)
 800141c:	f000 fae4 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x14);
 8001420:	2094      	movs	r0, #148	; 0x94
 8001422:	f000 fa31 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(" Save & return     ");
 8001426:	481a      	ldr	r0, [pc, #104]	; (8001490 <Speed_menu+0x100>)
 8001428:	f000 fade 	bl	80019e8 <lcd_send_string>
		break;
 800142c:	e020      	b.n	8001470 <Speed_menu+0xe0>
		sprintf(Left_str," Left Engine = %u",Left);
 800142e:	4b12      	ldr	r3, [pc, #72]	; (8001478 <Speed_menu+0xe8>)
 8001430:	881b      	ldrh	r3, [r3, #0]
 8001432:	461a      	mov	r2, r3
 8001434:	4917      	ldr	r1, [pc, #92]	; (8001494 <Speed_menu+0x104>)
 8001436:	4812      	ldr	r0, [pc, #72]	; (8001480 <Speed_menu+0xf0>)
 8001438:	f006 f904 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x00);
 800143c:	2080      	movs	r0, #128	; 0x80
 800143e:	f000 fa23 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(Left_str);
 8001442:	480f      	ldr	r0, [pc, #60]	; (8001480 <Speed_menu+0xf0>)
 8001444:	f000 fad0 	bl	80019e8 <lcd_send_string>
		sprintf(Right_str," Right Engine = %u",Right);
 8001448:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <Speed_menu+0xf4>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	490e      	ldr	r1, [pc, #56]	; (8001488 <Speed_menu+0xf8>)
 8001450:	480e      	ldr	r0, [pc, #56]	; (800148c <Speed_menu+0xfc>)
 8001452:	f006 f8f7 	bl	8007644 <siprintf>
		lcd_send_cmd (0x80|0x40);
 8001456:	20c0      	movs	r0, #192	; 0xc0
 8001458:	f000 fa16 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(Right_str);
 800145c:	480b      	ldr	r0, [pc, #44]	; (800148c <Speed_menu+0xfc>)
 800145e:	f000 fac3 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x14);
 8001462:	2094      	movs	r0, #148	; 0x94
 8001464:	f000 fa10 	bl	8001888 <lcd_send_cmd>
		lcd_send_string(">Save & return     ");
 8001468:	480c      	ldr	r0, [pc, #48]	; (800149c <Speed_menu+0x10c>)
 800146a:	f000 fabd 	bl	80019e8 <lcd_send_string>
		break;
 800146e:	bf00      	nop
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	2000020c 	.word	0x2000020c
 800147c:	08008f98 	.word	0x08008f98
 8001480:	20000240 	.word	0x20000240
 8001484:	2000020e 	.word	0x2000020e
 8001488:	08008fac 	.word	0x08008fac
 800148c:	20000230 	.word	0x20000230
 8001490:	08008f64 	.word	0x08008f64
 8001494:	08008fc0 	.word	0x08008fc0
 8001498:	08008fd4 	.word	0x08008fd4
 800149c:	08008f84 	.word	0x08008f84

080014a0 <Color_Studying_process>:
void Color_Studying_process(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
	for(int i = 0;i<5;i++){
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]
 80014aa:	e022      	b.n	80014f2 <Color_Studying_process+0x52>
	lcd_send_cmd (0x80|0x00);
 80014ac:	2080      	movs	r0, #128	; 0x80
 80014ae:	f000 f9eb 	bl	8001888 <lcd_send_cmd>
	lcd_send_string("Processing .       ");
 80014b2:	481c      	ldr	r0, [pc, #112]	; (8001524 <Color_Studying_process+0x84>)
 80014b4:	f000 fa98 	bl	80019e8 <lcd_send_string>
	HAL_Delay(500);
 80014b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014bc:	f001 fcca 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x80|0x00);
 80014c0:	2080      	movs	r0, #128	; 0x80
 80014c2:	f000 f9e1 	bl	8001888 <lcd_send_cmd>
	lcd_send_string("Processing . .     ");
 80014c6:	4818      	ldr	r0, [pc, #96]	; (8001528 <Color_Studying_process+0x88>)
 80014c8:	f000 fa8e 	bl	80019e8 <lcd_send_string>
	HAL_Delay(500);
 80014cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014d0:	f001 fcc0 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x80|0x00);
 80014d4:	2080      	movs	r0, #128	; 0x80
 80014d6:	f000 f9d7 	bl	8001888 <lcd_send_cmd>
	lcd_send_string("Processing . . .   ");
 80014da:	4814      	ldr	r0, [pc, #80]	; (800152c <Color_Studying_process+0x8c>)
 80014dc:	f000 fa84 	bl	80019e8 <lcd_send_string>
	HAL_Delay(500);
 80014e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014e4:	f001 fcb6 	bl	8002e54 <HAL_Delay>
	lcd_clear();
 80014e8:	f000 fa2e 	bl	8001948 <lcd_clear>
	for(int i = 0;i<5;i++){
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3301      	adds	r3, #1
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2b04      	cmp	r3, #4
 80014f6:	ddd9      	ble.n	80014ac <Color_Studying_process+0xc>
	}
	HAL_Delay(100);
 80014f8:	2064      	movs	r0, #100	; 0x64
 80014fa:	f001 fcab 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x80|0x00);
 80014fe:	2080      	movs	r0, #128	; 0x80
 8001500:	f000 f9c2 	bl	8001888 <lcd_send_cmd>
	lcd_send_string("Done               ");
 8001504:	480a      	ldr	r0, [pc, #40]	; (8001530 <Color_Studying_process+0x90>)
 8001506:	f000 fa6f 	bl	80019e8 <lcd_send_string>
	HAL_Delay(500);
 800150a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800150e:	f001 fca1 	bl	8002e54 <HAL_Delay>
	Menu_type = Main_menu;
 8001512:	4b08      	ldr	r3, [pc, #32]	; (8001534 <Color_Studying_process+0x94>)
 8001514:	2201      	movs	r2, #1
 8001516:	701a      	strb	r2, [r3, #0]
	lcd_clear();
 8001518:	f000 fa16 	bl	8001948 <lcd_clear>
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	08008fe8 	.word	0x08008fe8
 8001528:	08008ffc 	.word	0x08008ffc
 800152c:	08009010 	.word	0x08009010
 8001530:	08009024 	.word	0x08009024
 8001534:	20000001 	.word	0x20000001

08001538 <LineDetect_show>:
void LineDetect_show(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80|0x00);
 800153e:	2080      	movs	r0, #128	; 0x80
 8001540:	f000 f9a2 	bl	8001888 <lcd_send_cmd>
	lcd_send_string("Line Detect        ");
 8001544:	4857      	ldr	r0, [pc, #348]	; (80016a4 <LineDetect_show+0x16c>)
 8001546:	f000 fa4f 	bl	80019e8 <lcd_send_string>
	lcd_send_cmd (0x80|0x40);
 800154a:	20c0      	movs	r0, #192	; 0xc0
 800154c:	f000 f99c 	bl	8001888 <lcd_send_cmd>
	lcd_send_string("Press C for cancer ");
 8001550:	4855      	ldr	r0, [pc, #340]	; (80016a8 <LineDetect_show+0x170>)
 8001552:	f000 fa49 	bl	80019e8 <lcd_send_string>
	while(cancer_menu){
 8001556:	e099      	b.n	800168c <LineDetect_show+0x154>
		for(int i=0;i<6;i++)
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	e092      	b.n	8001684 <LineDetect_show+0x14c>
		{
			if(Sensor_ADC_Value[0] > Sensor_Threshold[0]){
 800155e:	4b53      	ldr	r3, [pc, #332]	; (80016ac <LineDetect_show+0x174>)
 8001560:	881a      	ldrh	r2, [r3, #0]
 8001562:	4b53      	ldr	r3, [pc, #332]	; (80016b0 <LineDetect_show+0x178>)
 8001564:	881b      	ldrh	r3, [r3, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d905      	bls.n	8001576 <LineDetect_show+0x3e>
				lcd_send_cmd (0x80|0x16);
 800156a:	2096      	movs	r0, #150	; 0x96
 800156c:	f000 f98c 	bl	8001888 <lcd_send_cmd>
				lcd_send_string("1");}
 8001570:	4850      	ldr	r0, [pc, #320]	; (80016b4 <LineDetect_show+0x17c>)
 8001572:	f000 fa39 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[1] > Sensor_Threshold[1]){
 8001576:	4b4d      	ldr	r3, [pc, #308]	; (80016ac <LineDetect_show+0x174>)
 8001578:	885a      	ldrh	r2, [r3, #2]
 800157a:	4b4d      	ldr	r3, [pc, #308]	; (80016b0 <LineDetect_show+0x178>)
 800157c:	885b      	ldrh	r3, [r3, #2]
 800157e:	429a      	cmp	r2, r3
 8001580:	d905      	bls.n	800158e <LineDetect_show+0x56>
				lcd_send_cmd (0x80|0x18);
 8001582:	2098      	movs	r0, #152	; 0x98
 8001584:	f000 f980 	bl	8001888 <lcd_send_cmd>
				lcd_send_string("1");}
 8001588:	484a      	ldr	r0, [pc, #296]	; (80016b4 <LineDetect_show+0x17c>)
 800158a:	f000 fa2d 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[2] > Sensor_Threshold[2]){
 800158e:	4b47      	ldr	r3, [pc, #284]	; (80016ac <LineDetect_show+0x174>)
 8001590:	889a      	ldrh	r2, [r3, #4]
 8001592:	4b47      	ldr	r3, [pc, #284]	; (80016b0 <LineDetect_show+0x178>)
 8001594:	889b      	ldrh	r3, [r3, #4]
 8001596:	429a      	cmp	r2, r3
 8001598:	d905      	bls.n	80015a6 <LineDetect_show+0x6e>
				lcd_send_cmd (0x80|0x1A);
 800159a:	209a      	movs	r0, #154	; 0x9a
 800159c:	f000 f974 	bl	8001888 <lcd_send_cmd>
				lcd_send_string("1");}
 80015a0:	4844      	ldr	r0, [pc, #272]	; (80016b4 <LineDetect_show+0x17c>)
 80015a2:	f000 fa21 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[3] > Sensor_Threshold[3]){
 80015a6:	4b41      	ldr	r3, [pc, #260]	; (80016ac <LineDetect_show+0x174>)
 80015a8:	88da      	ldrh	r2, [r3, #6]
 80015aa:	4b41      	ldr	r3, [pc, #260]	; (80016b0 <LineDetect_show+0x178>)
 80015ac:	88db      	ldrh	r3, [r3, #6]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d905      	bls.n	80015be <LineDetect_show+0x86>
				lcd_send_cmd (0x80|0x1C);
 80015b2:	209c      	movs	r0, #156	; 0x9c
 80015b4:	f000 f968 	bl	8001888 <lcd_send_cmd>
				lcd_send_string("1");}
 80015b8:	483e      	ldr	r0, [pc, #248]	; (80016b4 <LineDetect_show+0x17c>)
 80015ba:	f000 fa15 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[4] > Sensor_Threshold[4]){
 80015be:	4b3b      	ldr	r3, [pc, #236]	; (80016ac <LineDetect_show+0x174>)
 80015c0:	891a      	ldrh	r2, [r3, #8]
 80015c2:	4b3b      	ldr	r3, [pc, #236]	; (80016b0 <LineDetect_show+0x178>)
 80015c4:	891b      	ldrh	r3, [r3, #8]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d905      	bls.n	80015d6 <LineDetect_show+0x9e>
				lcd_send_cmd (0x80|0x1E);
 80015ca:	209e      	movs	r0, #158	; 0x9e
 80015cc:	f000 f95c 	bl	8001888 <lcd_send_cmd>
				lcd_send_string("1");}
 80015d0:	4838      	ldr	r0, [pc, #224]	; (80016b4 <LineDetect_show+0x17c>)
 80015d2:	f000 fa09 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[5] > Sensor_Threshold[5]){
 80015d6:	4b35      	ldr	r3, [pc, #212]	; (80016ac <LineDetect_show+0x174>)
 80015d8:	895a      	ldrh	r2, [r3, #10]
 80015da:	4b35      	ldr	r3, [pc, #212]	; (80016b0 <LineDetect_show+0x178>)
 80015dc:	895b      	ldrh	r3, [r3, #10]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d905      	bls.n	80015ee <LineDetect_show+0xb6>
				lcd_send_cmd (0x80|0x20);
 80015e2:	20a0      	movs	r0, #160	; 0xa0
 80015e4:	f000 f950 	bl	8001888 <lcd_send_cmd>
				lcd_send_string("1");}
 80015e8:	4832      	ldr	r0, [pc, #200]	; (80016b4 <LineDetect_show+0x17c>)
 80015ea:	f000 f9fd 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[0] < Sensor_Threshold[0]){
 80015ee:	4b2f      	ldr	r3, [pc, #188]	; (80016ac <LineDetect_show+0x174>)
 80015f0:	881a      	ldrh	r2, [r3, #0]
 80015f2:	4b2f      	ldr	r3, [pc, #188]	; (80016b0 <LineDetect_show+0x178>)
 80015f4:	881b      	ldrh	r3, [r3, #0]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d205      	bcs.n	8001606 <LineDetect_show+0xce>
				lcd_send_cmd (0x80|0x16);
 80015fa:	2096      	movs	r0, #150	; 0x96
 80015fc:	f000 f944 	bl	8001888 <lcd_send_cmd>
				lcd_send_string(" ");}
 8001600:	482d      	ldr	r0, [pc, #180]	; (80016b8 <LineDetect_show+0x180>)
 8001602:	f000 f9f1 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[1] < Sensor_Threshold[1]){
 8001606:	4b29      	ldr	r3, [pc, #164]	; (80016ac <LineDetect_show+0x174>)
 8001608:	885a      	ldrh	r2, [r3, #2]
 800160a:	4b29      	ldr	r3, [pc, #164]	; (80016b0 <LineDetect_show+0x178>)
 800160c:	885b      	ldrh	r3, [r3, #2]
 800160e:	429a      	cmp	r2, r3
 8001610:	d205      	bcs.n	800161e <LineDetect_show+0xe6>
				lcd_send_cmd (0x80|0x18);
 8001612:	2098      	movs	r0, #152	; 0x98
 8001614:	f000 f938 	bl	8001888 <lcd_send_cmd>
				lcd_send_string(" ");}
 8001618:	4827      	ldr	r0, [pc, #156]	; (80016b8 <LineDetect_show+0x180>)
 800161a:	f000 f9e5 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[2] < Sensor_Threshold[2]){
 800161e:	4b23      	ldr	r3, [pc, #140]	; (80016ac <LineDetect_show+0x174>)
 8001620:	889a      	ldrh	r2, [r3, #4]
 8001622:	4b23      	ldr	r3, [pc, #140]	; (80016b0 <LineDetect_show+0x178>)
 8001624:	889b      	ldrh	r3, [r3, #4]
 8001626:	429a      	cmp	r2, r3
 8001628:	d205      	bcs.n	8001636 <LineDetect_show+0xfe>
				lcd_send_cmd (0x80|0x1A);
 800162a:	209a      	movs	r0, #154	; 0x9a
 800162c:	f000 f92c 	bl	8001888 <lcd_send_cmd>
				lcd_send_string(" ");}
 8001630:	4821      	ldr	r0, [pc, #132]	; (80016b8 <LineDetect_show+0x180>)
 8001632:	f000 f9d9 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[3] < Sensor_Threshold[3]){
 8001636:	4b1d      	ldr	r3, [pc, #116]	; (80016ac <LineDetect_show+0x174>)
 8001638:	88da      	ldrh	r2, [r3, #6]
 800163a:	4b1d      	ldr	r3, [pc, #116]	; (80016b0 <LineDetect_show+0x178>)
 800163c:	88db      	ldrh	r3, [r3, #6]
 800163e:	429a      	cmp	r2, r3
 8001640:	d205      	bcs.n	800164e <LineDetect_show+0x116>
				lcd_send_cmd (0x80|0x1C);
 8001642:	209c      	movs	r0, #156	; 0x9c
 8001644:	f000 f920 	bl	8001888 <lcd_send_cmd>
				lcd_send_string(" ");}
 8001648:	481b      	ldr	r0, [pc, #108]	; (80016b8 <LineDetect_show+0x180>)
 800164a:	f000 f9cd 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[4] < Sensor_Threshold[4]){
 800164e:	4b17      	ldr	r3, [pc, #92]	; (80016ac <LineDetect_show+0x174>)
 8001650:	891a      	ldrh	r2, [r3, #8]
 8001652:	4b17      	ldr	r3, [pc, #92]	; (80016b0 <LineDetect_show+0x178>)
 8001654:	891b      	ldrh	r3, [r3, #8]
 8001656:	429a      	cmp	r2, r3
 8001658:	d205      	bcs.n	8001666 <LineDetect_show+0x12e>
				lcd_send_cmd (0x80|0x1E);
 800165a:	209e      	movs	r0, #158	; 0x9e
 800165c:	f000 f914 	bl	8001888 <lcd_send_cmd>
				lcd_send_string(" ");}
 8001660:	4815      	ldr	r0, [pc, #84]	; (80016b8 <LineDetect_show+0x180>)
 8001662:	f000 f9c1 	bl	80019e8 <lcd_send_string>
			if(Sensor_ADC_Value[5] < Sensor_Threshold[5]){
 8001666:	4b11      	ldr	r3, [pc, #68]	; (80016ac <LineDetect_show+0x174>)
 8001668:	895a      	ldrh	r2, [r3, #10]
 800166a:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <LineDetect_show+0x178>)
 800166c:	895b      	ldrh	r3, [r3, #10]
 800166e:	429a      	cmp	r2, r3
 8001670:	d205      	bcs.n	800167e <LineDetect_show+0x146>
				lcd_send_cmd (0x80|0x20);
 8001672:	20a0      	movs	r0, #160	; 0xa0
 8001674:	f000 f908 	bl	8001888 <lcd_send_cmd>
				lcd_send_string(" ");}
 8001678:	480f      	ldr	r0, [pc, #60]	; (80016b8 <LineDetect_show+0x180>)
 800167a:	f000 f9b5 	bl	80019e8 <lcd_send_string>
		for(int i=0;i<6;i++)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	3301      	adds	r3, #1
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b05      	cmp	r3, #5
 8001688:	f77f af69 	ble.w	800155e <LineDetect_show+0x26>
	while(cancer_menu){
 800168c:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <LineDetect_show+0x184>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	f47f af61 	bne.w	8001558 <LineDetect_show+0x20>
		}
	}
	lcd_clear();
 8001696:	f000 f957 	bl	8001948 <lcd_clear>
}
 800169a:	bf00      	nop
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	08009038 	.word	0x08009038
 80016a8:	0800904c 	.word	0x0800904c
 80016ac:	2000025c 	.word	0x2000025c
 80016b0:	20000004 	.word	0x20000004
 80016b4:	08009060 	.word	0x08009060
 80016b8:	08009064 	.word	0x08009064
 80016bc:	20000011 	.word	0x20000011

080016c0 <Running>:
void Running(void) // Activate the car for running
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	while(cancer_running){
 80016c4:	e00b      	b.n	80016de <Running+0x1e>
		lcd_send_cmd (0x80|0x00);
 80016c6:	2080      	movs	r0, #128	; 0x80
 80016c8:	f000 f8de 	bl	8001888 <lcd_send_cmd>
		lcd_send_string("Car is Running!        ");
 80016cc:	4808      	ldr	r0, [pc, #32]	; (80016f0 <Running+0x30>)
 80016ce:	f000 f98b 	bl	80019e8 <lcd_send_string>
		lcd_send_cmd (0x80|0x40);
 80016d2:	20c0      	movs	r0, #192	; 0xc0
 80016d4:	f000 f8d8 	bl	8001888 <lcd_send_cmd>
		lcd_send_string("Press C for cancer     ");
 80016d8:	4806      	ldr	r0, [pc, #24]	; (80016f4 <Running+0x34>)
 80016da:	f000 f985 	bl	80019e8 <lcd_send_string>
	while(cancer_running){
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <Running+0x38>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1ef      	bne.n	80016c6 <Running+0x6>
	}
	lcd_clear();
 80016e6:	f000 f92f 	bl	8001948 <lcd_clear>
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	08009068 	.word	0x08009068
 80016f4:	08009080 	.word	0x08009080
 80016f8:	20000012 	.word	0x20000012

080016fc <executeAction>:
void executeAction(uint8_t line)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
	switch(line)
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	3b01      	subs	r3, #1
 800170a:	2b04      	cmp	r3, #4
 800170c:	f200 80a8 	bhi.w	8001860 <executeAction+0x164>
 8001710:	a201      	add	r2, pc, #4	; (adr r2, 8001718 <executeAction+0x1c>)
 8001712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001716:	bf00      	nop
 8001718:	0800172d 	.word	0x0800172d
 800171c:	08001789 	.word	0x08001789
 8001720:	080017df 	.word	0x080017df
 8001724:	08001821 	.word	0x08001821
 8001728:	08001845 	.word	0x08001845
	{
	case 1:
		switch(Menu_type){
 800172c:	4b4e      	ldr	r3, [pc, #312]	; (8001868 <executeAction+0x16c>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b03      	cmp	r3, #3
 8001732:	d00a      	beq.n	800174a <executeAction+0x4e>
 8001734:	2b04      	cmp	r3, #4
 8001736:	d016      	beq.n	8001766 <executeAction+0x6a>
 8001738:	2b01      	cmp	r3, #1
 800173a:	d122      	bne.n	8001782 <executeAction+0x86>
			case Main_menu:
				cancer_running = 1;
 800173c:	4b4b      	ldr	r3, [pc, #300]	; (800186c <executeAction+0x170>)
 800173e:	2201      	movs	r2, #1
 8001740:	701a      	strb	r2, [r3, #0]
				Menu_type = Running_Process;
 8001742:	4b49      	ldr	r3, [pc, #292]	; (8001868 <executeAction+0x16c>)
 8001744:	2200      	movs	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]
				break;
 8001748:	e01b      	b.n	8001782 <executeAction+0x86>
			case PID_Menu:
				if(Kp_modify_flag == 0)
 800174a:	4b49      	ldr	r3, [pc, #292]	; (8001870 <executeAction+0x174>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d105      	bne.n	800175e <executeAction+0x62>
				{
					Kp_modify_flag = 1;
 8001752:	4b47      	ldr	r3, [pc, #284]	; (8001870 <executeAction+0x174>)
 8001754:	2201      	movs	r2, #1
 8001756:	701a      	strb	r2, [r3, #0]
					line = 1;
 8001758:	2301      	movs	r3, #1
 800175a:	71fb      	strb	r3, [r7, #7]
				}
				else
				{
					Kp_modify_flag = 0;
				}
				break;
 800175c:	e011      	b.n	8001782 <executeAction+0x86>
					Kp_modify_flag = 0;
 800175e:	4b44      	ldr	r3, [pc, #272]	; (8001870 <executeAction+0x174>)
 8001760:	2200      	movs	r2, #0
 8001762:	701a      	strb	r2, [r3, #0]
				break;
 8001764:	e00d      	b.n	8001782 <executeAction+0x86>
			case Engine_menu:
				if( Left_modify_flag== 0)
 8001766:	4b43      	ldr	r3, [pc, #268]	; (8001874 <executeAction+0x178>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d105      	bne.n	800177a <executeAction+0x7e>
				{
					Left_modify_flag = 1;
 800176e:	4b41      	ldr	r3, [pc, #260]	; (8001874 <executeAction+0x178>)
 8001770:	2201      	movs	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
					line = 1;
 8001774:	2301      	movs	r3, #1
 8001776:	71fb      	strb	r3, [r7, #7]
				}
				else
				{
					Left_modify_flag = 0;
				}
				break;
 8001778:	e002      	b.n	8001780 <executeAction+0x84>
					Left_modify_flag = 0;
 800177a:	4b3e      	ldr	r3, [pc, #248]	; (8001874 <executeAction+0x178>)
 800177c:	2200      	movs	r2, #0
 800177e:	701a      	strb	r2, [r3, #0]
				break;
 8001780:	bf00      	nop

			}
		lcd_clear();
 8001782:	f000 f8e1 	bl	8001948 <lcd_clear>
		break;
 8001786:	e06b      	b.n	8001860 <executeAction+0x164>
	case 2:
		switch(Menu_type){
 8001788:	4b37      	ldr	r3, [pc, #220]	; (8001868 <executeAction+0x16c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b03      	cmp	r3, #3
 800178e:	d007      	beq.n	80017a0 <executeAction+0xa4>
 8001790:	2b04      	cmp	r3, #4
 8001792:	d013      	beq.n	80017bc <executeAction+0xc0>
 8001794:	2b01      	cmp	r3, #1
 8001796:	d11f      	bne.n	80017d8 <executeAction+0xdc>
			case Main_menu:
				Menu_type = Color_Processing;
 8001798:	4b33      	ldr	r3, [pc, #204]	; (8001868 <executeAction+0x16c>)
 800179a:	2202      	movs	r2, #2
 800179c:	701a      	strb	r2, [r3, #0]
				break;
 800179e:	e01b      	b.n	80017d8 <executeAction+0xdc>
			case PID_Menu:
				if(Ki_modify_flag == 0)
 80017a0:	4b35      	ldr	r3, [pc, #212]	; (8001878 <executeAction+0x17c>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d105      	bne.n	80017b4 <executeAction+0xb8>
				{
					Ki_modify_flag = 1;
 80017a8:	4b33      	ldr	r3, [pc, #204]	; (8001878 <executeAction+0x17c>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
					line = 2;
 80017ae:	2302      	movs	r3, #2
 80017b0:	71fb      	strb	r3, [r7, #7]
				}
				else
				{
					Ki_modify_flag = 0;
				}
				break;
 80017b2:	e011      	b.n	80017d8 <executeAction+0xdc>
					Ki_modify_flag = 0;
 80017b4:	4b30      	ldr	r3, [pc, #192]	; (8001878 <executeAction+0x17c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
				break;
 80017ba:	e00d      	b.n	80017d8 <executeAction+0xdc>
			case Engine_menu:
				if( Right_modify_flag== 0)
 80017bc:	4b2f      	ldr	r3, [pc, #188]	; (800187c <executeAction+0x180>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d105      	bne.n	80017d0 <executeAction+0xd4>
				{
					Right_modify_flag = 1;
 80017c4:	4b2d      	ldr	r3, [pc, #180]	; (800187c <executeAction+0x180>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	701a      	strb	r2, [r3, #0]
					line = 2;
 80017ca:	2302      	movs	r3, #2
 80017cc:	71fb      	strb	r3, [r7, #7]
				}
				else
				{
					Right_modify_flag = 0;
				}
				break;
 80017ce:	e002      	b.n	80017d6 <executeAction+0xda>
					Right_modify_flag = 0;
 80017d0:	4b2a      	ldr	r3, [pc, #168]	; (800187c <executeAction+0x180>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
				break;
 80017d6:	bf00      	nop
			}
		lcd_clear();
 80017d8:	f000 f8b6 	bl	8001948 <lcd_clear>
		break;
 80017dc:	e040      	b.n	8001860 <executeAction+0x164>
	case 3:
		switch(Menu_type){
 80017de:	4b22      	ldr	r3, [pc, #136]	; (8001868 <executeAction+0x16c>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d007      	beq.n	80017f6 <executeAction+0xfa>
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	d013      	beq.n	8001812 <executeAction+0x116>
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d115      	bne.n	800181a <executeAction+0x11e>
			case Main_menu:
				Menu_type = PID_Menu;
 80017ee:	4b1e      	ldr	r3, [pc, #120]	; (8001868 <executeAction+0x16c>)
 80017f0:	2203      	movs	r2, #3
 80017f2:	701a      	strb	r2, [r3, #0]
				break;
 80017f4:	e011      	b.n	800181a <executeAction+0x11e>
			case PID_Menu:
				if(Kd_modify_flag == 0)
 80017f6:	4b22      	ldr	r3, [pc, #136]	; (8001880 <executeAction+0x184>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d105      	bne.n	800180a <executeAction+0x10e>
				{
					Kd_modify_flag = 1;
 80017fe:	4b20      	ldr	r3, [pc, #128]	; (8001880 <executeAction+0x184>)
 8001800:	2201      	movs	r2, #1
 8001802:	701a      	strb	r2, [r3, #0]
					line = 3;
 8001804:	2303      	movs	r3, #3
 8001806:	71fb      	strb	r3, [r7, #7]
				}
				else
				{
					Kd_modify_flag = 0;
				}
				break;
 8001808:	e007      	b.n	800181a <executeAction+0x11e>
					Kd_modify_flag = 0;
 800180a:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <executeAction+0x184>)
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]
				break;
 8001810:	e003      	b.n	800181a <executeAction+0x11e>
			case Engine_menu:
				Menu_type = Main_menu;
 8001812:	4b15      	ldr	r3, [pc, #84]	; (8001868 <executeAction+0x16c>)
 8001814:	2201      	movs	r2, #1
 8001816:	701a      	strb	r2, [r3, #0]
				break;
 8001818:	bf00      	nop

		}
		lcd_clear();
 800181a:	f000 f895 	bl	8001948 <lcd_clear>
		break;
 800181e:	e01f      	b.n	8001860 <executeAction+0x164>
	case 4:
		switch(Menu_type){
 8001820:	4b11      	ldr	r3, [pc, #68]	; (8001868 <executeAction+0x16c>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d002      	beq.n	800182e <executeAction+0x132>
 8001828:	2b03      	cmp	r3, #3
 800182a:	d004      	beq.n	8001836 <executeAction+0x13a>
 800182c:	e007      	b.n	800183e <executeAction+0x142>
			case Main_menu:
				Menu_type = Engine_menu;
 800182e:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <executeAction+0x16c>)
 8001830:	2204      	movs	r2, #4
 8001832:	701a      	strb	r2, [r3, #0]
				break;
 8001834:	e003      	b.n	800183e <executeAction+0x142>
			case PID_Menu:
				Menu_type = Main_menu;
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <executeAction+0x16c>)
 8001838:	2201      	movs	r2, #1
 800183a:	701a      	strb	r2, [r3, #0]
				break;
 800183c:	bf00      	nop
			}
		lcd_clear();
 800183e:	f000 f883 	bl	8001948 <lcd_clear>
		break;
 8001842:	e00d      	b.n	8001860 <executeAction+0x164>
	case 5:
		switch(Menu_type){
 8001844:	4b08      	ldr	r3, [pc, #32]	; (8001868 <executeAction+0x16c>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d106      	bne.n	800185a <executeAction+0x15e>
			case Main_menu:
				cancer_menu = 1;
 800184c:	4b0d      	ldr	r3, [pc, #52]	; (8001884 <executeAction+0x188>)
 800184e:	2201      	movs	r2, #1
 8001850:	701a      	strb	r2, [r3, #0]
				Menu_type = LineDetect_Show;
 8001852:	4b05      	ldr	r3, [pc, #20]	; (8001868 <executeAction+0x16c>)
 8001854:	2205      	movs	r2, #5
 8001856:	701a      	strb	r2, [r3, #0]
				break;
 8001858:	bf00      	nop
		}
		lcd_clear();
 800185a:	f000 f875 	bl	8001948 <lcd_clear>
		break;
 800185e:	bf00      	nop
	}
}
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000001 	.word	0x20000001
 800186c:	20000012 	.word	0x20000012
 8001870:	2000021c 	.word	0x2000021c
 8001874:	2000021f 	.word	0x2000021f
 8001878:	2000021d 	.word	0x2000021d
 800187c:	20000220 	.word	0x20000220
 8001880:	2000021e 	.word	0x2000021e
 8001884:	20000011 	.word	0x20000011

08001888 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c3;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af02      	add	r7, sp, #8
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	f023 030f 	bic.w	r3, r3, #15
 8001898:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	011b      	lsls	r3, r3, #4
 800189e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
 80018a2:	f043 030c 	orr.w	r3, r3, #12
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
 80018ac:	f043 0308 	orr.w	r3, r3, #8
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80018b4:	7bbb      	ldrb	r3, [r7, #14]
 80018b6:	f043 030c 	orr.w	r3, r3, #12
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80018be:	7bbb      	ldrb	r3, [r7, #14]
 80018c0:	f043 0308 	orr.w	r3, r3, #8
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c3, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80018c8:	f107 0208 	add.w	r2, r7, #8
 80018cc:	2364      	movs	r3, #100	; 0x64
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	2304      	movs	r3, #4
 80018d2:	214e      	movs	r1, #78	; 0x4e
 80018d4:	4803      	ldr	r0, [pc, #12]	; (80018e4 <lcd_send_cmd+0x5c>)
 80018d6:	f002 ff8d 	bl	80047f4 <HAL_I2C_Master_Transmit>
}
 80018da:	bf00      	nop
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000280 	.word	0x20000280

080018e8 <lcd_send_data>:

void lcd_send_data (char data)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af02      	add	r7, sp, #8
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	f023 030f 	bic.w	r3, r3, #15
 80018f8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	011b      	lsls	r3, r3, #4
 80018fe:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	f043 030d 	orr.w	r3, r3, #13
 8001906:	b2db      	uxtb	r3, r3
 8001908:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	f043 0309 	orr.w	r3, r3, #9
 8001910:	b2db      	uxtb	r3, r3
 8001912:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8001914:	7bbb      	ldrb	r3, [r7, #14]
 8001916:	f043 030d 	orr.w	r3, r3, #13
 800191a:	b2db      	uxtb	r3, r3
 800191c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 800191e:	7bbb      	ldrb	r3, [r7, #14]
 8001920:	f043 0309 	orr.w	r3, r3, #9
 8001924:	b2db      	uxtb	r3, r3
 8001926:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c3, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001928:	f107 0208 	add.w	r2, r7, #8
 800192c:	2364      	movs	r3, #100	; 0x64
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	2304      	movs	r3, #4
 8001932:	214e      	movs	r1, #78	; 0x4e
 8001934:	4803      	ldr	r0, [pc, #12]	; (8001944 <lcd_send_data+0x5c>)
 8001936:	f002 ff5d 	bl	80047f4 <HAL_I2C_Master_Transmit>
}
 800193a:	bf00      	nop
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000280 	.word	0x20000280

08001948 <lcd_clear>:

void lcd_clear (void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 800194e:	2000      	movs	r0, #0
 8001950:	f7ff ff9a 	bl	8001888 <lcd_send_cmd>
	for (int i=0; i<100; i++)
 8001954:	2300      	movs	r3, #0
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	e005      	b.n	8001966 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800195a:	2020      	movs	r0, #32
 800195c:	f7ff ffc4 	bl	80018e8 <lcd_send_data>
	for (int i=0; i<100; i++)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3301      	adds	r3, #1
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b63      	cmp	r3, #99	; 0x63
 800196a:	ddf6      	ble.n	800195a <lcd_clear+0x12>
	}
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <lcd_init>:

void lcd_init (void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001978:	2032      	movs	r0, #50	; 0x32
 800197a:	f001 fa6b 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x30);
 800197e:	2030      	movs	r0, #48	; 0x30
 8001980:	f7ff ff82 	bl	8001888 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001984:	2005      	movs	r0, #5
 8001986:	f001 fa65 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x30);
 800198a:	2030      	movs	r0, #48	; 0x30
 800198c:	f7ff ff7c 	bl	8001888 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001990:	2001      	movs	r0, #1
 8001992:	f001 fa5f 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001996:	2030      	movs	r0, #48	; 0x30
 8001998:	f7ff ff76 	bl	8001888 <lcd_send_cmd>
	HAL_Delay(10);
 800199c:	200a      	movs	r0, #10
 800199e:	f001 fa59 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80019a2:	2020      	movs	r0, #32
 80019a4:	f7ff ff70 	bl	8001888 <lcd_send_cmd>
	HAL_Delay(10);
 80019a8:	200a      	movs	r0, #10
 80019aa:	f001 fa53 	bl	8002e54 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80019ae:	2028      	movs	r0, #40	; 0x28
 80019b0:	f7ff ff6a 	bl	8001888 <lcd_send_cmd>
	HAL_Delay(1);
 80019b4:	2001      	movs	r0, #1
 80019b6:	f001 fa4d 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80019ba:	2008      	movs	r0, #8
 80019bc:	f7ff ff64 	bl	8001888 <lcd_send_cmd>
	HAL_Delay(1);
 80019c0:	2001      	movs	r0, #1
 80019c2:	f001 fa47 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80019c6:	2001      	movs	r0, #1
 80019c8:	f7ff ff5e 	bl	8001888 <lcd_send_cmd>
	HAL_Delay(1);
 80019cc:	2001      	movs	r0, #1
 80019ce:	f001 fa41 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80019d2:	2006      	movs	r0, #6
 80019d4:	f7ff ff58 	bl	8001888 <lcd_send_cmd>
	HAL_Delay(1);
 80019d8:	2001      	movs	r0, #1
 80019da:	f001 fa3b 	bl	8002e54 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80019de:	200c      	movs	r0, #12
 80019e0:	f7ff ff52 	bl	8001888 <lcd_send_cmd>
}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80019f0:	e006      	b.n	8001a00 <lcd_send_string+0x18>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	1c5a      	adds	r2, r3, #1
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff ff74 	bl	80018e8 <lcd_send_data>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d1f4      	bne.n	80019f2 <lcd_send_string+0xa>
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <MotorL_EnablePWM>:
 *  Created on: Apr 29, 2021
 *      Author: Duc Thang
 */
#include "HAL_MOTOR_CONTROL.h"
void MotorL_EnablePWM(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001a14:	2108      	movs	r1, #8
 8001a16:	4802      	ldr	r0, [pc, #8]	; (8001a20 <MotorL_EnablePWM+0x10>)
 8001a18:	f003 fefc 	bl	8005814 <HAL_TIM_PWM_Start>
}
 8001a1c:	bf00      	nop
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000354 	.word	0x20000354

08001a24 <MotorR_EnablePWM>:
void MotorL_DisablePWM(void)
{
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
}
void MotorR_EnablePWM(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001a28:	210c      	movs	r1, #12
 8001a2a:	4802      	ldr	r0, [pc, #8]	; (8001a34 <MotorR_EnablePWM+0x10>)
 8001a2c:	f003 fef2 	bl	8005814 <HAL_TIM_PWM_Start>
}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000354 	.word	0x20000354

08001a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a3c:	f001 f998 	bl	8002d70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a40:	f000 f83c 	bl	8001abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a44:	f000 fb0e 	bl	8002064 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a48:	f000 faec 	bl	8002024 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001a4c:	f000 fac0 	bl	8001fd0 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8001a50:	f000 f964 	bl	8001d1c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a54:	f000 f9b6 	bl	8001dc4 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001a58:	f000 f89a 	bl	8001b90 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001a5c:	f000 fa16 	bl	8001e8c <MX_TIM4_Init>
  MX_I2C3_Init();
 8001a60:	f000 f92e 	bl	8001cc0 <MX_I2C3_Init>
  MX_TIM5_Init();
 8001a64:	f000 fa66 	bl	8001f34 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001a68:	f7ff ff84 	bl	8001974 <lcd_init>
  MotorL_EnablePWM();
 8001a6c:	f7ff ffd0 	bl	8001a10 <MotorL_EnablePWM>
  MotorR_EnablePWM();
 8001a70:	f7ff ffd8 	bl	8001a24 <MotorR_EnablePWM>
  HAL_ADC_Start_DMA(&hadc1, Sensor_ADC_Value, 6);
 8001a74:	2206      	movs	r2, #6
 8001a76:	490c      	ldr	r1, [pc, #48]	; (8001aa8 <main+0x70>)
 8001a78:	480c      	ldr	r0, [pc, #48]	; (8001aac <main+0x74>)
 8001a7a:	f001 fb91 	bl	80031a0 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  while(1){
  lcd_clear();
 8001a7e:	f7ff ff63 	bl	8001948 <lcd_clear>
  while (menu_display)
 8001a82:	e00c      	b.n	8001a9e <main+0x66>
  {
	  Menu_system_control(Menu_type, line);
 8001a84:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <main+0x78>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <main+0x7c>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4610      	mov	r0, r2
 8001a92:	f7ff fa61 	bl	8000f58 <Menu_system_control>
	  ScrollUp();
 8001a96:	f000 fb83 	bl	80021a0 <ScrollUp>
	  SelectItem();
 8001a9a:	f000 fc6f 	bl	800237c <SelectItem>
  while (menu_display)
 8001a9e:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <main+0x80>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1ee      	bne.n	8001a84 <main+0x4c>
  lcd_clear();
 8001aa6:	e7ea      	b.n	8001a7e <main+0x46>
 8001aa8:	2000025c 	.word	0x2000025c
 8001aac:	20000394 	.word	0x20000394
 8001ab0:	20000001 	.word	0x20000001
 8001ab4:	20000002 	.word	0x20000002
 8001ab8:	20000000 	.word	0x20000000

08001abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b094      	sub	sp, #80	; 0x50
 8001ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ac2:	f107 0320 	add.w	r3, r7, #32
 8001ac6:	2230      	movs	r2, #48	; 0x30
 8001ac8:	2100      	movs	r1, #0
 8001aca:	4618      	mov	r0, r3
 8001acc:	f005 f956 	bl	8006d7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60bb      	str	r3, [r7, #8]
 8001ae4:	4b28      	ldr	r3, [pc, #160]	; (8001b88 <SystemClock_Config+0xcc>)
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	4a27      	ldr	r2, [pc, #156]	; (8001b88 <SystemClock_Config+0xcc>)
 8001aea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aee:	6413      	str	r3, [r2, #64]	; 0x40
 8001af0:	4b25      	ldr	r3, [pc, #148]	; (8001b88 <SystemClock_Config+0xcc>)
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af8:	60bb      	str	r3, [r7, #8]
 8001afa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001afc:	2300      	movs	r3, #0
 8001afe:	607b      	str	r3, [r7, #4]
 8001b00:	4b22      	ldr	r3, [pc, #136]	; (8001b8c <SystemClock_Config+0xd0>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b08:	4a20      	ldr	r2, [pc, #128]	; (8001b8c <SystemClock_Config+0xd0>)
 8001b0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b0e:	6013      	str	r3, [r2, #0]
 8001b10:	4b1e      	ldr	r3, [pc, #120]	; (8001b8c <SystemClock_Config+0xd0>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b18:	607b      	str	r3, [r7, #4]
 8001b1a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b20:	2301      	movs	r3, #1
 8001b22:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b24:	2310      	movs	r3, #16
 8001b26:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b30:	2308      	movs	r3, #8
 8001b32:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001b34:	2348      	movs	r3, #72	; 0x48
 8001b36:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b3c:	2304      	movs	r3, #4
 8001b3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b40:	f107 0320 	add.w	r3, r7, #32
 8001b44:	4618      	mov	r0, r3
 8001b46:	f003 f95d 	bl	8004e04 <HAL_RCC_OscConfig>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b50:	f000 fdca 	bl	80026e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b54:	230f      	movs	r3, #15
 8001b56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b66:	2300      	movs	r3, #0
 8001b68:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b6a:	f107 030c 	add.w	r3, r7, #12
 8001b6e:	2102      	movs	r1, #2
 8001b70:	4618      	mov	r0, r3
 8001b72:	f003 fbb7 	bl	80052e4 <HAL_RCC_ClockConfig>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001b7c:	f000 fdb4 	bl	80026e8 <Error_Handler>
  }
}
 8001b80:	bf00      	nop
 8001b82:	3750      	adds	r7, #80	; 0x50
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	40007000 	.word	0x40007000

08001b90 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b96:	463b      	mov	r3, r7
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ba2:	4b44      	ldr	r3, [pc, #272]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001ba4:	4a44      	ldr	r2, [pc, #272]	; (8001cb8 <MX_ADC1_Init+0x128>)
 8001ba6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ba8:	4b42      	ldr	r3, [pc, #264]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001bae:	4b41      	ldr	r3, [pc, #260]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001bb4:	4b3f      	ldr	r3, [pc, #252]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001bba:	4b3e      	ldr	r3, [pc, #248]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bc0:	4b3c      	ldr	r3, [pc, #240]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bc8:	4b3a      	ldr	r3, [pc, #232]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bce:	4b39      	ldr	r3, [pc, #228]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bd0:	4a3a      	ldr	r2, [pc, #232]	; (8001cbc <MX_ADC1_Init+0x12c>)
 8001bd2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bd4:	4b37      	ldr	r3, [pc, #220]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8001bda:	4b36      	ldr	r3, [pc, #216]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bdc:	2206      	movs	r2, #6
 8001bde:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001be0:	4b34      	ldr	r3, [pc, #208]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001be8:	4b32      	ldr	r3, [pc, #200]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bee:	4831      	ldr	r0, [pc, #196]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001bf0:	f001 f952 	bl	8002e98 <HAL_ADC_Init>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001bfa:	f000 fd75 	bl	80026e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c02:	2301      	movs	r3, #1
 8001c04:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001c06:	2303      	movs	r3, #3
 8001c08:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c0a:	463b      	mov	r3, r7
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4829      	ldr	r0, [pc, #164]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001c10:	f001 fbc2 	bl	8003398 <HAL_ADC_ConfigChannel>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001c1a:	f000 fd65 	bl	80026e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001c22:	2302      	movs	r3, #2
 8001c24:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c26:	463b      	mov	r3, r7
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4822      	ldr	r0, [pc, #136]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001c2c:	f001 fbb4 	bl	8003398 <HAL_ADC_ConfigChannel>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001c36:	f000 fd57 	bl	80026e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001c3a:	2304      	movs	r3, #4
 8001c3c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c42:	463b      	mov	r3, r7
 8001c44:	4619      	mov	r1, r3
 8001c46:	481b      	ldr	r0, [pc, #108]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001c48:	f001 fba6 	bl	8003398 <HAL_ADC_ConfigChannel>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001c52:	f000 fd49 	bl	80026e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001c56:	2305      	movs	r3, #5
 8001c58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001c5a:	2304      	movs	r3, #4
 8001c5c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c5e:	463b      	mov	r3, r7
 8001c60:	4619      	mov	r1, r3
 8001c62:	4814      	ldr	r0, [pc, #80]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001c64:	f001 fb98 	bl	8003398 <HAL_ADC_ConfigChannel>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001c6e:	f000 fd3b 	bl	80026e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001c72:	2306      	movs	r3, #6
 8001c74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001c76:	2305      	movs	r3, #5
 8001c78:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c7a:	463b      	mov	r3, r7
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	480d      	ldr	r0, [pc, #52]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001c80:	f001 fb8a 	bl	8003398 <HAL_ADC_ConfigChannel>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001c8a:	f000 fd2d 	bl	80026e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001c8e:	2307      	movs	r3, #7
 8001c90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001c92:	2306      	movs	r3, #6
 8001c94:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c96:	463b      	mov	r3, r7
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4806      	ldr	r0, [pc, #24]	; (8001cb4 <MX_ADC1_Init+0x124>)
 8001c9c:	f001 fb7c 	bl	8003398 <HAL_ADC_ConfigChannel>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8001ca6:	f000 fd1f 	bl	80026e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000394 	.word	0x20000394
 8001cb8:	40012000 	.word	0x40012000
 8001cbc:	0f000001 	.word	0x0f000001

08001cc0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001cc4:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cc6:	4a13      	ldr	r2, [pc, #76]	; (8001d14 <MX_I2C3_Init+0x54>)
 8001cc8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001cca:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001ccc:	4a12      	ldr	r2, [pc, #72]	; (8001d18 <MX_I2C3_Init+0x58>)
 8001cce:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cde:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ce2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ce4:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001cea:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cf0:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cfc:	4804      	ldr	r0, [pc, #16]	; (8001d10 <MX_I2C3_Init+0x50>)
 8001cfe:	f002 fc41 	bl	8004584 <HAL_I2C_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001d08:	f000 fcee 	bl	80026e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000280 	.word	0x20000280
 8001d14:	40005c00 	.word	0x40005c00
 8001d18:	000186a0 	.word	0x000186a0

08001d1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08c      	sub	sp, #48	; 0x30
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d22:	f107 030c 	add.w	r3, r7, #12
 8001d26:	2224      	movs	r2, #36	; 0x24
 8001d28:	2100      	movs	r1, #0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f005 f826 	bl	8006d7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d30:	1d3b      	adds	r3, r7, #4
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d38:	4b21      	ldr	r3, [pc, #132]	; (8001dc0 <MX_TIM2_Init+0xa4>)
 8001d3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d40:	4b1f      	ldr	r3, [pc, #124]	; (8001dc0 <MX_TIM2_Init+0xa4>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d46:	4b1e      	ldr	r3, [pc, #120]	; (8001dc0 <MX_TIM2_Init+0xa4>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001d4c:	4b1c      	ldr	r3, [pc, #112]	; (8001dc0 <MX_TIM2_Init+0xa4>)
 8001d4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d54:	4b1a      	ldr	r3, [pc, #104]	; (8001dc0 <MX_TIM2_Init+0xa4>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5a:	4b19      	ldr	r3, [pc, #100]	; (8001dc0 <MX_TIM2_Init+0xa4>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001d60:	2301      	movs	r3, #1
 8001d62:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d64:	2300      	movs	r3, #0
 8001d66:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d74:	2300      	movs	r3, #0
 8001d76:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001d84:	f107 030c 	add.w	r3, r7, #12
 8001d88:	4619      	mov	r1, r3
 8001d8a:	480d      	ldr	r0, [pc, #52]	; (8001dc0 <MX_TIM2_Init+0xa4>)
 8001d8c:	f003 fd74 	bl	8005878 <HAL_TIM_Encoder_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001d96:	f000 fca7 	bl	80026e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001da2:	1d3b      	adds	r3, r7, #4
 8001da4:	4619      	mov	r1, r3
 8001da6:	4806      	ldr	r0, [pc, #24]	; (8001dc0 <MX_TIM2_Init+0xa4>)
 8001da8:	f004 fb72 	bl	8006490 <HAL_TIMEx_MasterConfigSynchronization>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001db2:	f000 fc99 	bl	80026e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001db6:	bf00      	nop
 8001db8:	3730      	adds	r7, #48	; 0x30
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	2000047c 	.word	0x2000047c

08001dc4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08a      	sub	sp, #40	; 0x28
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dca:	f107 0320 	add.w	r3, r7, #32
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dd4:	1d3b      	adds	r3, r7, #4
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	609a      	str	r2, [r3, #8]
 8001dde:	60da      	str	r2, [r3, #12]
 8001de0:	611a      	str	r2, [r3, #16]
 8001de2:	615a      	str	r2, [r3, #20]
 8001de4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001de6:	4b27      	ldr	r3, [pc, #156]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001de8:	4a27      	ldr	r2, [pc, #156]	; (8001e88 <MX_TIM3_Init+0xc4>)
 8001dea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001dec:	4b25      	ldr	r3, [pc, #148]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df2:	4b24      	ldr	r3, [pc, #144]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 8001df8:	4b22      	ldr	r3, [pc, #136]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001dfa:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001dfe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e00:	4b20      	ldr	r3, [pc, #128]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e06:	4b1f      	ldr	r3, [pc, #124]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e0c:	481d      	ldr	r0, [pc, #116]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001e0e:	f003 fcd5 	bl	80057bc <HAL_TIM_PWM_Init>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001e18:	f000 fc66 	bl	80026e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e20:	2300      	movs	r3, #0
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e24:	f107 0320 	add.w	r3, r7, #32
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4816      	ldr	r0, [pc, #88]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001e2c:	f004 fb30 	bl	8006490 <HAL_TIMEx_MasterConfigSynchronization>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001e36:	f000 fc57 	bl	80026e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e3a:	2360      	movs	r3, #96	; 0x60
 8001e3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	2208      	movs	r2, #8
 8001e4e:	4619      	mov	r1, r3
 8001e50:	480c      	ldr	r0, [pc, #48]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001e52:	f003 feab 	bl	8005bac <HAL_TIM_PWM_ConfigChannel>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001e5c:	f000 fc44 	bl	80026e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e60:	1d3b      	adds	r3, r7, #4
 8001e62:	220c      	movs	r2, #12
 8001e64:	4619      	mov	r1, r3
 8001e66:	4807      	ldr	r0, [pc, #28]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001e68:	f003 fea0 	bl	8005bac <HAL_TIM_PWM_ConfigChannel>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001e72:	f000 fc39 	bl	80026e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e76:	4803      	ldr	r0, [pc, #12]	; (8001e84 <MX_TIM3_Init+0xc0>)
 8001e78:	f000 fe32 	bl	8002ae0 <HAL_TIM_MspPostInit>

}
 8001e7c:	bf00      	nop
 8001e7e:	3728      	adds	r7, #40	; 0x28
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20000354 	.word	0x20000354
 8001e88:	40000400 	.word	0x40000400

08001e8c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08c      	sub	sp, #48	; 0x30
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e92:	f107 030c 	add.w	r3, r7, #12
 8001e96:	2224      	movs	r2, #36	; 0x24
 8001e98:	2100      	movs	r1, #0
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f004 ff6e 	bl	8006d7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea0:	1d3b      	adds	r3, r7, #4
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ea8:	4b20      	ldr	r3, [pc, #128]	; (8001f2c <MX_TIM4_Init+0xa0>)
 8001eaa:	4a21      	ldr	r2, [pc, #132]	; (8001f30 <MX_TIM4_Init+0xa4>)
 8001eac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001eae:	4b1f      	ldr	r3, [pc, #124]	; (8001f2c <MX_TIM4_Init+0xa0>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb4:	4b1d      	ldr	r3, [pc, #116]	; (8001f2c <MX_TIM4_Init+0xa0>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001eba:	4b1c      	ldr	r3, [pc, #112]	; (8001f2c <MX_TIM4_Init+0xa0>)
 8001ebc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ec0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	; (8001f2c <MX_TIM4_Init+0xa0>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec8:	4b18      	ldr	r3, [pc, #96]	; (8001f2c <MX_TIM4_Init+0xa0>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001eea:	2300      	movs	r3, #0
 8001eec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001ef2:	f107 030c 	add.w	r3, r7, #12
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	480c      	ldr	r0, [pc, #48]	; (8001f2c <MX_TIM4_Init+0xa0>)
 8001efa:	f003 fcbd 	bl	8005878 <HAL_TIM_Encoder_Init>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001f04:	f000 fbf0 	bl	80026e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f10:	1d3b      	adds	r3, r7, #4
 8001f12:	4619      	mov	r1, r3
 8001f14:	4805      	ldr	r0, [pc, #20]	; (8001f2c <MX_TIM4_Init+0xa0>)
 8001f16:	f004 fabb 	bl	8006490 <HAL_TIMEx_MasterConfigSynchronization>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001f20:	f000 fbe2 	bl	80026e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f24:	bf00      	nop
 8001f26:	3730      	adds	r7, #48	; 0x30
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	200002d4 	.word	0x200002d4
 8001f30:	40000800 	.word	0x40000800

08001f34 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f3a:	f107 0308 	add.w	r3, r7, #8
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]
 8001f44:	609a      	str	r2, [r3, #8]
 8001f46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f48:	463b      	mov	r3, r7
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001f50:	4b1d      	ldr	r3, [pc, #116]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001f52:	4a1e      	ldr	r2, [pc, #120]	; (8001fcc <MX_TIM5_Init+0x98>)
 8001f54:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 60;
 8001f56:	4b1c      	ldr	r3, [pc, #112]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001f58:	223c      	movs	r2, #60	; 0x3c
 8001f5a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f5c:	4b1a      	ldr	r3, [pc, #104]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 59999;
 8001f62:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001f64:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001f68:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f6a:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f70:	4b15      	ldr	r3, [pc, #84]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001f76:	4814      	ldr	r0, [pc, #80]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001f78:	f003 fba6 	bl	80056c8 <HAL_TIM_Base_Init>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001f82:	f000 fbb1 	bl	80026e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001f8c:	f107 0308 	add.w	r3, r7, #8
 8001f90:	4619      	mov	r1, r3
 8001f92:	480d      	ldr	r0, [pc, #52]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001f94:	f003 fed0 	bl	8005d38 <HAL_TIM_ConfigClockSource>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001f9e:	f000 fba3 	bl	80026e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001faa:	463b      	mov	r3, r7
 8001fac:	4619      	mov	r1, r3
 8001fae:	4806      	ldr	r0, [pc, #24]	; (8001fc8 <MX_TIM5_Init+0x94>)
 8001fb0:	f004 fa6e 	bl	8006490 <HAL_TIMEx_MasterConfigSynchronization>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001fba:	f000 fb95 	bl	80026e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001fbe:	bf00      	nop
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000314 	.word	0x20000314
 8001fcc:	40000c00 	.word	0x40000c00

08001fd0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <MX_USART6_UART_Init+0x4c>)
 8001fd6:	4a12      	ldr	r2, [pc, #72]	; (8002020 <MX_USART6_UART_Init+0x50>)
 8001fd8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <MX_USART6_UART_Init+0x4c>)
 8001fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fe0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_9B;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <MX_USART6_UART_Init+0x4c>)
 8001fe4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fe8:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001fea:	4b0c      	ldr	r3, [pc, #48]	; (800201c <MX_USART6_UART_Init+0x4c>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001ff0:	4b0a      	ldr	r3, [pc, #40]	; (800201c <MX_USART6_UART_Init+0x4c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ff6:	4b09      	ldr	r3, [pc, #36]	; (800201c <MX_USART6_UART_Init+0x4c>)
 8001ff8:	220c      	movs	r2, #12
 8001ffa:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <MX_USART6_UART_Init+0x4c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002002:	4b06      	ldr	r3, [pc, #24]	; (800201c <MX_USART6_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002008:	4804      	ldr	r0, [pc, #16]	; (800201c <MX_USART6_UART_Init+0x4c>)
 800200a:	f004 fac3 	bl	8006594 <HAL_UART_Init>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_USART6_UART_Init+0x48>
  {
    Error_Handler();
 8002014:	f000 fb68 	bl	80026e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	2000043c 	.word	0x2000043c
 8002020:	40011400 	.word	0x40011400

08002024 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	607b      	str	r3, [r7, #4]
 800202e:	4b0c      	ldr	r3, [pc, #48]	; (8002060 <MX_DMA_Init+0x3c>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a0b      	ldr	r2, [pc, #44]	; (8002060 <MX_DMA_Init+0x3c>)
 8002034:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b09      	ldr	r3, [pc, #36]	; (8002060 <MX_DMA_Init+0x3c>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002042:	607b      	str	r3, [r7, #4]
 8002044:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002046:	2200      	movs	r2, #0
 8002048:	2100      	movs	r1, #0
 800204a:	2038      	movs	r0, #56	; 0x38
 800204c:	f001 fd29 	bl	8003aa2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002050:	2038      	movs	r0, #56	; 0x38
 8002052:	f001 fd42 	bl	8003ada <HAL_NVIC_EnableIRQ>

}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800

08002064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	; 0x28
 8002068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206a:	f107 0314 	add.w	r3, r7, #20
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	60da      	str	r2, [r3, #12]
 8002078:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	4b43      	ldr	r3, [pc, #268]	; (800218c <MX_GPIO_Init+0x128>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a42      	ldr	r2, [pc, #264]	; (800218c <MX_GPIO_Init+0x128>)
 8002084:	f043 0304 	orr.w	r3, r3, #4
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b40      	ldr	r3, [pc, #256]	; (800218c <MX_GPIO_Init+0x128>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	4b3c      	ldr	r3, [pc, #240]	; (800218c <MX_GPIO_Init+0x128>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	4a3b      	ldr	r2, [pc, #236]	; (800218c <MX_GPIO_Init+0x128>)
 80020a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020a4:	6313      	str	r3, [r2, #48]	; 0x30
 80020a6:	4b39      	ldr	r3, [pc, #228]	; (800218c <MX_GPIO_Init+0x128>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	4b35      	ldr	r3, [pc, #212]	; (800218c <MX_GPIO_Init+0x128>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	4a34      	ldr	r2, [pc, #208]	; (800218c <MX_GPIO_Init+0x128>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	6313      	str	r3, [r2, #48]	; 0x30
 80020c2:	4b32      	ldr	r3, [pc, #200]	; (800218c <MX_GPIO_Init+0x128>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	607b      	str	r3, [r7, #4]
 80020d2:	4b2e      	ldr	r3, [pc, #184]	; (800218c <MX_GPIO_Init+0x128>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a2d      	ldr	r2, [pc, #180]	; (800218c <MX_GPIO_Init+0x128>)
 80020d8:	f043 0302 	orr.w	r3, r3, #2
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b2b      	ldr	r3, [pc, #172]	; (800218c <MX_GPIO_Init+0x128>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13
 80020ea:	2200      	movs	r2, #0
 80020ec:	f24f 7124 	movw	r1, #63268	; 0xf724
 80020f0:	4827      	ldr	r0, [pc, #156]	; (8002190 <MX_GPIO_Init+0x12c>)
 80020f2:	f002 fa15 	bl	8004520 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80020f6:	2200      	movs	r2, #0
 80020f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020fc:	4825      	ldr	r0, [pc, #148]	; (8002194 <MX_GPIO_Init+0x130>)
 80020fe:	f002 fa0f 	bl	8004520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ButtonC_Pin */
  GPIO_InitStruct.Pin = ButtonC_Pin;
 8002102:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002108:	4b23      	ldr	r3, [pc, #140]	; (8002198 <MX_GPIO_Init+0x134>)
 800210a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ButtonC_GPIO_Port, &GPIO_InitStruct);
 8002110:	f107 0314 	add.w	r3, r7, #20
 8002114:	4619      	mov	r1, r3
 8002116:	4821      	ldr	r0, [pc, #132]	; (800219c <MX_GPIO_Init+0x138>)
 8002118:	f002 f868 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ButtonB_Pin ButtonA_Pin */
  GPIO_InitStruct.Pin = ButtonB_Pin|ButtonA_Pin;
 800211c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002122:	2300      	movs	r3, #0
 8002124:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800212a:	f107 0314 	add.w	r3, r7, #20
 800212e:	4619      	mov	r1, r3
 8002130:	481a      	ldr	r0, [pc, #104]	; (800219c <MX_GPIO_Init+0x138>)
 8002132:	f002 f85b 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB12 PB13
                           PB14 PB15 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13
 8002136:	f24f 7324 	movw	r3, #63268	; 0xf724
 800213a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800213c:	2301      	movs	r3, #1
 800213e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002144:	2300      	movs	r3, #0
 8002146:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	4619      	mov	r1, r3
 800214e:	4810      	ldr	r0, [pc, #64]	; (8002190 <MX_GPIO_Init+0x12c>)
 8002150:	f002 f84c 	bl	80041ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002154:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800215a:	2301      	movs	r3, #1
 800215c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002162:	2300      	movs	r3, #0
 8002164:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002166:	f107 0314 	add.w	r3, r7, #20
 800216a:	4619      	mov	r1, r3
 800216c:	4809      	ldr	r0, [pc, #36]	; (8002194 <MX_GPIO_Init+0x130>)
 800216e:	f002 f83d 	bl	80041ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002172:	2200      	movs	r2, #0
 8002174:	2100      	movs	r1, #0
 8002176:	2028      	movs	r0, #40	; 0x28
 8002178:	f001 fc93 	bl	8003aa2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800217c:	2028      	movs	r0, #40	; 0x28
 800217e:	f001 fcac 	bl	8003ada <HAL_NVIC_EnableIRQ>

}
 8002182:	bf00      	nop
 8002184:	3728      	adds	r7, #40	; 0x28
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800
 8002190:	40020400 	.word	0x40020400
 8002194:	40020000 	.word	0x40020000
 8002198:	10210000 	.word	0x10210000
 800219c:	40020800 	.word	0x40020800

080021a0 <ScrollUp>:
  };
  printf("\n");

}
void ScrollUp (void)
{
 80021a0:	b598      	push	{r3, r4, r7, lr}
 80021a2:	af00      	add	r7, sp, #0
	  if(HAL_GPIO_ReadPin(ButtonA_GPIO_Port, ButtonA_Pin)==0)
 80021a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021a8:	4867      	ldr	r0, [pc, #412]	; (8002348 <ScrollUp+0x1a8>)
 80021aa:	f002 f9a1 	bl	80044f0 <HAL_GPIO_ReadPin>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f040 80c3 	bne.w	800233c <ScrollUp+0x19c>
	  {
		  while(HAL_GPIO_ReadPin(ButtonA_GPIO_Port, ButtonA_Pin)==0) HAL_Delay(50);
 80021b6:	e002      	b.n	80021be <ScrollUp+0x1e>
 80021b8:	2032      	movs	r0, #50	; 0x32
 80021ba:	f000 fe4b 	bl	8002e54 <HAL_Delay>
 80021be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021c2:	4861      	ldr	r0, [pc, #388]	; (8002348 <ScrollUp+0x1a8>)
 80021c4:	f002 f994 	bl	80044f0 <HAL_GPIO_ReadPin>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d0f4      	beq.n	80021b8 <ScrollUp+0x18>
		  switch(Menu_type){
 80021ce:	4b5f      	ldr	r3, [pc, #380]	; (800234c <ScrollUp+0x1ac>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b03      	cmp	r3, #3
 80021d4:	d013      	beq.n	80021fe <ScrollUp+0x5e>
 80021d6:	2b04      	cmp	r3, #4
 80021d8:	d073      	beq.n	80022c2 <ScrollUp+0x122>
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d000      	beq.n	80021e0 <ScrollUp+0x40>
				  }
			  }
			  break;
		  }
	  }
}
 80021de:	e0ad      	b.n	800233c <ScrollUp+0x19c>
			  line--;
 80021e0:	4b5b      	ldr	r3, [pc, #364]	; (8002350 <ScrollUp+0x1b0>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	3b01      	subs	r3, #1
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	4b59      	ldr	r3, [pc, #356]	; (8002350 <ScrollUp+0x1b0>)
 80021ea:	701a      	strb	r2, [r3, #0]
			  if(line<Number_of_Menu_firstline){
 80021ec:	4b58      	ldr	r3, [pc, #352]	; (8002350 <ScrollUp+0x1b0>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f040 80a0 	bne.w	8002336 <ScrollUp+0x196>
				  line=Maximum_Menu_line;
 80021f6:	4b56      	ldr	r3, [pc, #344]	; (8002350 <ScrollUp+0x1b0>)
 80021f8:	2205      	movs	r2, #5
 80021fa:	701a      	strb	r2, [r3, #0]
			  break;
 80021fc:	e09b      	b.n	8002336 <ScrollUp+0x196>
			  line--;
 80021fe:	4b54      	ldr	r3, [pc, #336]	; (8002350 <ScrollUp+0x1b0>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	3b01      	subs	r3, #1
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4b52      	ldr	r3, [pc, #328]	; (8002350 <ScrollUp+0x1b0>)
 8002208:	701a      	strb	r2, [r3, #0]
			  if(line<Number_of_Menu_firstline){
 800220a:	4b51      	ldr	r3, [pc, #324]	; (8002350 <ScrollUp+0x1b0>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d102      	bne.n	8002218 <ScrollUp+0x78>
				  line=Maximum_Menu_line-1;
 8002212:	4b4f      	ldr	r3, [pc, #316]	; (8002350 <ScrollUp+0x1b0>)
 8002214:	2204      	movs	r2, #4
 8002216:	701a      	strb	r2, [r3, #0]
			  if(Kp_modify_flag == 1)
 8002218:	4b4e      	ldr	r3, [pc, #312]	; (8002354 <ScrollUp+0x1b4>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d115      	bne.n	800224c <ScrollUp+0xac>
				  Kp += 0.2;
 8002220:	4b4d      	ldr	r3, [pc, #308]	; (8002358 <ScrollUp+0x1b8>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe f997 	bl	8000558 <__aeabi_f2d>
 800222a:	a345      	add	r3, pc, #276	; (adr r3, 8002340 <ScrollUp+0x1a0>)
 800222c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002230:	f7fe f834 	bl	800029c <__adddf3>
 8002234:	4603      	mov	r3, r0
 8002236:	460c      	mov	r4, r1
 8002238:	4618      	mov	r0, r3
 800223a:	4621      	mov	r1, r4
 800223c:	f7fe fcbc 	bl	8000bb8 <__aeabi_d2f>
 8002240:	4602      	mov	r2, r0
 8002242:	4b45      	ldr	r3, [pc, #276]	; (8002358 <ScrollUp+0x1b8>)
 8002244:	601a      	str	r2, [r3, #0]
				  line = 1;
 8002246:	4b42      	ldr	r3, [pc, #264]	; (8002350 <ScrollUp+0x1b0>)
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
			  if(Ki_modify_flag == 1)
 800224c:	4b43      	ldr	r3, [pc, #268]	; (800235c <ScrollUp+0x1bc>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d115      	bne.n	8002280 <ScrollUp+0xe0>
				  Ki += 0.2;
 8002254:	4b42      	ldr	r3, [pc, #264]	; (8002360 <ScrollUp+0x1c0>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4618      	mov	r0, r3
 800225a:	f7fe f97d 	bl	8000558 <__aeabi_f2d>
 800225e:	a338      	add	r3, pc, #224	; (adr r3, 8002340 <ScrollUp+0x1a0>)
 8002260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002264:	f7fe f81a 	bl	800029c <__adddf3>
 8002268:	4603      	mov	r3, r0
 800226a:	460c      	mov	r4, r1
 800226c:	4618      	mov	r0, r3
 800226e:	4621      	mov	r1, r4
 8002270:	f7fe fca2 	bl	8000bb8 <__aeabi_d2f>
 8002274:	4602      	mov	r2, r0
 8002276:	4b3a      	ldr	r3, [pc, #232]	; (8002360 <ScrollUp+0x1c0>)
 8002278:	601a      	str	r2, [r3, #0]
				  line = 2;
 800227a:	4b35      	ldr	r3, [pc, #212]	; (8002350 <ScrollUp+0x1b0>)
 800227c:	2202      	movs	r2, #2
 800227e:	701a      	strb	r2, [r3, #0]
			  if(Kd_modify_flag == 1)
 8002280:	4b38      	ldr	r3, [pc, #224]	; (8002364 <ScrollUp+0x1c4>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d115      	bne.n	80022b4 <ScrollUp+0x114>
				  Kd += 0.2;
 8002288:	4b37      	ldr	r3, [pc, #220]	; (8002368 <ScrollUp+0x1c8>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f7fe f963 	bl	8000558 <__aeabi_f2d>
 8002292:	a32b      	add	r3, pc, #172	; (adr r3, 8002340 <ScrollUp+0x1a0>)
 8002294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002298:	f7fe f800 	bl	800029c <__adddf3>
 800229c:	4603      	mov	r3, r0
 800229e:	460c      	mov	r4, r1
 80022a0:	4618      	mov	r0, r3
 80022a2:	4621      	mov	r1, r4
 80022a4:	f7fe fc88 	bl	8000bb8 <__aeabi_d2f>
 80022a8:	4602      	mov	r2, r0
 80022aa:	4b2f      	ldr	r3, [pc, #188]	; (8002368 <ScrollUp+0x1c8>)
 80022ac:	601a      	str	r2, [r3, #0]
				  line = 3;
 80022ae:	4b28      	ldr	r3, [pc, #160]	; (8002350 <ScrollUp+0x1b0>)
 80022b0:	2203      	movs	r2, #3
 80022b2:	701a      	strb	r2, [r3, #0]
			  Menu_system_control(PID_Menu, line);
 80022b4:	4b26      	ldr	r3, [pc, #152]	; (8002350 <ScrollUp+0x1b0>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	4619      	mov	r1, r3
 80022ba:	2003      	movs	r0, #3
 80022bc:	f7fe fe4c 	bl	8000f58 <Menu_system_control>
			  break;
 80022c0:	e03c      	b.n	800233c <ScrollUp+0x19c>
			  line--;
 80022c2:	4b23      	ldr	r3, [pc, #140]	; (8002350 <ScrollUp+0x1b0>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	b2da      	uxtb	r2, r3
 80022ca:	4b21      	ldr	r3, [pc, #132]	; (8002350 <ScrollUp+0x1b0>)
 80022cc:	701a      	strb	r2, [r3, #0]
			  if(line<Number_of_Menu_firstline){
 80022ce:	4b20      	ldr	r3, [pc, #128]	; (8002350 <ScrollUp+0x1b0>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <ScrollUp+0x13c>
				  line=Maximum_Menu_line-2;
 80022d6:	4b1e      	ldr	r3, [pc, #120]	; (8002350 <ScrollUp+0x1b0>)
 80022d8:	2203      	movs	r2, #3
 80022da:	701a      	strb	r2, [r3, #0]
			  if(Left_modify_flag == 1)
 80022dc:	4b23      	ldr	r3, [pc, #140]	; (800236c <ScrollUp+0x1cc>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d111      	bne.n	8002308 <ScrollUp+0x168>
				  Left += 100;
 80022e4:	4b22      	ldr	r3, [pc, #136]	; (8002370 <ScrollUp+0x1d0>)
 80022e6:	881b      	ldrh	r3, [r3, #0]
 80022e8:	3364      	adds	r3, #100	; 0x64
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	4b20      	ldr	r3, [pc, #128]	; (8002370 <ScrollUp+0x1d0>)
 80022ee:	801a      	strh	r2, [r3, #0]
				  line = 1;
 80022f0:	4b17      	ldr	r3, [pc, #92]	; (8002350 <ScrollUp+0x1b0>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	701a      	strb	r2, [r3, #0]
				  if(Left >= 7200)
 80022f6:	4b1e      	ldr	r3, [pc, #120]	; (8002370 <ScrollUp+0x1d0>)
 80022f8:	881b      	ldrh	r3, [r3, #0]
 80022fa:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 80022fe:	d303      	bcc.n	8002308 <ScrollUp+0x168>
					  Left = 7200;
 8002300:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <ScrollUp+0x1d0>)
 8002302:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8002306:	801a      	strh	r2, [r3, #0]
			  if(Right_modify_flag == 1)
 8002308:	4b1a      	ldr	r3, [pc, #104]	; (8002374 <ScrollUp+0x1d4>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d114      	bne.n	800233a <ScrollUp+0x19a>
				  Right += 100;
 8002310:	4b19      	ldr	r3, [pc, #100]	; (8002378 <ScrollUp+0x1d8>)
 8002312:	881b      	ldrh	r3, [r3, #0]
 8002314:	3364      	adds	r3, #100	; 0x64
 8002316:	b29a      	uxth	r2, r3
 8002318:	4b17      	ldr	r3, [pc, #92]	; (8002378 <ScrollUp+0x1d8>)
 800231a:	801a      	strh	r2, [r3, #0]
				  line = 2;
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <ScrollUp+0x1b0>)
 800231e:	2202      	movs	r2, #2
 8002320:	701a      	strb	r2, [r3, #0]
				  if(Right >= 7200)
 8002322:	4b15      	ldr	r3, [pc, #84]	; (8002378 <ScrollUp+0x1d8>)
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 800232a:	d306      	bcc.n	800233a <ScrollUp+0x19a>
					  Right = 7200;
 800232c:	4b12      	ldr	r3, [pc, #72]	; (8002378 <ScrollUp+0x1d8>)
 800232e:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8002332:	801a      	strh	r2, [r3, #0]
			  break;
 8002334:	e001      	b.n	800233a <ScrollUp+0x19a>
			  break;
 8002336:	bf00      	nop
 8002338:	e000      	b.n	800233c <ScrollUp+0x19c>
			  break;
 800233a:	bf00      	nop
}
 800233c:	bf00      	nop
 800233e:	bd98      	pop	{r3, r4, r7, pc}
 8002340:	9999999a 	.word	0x9999999a
 8002344:	3fc99999 	.word	0x3fc99999
 8002348:	40020800 	.word	0x40020800
 800234c:	20000001 	.word	0x20000001
 8002350:	20000002 	.word	0x20000002
 8002354:	2000021c 	.word	0x2000021c
 8002358:	20000210 	.word	0x20000210
 800235c:	2000021d 	.word	0x2000021d
 8002360:	20000214 	.word	0x20000214
 8002364:	2000021e 	.word	0x2000021e
 8002368:	20000218 	.word	0x20000218
 800236c:	2000021f 	.word	0x2000021f
 8002370:	2000020c 	.word	0x2000020c
 8002374:	20000220 	.word	0x20000220
 8002378:	2000020e 	.word	0x2000020e

0800237c <SelectItem>:
void SelectItem (void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
	  if(HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin)==0)//Select button
 8002380:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002384:	4817      	ldr	r0, [pc, #92]	; (80023e4 <SelectItem+0x68>)
 8002386:	f002 f8b3 	bl	80044f0 <HAL_GPIO_ReadPin>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d127      	bne.n	80023e0 <SelectItem+0x64>
	  {
		  while(HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin)==0) HAL_Delay(50);
 8002390:	e002      	b.n	8002398 <SelectItem+0x1c>
 8002392:	2032      	movs	r0, #50	; 0x32
 8002394:	f000 fd5e 	bl	8002e54 <HAL_Delay>
 8002398:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800239c:	4811      	ldr	r0, [pc, #68]	; (80023e4 <SelectItem+0x68>)
 800239e:	f002 f8a7 	bl	80044f0 <HAL_GPIO_ReadPin>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f4      	beq.n	8002392 <SelectItem+0x16>
		  executeAction(line);
 80023a8:	4b0f      	ldr	r3, [pc, #60]	; (80023e8 <SelectItem+0x6c>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff f9a5 	bl	80016fc <executeAction>
		  if(Kp_modify_flag==1 || Ki_modify_flag==1 || Kd_modify_flag==1 || Right_modify_flag == 1 || Left_modify_flag == 1){
 80023b2:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <SelectItem+0x70>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d012      	beq.n	80023e0 <SelectItem+0x64>
 80023ba:	4b0d      	ldr	r3, [pc, #52]	; (80023f0 <SelectItem+0x74>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d00e      	beq.n	80023e0 <SelectItem+0x64>
 80023c2:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <SelectItem+0x78>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d00a      	beq.n	80023e0 <SelectItem+0x64>
 80023ca:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <SelectItem+0x7c>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d006      	beq.n	80023e0 <SelectItem+0x64>
 80023d2:	4b0a      	ldr	r3, [pc, #40]	; (80023fc <SelectItem+0x80>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d002      	beq.n	80023e0 <SelectItem+0x64>
		  }
		  else{
			  line = 1;
 80023da:	4b03      	ldr	r3, [pc, #12]	; (80023e8 <SelectItem+0x6c>)
 80023dc:	2201      	movs	r2, #1
 80023de:	701a      	strb	r2, [r3, #0]
		  }
	  }
}
 80023e0:	bf00      	nop
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40020800 	.word	0x40020800
 80023e8:	20000002 	.word	0x20000002
 80023ec:	2000021c 	.word	0x2000021c
 80023f0:	2000021d 	.word	0x2000021d
 80023f4:	2000021e 	.word	0x2000021e
 80023f8:	20000220 	.word	0x20000220
 80023fc:	2000021f 	.word	0x2000021f

08002400 <MultifunctionButton>:
void MultifunctionButton (void)
{
 8002400:	b598      	push	{r3, r4, r7, lr}
 8002402:	af00      	add	r7, sp, #0
	switch(Menu_type){
 8002404:	4b86      	ldr	r3, [pc, #536]	; (8002620 <MultifunctionButton+0x220>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b05      	cmp	r3, #5
 800240a:	f200 8102 	bhi.w	8002612 <MultifunctionButton+0x212>
 800240e:	a201      	add	r2, pc, #4	; (adr r2, 8002414 <MultifunctionButton+0x14>)
 8002410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002414:	0800242d 	.word	0x0800242d
 8002418:	08002441 	.word	0x08002441
 800241c:	08002613 	.word	0x08002613
 8002420:	0800246f 	.word	0x0800246f
 8002424:	08002581 	.word	0x08002581
 8002428:	080025ff 	.word	0x080025ff
	case Running_menu:
			Menu_type = Main_menu;
 800242c:	4b7c      	ldr	r3, [pc, #496]	; (8002620 <MultifunctionButton+0x220>)
 800242e:	2201      	movs	r2, #1
 8002430:	701a      	strb	r2, [r3, #0]
			line = 1;
 8002432:	4b7c      	ldr	r3, [pc, #496]	; (8002624 <MultifunctionButton+0x224>)
 8002434:	2201      	movs	r2, #1
 8002436:	701a      	strb	r2, [r3, #0]
			cancer_running = 0;
 8002438:	4b7b      	ldr	r3, [pc, #492]	; (8002628 <MultifunctionButton+0x228>)
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
			break;
 800243e:	e0e8      	b.n	8002612 <MultifunctionButton+0x212>
	case Main_menu:
		  line++;
 8002440:	4b78      	ldr	r3, [pc, #480]	; (8002624 <MultifunctionButton+0x224>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	3301      	adds	r3, #1
 8002446:	b2da      	uxtb	r2, r3
 8002448:	4b76      	ldr	r3, [pc, #472]	; (8002624 <MultifunctionButton+0x224>)
 800244a:	701a      	strb	r2, [r3, #0]
		  if(line>Maximum_Menu_line)
 800244c:	4b75      	ldr	r3, [pc, #468]	; (8002624 <MultifunctionButton+0x224>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b05      	cmp	r3, #5
 8002452:	d902      	bls.n	800245a <MultifunctionButton+0x5a>
		  {
			  line=Number_of_Menu_firstline;
 8002454:	4b73      	ldr	r3, [pc, #460]	; (8002624 <MultifunctionButton+0x224>)
 8002456:	2201      	movs	r2, #1
 8002458:	701a      	strb	r2, [r3, #0]
		  }
		  Menu_system_control(Menu_type, line);
 800245a:	4b71      	ldr	r3, [pc, #452]	; (8002620 <MultifunctionButton+0x220>)
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	461a      	mov	r2, r3
 8002460:	4b70      	ldr	r3, [pc, #448]	; (8002624 <MultifunctionButton+0x224>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	4619      	mov	r1, r3
 8002466:	4610      	mov	r0, r2
 8002468:	f7fe fd76 	bl	8000f58 <Menu_system_control>
		  break;
 800246c:	e0d1      	b.n	8002612 <MultifunctionButton+0x212>
	case PID_Menu:
		  line++;
 800246e:	4b6d      	ldr	r3, [pc, #436]	; (8002624 <MultifunctionButton+0x224>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	3301      	adds	r3, #1
 8002474:	b2da      	uxtb	r2, r3
 8002476:	4b6b      	ldr	r3, [pc, #428]	; (8002624 <MultifunctionButton+0x224>)
 8002478:	701a      	strb	r2, [r3, #0]
		  if(line>Maximum_Menu_line-1)
 800247a:	4b6a      	ldr	r3, [pc, #424]	; (8002624 <MultifunctionButton+0x224>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b04      	cmp	r3, #4
 8002480:	d902      	bls.n	8002488 <MultifunctionButton+0x88>
		  {
			  line=Number_of_Menu_firstline;
 8002482:	4b68      	ldr	r3, [pc, #416]	; (8002624 <MultifunctionButton+0x224>)
 8002484:	2201      	movs	r2, #1
 8002486:	701a      	strb	r2, [r3, #0]
		  }
		  if(Kp_modify_flag == 1)
 8002488:	4b68      	ldr	r3, [pc, #416]	; (800262c <MultifunctionButton+0x22c>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d121      	bne.n	80024d4 <MultifunctionButton+0xd4>
		  {
			  Kp -= 0.2;
 8002490:	4b67      	ldr	r3, [pc, #412]	; (8002630 <MultifunctionButton+0x230>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f7fe f85f 	bl	8000558 <__aeabi_f2d>
 800249a:	a35f      	add	r3, pc, #380	; (adr r3, 8002618 <MultifunctionButton+0x218>)
 800249c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a0:	f7fd fefa 	bl	8000298 <__aeabi_dsub>
 80024a4:	4603      	mov	r3, r0
 80024a6:	460c      	mov	r4, r1
 80024a8:	4618      	mov	r0, r3
 80024aa:	4621      	mov	r1, r4
 80024ac:	f7fe fb84 	bl	8000bb8 <__aeabi_d2f>
 80024b0:	4602      	mov	r2, r0
 80024b2:	4b5f      	ldr	r3, [pc, #380]	; (8002630 <MultifunctionButton+0x230>)
 80024b4:	601a      	str	r2, [r3, #0]
			  line = 1;
 80024b6:	4b5b      	ldr	r3, [pc, #364]	; (8002624 <MultifunctionButton+0x224>)
 80024b8:	2201      	movs	r2, #1
 80024ba:	701a      	strb	r2, [r3, #0]
			  if(Kp <= 0 )
 80024bc:	4b5c      	ldr	r3, [pc, #368]	; (8002630 <MultifunctionButton+0x230>)
 80024be:	edd3 7a00 	vldr	s15, [r3]
 80024c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ca:	d803      	bhi.n	80024d4 <MultifunctionButton+0xd4>
				  Kp = 0;
 80024cc:	4b58      	ldr	r3, [pc, #352]	; (8002630 <MultifunctionButton+0x230>)
 80024ce:	f04f 0200 	mov.w	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
		  }
		  if(Ki_modify_flag == 1)
 80024d4:	4b57      	ldr	r3, [pc, #348]	; (8002634 <MultifunctionButton+0x234>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d121      	bne.n	8002520 <MultifunctionButton+0x120>
		  {
			  Ki -= 0.2;
 80024dc:	4b56      	ldr	r3, [pc, #344]	; (8002638 <MultifunctionButton+0x238>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe f839 	bl	8000558 <__aeabi_f2d>
 80024e6:	a34c      	add	r3, pc, #304	; (adr r3, 8002618 <MultifunctionButton+0x218>)
 80024e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ec:	f7fd fed4 	bl	8000298 <__aeabi_dsub>
 80024f0:	4603      	mov	r3, r0
 80024f2:	460c      	mov	r4, r1
 80024f4:	4618      	mov	r0, r3
 80024f6:	4621      	mov	r1, r4
 80024f8:	f7fe fb5e 	bl	8000bb8 <__aeabi_d2f>
 80024fc:	4602      	mov	r2, r0
 80024fe:	4b4e      	ldr	r3, [pc, #312]	; (8002638 <MultifunctionButton+0x238>)
 8002500:	601a      	str	r2, [r3, #0]
			  line = 2;
 8002502:	4b48      	ldr	r3, [pc, #288]	; (8002624 <MultifunctionButton+0x224>)
 8002504:	2202      	movs	r2, #2
 8002506:	701a      	strb	r2, [r3, #0]
			  if(Ki <= 0 )
 8002508:	4b4b      	ldr	r3, [pc, #300]	; (8002638 <MultifunctionButton+0x238>)
 800250a:	edd3 7a00 	vldr	s15, [r3]
 800250e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002516:	d803      	bhi.n	8002520 <MultifunctionButton+0x120>
				  Ki = 0;
 8002518:	4b47      	ldr	r3, [pc, #284]	; (8002638 <MultifunctionButton+0x238>)
 800251a:	f04f 0200 	mov.w	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
		  }
		  if(Kd_modify_flag == 1)
 8002520:	4b46      	ldr	r3, [pc, #280]	; (800263c <MultifunctionButton+0x23c>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d121      	bne.n	800256c <MultifunctionButton+0x16c>
		  {
			  Kd -= 0.2;
 8002528:	4b45      	ldr	r3, [pc, #276]	; (8002640 <MultifunctionButton+0x240>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe f813 	bl	8000558 <__aeabi_f2d>
 8002532:	a339      	add	r3, pc, #228	; (adr r3, 8002618 <MultifunctionButton+0x218>)
 8002534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002538:	f7fd feae 	bl	8000298 <__aeabi_dsub>
 800253c:	4603      	mov	r3, r0
 800253e:	460c      	mov	r4, r1
 8002540:	4618      	mov	r0, r3
 8002542:	4621      	mov	r1, r4
 8002544:	f7fe fb38 	bl	8000bb8 <__aeabi_d2f>
 8002548:	4602      	mov	r2, r0
 800254a:	4b3d      	ldr	r3, [pc, #244]	; (8002640 <MultifunctionButton+0x240>)
 800254c:	601a      	str	r2, [r3, #0]
			  line = 3;
 800254e:	4b35      	ldr	r3, [pc, #212]	; (8002624 <MultifunctionButton+0x224>)
 8002550:	2203      	movs	r2, #3
 8002552:	701a      	strb	r2, [r3, #0]
			  if(Kd <= 0)
 8002554:	4b3a      	ldr	r3, [pc, #232]	; (8002640 <MultifunctionButton+0x240>)
 8002556:	edd3 7a00 	vldr	s15, [r3]
 800255a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800255e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002562:	d803      	bhi.n	800256c <MultifunctionButton+0x16c>
				  Kd = 0;
 8002564:	4b36      	ldr	r3, [pc, #216]	; (8002640 <MultifunctionButton+0x240>)
 8002566:	f04f 0200 	mov.w	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
		  }
		  Menu_system_control(Menu_type, line);
 800256c:	4b2c      	ldr	r3, [pc, #176]	; (8002620 <MultifunctionButton+0x220>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	4b2c      	ldr	r3, [pc, #176]	; (8002624 <MultifunctionButton+0x224>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	4619      	mov	r1, r3
 8002578:	4610      	mov	r0, r2
 800257a:	f7fe fced 	bl	8000f58 <Menu_system_control>
		  break;
 800257e:	e048      	b.n	8002612 <MultifunctionButton+0x212>
	case Engine_menu:
		  line++;
 8002580:	4b28      	ldr	r3, [pc, #160]	; (8002624 <MultifunctionButton+0x224>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	3301      	adds	r3, #1
 8002586:	b2da      	uxtb	r2, r3
 8002588:	4b26      	ldr	r3, [pc, #152]	; (8002624 <MultifunctionButton+0x224>)
 800258a:	701a      	strb	r2, [r3, #0]
		  if(line>Maximum_Menu_line-2)
 800258c:	4b25      	ldr	r3, [pc, #148]	; (8002624 <MultifunctionButton+0x224>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	2b03      	cmp	r3, #3
 8002592:	d902      	bls.n	800259a <MultifunctionButton+0x19a>
		  {
			  line=Number_of_Menu_firstline;
 8002594:	4b23      	ldr	r3, [pc, #140]	; (8002624 <MultifunctionButton+0x224>)
 8002596:	2201      	movs	r2, #1
 8002598:	701a      	strb	r2, [r3, #0]
		  }
		  if(Left_modify_flag == 1)
 800259a:	4b2a      	ldr	r3, [pc, #168]	; (8002644 <MultifunctionButton+0x244>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d10f      	bne.n	80025c2 <MultifunctionButton+0x1c2>
		  {
			  Left -= 100;
 80025a2:	4b29      	ldr	r3, [pc, #164]	; (8002648 <MultifunctionButton+0x248>)
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	3b64      	subs	r3, #100	; 0x64
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	4b27      	ldr	r3, [pc, #156]	; (8002648 <MultifunctionButton+0x248>)
 80025ac:	801a      	strh	r2, [r3, #0]
			  line = 1;
 80025ae:	4b1d      	ldr	r3, [pc, #116]	; (8002624 <MultifunctionButton+0x224>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	701a      	strb	r2, [r3, #0]
			  if(Left <= 0 )
 80025b4:	4b24      	ldr	r3, [pc, #144]	; (8002648 <MultifunctionButton+0x248>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d102      	bne.n	80025c2 <MultifunctionButton+0x1c2>
				  Left = 0;
 80025bc:	4b22      	ldr	r3, [pc, #136]	; (8002648 <MultifunctionButton+0x248>)
 80025be:	2200      	movs	r2, #0
 80025c0:	801a      	strh	r2, [r3, #0]
		  }
		  if(Right_modify_flag == 1)
 80025c2:	4b22      	ldr	r3, [pc, #136]	; (800264c <MultifunctionButton+0x24c>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d10f      	bne.n	80025ea <MultifunctionButton+0x1ea>
		  {
			  Right -= 100;
 80025ca:	4b21      	ldr	r3, [pc, #132]	; (8002650 <MultifunctionButton+0x250>)
 80025cc:	881b      	ldrh	r3, [r3, #0]
 80025ce:	3b64      	subs	r3, #100	; 0x64
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	4b1f      	ldr	r3, [pc, #124]	; (8002650 <MultifunctionButton+0x250>)
 80025d4:	801a      	strh	r2, [r3, #0]
			  line = 2;
 80025d6:	4b13      	ldr	r3, [pc, #76]	; (8002624 <MultifunctionButton+0x224>)
 80025d8:	2202      	movs	r2, #2
 80025da:	701a      	strb	r2, [r3, #0]
			  if(Right <= 0 )
 80025dc:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <MultifunctionButton+0x250>)
 80025de:	881b      	ldrh	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d102      	bne.n	80025ea <MultifunctionButton+0x1ea>
				  Right = 0;
 80025e4:	4b1a      	ldr	r3, [pc, #104]	; (8002650 <MultifunctionButton+0x250>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	801a      	strh	r2, [r3, #0]
		  }
		  Menu_system_control(Menu_type, line);
 80025ea:	4b0d      	ldr	r3, [pc, #52]	; (8002620 <MultifunctionButton+0x220>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	461a      	mov	r2, r3
 80025f0:	4b0c      	ldr	r3, [pc, #48]	; (8002624 <MultifunctionButton+0x224>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	4619      	mov	r1, r3
 80025f6:	4610      	mov	r0, r2
 80025f8:	f7fe fcae 	bl	8000f58 <Menu_system_control>
		  break;
 80025fc:	e009      	b.n	8002612 <MultifunctionButton+0x212>
	case LineDetect_Show:
			Menu_type = Main_menu;
 80025fe:	4b08      	ldr	r3, [pc, #32]	; (8002620 <MultifunctionButton+0x220>)
 8002600:	2201      	movs	r2, #1
 8002602:	701a      	strb	r2, [r3, #0]
			line = 1;
 8002604:	4b07      	ldr	r3, [pc, #28]	; (8002624 <MultifunctionButton+0x224>)
 8002606:	2201      	movs	r2, #1
 8002608:	701a      	strb	r2, [r3, #0]
			cancer_menu = 0;
 800260a:	4b12      	ldr	r3, [pc, #72]	; (8002654 <MultifunctionButton+0x254>)
 800260c:	2200      	movs	r2, #0
 800260e:	701a      	strb	r2, [r3, #0]
			break;
 8002610:	bf00      	nop
}
}
 8002612:	bf00      	nop
 8002614:	bd98      	pop	{r3, r4, r7, pc}
 8002616:	bf00      	nop
 8002618:	9999999a 	.word	0x9999999a
 800261c:	3fc99999 	.word	0x3fc99999
 8002620:	20000001 	.word	0x20000001
 8002624:	20000002 	.word	0x20000002
 8002628:	20000012 	.word	0x20000012
 800262c:	2000021c 	.word	0x2000021c
 8002630:	20000210 	.word	0x20000210
 8002634:	2000021d 	.word	0x2000021d
 8002638:	20000214 	.word	0x20000214
 800263c:	2000021e 	.word	0x2000021e
 8002640:	20000218 	.word	0x20000218
 8002644:	2000021f 	.word	0x2000021f
 8002648:	2000020c 	.word	0x2000020c
 800264c:	20000220 	.word	0x20000220
 8002650:	2000020e 	.word	0x2000020e
 8002654:	20000011 	.word	0x20000011

08002658 <HAL_GPIO_EXTI_Callback>:


//Deboucing button program
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == ButtonC_Pin && stateBTNC == 1){
 8002662:	88fb      	ldrh	r3, [r7, #6]
 8002664:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002668:	d10a      	bne.n	8002680 <HAL_GPIO_EXTI_Callback+0x28>
 800266a:	4b08      	ldr	r3, [pc, #32]	; (800268c <HAL_GPIO_EXTI_Callback+0x34>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d106      	bne.n	8002680 <HAL_GPIO_EXTI_Callback+0x28>
			HAL_TIM_Base_Start_IT(&htim5);
 8002672:	4807      	ldr	r0, [pc, #28]	; (8002690 <HAL_GPIO_EXTI_Callback+0x38>)
 8002674:	f003 f853 	bl	800571e <HAL_TIM_Base_Start_IT>
			stateBTNC = 0;
 8002678:	4b04      	ldr	r3, [pc, #16]	; (800268c <HAL_GPIO_EXTI_Callback+0x34>)
 800267a:	2200      	movs	r2, #0
 800267c:	701a      	strb	r2, [r3, #0]
 800267e:	e000      	b.n	8002682 <HAL_GPIO_EXTI_Callback+0x2a>
		}

	else{
			__NOP();
 8002680:	bf00      	nop
		}
}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000010 	.word	0x20000010
 8002690:	20000314 	.word	0x20000314

08002694 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == htim5.Instance){
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	4b0d      	ldr	r3, [pc, #52]	; (80026d8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d112      	bne.n	80026ce <HAL_TIM_PeriodElapsedCallback+0x3a>
		if(HAL_GPIO_ReadPin(ButtonC_GPIO_Port, ButtonC_Pin) == GPIO_PIN_RESET){
 80026a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026ac:	480b      	ldr	r0, [pc, #44]	; (80026dc <HAL_TIM_PeriodElapsedCallback+0x48>)
 80026ae:	f001 ff1f 	bl	80044f0 <HAL_GPIO_ReadPin>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10a      	bne.n	80026ce <HAL_TIM_PeriodElapsedCallback+0x3a>
			MultifunctionButton();
 80026b8:	f7ff fea2 	bl	8002400 <MultifunctionButton>
			menu_display = 1;
 80026bc:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80026be:	2201      	movs	r2, #1
 80026c0:	701a      	strb	r2, [r3, #0]
			stateBTNC = 1;
 80026c2:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim5);
 80026c8:	4803      	ldr	r0, [pc, #12]	; (80026d8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80026ca:	f003 f84c 	bl	8005766 <HAL_TIM_Base_Stop_IT>

		}
	}
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000314 	.word	0x20000314
 80026dc:	40020800 	.word	0x40020800
 80026e0:	20000000 	.word	0x20000000
 80026e4:	20000010 	.word	0x20000010

080026e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026ec:	b672      	cpsid	i
  __disable_irq();
//  while (1)
//  {
//  }
  /* USER CODE END Error_Handler_Debug */
}
 80026ee:	bf00      	nop
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	4b10      	ldr	r3, [pc, #64]	; (8002744 <HAL_MspInit+0x4c>)
 8002704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002706:	4a0f      	ldr	r2, [pc, #60]	; (8002744 <HAL_MspInit+0x4c>)
 8002708:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800270c:	6453      	str	r3, [r2, #68]	; 0x44
 800270e:	4b0d      	ldr	r3, [pc, #52]	; (8002744 <HAL_MspInit+0x4c>)
 8002710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002712:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002716:	607b      	str	r3, [r7, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	603b      	str	r3, [r7, #0]
 800271e:	4b09      	ldr	r3, [pc, #36]	; (8002744 <HAL_MspInit+0x4c>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	4a08      	ldr	r2, [pc, #32]	; (8002744 <HAL_MspInit+0x4c>)
 8002724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002728:	6413      	str	r3, [r2, #64]	; 0x40
 800272a:	4b06      	ldr	r3, [pc, #24]	; (8002744 <HAL_MspInit+0x4c>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002732:	603b      	str	r3, [r7, #0]
 8002734:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40023800 	.word	0x40023800

08002748 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08a      	sub	sp, #40	; 0x28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002750:	f107 0314 	add.w	r3, r7, #20
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a33      	ldr	r2, [pc, #204]	; (8002834 <HAL_ADC_MspInit+0xec>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d15f      	bne.n	800282a <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	613b      	str	r3, [r7, #16]
 800276e:	4b32      	ldr	r3, [pc, #200]	; (8002838 <HAL_ADC_MspInit+0xf0>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	4a31      	ldr	r2, [pc, #196]	; (8002838 <HAL_ADC_MspInit+0xf0>)
 8002774:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002778:	6453      	str	r3, [r2, #68]	; 0x44
 800277a:	4b2f      	ldr	r3, [pc, #188]	; (8002838 <HAL_ADC_MspInit+0xf0>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	4b2b      	ldr	r3, [pc, #172]	; (8002838 <HAL_ADC_MspInit+0xf0>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	4a2a      	ldr	r2, [pc, #168]	; (8002838 <HAL_ADC_MspInit+0xf0>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6313      	str	r3, [r2, #48]	; 0x30
 8002796:	4b28      	ldr	r3, [pc, #160]	; (8002838 <HAL_ADC_MspInit+0xf0>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80027a2:	23fc      	movs	r3, #252	; 0xfc
 80027a4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027a6:	2303      	movs	r3, #3
 80027a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027aa:	2300      	movs	r3, #0
 80027ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ae:	f107 0314 	add.w	r3, r7, #20
 80027b2:	4619      	mov	r1, r3
 80027b4:	4821      	ldr	r0, [pc, #132]	; (800283c <HAL_ADC_MspInit+0xf4>)
 80027b6:	f001 fd19 	bl	80041ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80027ba:	4b21      	ldr	r3, [pc, #132]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027bc:	4a21      	ldr	r2, [pc, #132]	; (8002844 <HAL_ADC_MspInit+0xfc>)
 80027be:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80027c0:	4b1f      	ldr	r3, [pc, #124]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027c6:	4b1e      	ldr	r3, [pc, #120]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80027cc:	4b1c      	ldr	r3, [pc, #112]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80027d2:	4b1b      	ldr	r3, [pc, #108]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027d8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027da:	4b19      	ldr	r3, [pc, #100]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027e0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027e2:	4b17      	ldr	r3, [pc, #92]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027e8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80027ea:	4b15      	ldr	r3, [pc, #84]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027f0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80027f2:	4b13      	ldr	r3, [pc, #76]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027f8:	4b11      	ldr	r3, [pc, #68]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80027fe:	4810      	ldr	r0, [pc, #64]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 8002800:	f001 f986 	bl	8003b10 <HAL_DMA_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800280a:	f7ff ff6d 	bl	80026e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a0b      	ldr	r2, [pc, #44]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 8002812:	639a      	str	r2, [r3, #56]	; 0x38
 8002814:	4a0a      	ldr	r2, [pc, #40]	; (8002840 <HAL_ADC_MspInit+0xf8>)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800281a:	2200      	movs	r2, #0
 800281c:	2100      	movs	r1, #0
 800281e:	2012      	movs	r0, #18
 8002820:	f001 f93f 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002824:	2012      	movs	r0, #18
 8002826:	f001 f958 	bl	8003ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800282a:	bf00      	nop
 800282c:	3728      	adds	r7, #40	; 0x28
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40012000 	.word	0x40012000
 8002838:	40023800 	.word	0x40023800
 800283c:	40020000 	.word	0x40020000
 8002840:	200003dc 	.word	0x200003dc
 8002844:	40026410 	.word	0x40026410

08002848 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b08a      	sub	sp, #40	; 0x28
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002850:	f107 0314 	add.w	r3, r7, #20
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	605a      	str	r2, [r3, #4]
 800285a:	609a      	str	r2, [r3, #8]
 800285c:	60da      	str	r2, [r3, #12]
 800285e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a28      	ldr	r2, [pc, #160]	; (8002908 <HAL_I2C_MspInit+0xc0>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d14a      	bne.n	8002900 <HAL_I2C_MspInit+0xb8>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	4b27      	ldr	r3, [pc, #156]	; (800290c <HAL_I2C_MspInit+0xc4>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	4a26      	ldr	r2, [pc, #152]	; (800290c <HAL_I2C_MspInit+0xc4>)
 8002874:	f043 0301 	orr.w	r3, r3, #1
 8002878:	6313      	str	r3, [r2, #48]	; 0x30
 800287a:	4b24      	ldr	r3, [pc, #144]	; (800290c <HAL_I2C_MspInit+0xc4>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	613b      	str	r3, [r7, #16]
 8002884:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	4b20      	ldr	r3, [pc, #128]	; (800290c <HAL_I2C_MspInit+0xc4>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	4a1f      	ldr	r2, [pc, #124]	; (800290c <HAL_I2C_MspInit+0xc4>)
 8002890:	f043 0302 	orr.w	r3, r3, #2
 8002894:	6313      	str	r3, [r2, #48]	; 0x30
 8002896:	4b1d      	ldr	r3, [pc, #116]	; (800290c <HAL_I2C_MspInit+0xc4>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PA8     ------> I2C3_SCL
    PB4     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80028a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028a8:	2312      	movs	r3, #18
 80028aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028ac:	2301      	movs	r3, #1
 80028ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b0:	2303      	movs	r3, #3
 80028b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80028b4:	2304      	movs	r3, #4
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b8:	f107 0314 	add.w	r3, r7, #20
 80028bc:	4619      	mov	r1, r3
 80028be:	4814      	ldr	r0, [pc, #80]	; (8002910 <HAL_I2C_MspInit+0xc8>)
 80028c0:	f001 fc94 	bl	80041ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80028c4:	2310      	movs	r3, #16
 80028c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028c8:	2312      	movs	r3, #18
 80028ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028cc:	2301      	movs	r3, #1
 80028ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028d0:	2303      	movs	r3, #3
 80028d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 80028d4:	2309      	movs	r3, #9
 80028d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d8:	f107 0314 	add.w	r3, r7, #20
 80028dc:	4619      	mov	r1, r3
 80028de:	480d      	ldr	r0, [pc, #52]	; (8002914 <HAL_I2C_MspInit+0xcc>)
 80028e0:	f001 fc84 	bl	80041ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80028e4:	2300      	movs	r3, #0
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	4b08      	ldr	r3, [pc, #32]	; (800290c <HAL_I2C_MspInit+0xc4>)
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	4a07      	ldr	r2, [pc, #28]	; (800290c <HAL_I2C_MspInit+0xc4>)
 80028ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80028f2:	6413      	str	r3, [r2, #64]	; 0x40
 80028f4:	4b05      	ldr	r3, [pc, #20]	; (800290c <HAL_I2C_MspInit+0xc4>)
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002900:	bf00      	nop
 8002902:	3728      	adds	r7, #40	; 0x28
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40005c00 	.word	0x40005c00
 800290c:	40023800 	.word	0x40023800
 8002910:	40020000 	.word	0x40020000
 8002914:	40020400 	.word	0x40020400

08002918 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08c      	sub	sp, #48	; 0x30
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002920:	f107 031c 	add.w	r3, r7, #28
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]
 800292e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002938:	d14b      	bne.n	80029d2 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800293a:	2300      	movs	r3, #0
 800293c:	61bb      	str	r3, [r7, #24]
 800293e:	4b3f      	ldr	r3, [pc, #252]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	4a3e      	ldr	r2, [pc, #248]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 8002944:	f043 0301 	orr.w	r3, r3, #1
 8002948:	6413      	str	r3, [r2, #64]	; 0x40
 800294a:	4b3c      	ldr	r3, [pc, #240]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	61bb      	str	r3, [r7, #24]
 8002954:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	617b      	str	r3, [r7, #20]
 800295a:	4b38      	ldr	r3, [pc, #224]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	4a37      	ldr	r2, [pc, #220]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6313      	str	r3, [r2, #48]	; 0x30
 8002966:	4b35      	ldr	r3, [pc, #212]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	617b      	str	r3, [r7, #20]
 8002970:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	613b      	str	r3, [r7, #16]
 8002976:	4b31      	ldr	r3, [pc, #196]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	4a30      	ldr	r2, [pc, #192]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 800297c:	f043 0302 	orr.w	r3, r3, #2
 8002980:	6313      	str	r3, [r2, #48]	; 0x30
 8002982:	4b2e      	ldr	r3, [pc, #184]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	613b      	str	r3, [r7, #16]
 800298c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800298e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002992:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002994:	2302      	movs	r3, #2
 8002996:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002998:	2300      	movs	r3, #0
 800299a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299c:	2300      	movs	r3, #0
 800299e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80029a0:	2301      	movs	r3, #1
 80029a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a4:	f107 031c 	add.w	r3, r7, #28
 80029a8:	4619      	mov	r1, r3
 80029aa:	4825      	ldr	r0, [pc, #148]	; (8002a40 <HAL_TIM_Encoder_MspInit+0x128>)
 80029ac:	f001 fc1e 	bl	80041ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029b0:	2308      	movs	r3, #8
 80029b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b4:	2302      	movs	r3, #2
 80029b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029bc:	2300      	movs	r3, #0
 80029be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80029c0:	2301      	movs	r3, #1
 80029c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c4:	f107 031c 	add.w	r3, r7, #28
 80029c8:	4619      	mov	r1, r3
 80029ca:	481e      	ldr	r0, [pc, #120]	; (8002a44 <HAL_TIM_Encoder_MspInit+0x12c>)
 80029cc:	f001 fc0e 	bl	80041ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80029d0:	e030      	b.n	8002a34 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM4)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a1c      	ldr	r2, [pc, #112]	; (8002a48 <HAL_TIM_Encoder_MspInit+0x130>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d12b      	bne.n	8002a34 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029dc:	2300      	movs	r3, #0
 80029de:	60fb      	str	r3, [r7, #12]
 80029e0:	4b16      	ldr	r3, [pc, #88]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	4a15      	ldr	r2, [pc, #84]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 80029e6:	f043 0304 	orr.w	r3, r3, #4
 80029ea:	6413      	str	r3, [r2, #64]	; 0x40
 80029ec:	4b13      	ldr	r3, [pc, #76]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	f003 0304 	and.w	r3, r3, #4
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f8:	2300      	movs	r3, #0
 80029fa:	60bb      	str	r3, [r7, #8]
 80029fc:	4b0f      	ldr	r3, [pc, #60]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 80029fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a00:	4a0e      	ldr	r2, [pc, #56]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 8002a02:	f043 0302 	orr.w	r3, r3, #2
 8002a06:	6313      	str	r3, [r2, #48]	; 0x30
 8002a08:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x124>)
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	60bb      	str	r3, [r7, #8]
 8002a12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a14:	23c0      	movs	r3, #192	; 0xc0
 8002a16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a20:	2300      	movs	r3, #0
 8002a22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002a24:	2302      	movs	r3, #2
 8002a26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a28:	f107 031c 	add.w	r3, r7, #28
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4805      	ldr	r0, [pc, #20]	; (8002a44 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002a30:	f001 fbdc 	bl	80041ec <HAL_GPIO_Init>
}
 8002a34:	bf00      	nop
 8002a36:	3730      	adds	r7, #48	; 0x30
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40020000 	.word	0x40020000
 8002a44:	40020400 	.word	0x40020400
 8002a48:	40000800 	.word	0x40000800

08002a4c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a0b      	ldr	r2, [pc, #44]	; (8002a88 <HAL_TIM_PWM_MspInit+0x3c>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d10d      	bne.n	8002a7a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	4b0a      	ldr	r3, [pc, #40]	; (8002a8c <HAL_TIM_PWM_MspInit+0x40>)
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a66:	4a09      	ldr	r2, [pc, #36]	; (8002a8c <HAL_TIM_PWM_MspInit+0x40>)
 8002a68:	f043 0302 	orr.w	r3, r3, #2
 8002a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a6e:	4b07      	ldr	r3, [pc, #28]	; (8002a8c <HAL_TIM_PWM_MspInit+0x40>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002a7a:	bf00      	nop
 8002a7c:	3714      	adds	r7, #20
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40000400 	.word	0x40000400
 8002a8c:	40023800 	.word	0x40023800

08002a90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a0e      	ldr	r2, [pc, #56]	; (8002ad8 <HAL_TIM_Base_MspInit+0x48>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d115      	bne.n	8002ace <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	; (8002adc <HAL_TIM_Base_MspInit+0x4c>)
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	4a0c      	ldr	r2, [pc, #48]	; (8002adc <HAL_TIM_Base_MspInit+0x4c>)
 8002aac:	f043 0308 	orr.w	r3, r3, #8
 8002ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab2:	4b0a      	ldr	r3, [pc, #40]	; (8002adc <HAL_TIM_Base_MspInit+0x4c>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	2032      	movs	r0, #50	; 0x32
 8002ac4:	f000 ffed 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002ac8:	2032      	movs	r0, #50	; 0x32
 8002aca:	f001 f806 	bl	8003ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40000c00 	.word	0x40000c00
 8002adc:	40023800 	.word	0x40023800

08002ae0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b088      	sub	sp, #32
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae8:	f107 030c 	add.w	r3, r7, #12
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
 8002af2:	609a      	str	r2, [r3, #8]
 8002af4:	60da      	str	r2, [r3, #12]
 8002af6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a12      	ldr	r2, [pc, #72]	; (8002b48 <HAL_TIM_MspPostInit+0x68>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d11d      	bne.n	8002b3e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	60bb      	str	r3, [r7, #8]
 8002b06:	4b11      	ldr	r3, [pc, #68]	; (8002b4c <HAL_TIM_MspPostInit+0x6c>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	4a10      	ldr	r2, [pc, #64]	; (8002b4c <HAL_TIM_MspPostInit+0x6c>)
 8002b0c:	f043 0302 	orr.w	r3, r3, #2
 8002b10:	6313      	str	r3, [r2, #48]	; 0x30
 8002b12:	4b0e      	ldr	r3, [pc, #56]	; (8002b4c <HAL_TIM_MspPostInit+0x6c>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	60bb      	str	r3, [r7, #8]
 8002b1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b22:	2302      	movs	r3, #2
 8002b24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b32:	f107 030c 	add.w	r3, r7, #12
 8002b36:	4619      	mov	r1, r3
 8002b38:	4805      	ldr	r0, [pc, #20]	; (8002b50 <HAL_TIM_MspPostInit+0x70>)
 8002b3a:	f001 fb57 	bl	80041ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002b3e:	bf00      	nop
 8002b40:	3720      	adds	r7, #32
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40000400 	.word	0x40000400
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40020400 	.word	0x40020400

08002b54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08a      	sub	sp, #40	; 0x28
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5c:	f107 0314 	add.w	r3, r7, #20
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	60da      	str	r2, [r3, #12]
 8002b6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a19      	ldr	r2, [pc, #100]	; (8002bd8 <HAL_UART_MspInit+0x84>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d12c      	bne.n	8002bd0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	613b      	str	r3, [r7, #16]
 8002b7a:	4b18      	ldr	r3, [pc, #96]	; (8002bdc <HAL_UART_MspInit+0x88>)
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7e:	4a17      	ldr	r2, [pc, #92]	; (8002bdc <HAL_UART_MspInit+0x88>)
 8002b80:	f043 0320 	orr.w	r3, r3, #32
 8002b84:	6453      	str	r3, [r2, #68]	; 0x44
 8002b86:	4b15      	ldr	r3, [pc, #84]	; (8002bdc <HAL_UART_MspInit+0x88>)
 8002b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8a:	f003 0320 	and.w	r3, r3, #32
 8002b8e:	613b      	str	r3, [r7, #16]
 8002b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	4b11      	ldr	r3, [pc, #68]	; (8002bdc <HAL_UART_MspInit+0x88>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a10      	ldr	r2, [pc, #64]	; (8002bdc <HAL_UART_MspInit+0x88>)
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b0e      	ldr	r3, [pc, #56]	; (8002bdc <HAL_UART_MspInit+0x88>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002bae:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002bc0:	2308      	movs	r3, #8
 8002bc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bc4:	f107 0314 	add.w	r3, r7, #20
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4805      	ldr	r0, [pc, #20]	; (8002be0 <HAL_UART_MspInit+0x8c>)
 8002bcc:	f001 fb0e 	bl	80041ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002bd0:	bf00      	nop
 8002bd2:	3728      	adds	r7, #40	; 0x28
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40011400 	.word	0x40011400
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	40020000 	.word	0x40020000

08002be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002be8:	e7fe      	b.n	8002be8 <NMI_Handler+0x4>

08002bea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bea:	b480      	push	{r7}
 8002bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bee:	e7fe      	b.n	8002bee <HardFault_Handler+0x4>

08002bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bf4:	e7fe      	b.n	8002bf4 <MemManage_Handler+0x4>

08002bf6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bfa:	e7fe      	b.n	8002bfa <BusFault_Handler+0x4>

08002bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c00:	e7fe      	b.n	8002c00 <UsageFault_Handler+0x4>

08002c02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c02:	b480      	push	{r7}
 8002c04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c06:	bf00      	nop
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c30:	f000 f8f0 	bl	8002e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c34:	bf00      	nop
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002c3c:	4802      	ldr	r0, [pc, #8]	; (8002c48 <ADC_IRQHandler+0x10>)
 8002c3e:	f000 f96e 	bl	8002f1e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	20000394 	.word	0x20000394

08002c4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002c50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c54:	f001 fc7e 	bl	8004554 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002c58:	bf00      	nop
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002c60:	4802      	ldr	r0, [pc, #8]	; (8002c6c <TIM5_IRQHandler+0x10>)
 8002c62:	f002 fe9b 	bl	800599c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20000314 	.word	0x20000314

08002c70 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c74:	4802      	ldr	r0, [pc, #8]	; (8002c80 <DMA2_Stream0_IRQHandler+0x10>)
 8002c76:	f001 f851 	bl	8003d1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	200003dc 	.word	0x200003dc

08002c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c8c:	4a14      	ldr	r2, [pc, #80]	; (8002ce0 <_sbrk+0x5c>)
 8002c8e:	4b15      	ldr	r3, [pc, #84]	; (8002ce4 <_sbrk+0x60>)
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c98:	4b13      	ldr	r3, [pc, #76]	; (8002ce8 <_sbrk+0x64>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d102      	bne.n	8002ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ca0:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <_sbrk+0x64>)
 8002ca2:	4a12      	ldr	r2, [pc, #72]	; (8002cec <_sbrk+0x68>)
 8002ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ca6:	4b10      	ldr	r3, [pc, #64]	; (8002ce8 <_sbrk+0x64>)
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4413      	add	r3, r2
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d207      	bcs.n	8002cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cb4:	f004 f838 	bl	8006d28 <__errno>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	230c      	movs	r3, #12
 8002cbc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc2:	e009      	b.n	8002cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cc4:	4b08      	ldr	r3, [pc, #32]	; (8002ce8 <_sbrk+0x64>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cca:	4b07      	ldr	r3, [pc, #28]	; (8002ce8 <_sbrk+0x64>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	4a05      	ldr	r2, [pc, #20]	; (8002ce8 <_sbrk+0x64>)
 8002cd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3718      	adds	r7, #24
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	20010000 	.word	0x20010000
 8002ce4:	00000400 	.word	0x00000400
 8002ce8:	20000224 	.word	0x20000224
 8002cec:	200004c8 	.word	0x200004c8

08002cf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cf4:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <SystemInit+0x28>)
 8002cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cfa:	4a07      	ldr	r2, [pc, #28]	; (8002d18 <SystemInit+0x28>)
 8002cfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d04:	4b04      	ldr	r3, [pc, #16]	; (8002d18 <SystemInit+0x28>)
 8002d06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d0a:	609a      	str	r2, [r3, #8]
#endif
}
 8002d0c:	bf00      	nop
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d54 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002d20:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002d22:	e003      	b.n	8002d2c <LoopCopyDataInit>

08002d24 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002d24:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002d26:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002d28:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002d2a:	3104      	adds	r1, #4

08002d2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002d2c:	480b      	ldr	r0, [pc, #44]	; (8002d5c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002d30:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002d32:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002d34:	d3f6      	bcc.n	8002d24 <CopyDataInit>
  ldr  r2, =_sbss
 8002d36:	4a0b      	ldr	r2, [pc, #44]	; (8002d64 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002d38:	e002      	b.n	8002d40 <LoopFillZerobss>

08002d3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002d3a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002d3c:	f842 3b04 	str.w	r3, [r2], #4

08002d40 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002d40:	4b09      	ldr	r3, [pc, #36]	; (8002d68 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002d42:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002d44:	d3f9      	bcc.n	8002d3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d46:	f7ff ffd3 	bl	8002cf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d4a:	f003 fff3 	bl	8006d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d4e:	f7fe fe73 	bl	8001a38 <main>
  bx  lr    
 8002d52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d54:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8002d58:	08009388 	.word	0x08009388
  ldr  r0, =_sdata
 8002d5c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002d60:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 8002d64:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 8002d68:	200004c4 	.word	0x200004c4

08002d6c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d6c:	e7fe      	b.n	8002d6c <DMA1_Stream0_IRQHandler>
	...

08002d70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d74:	4b0e      	ldr	r3, [pc, #56]	; (8002db0 <HAL_Init+0x40>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a0d      	ldr	r2, [pc, #52]	; (8002db0 <HAL_Init+0x40>)
 8002d7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d80:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <HAL_Init+0x40>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a0a      	ldr	r2, [pc, #40]	; (8002db0 <HAL_Init+0x40>)
 8002d86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d8c:	4b08      	ldr	r3, [pc, #32]	; (8002db0 <HAL_Init+0x40>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a07      	ldr	r2, [pc, #28]	; (8002db0 <HAL_Init+0x40>)
 8002d92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d98:	2003      	movs	r0, #3
 8002d9a:	f000 fe77 	bl	8003a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d9e:	2000      	movs	r0, #0
 8002da0:	f000 f808 	bl	8002db4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002da4:	f7ff fca8 	bl	80026f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40023c00 	.word	0x40023c00

08002db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dbc:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <HAL_InitTick+0x54>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4b12      	ldr	r3, [pc, #72]	; (8002e0c <HAL_InitTick+0x58>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 fe8f 	bl	8003af6 <HAL_SYSTICK_Config>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e00e      	b.n	8002e00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b0f      	cmp	r3, #15
 8002de6:	d80a      	bhi.n	8002dfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002de8:	2200      	movs	r2, #0
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	f04f 30ff 	mov.w	r0, #4294967295
 8002df0:	f000 fe57 	bl	8003aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002df4:	4a06      	ldr	r2, [pc, #24]	; (8002e10 <HAL_InitTick+0x5c>)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	e000      	b.n	8002e00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20000014 	.word	0x20000014
 8002e0c:	2000001c 	.word	0x2000001c
 8002e10:	20000018 	.word	0x20000018

08002e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e18:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <HAL_IncTick+0x20>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4b06      	ldr	r3, [pc, #24]	; (8002e38 <HAL_IncTick+0x24>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4413      	add	r3, r2
 8002e24:	4a04      	ldr	r2, [pc, #16]	; (8002e38 <HAL_IncTick+0x24>)
 8002e26:	6013      	str	r3, [r2, #0]
}
 8002e28:	bf00      	nop
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	2000001c 	.word	0x2000001c
 8002e38:	200004bc 	.word	0x200004bc

08002e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e40:	4b03      	ldr	r3, [pc, #12]	; (8002e50 <HAL_GetTick+0x14>)
 8002e42:	681b      	ldr	r3, [r3, #0]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	200004bc 	.word	0x200004bc

08002e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e5c:	f7ff ffee 	bl	8002e3c <HAL_GetTick>
 8002e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6c:	d005      	beq.n	8002e7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e6e:	4b09      	ldr	r3, [pc, #36]	; (8002e94 <HAL_Delay+0x40>)
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	461a      	mov	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	4413      	add	r3, r2
 8002e78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e7a:	bf00      	nop
 8002e7c:	f7ff ffde 	bl	8002e3c <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	68fa      	ldr	r2, [r7, #12]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d8f7      	bhi.n	8002e7c <HAL_Delay+0x28>
  {
  }
}
 8002e8c:	bf00      	nop
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	2000001c 	.word	0x2000001c

08002e98 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e033      	b.n	8002f16 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d109      	bne.n	8002eca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff fc46 	bl	8002748 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	f003 0310 	and.w	r3, r3, #16
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d118      	bne.n	8002f08 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ede:	f023 0302 	bic.w	r3, r3, #2
 8002ee2:	f043 0202 	orr.w	r2, r3, #2
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 fb76 	bl	80035dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f023 0303 	bic.w	r3, r3, #3
 8002efe:	f043 0201 	orr.w	r2, r3, #1
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	641a      	str	r2, [r3, #64]	; 0x40
 8002f06:	e001      	b.n	8002f0c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b084      	sub	sp, #16
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	60fb      	str	r3, [r7, #12]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	bf0c      	ite	eq
 8002f3c:	2301      	moveq	r3, #1
 8002f3e:	2300      	movne	r3, #0
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	2b20      	cmp	r3, #32
 8002f50:	bf0c      	ite	eq
 8002f52:	2301      	moveq	r3, #1
 8002f54:	2300      	movne	r3, #0
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d049      	beq.n	8002ff4 <HAL_ADC_IRQHandler+0xd6>
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d046      	beq.n	8002ff4 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	f003 0310 	and.w	r3, r3, #16
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d105      	bne.n	8002f7e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f76:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d12b      	bne.n	8002fe4 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d127      	bne.n	8002fe4 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d006      	beq.n	8002fb0 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d119      	bne.n	8002fe4 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 0220 	bic.w	r2, r2, #32
 8002fbe:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d105      	bne.n	8002fe4 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fdc:	f043 0201 	orr.w	r2, r3, #1
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 f9af 	bl	8003348 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f06f 0212 	mvn.w	r2, #18
 8002ff2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0304 	and.w	r3, r3, #4
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	bf0c      	ite	eq
 8003002:	2301      	moveq	r3, #1
 8003004:	2300      	movne	r3, #0
 8003006:	b2db      	uxtb	r3, r3
 8003008:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003014:	2b80      	cmp	r3, #128	; 0x80
 8003016:	bf0c      	ite	eq
 8003018:	2301      	moveq	r3, #1
 800301a:	2300      	movne	r3, #0
 800301c:	b2db      	uxtb	r3, r3
 800301e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d057      	beq.n	80030d6 <HAL_ADC_IRQHandler+0x1b8>
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d054      	beq.n	80030d6 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003030:	f003 0310 	and.w	r3, r3, #16
 8003034:	2b00      	cmp	r3, #0
 8003036:	d105      	bne.n	8003044 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d139      	bne.n	80030c6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003058:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800305c:	2b00      	cmp	r3, #0
 800305e:	d006      	beq.n	800306e <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800306a:	2b00      	cmp	r3, #0
 800306c:	d12b      	bne.n	80030c6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003078:	2b00      	cmp	r3, #0
 800307a:	d124      	bne.n	80030c6 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003086:	2b00      	cmp	r3, #0
 8003088:	d11d      	bne.n	80030c6 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800308e:	2b00      	cmp	r3, #0
 8003090:	d119      	bne.n	80030c6 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030a0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d105      	bne.n	80030c6 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030be:	f043 0201 	orr.w	r2, r3, #1
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 fc06 	bl	80038d8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f06f 020c 	mvn.w	r2, #12
 80030d4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	bf0c      	ite	eq
 80030e4:	2301      	moveq	r3, #1
 80030e6:	2300      	movne	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030f6:	2b40      	cmp	r3, #64	; 0x40
 80030f8:	bf0c      	ite	eq
 80030fa:	2301      	moveq	r3, #1
 80030fc:	2300      	movne	r3, #0
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d017      	beq.n	8003138 <HAL_ADC_IRQHandler+0x21a>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d014      	beq.n	8003138 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	2b01      	cmp	r3, #1
 800311a:	d10d      	bne.n	8003138 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f000 f921 	bl	8003370 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f06f 0201 	mvn.w	r2, #1
 8003136:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0320 	and.w	r3, r3, #32
 8003142:	2b20      	cmp	r3, #32
 8003144:	bf0c      	ite	eq
 8003146:	2301      	moveq	r3, #1
 8003148:	2300      	movne	r3, #0
 800314a:	b2db      	uxtb	r3, r3
 800314c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003158:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800315c:	bf0c      	ite	eq
 800315e:	2301      	moveq	r3, #1
 8003160:	2300      	movne	r3, #0
 8003162:	b2db      	uxtb	r3, r3
 8003164:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d015      	beq.n	8003198 <HAL_ADC_IRQHandler+0x27a>
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d012      	beq.n	8003198 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003176:	f043 0202 	orr.w	r2, r3, #2
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f06f 0220 	mvn.w	r2, #32
 8003186:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 f8fb 	bl	8003384 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f06f 0220 	mvn.w	r2, #32
 8003196:	601a      	str	r2, [r3, #0]
  }
}
 8003198:	bf00      	nop
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d101      	bne.n	80031be <HAL_ADC_Start_DMA+0x1e>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e0b1      	b.n	8003322 <HAL_ADC_Start_DMA+0x182>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d018      	beq.n	8003206 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f042 0201 	orr.w	r2, r2, #1
 80031e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031e4:	4b51      	ldr	r3, [pc, #324]	; (800332c <HAL_ADC_Start_DMA+0x18c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a51      	ldr	r2, [pc, #324]	; (8003330 <HAL_ADC_Start_DMA+0x190>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	0c9a      	lsrs	r2, r3, #18
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80031f8:	e002      	b.n	8003200 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	3b01      	subs	r3, #1
 80031fe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1f9      	bne.n	80031fa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	2b01      	cmp	r3, #1
 8003212:	f040 8085 	bne.w	8003320 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800321e:	f023 0301 	bic.w	r3, r3, #1
 8003222:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003240:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003254:	d106      	bne.n	8003264 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325a:	f023 0206 	bic.w	r2, r3, #6
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	645a      	str	r2, [r3, #68]	; 0x44
 8003262:	e002      	b.n	800326a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003272:	4b30      	ldr	r3, [pc, #192]	; (8003334 <HAL_ADC_Start_DMA+0x194>)
 8003274:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327a:	4a2f      	ldr	r2, [pc, #188]	; (8003338 <HAL_ADC_Start_DMA+0x198>)
 800327c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003282:	4a2e      	ldr	r2, [pc, #184]	; (800333c <HAL_ADC_Start_DMA+0x19c>)
 8003284:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800328a:	4a2d      	ldr	r2, [pc, #180]	; (8003340 <HAL_ADC_Start_DMA+0x1a0>)
 800328c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003296:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	685a      	ldr	r2, [r3, #4]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80032a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689a      	ldr	r2, [r3, #8]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	334c      	adds	r3, #76	; 0x4c
 80032c2:	4619      	mov	r1, r3
 80032c4:	68ba      	ldr	r2, [r7, #8]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f000 fcd0 	bl	8003c6c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f003 031f 	and.w	r3, r3, #31
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d10f      	bne.n	80032f8 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d11c      	bne.n	8003320 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	e013      	b.n	8003320 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a11      	ldr	r2, [pc, #68]	; (8003344 <HAL_ADC_Start_DMA+0x1a4>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d10e      	bne.n	8003320 <HAL_ADC_Start_DMA+0x180>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d107      	bne.n	8003320 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800331e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3718      	adds	r7, #24
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	20000014 	.word	0x20000014
 8003330:	431bde83 	.word	0x431bde83
 8003334:	40012300 	.word	0x40012300
 8003338:	080037d5 	.word	0x080037d5
 800333c:	0800388f 	.word	0x0800388f
 8003340:	080038ab 	.word	0x080038ab
 8003344:	40012000 	.word	0x40012000

08003348 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x1c>
 80033b0:	2302      	movs	r3, #2
 80033b2:	e105      	b.n	80035c0 <HAL_ADC_ConfigChannel+0x228>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2b09      	cmp	r3, #9
 80033c2:	d925      	bls.n	8003410 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68d9      	ldr	r1, [r3, #12]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	461a      	mov	r2, r3
 80033d2:	4613      	mov	r3, r2
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	4413      	add	r3, r2
 80033d8:	3b1e      	subs	r3, #30
 80033da:	2207      	movs	r2, #7
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43da      	mvns	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	400a      	ands	r2, r1
 80033e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68d9      	ldr	r1, [r3, #12]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	4618      	mov	r0, r3
 80033fc:	4603      	mov	r3, r0
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	4403      	add	r3, r0
 8003402:	3b1e      	subs	r3, #30
 8003404:	409a      	lsls	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	60da      	str	r2, [r3, #12]
 800340e:	e022      	b.n	8003456 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6919      	ldr	r1, [r3, #16]
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	b29b      	uxth	r3, r3
 800341c:	461a      	mov	r2, r3
 800341e:	4613      	mov	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4413      	add	r3, r2
 8003424:	2207      	movs	r2, #7
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	43da      	mvns	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	400a      	ands	r2, r1
 8003432:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6919      	ldr	r1, [r3, #16]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	b29b      	uxth	r3, r3
 8003444:	4618      	mov	r0, r3
 8003446:	4603      	mov	r3, r0
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	4403      	add	r3, r0
 800344c:	409a      	lsls	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b06      	cmp	r3, #6
 800345c:	d824      	bhi.n	80034a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	3b05      	subs	r3, #5
 8003470:	221f      	movs	r2, #31
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	43da      	mvns	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	400a      	ands	r2, r1
 800347e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	b29b      	uxth	r3, r3
 800348c:	4618      	mov	r0, r3
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	3b05      	subs	r3, #5
 800349a:	fa00 f203 	lsl.w	r2, r0, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	635a      	str	r2, [r3, #52]	; 0x34
 80034a6:	e04c      	b.n	8003542 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b0c      	cmp	r3, #12
 80034ae:	d824      	bhi.n	80034fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685a      	ldr	r2, [r3, #4]
 80034ba:	4613      	mov	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4413      	add	r3, r2
 80034c0:	3b23      	subs	r3, #35	; 0x23
 80034c2:	221f      	movs	r2, #31
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	43da      	mvns	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	400a      	ands	r2, r1
 80034d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	b29b      	uxth	r3, r3
 80034de:	4618      	mov	r0, r3
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	3b23      	subs	r3, #35	; 0x23
 80034ec:	fa00 f203 	lsl.w	r2, r0, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	631a      	str	r2, [r3, #48]	; 0x30
 80034f8:	e023      	b.n	8003542 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	3b41      	subs	r3, #65	; 0x41
 800350c:	221f      	movs	r2, #31
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	43da      	mvns	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	400a      	ands	r2, r1
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	b29b      	uxth	r3, r3
 8003528:	4618      	mov	r0, r3
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4413      	add	r3, r2
 8003534:	3b41      	subs	r3, #65	; 0x41
 8003536:	fa00 f203 	lsl.w	r2, r0, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003542:	4b22      	ldr	r3, [pc, #136]	; (80035cc <HAL_ADC_ConfigChannel+0x234>)
 8003544:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a21      	ldr	r2, [pc, #132]	; (80035d0 <HAL_ADC_ConfigChannel+0x238>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d109      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x1cc>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b12      	cmp	r3, #18
 8003556:	d105      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a19      	ldr	r2, [pc, #100]	; (80035d0 <HAL_ADC_ConfigChannel+0x238>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d123      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x21e>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b10      	cmp	r3, #16
 8003574:	d003      	beq.n	800357e <HAL_ADC_ConfigChannel+0x1e6>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2b11      	cmp	r3, #17
 800357c:	d11b      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b10      	cmp	r3, #16
 8003590:	d111      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003592:	4b10      	ldr	r3, [pc, #64]	; (80035d4 <HAL_ADC_ConfigChannel+0x23c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a10      	ldr	r2, [pc, #64]	; (80035d8 <HAL_ADC_ConfigChannel+0x240>)
 8003598:	fba2 2303 	umull	r2, r3, r2, r3
 800359c:	0c9a      	lsrs	r2, r3, #18
 800359e:	4613      	mov	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	4413      	add	r3, r2
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035a8:	e002      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	3b01      	subs	r3, #1
 80035ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1f9      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	40012300 	.word	0x40012300
 80035d0:	40012000 	.word	0x40012000
 80035d4:	20000014 	.word	0x20000014
 80035d8:	431bde83 	.word	0x431bde83

080035dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035e4:	4b79      	ldr	r3, [pc, #484]	; (80037cc <ADC_Init+0x1f0>)
 80035e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	431a      	orrs	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003610:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6859      	ldr	r1, [r3, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	021a      	lsls	r2, r3, #8
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003634:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689a      	ldr	r2, [r3, #8]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003656:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6899      	ldr	r1, [r3, #8]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68da      	ldr	r2, [r3, #12]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366e:	4a58      	ldr	r2, [pc, #352]	; (80037d0 <ADC_Init+0x1f4>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d022      	beq.n	80036ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003682:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6899      	ldr	r1, [r3, #8]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6899      	ldr	r1, [r3, #8]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	e00f      	b.n	80036da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689a      	ldr	r2, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0202 	bic.w	r2, r2, #2
 80036e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6899      	ldr	r1, [r3, #8]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	7e1b      	ldrb	r3, [r3, #24]
 80036f4:	005a      	lsls	r2, r3, #1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d01b      	beq.n	8003740 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003716:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003726:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6859      	ldr	r1, [r3, #4]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	3b01      	subs	r3, #1
 8003734:	035a      	lsls	r2, r3, #13
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	e007      	b.n	8003750 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800374e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800375e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	69db      	ldr	r3, [r3, #28]
 800376a:	3b01      	subs	r3, #1
 800376c:	051a      	lsls	r2, r3, #20
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003784:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6899      	ldr	r1, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003792:	025a      	lsls	r2, r3, #9
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6899      	ldr	r1, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	029a      	lsls	r2, r3, #10
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	609a      	str	r2, [r3, #8]
}
 80037c0:	bf00      	nop
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	40012300 	.word	0x40012300
 80037d0:	0f000001 	.word	0x0f000001

080037d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d13c      	bne.n	8003868 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d12b      	bne.n	8003860 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800380c:	2b00      	cmp	r3, #0
 800380e:	d127      	bne.n	8003860 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003816:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800381a:	2b00      	cmp	r3, #0
 800381c:	d006      	beq.n	800382c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003828:	2b00      	cmp	r3, #0
 800382a:	d119      	bne.n	8003860 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0220 	bic.w	r2, r2, #32
 800383a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003840:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d105      	bne.n	8003860 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	f043 0201 	orr.w	r2, r3, #1
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f7ff fd71 	bl	8003348 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003866:	e00e      	b.n	8003886 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f7ff fd85 	bl	8003384 <HAL_ADC_ErrorCallback>
}
 800387a:	e004      	b.n	8003886 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	4798      	blx	r3
}
 8003886:	bf00      	nop
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800388e:	b580      	push	{r7, lr}
 8003890:	b084      	sub	sp, #16
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7ff fd5d 	bl	800335c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038a2:	bf00      	nop
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b084      	sub	sp, #16
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2240      	movs	r2, #64	; 0x40
 80038bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c2:	f043 0204 	orr.w	r2, r3, #4
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f7ff fd5a 	bl	8003384 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038d0:	bf00      	nop
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038fc:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <__NVIC_SetPriorityGrouping+0x44>)
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003908:	4013      	ands	r3, r2
 800390a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003914:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800391c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800391e:	4a04      	ldr	r2, [pc, #16]	; (8003930 <__NVIC_SetPriorityGrouping+0x44>)
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	60d3      	str	r3, [r2, #12]
}
 8003924:	bf00      	nop
 8003926:	3714      	adds	r7, #20
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	e000ed00 	.word	0xe000ed00

08003934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003938:	4b04      	ldr	r3, [pc, #16]	; (800394c <__NVIC_GetPriorityGrouping+0x18>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	0a1b      	lsrs	r3, r3, #8
 800393e:	f003 0307 	and.w	r3, r3, #7
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	e000ed00 	.word	0xe000ed00

08003950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800395a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395e:	2b00      	cmp	r3, #0
 8003960:	db0b      	blt.n	800397a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	f003 021f 	and.w	r2, r3, #31
 8003968:	4907      	ldr	r1, [pc, #28]	; (8003988 <__NVIC_EnableIRQ+0x38>)
 800396a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	2001      	movs	r0, #1
 8003972:	fa00 f202 	lsl.w	r2, r0, r2
 8003976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	e000e100 	.word	0xe000e100

0800398c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	4603      	mov	r3, r0
 8003994:	6039      	str	r1, [r7, #0]
 8003996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399c:	2b00      	cmp	r3, #0
 800399e:	db0a      	blt.n	80039b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	b2da      	uxtb	r2, r3
 80039a4:	490c      	ldr	r1, [pc, #48]	; (80039d8 <__NVIC_SetPriority+0x4c>)
 80039a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039aa:	0112      	lsls	r2, r2, #4
 80039ac:	b2d2      	uxtb	r2, r2
 80039ae:	440b      	add	r3, r1
 80039b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039b4:	e00a      	b.n	80039cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	4908      	ldr	r1, [pc, #32]	; (80039dc <__NVIC_SetPriority+0x50>)
 80039bc:	79fb      	ldrb	r3, [r7, #7]
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	3b04      	subs	r3, #4
 80039c4:	0112      	lsls	r2, r2, #4
 80039c6:	b2d2      	uxtb	r2, r2
 80039c8:	440b      	add	r3, r1
 80039ca:	761a      	strb	r2, [r3, #24]
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	e000e100 	.word	0xe000e100
 80039dc:	e000ed00 	.word	0xe000ed00

080039e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b089      	sub	sp, #36	; 0x24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f1c3 0307 	rsb	r3, r3, #7
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	bf28      	it	cs
 80039fe:	2304      	movcs	r3, #4
 8003a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	3304      	adds	r3, #4
 8003a06:	2b06      	cmp	r3, #6
 8003a08:	d902      	bls.n	8003a10 <NVIC_EncodePriority+0x30>
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	3b03      	subs	r3, #3
 8003a0e:	e000      	b.n	8003a12 <NVIC_EncodePriority+0x32>
 8003a10:	2300      	movs	r3, #0
 8003a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a14:	f04f 32ff 	mov.w	r2, #4294967295
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	43da      	mvns	r2, r3
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	401a      	ands	r2, r3
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a28:	f04f 31ff 	mov.w	r1, #4294967295
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a32:	43d9      	mvns	r1, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a38:	4313      	orrs	r3, r2
         );
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3724      	adds	r7, #36	; 0x24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
	...

08003a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a58:	d301      	bcc.n	8003a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e00f      	b.n	8003a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a5e:	4a0a      	ldr	r2, [pc, #40]	; (8003a88 <SysTick_Config+0x40>)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a66:	210f      	movs	r1, #15
 8003a68:	f04f 30ff 	mov.w	r0, #4294967295
 8003a6c:	f7ff ff8e 	bl	800398c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a70:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <SysTick_Config+0x40>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a76:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <SysTick_Config+0x40>)
 8003a78:	2207      	movs	r2, #7
 8003a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	e000e010 	.word	0xe000e010

08003a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7ff ff29 	bl	80038ec <__NVIC_SetPriorityGrouping>
}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b086      	sub	sp, #24
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	60b9      	str	r1, [r7, #8]
 8003aac:	607a      	str	r2, [r7, #4]
 8003aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ab4:	f7ff ff3e 	bl	8003934 <__NVIC_GetPriorityGrouping>
 8003ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	68b9      	ldr	r1, [r7, #8]
 8003abe:	6978      	ldr	r0, [r7, #20]
 8003ac0:	f7ff ff8e 	bl	80039e0 <NVIC_EncodePriority>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aca:	4611      	mov	r1, r2
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff5d 	bl	800398c <__NVIC_SetPriority>
}
 8003ad2:	bf00      	nop
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff ff31 	bl	8003950 <__NVIC_EnableIRQ>
}
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b082      	sub	sp, #8
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7ff ffa2 	bl	8003a48 <SysTick_Config>
 8003b04:	4603      	mov	r3, r0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3708      	adds	r7, #8
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
	...

08003b10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b1c:	f7ff f98e 	bl	8002e3c <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e099      	b.n	8003c60 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f022 0201 	bic.w	r2, r2, #1
 8003b4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b4c:	e00f      	b.n	8003b6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b4e:	f7ff f975 	bl	8002e3c <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b05      	cmp	r3, #5
 8003b5a:	d908      	bls.n	8003b6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2220      	movs	r2, #32
 8003b60:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2203      	movs	r2, #3
 8003b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e078      	b.n	8003c60 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1e8      	bne.n	8003b4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b84:	697a      	ldr	r2, [r7, #20]
 8003b86:	4b38      	ldr	r3, [pc, #224]	; (8003c68 <HAL_DMA_Init+0x158>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ba6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc4:	2b04      	cmp	r3, #4
 8003bc6:	d107      	bne.n	8003bd8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f023 0307 	bic.w	r3, r3, #7
 8003bee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	2b04      	cmp	r3, #4
 8003c00:	d117      	bne.n	8003c32 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00e      	beq.n	8003c32 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f000 fa6f 	bl	80040f8 <DMA_CheckFifoParam>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d008      	beq.n	8003c32 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2240      	movs	r2, #64	; 0x40
 8003c24:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e016      	b.n	8003c60 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 fa26 	bl	800408c <DMA_CalcBaseAndBitshift>
 8003c40:	4603      	mov	r3, r0
 8003c42:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c48:	223f      	movs	r2, #63	; 0x3f
 8003c4a:	409a      	lsls	r2, r3
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	f010803f 	.word	0xf010803f

08003c6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
 8003c78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c82:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d101      	bne.n	8003c92 <HAL_DMA_Start_IT+0x26>
 8003c8e:	2302      	movs	r3, #2
 8003c90:	e040      	b.n	8003d14 <HAL_DMA_Start_IT+0xa8>
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d12f      	bne.n	8003d06 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2202      	movs	r2, #2
 8003caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	68b9      	ldr	r1, [r7, #8]
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f000 f9b8 	bl	8004030 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc4:	223f      	movs	r2, #63	; 0x3f
 8003cc6:	409a      	lsls	r2, r3
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0216 	orr.w	r2, r2, #22
 8003cda:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d007      	beq.n	8003cf4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0208 	orr.w	r2, r2, #8
 8003cf2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0201 	orr.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	e005      	b.n	8003d12 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d0e:	2302      	movs	r3, #2
 8003d10:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d12:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d28:	4b92      	ldr	r3, [pc, #584]	; (8003f74 <HAL_DMA_IRQHandler+0x258>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a92      	ldr	r2, [pc, #584]	; (8003f78 <HAL_DMA_IRQHandler+0x25c>)
 8003d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d32:	0a9b      	lsrs	r3, r3, #10
 8003d34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d46:	2208      	movs	r2, #8
 8003d48:	409a      	lsls	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d01a      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0304 	and.w	r3, r3, #4
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d013      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f022 0204 	bic.w	r2, r2, #4
 8003d6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d74:	2208      	movs	r2, #8
 8003d76:	409a      	lsls	r2, r3
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d80:	f043 0201 	orr.w	r2, r3, #1
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	409a      	lsls	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	4013      	ands	r3, r2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d012      	beq.n	8003dbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00b      	beq.n	8003dbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003daa:	2201      	movs	r2, #1
 8003dac:	409a      	lsls	r2, r3
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db6:	f043 0202 	orr.w	r2, r3, #2
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc2:	2204      	movs	r2, #4
 8003dc4:	409a      	lsls	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d012      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00b      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de0:	2204      	movs	r2, #4
 8003de2:	409a      	lsls	r2, r3
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dec:	f043 0204 	orr.w	r2, r3, #4
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003df8:	2210      	movs	r2, #16
 8003dfa:	409a      	lsls	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d043      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0308 	and.w	r3, r3, #8
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d03c      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e16:	2210      	movs	r2, #16
 8003e18:	409a      	lsls	r2, r3
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d018      	beq.n	8003e5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d108      	bne.n	8003e4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d024      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	4798      	blx	r3
 8003e4a:	e01f      	b.n	8003e8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d01b      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	4798      	blx	r3
 8003e5c:	e016      	b.n	8003e8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d107      	bne.n	8003e7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0208 	bic.w	r2, r2, #8
 8003e7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d003      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e90:	2220      	movs	r2, #32
 8003e92:	409a      	lsls	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4013      	ands	r3, r2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f000 808e 	beq.w	8003fba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0310 	and.w	r3, r3, #16
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 8086 	beq.w	8003fba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	409a      	lsls	r2, r3
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b05      	cmp	r3, #5
 8003ec4:	d136      	bne.n	8003f34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0216 	bic.w	r2, r2, #22
 8003ed4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	695a      	ldr	r2, [r3, #20]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ee4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d103      	bne.n	8003ef6 <HAL_DMA_IRQHandler+0x1da>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 0208 	bic.w	r2, r2, #8
 8003f04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f0a:	223f      	movs	r2, #63	; 0x3f
 8003f0c:	409a      	lsls	r2, r3
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d07d      	beq.n	8004026 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	4798      	blx	r3
        }
        return;
 8003f32:	e078      	b.n	8004026 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d01c      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d108      	bne.n	8003f62 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d030      	beq.n	8003fba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	4798      	blx	r3
 8003f60:	e02b      	b.n	8003fba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d027      	beq.n	8003fba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	4798      	blx	r3
 8003f72:	e022      	b.n	8003fba <HAL_DMA_IRQHandler+0x29e>
 8003f74:	20000014 	.word	0x20000014
 8003f78:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10f      	bne.n	8003faa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f022 0210 	bic.w	r2, r2, #16
 8003f98:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d032      	beq.n	8004028 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d022      	beq.n	8004014 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2205      	movs	r2, #5
 8003fd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0201 	bic.w	r2, r2, #1
 8003fe4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	60bb      	str	r3, [r7, #8]
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d307      	bcc.n	8004002 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1f2      	bne.n	8003fe6 <HAL_DMA_IRQHandler+0x2ca>
 8004000:	e000      	b.n	8004004 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004002:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004018:	2b00      	cmp	r3, #0
 800401a:	d005      	beq.n	8004028 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	4798      	blx	r3
 8004024:	e000      	b.n	8004028 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004026:	bf00      	nop
    }
  }
}
 8004028:	3718      	adds	r7, #24
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop

08004030 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
 800403c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800404c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	2b40      	cmp	r3, #64	; 0x40
 800405c:	d108      	bne.n	8004070 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800406e:	e007      	b.n	8004080 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	60da      	str	r2, [r3, #12]
}
 8004080:	bf00      	nop
 8004082:	3714      	adds	r7, #20
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	b2db      	uxtb	r3, r3
 800409a:	3b10      	subs	r3, #16
 800409c:	4a14      	ldr	r2, [pc, #80]	; (80040f0 <DMA_CalcBaseAndBitshift+0x64>)
 800409e:	fba2 2303 	umull	r2, r3, r2, r3
 80040a2:	091b      	lsrs	r3, r3, #4
 80040a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040a6:	4a13      	ldr	r2, [pc, #76]	; (80040f4 <DMA_CalcBaseAndBitshift+0x68>)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	4413      	add	r3, r2
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b03      	cmp	r3, #3
 80040b8:	d909      	bls.n	80040ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040c2:	f023 0303 	bic.w	r3, r3, #3
 80040c6:	1d1a      	adds	r2, r3, #4
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	659a      	str	r2, [r3, #88]	; 0x58
 80040cc:	e007      	b.n	80040de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040d6:	f023 0303 	bic.w	r3, r3, #3
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3714      	adds	r7, #20
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	aaaaaaab 	.word	0xaaaaaaab
 80040f4:	080090b0 	.word	0x080090b0

080040f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004100:	2300      	movs	r3, #0
 8004102:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004108:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d11f      	bne.n	8004152 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	2b03      	cmp	r3, #3
 8004116:	d855      	bhi.n	80041c4 <DMA_CheckFifoParam+0xcc>
 8004118:	a201      	add	r2, pc, #4	; (adr r2, 8004120 <DMA_CheckFifoParam+0x28>)
 800411a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411e:	bf00      	nop
 8004120:	08004131 	.word	0x08004131
 8004124:	08004143 	.word	0x08004143
 8004128:	08004131 	.word	0x08004131
 800412c:	080041c5 	.word	0x080041c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004134:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d045      	beq.n	80041c8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004140:	e042      	b.n	80041c8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004146:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800414a:	d13f      	bne.n	80041cc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004150:	e03c      	b.n	80041cc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800415a:	d121      	bne.n	80041a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	2b03      	cmp	r3, #3
 8004160:	d836      	bhi.n	80041d0 <DMA_CheckFifoParam+0xd8>
 8004162:	a201      	add	r2, pc, #4	; (adr r2, 8004168 <DMA_CheckFifoParam+0x70>)
 8004164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004168:	08004179 	.word	0x08004179
 800416c:	0800417f 	.word	0x0800417f
 8004170:	08004179 	.word	0x08004179
 8004174:	08004191 	.word	0x08004191
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	73fb      	strb	r3, [r7, #15]
      break;
 800417c:	e02f      	b.n	80041de <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004182:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d024      	beq.n	80041d4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800418e:	e021      	b.n	80041d4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004194:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004198:	d11e      	bne.n	80041d8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800419e:	e01b      	b.n	80041d8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d902      	bls.n	80041ac <DMA_CheckFifoParam+0xb4>
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d003      	beq.n	80041b2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041aa:	e018      	b.n	80041de <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
      break;
 80041b0:	e015      	b.n	80041de <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00e      	beq.n	80041dc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	73fb      	strb	r3, [r7, #15]
      break;
 80041c2:	e00b      	b.n	80041dc <DMA_CheckFifoParam+0xe4>
      break;
 80041c4:	bf00      	nop
 80041c6:	e00a      	b.n	80041de <DMA_CheckFifoParam+0xe6>
      break;
 80041c8:	bf00      	nop
 80041ca:	e008      	b.n	80041de <DMA_CheckFifoParam+0xe6>
      break;
 80041cc:	bf00      	nop
 80041ce:	e006      	b.n	80041de <DMA_CheckFifoParam+0xe6>
      break;
 80041d0:	bf00      	nop
 80041d2:	e004      	b.n	80041de <DMA_CheckFifoParam+0xe6>
      break;
 80041d4:	bf00      	nop
 80041d6:	e002      	b.n	80041de <DMA_CheckFifoParam+0xe6>
      break;   
 80041d8:	bf00      	nop
 80041da:	e000      	b.n	80041de <DMA_CheckFifoParam+0xe6>
      break;
 80041dc:	bf00      	nop
    }
  } 
  
  return status; 
 80041de:	7bfb      	ldrb	r3, [r7, #15]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3714      	adds	r7, #20
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b089      	sub	sp, #36	; 0x24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041fa:	2300      	movs	r3, #0
 80041fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041fe:	2300      	movs	r3, #0
 8004200:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004202:	2300      	movs	r3, #0
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	e159      	b.n	80044bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004208:	2201      	movs	r2, #1
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4013      	ands	r3, r2
 800421a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	429a      	cmp	r2, r3
 8004222:	f040 8148 	bne.w	80044b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d00b      	beq.n	8004246 <HAL_GPIO_Init+0x5a>
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	2b02      	cmp	r3, #2
 8004234:	d007      	beq.n	8004246 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800423a:	2b11      	cmp	r3, #17
 800423c:	d003      	beq.n	8004246 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	2b12      	cmp	r3, #18
 8004244:	d130      	bne.n	80042a8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	2203      	movs	r2, #3
 8004252:	fa02 f303 	lsl.w	r3, r2, r3
 8004256:	43db      	mvns	r3, r3
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	4013      	ands	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	68da      	ldr	r2, [r3, #12]
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	fa02 f303 	lsl.w	r3, r2, r3
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	4313      	orrs	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800427c:	2201      	movs	r2, #1
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	fa02 f303 	lsl.w	r3, r2, r3
 8004284:	43db      	mvns	r3, r3
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	4013      	ands	r3, r2
 800428a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	091b      	lsrs	r3, r3, #4
 8004292:	f003 0201 	and.w	r2, r3, #1
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	4313      	orrs	r3, r2
 80042a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	2203      	movs	r2, #3
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	43db      	mvns	r3, r3
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	4013      	ands	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	005b      	lsls	r3, r3, #1
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d003      	beq.n	80042e8 <HAL_GPIO_Init+0xfc>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	2b12      	cmp	r3, #18
 80042e6:	d123      	bne.n	8004330 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	08da      	lsrs	r2, r3, #3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	3208      	adds	r2, #8
 80042f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	220f      	movs	r2, #15
 8004300:	fa02 f303 	lsl.w	r3, r2, r3
 8004304:	43db      	mvns	r3, r3
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	4013      	ands	r3, r2
 800430a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	4313      	orrs	r3, r2
 8004320:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	08da      	lsrs	r2, r3, #3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	3208      	adds	r2, #8
 800432a:	69b9      	ldr	r1, [r7, #24]
 800432c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	2203      	movs	r2, #3
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	43db      	mvns	r3, r3
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4013      	ands	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 0203 	and.w	r2, r3, #3
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	4313      	orrs	r3, r2
 800435c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 80a2 	beq.w	80044b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	4b56      	ldr	r3, [pc, #344]	; (80044d0 <HAL_GPIO_Init+0x2e4>)
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	4a55      	ldr	r2, [pc, #340]	; (80044d0 <HAL_GPIO_Init+0x2e4>)
 800437c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004380:	6453      	str	r3, [r2, #68]	; 0x44
 8004382:	4b53      	ldr	r3, [pc, #332]	; (80044d0 <HAL_GPIO_Init+0x2e4>)
 8004384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800438e:	4a51      	ldr	r2, [pc, #324]	; (80044d4 <HAL_GPIO_Init+0x2e8>)
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	089b      	lsrs	r3, r3, #2
 8004394:	3302      	adds	r3, #2
 8004396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800439a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	220f      	movs	r2, #15
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4013      	ands	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a48      	ldr	r2, [pc, #288]	; (80044d8 <HAL_GPIO_Init+0x2ec>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d019      	beq.n	80043ee <HAL_GPIO_Init+0x202>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a47      	ldr	r2, [pc, #284]	; (80044dc <HAL_GPIO_Init+0x2f0>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d013      	beq.n	80043ea <HAL_GPIO_Init+0x1fe>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a46      	ldr	r2, [pc, #280]	; (80044e0 <HAL_GPIO_Init+0x2f4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d00d      	beq.n	80043e6 <HAL_GPIO_Init+0x1fa>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a45      	ldr	r2, [pc, #276]	; (80044e4 <HAL_GPIO_Init+0x2f8>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d007      	beq.n	80043e2 <HAL_GPIO_Init+0x1f6>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a44      	ldr	r2, [pc, #272]	; (80044e8 <HAL_GPIO_Init+0x2fc>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d101      	bne.n	80043de <HAL_GPIO_Init+0x1f2>
 80043da:	2304      	movs	r3, #4
 80043dc:	e008      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043de:	2307      	movs	r3, #7
 80043e0:	e006      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043e2:	2303      	movs	r3, #3
 80043e4:	e004      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043e6:	2302      	movs	r3, #2
 80043e8:	e002      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e000      	b.n	80043f0 <HAL_GPIO_Init+0x204>
 80043ee:	2300      	movs	r3, #0
 80043f0:	69fa      	ldr	r2, [r7, #28]
 80043f2:	f002 0203 	and.w	r2, r2, #3
 80043f6:	0092      	lsls	r2, r2, #2
 80043f8:	4093      	lsls	r3, r2
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004400:	4934      	ldr	r1, [pc, #208]	; (80044d4 <HAL_GPIO_Init+0x2e8>)
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	089b      	lsrs	r3, r3, #2
 8004406:	3302      	adds	r3, #2
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800440e:	4b37      	ldr	r3, [pc, #220]	; (80044ec <HAL_GPIO_Init+0x300>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	43db      	mvns	r3, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4013      	ands	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	4313      	orrs	r3, r2
 8004430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004432:	4a2e      	ldr	r2, [pc, #184]	; (80044ec <HAL_GPIO_Init+0x300>)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004438:	4b2c      	ldr	r3, [pc, #176]	; (80044ec <HAL_GPIO_Init+0x300>)
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	43db      	mvns	r3, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4313      	orrs	r3, r2
 800445a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800445c:	4a23      	ldr	r2, [pc, #140]	; (80044ec <HAL_GPIO_Init+0x300>)
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004462:	4b22      	ldr	r3, [pc, #136]	; (80044ec <HAL_GPIO_Init+0x300>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	43db      	mvns	r3, r3
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	4013      	ands	r3, r2
 8004470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	4313      	orrs	r3, r2
 8004484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004486:	4a19      	ldr	r2, [pc, #100]	; (80044ec <HAL_GPIO_Init+0x300>)
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800448c:	4b17      	ldr	r3, [pc, #92]	; (80044ec <HAL_GPIO_Init+0x300>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	43db      	mvns	r3, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	4013      	ands	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044b0:	4a0e      	ldr	r2, [pc, #56]	; (80044ec <HAL_GPIO_Init+0x300>)
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	3301      	adds	r3, #1
 80044ba:	61fb      	str	r3, [r7, #28]
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	2b0f      	cmp	r3, #15
 80044c0:	f67f aea2 	bls.w	8004208 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044c4:	bf00      	nop
 80044c6:	3724      	adds	r7, #36	; 0x24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	40023800 	.word	0x40023800
 80044d4:	40013800 	.word	0x40013800
 80044d8:	40020000 	.word	0x40020000
 80044dc:	40020400 	.word	0x40020400
 80044e0:	40020800 	.word	0x40020800
 80044e4:	40020c00 	.word	0x40020c00
 80044e8:	40021000 	.word	0x40021000
 80044ec:	40013c00 	.word	0x40013c00

080044f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	460b      	mov	r3, r1
 80044fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	691a      	ldr	r2, [r3, #16]
 8004500:	887b      	ldrh	r3, [r7, #2]
 8004502:	4013      	ands	r3, r2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004508:	2301      	movs	r3, #1
 800450a:	73fb      	strb	r3, [r7, #15]
 800450c:	e001      	b.n	8004512 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800450e:	2300      	movs	r3, #0
 8004510:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004512:	7bfb      	ldrb	r3, [r7, #15]
}
 8004514:	4618      	mov	r0, r3
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	460b      	mov	r3, r1
 800452a:	807b      	strh	r3, [r7, #2]
 800452c:	4613      	mov	r3, r2
 800452e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004530:	787b      	ldrb	r3, [r7, #1]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004536:	887a      	ldrh	r2, [r7, #2]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800453c:	e003      	b.n	8004546 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800453e:	887b      	ldrh	r3, [r7, #2]
 8004540:	041a      	lsls	r2, r3, #16
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	619a      	str	r2, [r3, #24]
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr
	...

08004554 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0
 800455a:	4603      	mov	r3, r0
 800455c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800455e:	4b08      	ldr	r3, [pc, #32]	; (8004580 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004560:	695a      	ldr	r2, [r3, #20]
 8004562:	88fb      	ldrh	r3, [r7, #6]
 8004564:	4013      	ands	r3, r2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d006      	beq.n	8004578 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800456a:	4a05      	ldr	r2, [pc, #20]	; (8004580 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800456c:	88fb      	ldrh	r3, [r7, #6]
 800456e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004570:	88fb      	ldrh	r3, [r7, #6]
 8004572:	4618      	mov	r0, r3
 8004574:	f7fe f870 	bl	8002658 <HAL_GPIO_EXTI_Callback>
  }
}
 8004578:	bf00      	nop
 800457a:	3708      	adds	r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40013c00 	.word	0x40013c00

08004584 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e11f      	b.n	80047d6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d106      	bne.n	80045b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7fe f94c 	bl	8002848 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2224      	movs	r2, #36	; 0x24
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 0201 	bic.w	r2, r2, #1
 80045c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80045e8:	f001 f846 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 80045ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	4a7b      	ldr	r2, [pc, #492]	; (80047e0 <HAL_I2C_Init+0x25c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d807      	bhi.n	8004608 <HAL_I2C_Init+0x84>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	4a7a      	ldr	r2, [pc, #488]	; (80047e4 <HAL_I2C_Init+0x260>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	bf94      	ite	ls
 8004600:	2301      	movls	r3, #1
 8004602:	2300      	movhi	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	e006      	b.n	8004616 <HAL_I2C_Init+0x92>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	4a77      	ldr	r2, [pc, #476]	; (80047e8 <HAL_I2C_Init+0x264>)
 800460c:	4293      	cmp	r3, r2
 800460e:	bf94      	ite	ls
 8004610:	2301      	movls	r3, #1
 8004612:	2300      	movhi	r3, #0
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d001      	beq.n	800461e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e0db      	b.n	80047d6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	4a72      	ldr	r2, [pc, #456]	; (80047ec <HAL_I2C_Init+0x268>)
 8004622:	fba2 2303 	umull	r2, r3, r2, r3
 8004626:	0c9b      	lsrs	r3, r3, #18
 8004628:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68ba      	ldr	r2, [r7, #8]
 800463a:	430a      	orrs	r2, r1
 800463c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6a1b      	ldr	r3, [r3, #32]
 8004644:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	4a64      	ldr	r2, [pc, #400]	; (80047e0 <HAL_I2C_Init+0x25c>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d802      	bhi.n	8004658 <HAL_I2C_Init+0xd4>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	3301      	adds	r3, #1
 8004656:	e009      	b.n	800466c <HAL_I2C_Init+0xe8>
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800465e:	fb02 f303 	mul.w	r3, r2, r3
 8004662:	4a63      	ldr	r2, [pc, #396]	; (80047f0 <HAL_I2C_Init+0x26c>)
 8004664:	fba2 2303 	umull	r2, r3, r2, r3
 8004668:	099b      	lsrs	r3, r3, #6
 800466a:	3301      	adds	r3, #1
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	6812      	ldr	r2, [r2, #0]
 8004670:	430b      	orrs	r3, r1
 8004672:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800467e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	4956      	ldr	r1, [pc, #344]	; (80047e0 <HAL_I2C_Init+0x25c>)
 8004688:	428b      	cmp	r3, r1
 800468a:	d80d      	bhi.n	80046a8 <HAL_I2C_Init+0x124>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	1e59      	subs	r1, r3, #1
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	005b      	lsls	r3, r3, #1
 8004696:	fbb1 f3f3 	udiv	r3, r1, r3
 800469a:	3301      	adds	r3, #1
 800469c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	bf38      	it	cc
 80046a4:	2304      	movcc	r3, #4
 80046a6:	e04f      	b.n	8004748 <HAL_I2C_Init+0x1c4>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d111      	bne.n	80046d4 <HAL_I2C_Init+0x150>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	1e58      	subs	r0, r3, #1
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6859      	ldr	r1, [r3, #4]
 80046b8:	460b      	mov	r3, r1
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	440b      	add	r3, r1
 80046be:	fbb0 f3f3 	udiv	r3, r0, r3
 80046c2:	3301      	adds	r3, #1
 80046c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	bf0c      	ite	eq
 80046cc:	2301      	moveq	r3, #1
 80046ce:	2300      	movne	r3, #0
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	e012      	b.n	80046fa <HAL_I2C_Init+0x176>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	1e58      	subs	r0, r3, #1
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6859      	ldr	r1, [r3, #4]
 80046dc:	460b      	mov	r3, r1
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	440b      	add	r3, r1
 80046e2:	0099      	lsls	r1, r3, #2
 80046e4:	440b      	add	r3, r1
 80046e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ea:	3301      	adds	r3, #1
 80046ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	bf0c      	ite	eq
 80046f4:	2301      	moveq	r3, #1
 80046f6:	2300      	movne	r3, #0
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <HAL_I2C_Init+0x17e>
 80046fe:	2301      	movs	r3, #1
 8004700:	e022      	b.n	8004748 <HAL_I2C_Init+0x1c4>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10e      	bne.n	8004728 <HAL_I2C_Init+0x1a4>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	1e58      	subs	r0, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6859      	ldr	r1, [r3, #4]
 8004712:	460b      	mov	r3, r1
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	440b      	add	r3, r1
 8004718:	fbb0 f3f3 	udiv	r3, r0, r3
 800471c:	3301      	adds	r3, #1
 800471e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004726:	e00f      	b.n	8004748 <HAL_I2C_Init+0x1c4>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	1e58      	subs	r0, r3, #1
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6859      	ldr	r1, [r3, #4]
 8004730:	460b      	mov	r3, r1
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	440b      	add	r3, r1
 8004736:	0099      	lsls	r1, r3, #2
 8004738:	440b      	add	r3, r1
 800473a:	fbb0 f3f3 	udiv	r3, r0, r3
 800473e:	3301      	adds	r3, #1
 8004740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004744:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	6809      	ldr	r1, [r1, #0]
 800474c:	4313      	orrs	r3, r2
 800474e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	69da      	ldr	r2, [r3, #28]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a1b      	ldr	r3, [r3, #32]
 8004762:	431a      	orrs	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004776:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	6911      	ldr	r1, [r2, #16]
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	68d2      	ldr	r2, [r2, #12]
 8004782:	4311      	orrs	r1, r2
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	6812      	ldr	r2, [r2, #0]
 8004788:	430b      	orrs	r3, r1
 800478a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695a      	ldr	r2, [r3, #20]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	431a      	orrs	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0201 	orr.w	r2, r2, #1
 80047b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2220      	movs	r2, #32
 80047c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	000186a0 	.word	0x000186a0
 80047e4:	001e847f 	.word	0x001e847f
 80047e8:	003d08ff 	.word	0x003d08ff
 80047ec:	431bde83 	.word	0x431bde83
 80047f0:	10624dd3 	.word	0x10624dd3

080047f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b088      	sub	sp, #32
 80047f8:	af02      	add	r7, sp, #8
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	607a      	str	r2, [r7, #4]
 80047fe:	461a      	mov	r2, r3
 8004800:	460b      	mov	r3, r1
 8004802:	817b      	strh	r3, [r7, #10]
 8004804:	4613      	mov	r3, r2
 8004806:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004808:	f7fe fb18 	bl	8002e3c <HAL_GetTick>
 800480c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b20      	cmp	r3, #32
 8004818:	f040 80e0 	bne.w	80049dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	2319      	movs	r3, #25
 8004822:	2201      	movs	r2, #1
 8004824:	4970      	ldr	r1, [pc, #448]	; (80049e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 f964 	bl	8004af4 <I2C_WaitOnFlagUntilTimeout>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004832:	2302      	movs	r3, #2
 8004834:	e0d3      	b.n	80049de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800483c:	2b01      	cmp	r3, #1
 800483e:	d101      	bne.n	8004844 <HAL_I2C_Master_Transmit+0x50>
 8004840:	2302      	movs	r3, #2
 8004842:	e0cc      	b.n	80049de <HAL_I2C_Master_Transmit+0x1ea>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b01      	cmp	r3, #1
 8004858:	d007      	beq.n	800486a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f042 0201 	orr.w	r2, r2, #1
 8004868:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004878:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2221      	movs	r2, #33	; 0x21
 800487e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2210      	movs	r2, #16
 8004886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	893a      	ldrh	r2, [r7, #8]
 800489a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	4a50      	ldr	r2, [pc, #320]	; (80049ec <HAL_I2C_Master_Transmit+0x1f8>)
 80048aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80048ac:	8979      	ldrh	r1, [r7, #10]
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	6a3a      	ldr	r2, [r7, #32]
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 f89c 	bl	80049f0 <I2C_MasterRequestWrite>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e08d      	b.n	80049de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048c2:	2300      	movs	r3, #0
 80048c4:	613b      	str	r3, [r7, #16]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	613b      	str	r3, [r7, #16]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	613b      	str	r3, [r7, #16]
 80048d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80048d8:	e066      	b.n	80049a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048da:	697a      	ldr	r2, [r7, #20]
 80048dc:	6a39      	ldr	r1, [r7, #32]
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f000 f9de 	bl	8004ca0 <I2C_WaitOnTXEFlagUntilTimeout>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00d      	beq.n	8004906 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	2b04      	cmp	r3, #4
 80048f0:	d107      	bne.n	8004902 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004900:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e06b      	b.n	80049de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490a:	781a      	ldrb	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004920:	b29b      	uxth	r3, r3
 8004922:	3b01      	subs	r3, #1
 8004924:	b29a      	uxth	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800492e:	3b01      	subs	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	f003 0304 	and.w	r3, r3, #4
 8004940:	2b04      	cmp	r3, #4
 8004942:	d11b      	bne.n	800497c <HAL_I2C_Master_Transmit+0x188>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004948:	2b00      	cmp	r3, #0
 800494a:	d017      	beq.n	800497c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004950:	781a      	ldrb	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495c:	1c5a      	adds	r2, r3, #1
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004966:	b29b      	uxth	r3, r3
 8004968:	3b01      	subs	r3, #1
 800496a:	b29a      	uxth	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004974:	3b01      	subs	r3, #1
 8004976:	b29a      	uxth	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	6a39      	ldr	r1, [r7, #32]
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 f9ce 	bl	8004d22 <I2C_WaitOnBTFFlagUntilTimeout>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00d      	beq.n	80049a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004990:	2b04      	cmp	r3, #4
 8004992:	d107      	bne.n	80049a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e01a      	b.n	80049de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d194      	bne.n	80048da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2220      	movs	r2, #32
 80049c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80049d8:	2300      	movs	r3, #0
 80049da:	e000      	b.n	80049de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80049dc:	2302      	movs	r3, #2
  }
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	00100002 	.word	0x00100002
 80049ec:	ffff0000 	.word	0xffff0000

080049f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b088      	sub	sp, #32
 80049f4:	af02      	add	r7, sp, #8
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	607a      	str	r2, [r7, #4]
 80049fa:	603b      	str	r3, [r7, #0]
 80049fc:	460b      	mov	r3, r1
 80049fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a04:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	2b08      	cmp	r3, #8
 8004a0a:	d006      	beq.n	8004a1a <I2C_MasterRequestWrite+0x2a>
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d003      	beq.n	8004a1a <I2C_MasterRequestWrite+0x2a>
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a18:	d108      	bne.n	8004a2c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	e00b      	b.n	8004a44 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a30:	2b12      	cmp	r3, #18
 8004a32:	d107      	bne.n	8004a44 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a50:	68f8      	ldr	r0, [r7, #12]
 8004a52:	f000 f84f 	bl	8004af4 <I2C_WaitOnFlagUntilTimeout>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00d      	beq.n	8004a78 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a6a:	d103      	bne.n	8004a74 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a72:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e035      	b.n	8004ae4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a80:	d108      	bne.n	8004a94 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a82:	897b      	ldrh	r3, [r7, #10]
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	461a      	mov	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a90:	611a      	str	r2, [r3, #16]
 8004a92:	e01b      	b.n	8004acc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004a94:	897b      	ldrh	r3, [r7, #10]
 8004a96:	11db      	asrs	r3, r3, #7
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	f003 0306 	and.w	r3, r3, #6
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	f063 030f 	orn	r3, r3, #15
 8004aa4:	b2da      	uxtb	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	490e      	ldr	r1, [pc, #56]	; (8004aec <I2C_MasterRequestWrite+0xfc>)
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	f000 f875 	bl	8004ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e010      	b.n	8004ae4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ac2:	897b      	ldrh	r3, [r7, #10]
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	4907      	ldr	r1, [pc, #28]	; (8004af0 <I2C_MasterRequestWrite+0x100>)
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 f865 	bl	8004ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e000      	b.n	8004ae4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3718      	adds	r7, #24
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	00010008 	.word	0x00010008
 8004af0:	00010002 	.word	0x00010002

08004af4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	603b      	str	r3, [r7, #0]
 8004b00:	4613      	mov	r3, r2
 8004b02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b04:	e025      	b.n	8004b52 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0c:	d021      	beq.n	8004b52 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b0e:	f7fe f995 	bl	8002e3c <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d302      	bcc.n	8004b24 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d116      	bne.n	8004b52 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	f043 0220 	orr.w	r2, r3, #32
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e023      	b.n	8004b9a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	0c1b      	lsrs	r3, r3, #16
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d10d      	bne.n	8004b78 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	43da      	mvns	r2, r3
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	4013      	ands	r3, r2
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	bf0c      	ite	eq
 8004b6e:	2301      	moveq	r3, #1
 8004b70:	2300      	movne	r3, #0
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	461a      	mov	r2, r3
 8004b76:	e00c      	b.n	8004b92 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	43da      	mvns	r2, r3
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	4013      	ands	r3, r2
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	bf0c      	ite	eq
 8004b8a:	2301      	moveq	r3, #1
 8004b8c:	2300      	movne	r3, #0
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	461a      	mov	r2, r3
 8004b92:	79fb      	ldrb	r3, [r7, #7]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d0b6      	beq.n	8004b06 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}

08004ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	b084      	sub	sp, #16
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	60f8      	str	r0, [r7, #12]
 8004baa:	60b9      	str	r1, [r7, #8]
 8004bac:	607a      	str	r2, [r7, #4]
 8004bae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bb0:	e051      	b.n	8004c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bc0:	d123      	bne.n	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004bda:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2220      	movs	r2, #32
 8004be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf6:	f043 0204 	orr.w	r2, r3, #4
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e046      	b.n	8004c98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c10:	d021      	beq.n	8004c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c12:	f7fe f913 	bl	8002e3c <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d302      	bcc.n	8004c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d116      	bne.n	8004c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2220      	movs	r2, #32
 8004c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	f043 0220 	orr.w	r2, r3, #32
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e020      	b.n	8004c98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	0c1b      	lsrs	r3, r3, #16
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d10c      	bne.n	8004c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	43da      	mvns	r2, r3
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	bf14      	ite	ne
 8004c72:	2301      	movne	r3, #1
 8004c74:	2300      	moveq	r3, #0
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	e00b      	b.n	8004c92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	43da      	mvns	r2, r3
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	4013      	ands	r3, r2
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	bf14      	ite	ne
 8004c8c:	2301      	movne	r3, #1
 8004c8e:	2300      	moveq	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d18d      	bne.n	8004bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3710      	adds	r7, #16
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cac:	e02d      	b.n	8004d0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f000 f878 	bl	8004da4 <I2C_IsAcknowledgeFailed>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e02d      	b.n	8004d1a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc4:	d021      	beq.n	8004d0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cc6:	f7fe f8b9 	bl	8002e3c <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	68ba      	ldr	r2, [r7, #8]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d302      	bcc.n	8004cdc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d116      	bne.n	8004d0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2220      	movs	r2, #32
 8004ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	f043 0220 	orr.w	r2, r3, #32
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e007      	b.n	8004d1a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d14:	2b80      	cmp	r3, #128	; 0x80
 8004d16:	d1ca      	bne.n	8004cae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3710      	adds	r7, #16
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b084      	sub	sp, #16
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	60f8      	str	r0, [r7, #12]
 8004d2a:	60b9      	str	r1, [r7, #8]
 8004d2c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d2e:	e02d      	b.n	8004d8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d30:	68f8      	ldr	r0, [r7, #12]
 8004d32:	f000 f837 	bl	8004da4 <I2C_IsAcknowledgeFailed>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e02d      	b.n	8004d9c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d46:	d021      	beq.n	8004d8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d48:	f7fe f878 	bl	8002e3c <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d302      	bcc.n	8004d5e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d116      	bne.n	8004d8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2220      	movs	r2, #32
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d78:	f043 0220 	orr.w	r2, r3, #32
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e007      	b.n	8004d9c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	f003 0304 	and.w	r3, r3, #4
 8004d96:	2b04      	cmp	r3, #4
 8004d98:	d1ca      	bne.n	8004d30 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004db6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dba:	d11b      	bne.n	8004df4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004dc4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2220      	movs	r2, #32
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de0:	f043 0204 	orr.w	r2, r3, #4
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e000      	b.n	8004df6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
	...

08004e04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e25b      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d075      	beq.n	8004f0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e22:	4ba3      	ldr	r3, [pc, #652]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f003 030c 	and.w	r3, r3, #12
 8004e2a:	2b04      	cmp	r3, #4
 8004e2c:	d00c      	beq.n	8004e48 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e2e:	4ba0      	ldr	r3, [pc, #640]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e36:	2b08      	cmp	r3, #8
 8004e38:	d112      	bne.n	8004e60 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e3a:	4b9d      	ldr	r3, [pc, #628]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e46:	d10b      	bne.n	8004e60 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e48:	4b99      	ldr	r3, [pc, #612]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d05b      	beq.n	8004f0c <HAL_RCC_OscConfig+0x108>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d157      	bne.n	8004f0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e236      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e68:	d106      	bne.n	8004e78 <HAL_RCC_OscConfig+0x74>
 8004e6a:	4b91      	ldr	r3, [pc, #580]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a90      	ldr	r2, [pc, #576]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e74:	6013      	str	r3, [r2, #0]
 8004e76:	e01d      	b.n	8004eb4 <HAL_RCC_OscConfig+0xb0>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e80:	d10c      	bne.n	8004e9c <HAL_RCC_OscConfig+0x98>
 8004e82:	4b8b      	ldr	r3, [pc, #556]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a8a      	ldr	r2, [pc, #552]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e8c:	6013      	str	r3, [r2, #0]
 8004e8e:	4b88      	ldr	r3, [pc, #544]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a87      	ldr	r2, [pc, #540]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e98:	6013      	str	r3, [r2, #0]
 8004e9a:	e00b      	b.n	8004eb4 <HAL_RCC_OscConfig+0xb0>
 8004e9c:	4b84      	ldr	r3, [pc, #528]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a83      	ldr	r2, [pc, #524]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ea6:	6013      	str	r3, [r2, #0]
 8004ea8:	4b81      	ldr	r3, [pc, #516]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a80      	ldr	r2, [pc, #512]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004eb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d013      	beq.n	8004ee4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ebc:	f7fd ffbe 	bl	8002e3c <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ec4:	f7fd ffba 	bl	8002e3c <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b64      	cmp	r3, #100	; 0x64
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e1fb      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed6:	4b76      	ldr	r3, [pc, #472]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0f0      	beq.n	8004ec4 <HAL_RCC_OscConfig+0xc0>
 8004ee2:	e014      	b.n	8004f0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee4:	f7fd ffaa 	bl	8002e3c <HAL_GetTick>
 8004ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eea:	e008      	b.n	8004efe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004eec:	f7fd ffa6 	bl	8002e3c <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	2b64      	cmp	r3, #100	; 0x64
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e1e7      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004efe:	4b6c      	ldr	r3, [pc, #432]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1f0      	bne.n	8004eec <HAL_RCC_OscConfig+0xe8>
 8004f0a:	e000      	b.n	8004f0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d063      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f1a:	4b65      	ldr	r3, [pc, #404]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f003 030c 	and.w	r3, r3, #12
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00b      	beq.n	8004f3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f26:	4b62      	ldr	r3, [pc, #392]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f2e:	2b08      	cmp	r3, #8
 8004f30:	d11c      	bne.n	8004f6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f32:	4b5f      	ldr	r3, [pc, #380]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d116      	bne.n	8004f6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f3e:	4b5c      	ldr	r3, [pc, #368]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d005      	beq.n	8004f56 <HAL_RCC_OscConfig+0x152>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d001      	beq.n	8004f56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e1bb      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f56:	4b56      	ldr	r3, [pc, #344]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	4952      	ldr	r1, [pc, #328]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f6a:	e03a      	b.n	8004fe2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d020      	beq.n	8004fb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f74:	4b4f      	ldr	r3, [pc, #316]	; (80050b4 <HAL_RCC_OscConfig+0x2b0>)
 8004f76:	2201      	movs	r2, #1
 8004f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f7a:	f7fd ff5f 	bl	8002e3c <HAL_GetTick>
 8004f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f80:	e008      	b.n	8004f94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f82:	f7fd ff5b 	bl	8002e3c <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d901      	bls.n	8004f94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e19c      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f94:	4b46      	ldr	r3, [pc, #280]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d0f0      	beq.n	8004f82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa0:	4b43      	ldr	r3, [pc, #268]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	4940      	ldr	r1, [pc, #256]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	600b      	str	r3, [r1, #0]
 8004fb4:	e015      	b.n	8004fe2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fb6:	4b3f      	ldr	r3, [pc, #252]	; (80050b4 <HAL_RCC_OscConfig+0x2b0>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fbc:	f7fd ff3e 	bl	8002e3c <HAL_GetTick>
 8004fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fc2:	e008      	b.n	8004fd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fc4:	f7fd ff3a 	bl	8002e3c <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e17b      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fd6:	4b36      	ldr	r3, [pc, #216]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1f0      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0308 	and.w	r3, r3, #8
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d030      	beq.n	8005050 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d016      	beq.n	8005024 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ff6:	4b30      	ldr	r3, [pc, #192]	; (80050b8 <HAL_RCC_OscConfig+0x2b4>)
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ffc:	f7fd ff1e 	bl	8002e3c <HAL_GetTick>
 8005000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005002:	e008      	b.n	8005016 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005004:	f7fd ff1a 	bl	8002e3c <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b02      	cmp	r3, #2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e15b      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005016:	4b26      	ldr	r3, [pc, #152]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8005018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d0f0      	beq.n	8005004 <HAL_RCC_OscConfig+0x200>
 8005022:	e015      	b.n	8005050 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005024:	4b24      	ldr	r3, [pc, #144]	; (80050b8 <HAL_RCC_OscConfig+0x2b4>)
 8005026:	2200      	movs	r2, #0
 8005028:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800502a:	f7fd ff07 	bl	8002e3c <HAL_GetTick>
 800502e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005030:	e008      	b.n	8005044 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005032:	f7fd ff03 	bl	8002e3c <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b02      	cmp	r3, #2
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e144      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005044:	4b1a      	ldr	r3, [pc, #104]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8005046:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1f0      	bne.n	8005032 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0304 	and.w	r3, r3, #4
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 80a0 	beq.w	800519e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800505e:	2300      	movs	r3, #0
 8005060:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005062:	4b13      	ldr	r3, [pc, #76]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8005064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d10f      	bne.n	800508e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800506e:	2300      	movs	r3, #0
 8005070:	60bb      	str	r3, [r7, #8]
 8005072:	4b0f      	ldr	r3, [pc, #60]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	4a0e      	ldr	r2, [pc, #56]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8005078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800507c:	6413      	str	r3, [r2, #64]	; 0x40
 800507e:	4b0c      	ldr	r3, [pc, #48]	; (80050b0 <HAL_RCC_OscConfig+0x2ac>)
 8005080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005086:	60bb      	str	r3, [r7, #8]
 8005088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800508a:	2301      	movs	r3, #1
 800508c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800508e:	4b0b      	ldr	r3, [pc, #44]	; (80050bc <HAL_RCC_OscConfig+0x2b8>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005096:	2b00      	cmp	r3, #0
 8005098:	d121      	bne.n	80050de <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800509a:	4b08      	ldr	r3, [pc, #32]	; (80050bc <HAL_RCC_OscConfig+0x2b8>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a07      	ldr	r2, [pc, #28]	; (80050bc <HAL_RCC_OscConfig+0x2b8>)
 80050a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050a6:	f7fd fec9 	bl	8002e3c <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ac:	e011      	b.n	80050d2 <HAL_RCC_OscConfig+0x2ce>
 80050ae:	bf00      	nop
 80050b0:	40023800 	.word	0x40023800
 80050b4:	42470000 	.word	0x42470000
 80050b8:	42470e80 	.word	0x42470e80
 80050bc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050c0:	f7fd febc 	bl	8002e3c <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d901      	bls.n	80050d2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e0fd      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050d2:	4b81      	ldr	r3, [pc, #516]	; (80052d8 <HAL_RCC_OscConfig+0x4d4>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d0f0      	beq.n	80050c0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d106      	bne.n	80050f4 <HAL_RCC_OscConfig+0x2f0>
 80050e6:	4b7d      	ldr	r3, [pc, #500]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 80050e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ea:	4a7c      	ldr	r2, [pc, #496]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 80050ec:	f043 0301 	orr.w	r3, r3, #1
 80050f0:	6713      	str	r3, [r2, #112]	; 0x70
 80050f2:	e01c      	b.n	800512e <HAL_RCC_OscConfig+0x32a>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	2b05      	cmp	r3, #5
 80050fa:	d10c      	bne.n	8005116 <HAL_RCC_OscConfig+0x312>
 80050fc:	4b77      	ldr	r3, [pc, #476]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 80050fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005100:	4a76      	ldr	r2, [pc, #472]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005102:	f043 0304 	orr.w	r3, r3, #4
 8005106:	6713      	str	r3, [r2, #112]	; 0x70
 8005108:	4b74      	ldr	r3, [pc, #464]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 800510a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800510c:	4a73      	ldr	r2, [pc, #460]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 800510e:	f043 0301 	orr.w	r3, r3, #1
 8005112:	6713      	str	r3, [r2, #112]	; 0x70
 8005114:	e00b      	b.n	800512e <HAL_RCC_OscConfig+0x32a>
 8005116:	4b71      	ldr	r3, [pc, #452]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800511a:	4a70      	ldr	r2, [pc, #448]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 800511c:	f023 0301 	bic.w	r3, r3, #1
 8005120:	6713      	str	r3, [r2, #112]	; 0x70
 8005122:	4b6e      	ldr	r3, [pc, #440]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005126:	4a6d      	ldr	r2, [pc, #436]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005128:	f023 0304 	bic.w	r3, r3, #4
 800512c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d015      	beq.n	8005162 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005136:	f7fd fe81 	bl	8002e3c <HAL_GetTick>
 800513a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800513c:	e00a      	b.n	8005154 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800513e:	f7fd fe7d 	bl	8002e3c <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	f241 3288 	movw	r2, #5000	; 0x1388
 800514c:	4293      	cmp	r3, r2
 800514e:	d901      	bls.n	8005154 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e0bc      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005154:	4b61      	ldr	r3, [pc, #388]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d0ee      	beq.n	800513e <HAL_RCC_OscConfig+0x33a>
 8005160:	e014      	b.n	800518c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005162:	f7fd fe6b 	bl	8002e3c <HAL_GetTick>
 8005166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005168:	e00a      	b.n	8005180 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800516a:	f7fd fe67 	bl	8002e3c <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	f241 3288 	movw	r2, #5000	; 0x1388
 8005178:	4293      	cmp	r3, r2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e0a6      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005180:	4b56      	ldr	r3, [pc, #344]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005184:	f003 0302 	and.w	r3, r3, #2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d1ee      	bne.n	800516a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800518c:	7dfb      	ldrb	r3, [r7, #23]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d105      	bne.n	800519e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005192:	4b52      	ldr	r3, [pc, #328]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005196:	4a51      	ldr	r2, [pc, #324]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005198:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800519c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f000 8092 	beq.w	80052cc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051a8:	4b4c      	ldr	r3, [pc, #304]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f003 030c 	and.w	r3, r3, #12
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d05c      	beq.n	800526e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d141      	bne.n	8005240 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051bc:	4b48      	ldr	r3, [pc, #288]	; (80052e0 <HAL_RCC_OscConfig+0x4dc>)
 80051be:	2200      	movs	r2, #0
 80051c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c2:	f7fd fe3b 	bl	8002e3c <HAL_GetTick>
 80051c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051c8:	e008      	b.n	80051dc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051ca:	f7fd fe37 	bl	8002e3c <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d901      	bls.n	80051dc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e078      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051dc:	4b3f      	ldr	r3, [pc, #252]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1f0      	bne.n	80051ca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	69da      	ldr	r2, [r3, #28]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	431a      	orrs	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	019b      	lsls	r3, r3, #6
 80051f8:	431a      	orrs	r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051fe:	085b      	lsrs	r3, r3, #1
 8005200:	3b01      	subs	r3, #1
 8005202:	041b      	lsls	r3, r3, #16
 8005204:	431a      	orrs	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520a:	061b      	lsls	r3, r3, #24
 800520c:	4933      	ldr	r1, [pc, #204]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 800520e:	4313      	orrs	r3, r2
 8005210:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005212:	4b33      	ldr	r3, [pc, #204]	; (80052e0 <HAL_RCC_OscConfig+0x4dc>)
 8005214:	2201      	movs	r2, #1
 8005216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7fd fe10 	bl	8002e3c <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005220:	f7fd fe0c 	bl	8002e3c <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e04d      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005232:	4b2a      	ldr	r3, [pc, #168]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0f0      	beq.n	8005220 <HAL_RCC_OscConfig+0x41c>
 800523e:	e045      	b.n	80052cc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005240:	4b27      	ldr	r3, [pc, #156]	; (80052e0 <HAL_RCC_OscConfig+0x4dc>)
 8005242:	2200      	movs	r2, #0
 8005244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005246:	f7fd fdf9 	bl	8002e3c <HAL_GetTick>
 800524a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800524c:	e008      	b.n	8005260 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800524e:	f7fd fdf5 	bl	8002e3c <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	2b02      	cmp	r3, #2
 800525a:	d901      	bls.n	8005260 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e036      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005260:	4b1e      	ldr	r3, [pc, #120]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d1f0      	bne.n	800524e <HAL_RCC_OscConfig+0x44a>
 800526c:	e02e      	b.n	80052cc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d101      	bne.n	800527a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e029      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800527a:	4b18      	ldr	r3, [pc, #96]	; (80052dc <HAL_RCC_OscConfig+0x4d8>)
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	429a      	cmp	r2, r3
 800528c:	d11c      	bne.n	80052c8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005298:	429a      	cmp	r2, r3
 800529a:	d115      	bne.n	80052c8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80052a2:	4013      	ands	r3, r2
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d10d      	bne.n	80052c8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d106      	bne.n	80052c8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d001      	beq.n	80052cc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e000      	b.n	80052ce <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3718      	adds	r7, #24
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	40007000 	.word	0x40007000
 80052dc:	40023800 	.word	0x40023800
 80052e0:	42470060 	.word	0x42470060

080052e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d101      	bne.n	80052f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e0cc      	b.n	8005492 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052f8:	4b68      	ldr	r3, [pc, #416]	; (800549c <HAL_RCC_ClockConfig+0x1b8>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 030f 	and.w	r3, r3, #15
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	429a      	cmp	r2, r3
 8005304:	d90c      	bls.n	8005320 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005306:	4b65      	ldr	r3, [pc, #404]	; (800549c <HAL_RCC_ClockConfig+0x1b8>)
 8005308:	683a      	ldr	r2, [r7, #0]
 800530a:	b2d2      	uxtb	r2, r2
 800530c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800530e:	4b63      	ldr	r3, [pc, #396]	; (800549c <HAL_RCC_ClockConfig+0x1b8>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	683a      	ldr	r2, [r7, #0]
 8005318:	429a      	cmp	r2, r3
 800531a:	d001      	beq.n	8005320 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e0b8      	b.n	8005492 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0302 	and.w	r3, r3, #2
 8005328:	2b00      	cmp	r3, #0
 800532a:	d020      	beq.n	800536e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 0304 	and.w	r3, r3, #4
 8005334:	2b00      	cmp	r3, #0
 8005336:	d005      	beq.n	8005344 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005338:	4b59      	ldr	r3, [pc, #356]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	4a58      	ldr	r2, [pc, #352]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 800533e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005342:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0308 	and.w	r3, r3, #8
 800534c:	2b00      	cmp	r3, #0
 800534e:	d005      	beq.n	800535c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005350:	4b53      	ldr	r3, [pc, #332]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	4a52      	ldr	r2, [pc, #328]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005356:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800535a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800535c:	4b50      	ldr	r3, [pc, #320]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	494d      	ldr	r1, [pc, #308]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 800536a:	4313      	orrs	r3, r2
 800536c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d044      	beq.n	8005404 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	2b01      	cmp	r3, #1
 8005380:	d107      	bne.n	8005392 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005382:	4b47      	ldr	r3, [pc, #284]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d119      	bne.n	80053c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e07f      	b.n	8005492 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2b02      	cmp	r3, #2
 8005398:	d003      	beq.n	80053a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800539e:	2b03      	cmp	r3, #3
 80053a0:	d107      	bne.n	80053b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053a2:	4b3f      	ldr	r3, [pc, #252]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d109      	bne.n	80053c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e06f      	b.n	8005492 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053b2:	4b3b      	ldr	r3, [pc, #236]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e067      	b.n	8005492 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053c2:	4b37      	ldr	r3, [pc, #220]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f023 0203 	bic.w	r2, r3, #3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	4934      	ldr	r1, [pc, #208]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053d4:	f7fd fd32 	bl	8002e3c <HAL_GetTick>
 80053d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053da:	e00a      	b.n	80053f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053dc:	f7fd fd2e 	bl	8002e3c <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e04f      	b.n	8005492 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053f2:	4b2b      	ldr	r3, [pc, #172]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f003 020c 	and.w	r2, r3, #12
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	429a      	cmp	r2, r3
 8005402:	d1eb      	bne.n	80053dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005404:	4b25      	ldr	r3, [pc, #148]	; (800549c <HAL_RCC_ClockConfig+0x1b8>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 030f 	and.w	r3, r3, #15
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	429a      	cmp	r2, r3
 8005410:	d20c      	bcs.n	800542c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005412:	4b22      	ldr	r3, [pc, #136]	; (800549c <HAL_RCC_ClockConfig+0x1b8>)
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800541a:	4b20      	ldr	r3, [pc, #128]	; (800549c <HAL_RCC_ClockConfig+0x1b8>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 030f 	and.w	r3, r3, #15
 8005422:	683a      	ldr	r2, [r7, #0]
 8005424:	429a      	cmp	r2, r3
 8005426:	d001      	beq.n	800542c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e032      	b.n	8005492 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0304 	and.w	r3, r3, #4
 8005434:	2b00      	cmp	r3, #0
 8005436:	d008      	beq.n	800544a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005438:	4b19      	ldr	r3, [pc, #100]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	4916      	ldr	r1, [pc, #88]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005446:	4313      	orrs	r3, r2
 8005448:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0308 	and.w	r3, r3, #8
 8005452:	2b00      	cmp	r3, #0
 8005454:	d009      	beq.n	800546a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005456:	4b12      	ldr	r3, [pc, #72]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	490e      	ldr	r1, [pc, #56]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005466:	4313      	orrs	r3, r2
 8005468:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800546a:	f000 f821 	bl	80054b0 <HAL_RCC_GetSysClockFreq>
 800546e:	4601      	mov	r1, r0
 8005470:	4b0b      	ldr	r3, [pc, #44]	; (80054a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	091b      	lsrs	r3, r3, #4
 8005476:	f003 030f 	and.w	r3, r3, #15
 800547a:	4a0a      	ldr	r2, [pc, #40]	; (80054a4 <HAL_RCC_ClockConfig+0x1c0>)
 800547c:	5cd3      	ldrb	r3, [r2, r3]
 800547e:	fa21 f303 	lsr.w	r3, r1, r3
 8005482:	4a09      	ldr	r2, [pc, #36]	; (80054a8 <HAL_RCC_ClockConfig+0x1c4>)
 8005484:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005486:	4b09      	ldr	r3, [pc, #36]	; (80054ac <HAL_RCC_ClockConfig+0x1c8>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f7fd fc92 	bl	8002db4 <HAL_InitTick>

  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	40023c00 	.word	0x40023c00
 80054a0:	40023800 	.word	0x40023800
 80054a4:	08009098 	.word	0x08009098
 80054a8:	20000014 	.word	0x20000014
 80054ac:	20000018 	.word	0x20000018

080054b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80054b6:	2300      	movs	r3, #0
 80054b8:	607b      	str	r3, [r7, #4]
 80054ba:	2300      	movs	r3, #0
 80054bc:	60fb      	str	r3, [r7, #12]
 80054be:	2300      	movs	r3, #0
 80054c0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80054c2:	2300      	movs	r3, #0
 80054c4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054c6:	4b63      	ldr	r3, [pc, #396]	; (8005654 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 030c 	and.w	r3, r3, #12
 80054ce:	2b04      	cmp	r3, #4
 80054d0:	d007      	beq.n	80054e2 <HAL_RCC_GetSysClockFreq+0x32>
 80054d2:	2b08      	cmp	r3, #8
 80054d4:	d008      	beq.n	80054e8 <HAL_RCC_GetSysClockFreq+0x38>
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f040 80b4 	bne.w	8005644 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054dc:	4b5e      	ldr	r3, [pc, #376]	; (8005658 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80054de:	60bb      	str	r3, [r7, #8]
       break;
 80054e0:	e0b3      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054e2:	4b5e      	ldr	r3, [pc, #376]	; (800565c <HAL_RCC_GetSysClockFreq+0x1ac>)
 80054e4:	60bb      	str	r3, [r7, #8]
      break;
 80054e6:	e0b0      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054e8:	4b5a      	ldr	r3, [pc, #360]	; (8005654 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054f0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054f2:	4b58      	ldr	r3, [pc, #352]	; (8005654 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d04a      	beq.n	8005594 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054fe:	4b55      	ldr	r3, [pc, #340]	; (8005654 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	099b      	lsrs	r3, r3, #6
 8005504:	f04f 0400 	mov.w	r4, #0
 8005508:	f240 11ff 	movw	r1, #511	; 0x1ff
 800550c:	f04f 0200 	mov.w	r2, #0
 8005510:	ea03 0501 	and.w	r5, r3, r1
 8005514:	ea04 0602 	and.w	r6, r4, r2
 8005518:	4629      	mov	r1, r5
 800551a:	4632      	mov	r2, r6
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	f04f 0400 	mov.w	r4, #0
 8005524:	0154      	lsls	r4, r2, #5
 8005526:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800552a:	014b      	lsls	r3, r1, #5
 800552c:	4619      	mov	r1, r3
 800552e:	4622      	mov	r2, r4
 8005530:	1b49      	subs	r1, r1, r5
 8005532:	eb62 0206 	sbc.w	r2, r2, r6
 8005536:	f04f 0300 	mov.w	r3, #0
 800553a:	f04f 0400 	mov.w	r4, #0
 800553e:	0194      	lsls	r4, r2, #6
 8005540:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005544:	018b      	lsls	r3, r1, #6
 8005546:	1a5b      	subs	r3, r3, r1
 8005548:	eb64 0402 	sbc.w	r4, r4, r2
 800554c:	f04f 0100 	mov.w	r1, #0
 8005550:	f04f 0200 	mov.w	r2, #0
 8005554:	00e2      	lsls	r2, r4, #3
 8005556:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800555a:	00d9      	lsls	r1, r3, #3
 800555c:	460b      	mov	r3, r1
 800555e:	4614      	mov	r4, r2
 8005560:	195b      	adds	r3, r3, r5
 8005562:	eb44 0406 	adc.w	r4, r4, r6
 8005566:	f04f 0100 	mov.w	r1, #0
 800556a:	f04f 0200 	mov.w	r2, #0
 800556e:	0262      	lsls	r2, r4, #9
 8005570:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005574:	0259      	lsls	r1, r3, #9
 8005576:	460b      	mov	r3, r1
 8005578:	4614      	mov	r4, r2
 800557a:	4618      	mov	r0, r3
 800557c:	4621      	mov	r1, r4
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f04f 0400 	mov.w	r4, #0
 8005584:	461a      	mov	r2, r3
 8005586:	4623      	mov	r3, r4
 8005588:	f7fb fb66 	bl	8000c58 <__aeabi_uldivmod>
 800558c:	4603      	mov	r3, r0
 800558e:	460c      	mov	r4, r1
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	e049      	b.n	8005628 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005594:	4b2f      	ldr	r3, [pc, #188]	; (8005654 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	099b      	lsrs	r3, r3, #6
 800559a:	f04f 0400 	mov.w	r4, #0
 800559e:	f240 11ff 	movw	r1, #511	; 0x1ff
 80055a2:	f04f 0200 	mov.w	r2, #0
 80055a6:	ea03 0501 	and.w	r5, r3, r1
 80055aa:	ea04 0602 	and.w	r6, r4, r2
 80055ae:	4629      	mov	r1, r5
 80055b0:	4632      	mov	r2, r6
 80055b2:	f04f 0300 	mov.w	r3, #0
 80055b6:	f04f 0400 	mov.w	r4, #0
 80055ba:	0154      	lsls	r4, r2, #5
 80055bc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80055c0:	014b      	lsls	r3, r1, #5
 80055c2:	4619      	mov	r1, r3
 80055c4:	4622      	mov	r2, r4
 80055c6:	1b49      	subs	r1, r1, r5
 80055c8:	eb62 0206 	sbc.w	r2, r2, r6
 80055cc:	f04f 0300 	mov.w	r3, #0
 80055d0:	f04f 0400 	mov.w	r4, #0
 80055d4:	0194      	lsls	r4, r2, #6
 80055d6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80055da:	018b      	lsls	r3, r1, #6
 80055dc:	1a5b      	subs	r3, r3, r1
 80055de:	eb64 0402 	sbc.w	r4, r4, r2
 80055e2:	f04f 0100 	mov.w	r1, #0
 80055e6:	f04f 0200 	mov.w	r2, #0
 80055ea:	00e2      	lsls	r2, r4, #3
 80055ec:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80055f0:	00d9      	lsls	r1, r3, #3
 80055f2:	460b      	mov	r3, r1
 80055f4:	4614      	mov	r4, r2
 80055f6:	195b      	adds	r3, r3, r5
 80055f8:	eb44 0406 	adc.w	r4, r4, r6
 80055fc:	f04f 0100 	mov.w	r1, #0
 8005600:	f04f 0200 	mov.w	r2, #0
 8005604:	02a2      	lsls	r2, r4, #10
 8005606:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800560a:	0299      	lsls	r1, r3, #10
 800560c:	460b      	mov	r3, r1
 800560e:	4614      	mov	r4, r2
 8005610:	4618      	mov	r0, r3
 8005612:	4621      	mov	r1, r4
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f04f 0400 	mov.w	r4, #0
 800561a:	461a      	mov	r2, r3
 800561c:	4623      	mov	r3, r4
 800561e:	f7fb fb1b 	bl	8000c58 <__aeabi_uldivmod>
 8005622:	4603      	mov	r3, r0
 8005624:	460c      	mov	r4, r1
 8005626:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005628:	4b0a      	ldr	r3, [pc, #40]	; (8005654 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	f003 0303 	and.w	r3, r3, #3
 8005632:	3301      	adds	r3, #1
 8005634:	005b      	lsls	r3, r3, #1
 8005636:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005638:	68fa      	ldr	r2, [r7, #12]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005640:	60bb      	str	r3, [r7, #8]
      break;
 8005642:	e002      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005644:	4b04      	ldr	r3, [pc, #16]	; (8005658 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005646:	60bb      	str	r3, [r7, #8]
      break;
 8005648:	bf00      	nop
    }
  }
  return sysclockfreq;
 800564a:	68bb      	ldr	r3, [r7, #8]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3714      	adds	r7, #20
 8005650:	46bd      	mov	sp, r7
 8005652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005654:	40023800 	.word	0x40023800
 8005658:	00f42400 	.word	0x00f42400
 800565c:	007a1200 	.word	0x007a1200

08005660 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005664:	4b03      	ldr	r3, [pc, #12]	; (8005674 <HAL_RCC_GetHCLKFreq+0x14>)
 8005666:	681b      	ldr	r3, [r3, #0]
}
 8005668:	4618      	mov	r0, r3
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	20000014 	.word	0x20000014

08005678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800567c:	f7ff fff0 	bl	8005660 <HAL_RCC_GetHCLKFreq>
 8005680:	4601      	mov	r1, r0
 8005682:	4b05      	ldr	r3, [pc, #20]	; (8005698 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	0a9b      	lsrs	r3, r3, #10
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	4a03      	ldr	r2, [pc, #12]	; (800569c <HAL_RCC_GetPCLK1Freq+0x24>)
 800568e:	5cd3      	ldrb	r3, [r2, r3]
 8005690:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005694:	4618      	mov	r0, r3
 8005696:	bd80      	pop	{r7, pc}
 8005698:	40023800 	.word	0x40023800
 800569c:	080090a8 	.word	0x080090a8

080056a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80056a4:	f7ff ffdc 	bl	8005660 <HAL_RCC_GetHCLKFreq>
 80056a8:	4601      	mov	r1, r0
 80056aa:	4b05      	ldr	r3, [pc, #20]	; (80056c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	0b5b      	lsrs	r3, r3, #13
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	4a03      	ldr	r2, [pc, #12]	; (80056c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056b6:	5cd3      	ldrb	r3, [r2, r3]
 80056b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80056bc:	4618      	mov	r0, r3
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	40023800 	.word	0x40023800
 80056c4:	080090a8 	.word	0x080090a8

080056c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e01d      	b.n	8005716 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d106      	bne.n	80056f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f7fd f9ce 	bl	8002a90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	3304      	adds	r3, #4
 8005704:	4619      	mov	r1, r3
 8005706:	4610      	mov	r0, r2
 8005708:	f000 fbf6 	bl	8005ef8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}

0800571e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800571e:	b480      	push	{r7}
 8005720:	b085      	sub	sp, #20
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68da      	ldr	r2, [r3, #12]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f042 0201 	orr.w	r2, r2, #1
 8005734:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f003 0307 	and.w	r3, r3, #7
 8005740:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2b06      	cmp	r3, #6
 8005746:	d007      	beq.n	8005758 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f042 0201 	orr.w	r2, r2, #1
 8005756:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3714      	adds	r7, #20
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005766:	b480      	push	{r7}
 8005768:	b083      	sub	sp, #12
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68da      	ldr	r2, [r3, #12]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f022 0201 	bic.w	r2, r2, #1
 800577c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6a1a      	ldr	r2, [r3, #32]
 8005784:	f241 1311 	movw	r3, #4369	; 0x1111
 8005788:	4013      	ands	r3, r2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10f      	bne.n	80057ae <HAL_TIM_Base_Stop_IT+0x48>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6a1a      	ldr	r2, [r3, #32]
 8005794:	f240 4344 	movw	r3, #1092	; 0x444
 8005798:	4013      	ands	r3, r2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d107      	bne.n	80057ae <HAL_TIM_Base_Stop_IT+0x48>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f022 0201 	bic.w	r2, r2, #1
 80057ac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e01d      	b.n	800580a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d106      	bne.n	80057e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7fd f932 	bl	8002a4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	3304      	adds	r3, #4
 80057f8:	4619      	mov	r1, r3
 80057fa:	4610      	mov	r0, r2
 80057fc:	f000 fb7c 	bl	8005ef8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
	...

08005814 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2201      	movs	r2, #1
 8005824:	6839      	ldr	r1, [r7, #0]
 8005826:	4618      	mov	r0, r3
 8005828:	f000 fe0c 	bl	8006444 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a10      	ldr	r2, [pc, #64]	; (8005874 <HAL_TIM_PWM_Start+0x60>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d107      	bne.n	8005846 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005844:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f003 0307 	and.w	r3, r3, #7
 8005850:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2b06      	cmp	r3, #6
 8005856:	d007      	beq.n	8005868 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0201 	orr.w	r2, r2, #1
 8005866:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	40010000 	.word	0x40010000

08005878 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d101      	bne.n	800588c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e083      	b.n	8005994 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b00      	cmp	r3, #0
 8005896:	d106      	bne.n	80058a6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f7fd f839 	bl	8002918 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2202      	movs	r2, #2
 80058aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	6812      	ldr	r2, [r2, #0]
 80058b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058bc:	f023 0307 	bic.w	r3, r3, #7
 80058c0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	3304      	adds	r3, #4
 80058ca:	4619      	mov	r1, r3
 80058cc:	4610      	mov	r0, r2
 80058ce:	f000 fb13 	bl	8005ef8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058fa:	f023 0303 	bic.w	r3, r3, #3
 80058fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	689a      	ldr	r2, [r3, #8]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	021b      	lsls	r3, r3, #8
 800590a:	4313      	orrs	r3, r2
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	4313      	orrs	r3, r2
 8005910:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005918:	f023 030c 	bic.w	r3, r3, #12
 800591c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005924:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005928:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	68da      	ldr	r2, [r3, #12]
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	69db      	ldr	r3, [r3, #28]
 8005932:	021b      	lsls	r3, r3, #8
 8005934:	4313      	orrs	r3, r2
 8005936:	693a      	ldr	r2, [r7, #16]
 8005938:	4313      	orrs	r3, r2
 800593a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	011a      	lsls	r2, r3, #4
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	6a1b      	ldr	r3, [r3, #32]
 8005946:	031b      	lsls	r3, r3, #12
 8005948:	4313      	orrs	r3, r2
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	4313      	orrs	r3, r2
 800594e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005956:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800595e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	4313      	orrs	r3, r2
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	f003 0302 	and.w	r3, r3, #2
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d122      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f003 0302 	and.w	r3, r3, #2
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d11b      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f06f 0202 	mvn.w	r2, #2
 80059c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	699b      	ldr	r3, [r3, #24]
 80059d6:	f003 0303 	and.w	r3, r3, #3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d003      	beq.n	80059e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 fa6b 	bl	8005eba <HAL_TIM_IC_CaptureCallback>
 80059e4:	e005      	b.n	80059f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f000 fa5d 	bl	8005ea6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 fa6e 	bl	8005ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	f003 0304 	and.w	r3, r3, #4
 8005a02:	2b04      	cmp	r3, #4
 8005a04:	d122      	bne.n	8005a4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f003 0304 	and.w	r3, r3, #4
 8005a10:	2b04      	cmp	r3, #4
 8005a12:	d11b      	bne.n	8005a4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f06f 0204 	mvn.w	r2, #4
 8005a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2202      	movs	r2, #2
 8005a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 fa41 	bl	8005eba <HAL_TIM_IC_CaptureCallback>
 8005a38:	e005      	b.n	8005a46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 fa33 	bl	8005ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 fa44 	bl	8005ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	f003 0308 	and.w	r3, r3, #8
 8005a56:	2b08      	cmp	r3, #8
 8005a58:	d122      	bne.n	8005aa0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	f003 0308 	and.w	r3, r3, #8
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d11b      	bne.n	8005aa0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f06f 0208 	mvn.w	r2, #8
 8005a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2204      	movs	r2, #4
 8005a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	69db      	ldr	r3, [r3, #28]
 8005a7e:	f003 0303 	and.w	r3, r3, #3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 fa17 	bl	8005eba <HAL_TIM_IC_CaptureCallback>
 8005a8c:	e005      	b.n	8005a9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 fa09 	bl	8005ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 fa1a 	bl	8005ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	f003 0310 	and.w	r3, r3, #16
 8005aaa:	2b10      	cmp	r3, #16
 8005aac:	d122      	bne.n	8005af4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	f003 0310 	and.w	r3, r3, #16
 8005ab8:	2b10      	cmp	r3, #16
 8005aba:	d11b      	bne.n	8005af4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f06f 0210 	mvn.w	r2, #16
 8005ac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2208      	movs	r2, #8
 8005aca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	69db      	ldr	r3, [r3, #28]
 8005ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d003      	beq.n	8005ae2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 f9ed 	bl	8005eba <HAL_TIM_IC_CaptureCallback>
 8005ae0:	e005      	b.n	8005aee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 f9df 	bl	8005ea6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 f9f0 	bl	8005ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d10e      	bne.n	8005b20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f003 0301 	and.w	r3, r3, #1
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d107      	bne.n	8005b20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f06f 0201 	mvn.w	r2, #1
 8005b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f7fc fdba 	bl	8002694 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b2a:	2b80      	cmp	r3, #128	; 0x80
 8005b2c:	d10e      	bne.n	8005b4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b38:	2b80      	cmp	r3, #128	; 0x80
 8005b3a:	d107      	bne.n	8005b4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 fd1a 	bl	8006580 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b56:	2b40      	cmp	r3, #64	; 0x40
 8005b58:	d10e      	bne.n	8005b78 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b64:	2b40      	cmp	r3, #64	; 0x40
 8005b66:	d107      	bne.n	8005b78 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f9b5 	bl	8005ee2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b20      	cmp	r3, #32
 8005b84:	d10e      	bne.n	8005ba4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	f003 0320 	and.w	r3, r3, #32
 8005b90:	2b20      	cmp	r3, #32
 8005b92:	d107      	bne.n	8005ba4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f06f 0220 	mvn.w	r2, #32
 8005b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f000 fce4 	bl	800656c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ba4:	bf00      	nop
 8005ba6:	3708      	adds	r7, #8
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d101      	bne.n	8005bc6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005bc2:	2302      	movs	r3, #2
 8005bc4:	e0b4      	b.n	8005d30 <HAL_TIM_PWM_ConfigChannel+0x184>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2202      	movs	r2, #2
 8005bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2b0c      	cmp	r3, #12
 8005bda:	f200 809f 	bhi.w	8005d1c <HAL_TIM_PWM_ConfigChannel+0x170>
 8005bde:	a201      	add	r2, pc, #4	; (adr r2, 8005be4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be4:	08005c19 	.word	0x08005c19
 8005be8:	08005d1d 	.word	0x08005d1d
 8005bec:	08005d1d 	.word	0x08005d1d
 8005bf0:	08005d1d 	.word	0x08005d1d
 8005bf4:	08005c59 	.word	0x08005c59
 8005bf8:	08005d1d 	.word	0x08005d1d
 8005bfc:	08005d1d 	.word	0x08005d1d
 8005c00:	08005d1d 	.word	0x08005d1d
 8005c04:	08005c9b 	.word	0x08005c9b
 8005c08:	08005d1d 	.word	0x08005d1d
 8005c0c:	08005d1d 	.word	0x08005d1d
 8005c10:	08005d1d 	.word	0x08005d1d
 8005c14:	08005cdb 	.word	0x08005cdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68b9      	ldr	r1, [r7, #8]
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f000 f9ea 	bl	8005ff8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	699a      	ldr	r2, [r3, #24]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0208 	orr.w	r2, r2, #8
 8005c32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	699a      	ldr	r2, [r3, #24]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 0204 	bic.w	r2, r2, #4
 8005c42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6999      	ldr	r1, [r3, #24]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	691a      	ldr	r2, [r3, #16]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	430a      	orrs	r2, r1
 8005c54:	619a      	str	r2, [r3, #24]
      break;
 8005c56:	e062      	b.n	8005d1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68b9      	ldr	r1, [r7, #8]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 fa30 	bl	80060c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	699a      	ldr	r2, [r3, #24]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	699a      	ldr	r2, [r3, #24]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	6999      	ldr	r1, [r3, #24]
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	021a      	lsls	r2, r3, #8
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	619a      	str	r2, [r3, #24]
      break;
 8005c98:	e041      	b.n	8005d1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68b9      	ldr	r1, [r7, #8]
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f000 fa7b 	bl	800619c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	69da      	ldr	r2, [r3, #28]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f042 0208 	orr.w	r2, r2, #8
 8005cb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	69da      	ldr	r2, [r3, #28]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 0204 	bic.w	r2, r2, #4
 8005cc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	69d9      	ldr	r1, [r3, #28]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	691a      	ldr	r2, [r3, #16]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	61da      	str	r2, [r3, #28]
      break;
 8005cd8:	e021      	b.n	8005d1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68b9      	ldr	r1, [r7, #8]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f000 fac5 	bl	8006270 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	69da      	ldr	r2, [r3, #28]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	69da      	ldr	r2, [r3, #28]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	69d9      	ldr	r1, [r3, #28]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	021a      	lsls	r2, r3, #8
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	430a      	orrs	r2, r1
 8005d18:	61da      	str	r2, [r3, #28]
      break;
 8005d1a:	e000      	b.n	8005d1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005d1c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d101      	bne.n	8005d50 <HAL_TIM_ConfigClockSource+0x18>
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	e0a6      	b.n	8005e9e <HAL_TIM_ConfigClockSource+0x166>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d76:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2b40      	cmp	r3, #64	; 0x40
 8005d86:	d067      	beq.n	8005e58 <HAL_TIM_ConfigClockSource+0x120>
 8005d88:	2b40      	cmp	r3, #64	; 0x40
 8005d8a:	d80b      	bhi.n	8005da4 <HAL_TIM_ConfigClockSource+0x6c>
 8005d8c:	2b10      	cmp	r3, #16
 8005d8e:	d073      	beq.n	8005e78 <HAL_TIM_ConfigClockSource+0x140>
 8005d90:	2b10      	cmp	r3, #16
 8005d92:	d802      	bhi.n	8005d9a <HAL_TIM_ConfigClockSource+0x62>
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d06f      	beq.n	8005e78 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005d98:	e078      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005d9a:	2b20      	cmp	r3, #32
 8005d9c:	d06c      	beq.n	8005e78 <HAL_TIM_ConfigClockSource+0x140>
 8005d9e:	2b30      	cmp	r3, #48	; 0x30
 8005da0:	d06a      	beq.n	8005e78 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005da2:	e073      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005da4:	2b70      	cmp	r3, #112	; 0x70
 8005da6:	d00d      	beq.n	8005dc4 <HAL_TIM_ConfigClockSource+0x8c>
 8005da8:	2b70      	cmp	r3, #112	; 0x70
 8005daa:	d804      	bhi.n	8005db6 <HAL_TIM_ConfigClockSource+0x7e>
 8005dac:	2b50      	cmp	r3, #80	; 0x50
 8005dae:	d033      	beq.n	8005e18 <HAL_TIM_ConfigClockSource+0xe0>
 8005db0:	2b60      	cmp	r3, #96	; 0x60
 8005db2:	d041      	beq.n	8005e38 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005db4:	e06a      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dba:	d066      	beq.n	8005e8a <HAL_TIM_ConfigClockSource+0x152>
 8005dbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dc0:	d017      	beq.n	8005df2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005dc2:	e063      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6818      	ldr	r0, [r3, #0]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	6899      	ldr	r1, [r3, #8]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	685a      	ldr	r2, [r3, #4]
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f000 fb16 	bl	8006404 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005de6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	609a      	str	r2, [r3, #8]
      break;
 8005df0:	e04c      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6818      	ldr	r0, [r3, #0]
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	6899      	ldr	r1, [r3, #8]
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	f000 faff 	bl	8006404 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e14:	609a      	str	r2, [r3, #8]
      break;
 8005e16:	e039      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6818      	ldr	r0, [r3, #0]
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	6859      	ldr	r1, [r3, #4]
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	461a      	mov	r2, r3
 8005e26:	f000 fa73 	bl	8006310 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2150      	movs	r1, #80	; 0x50
 8005e30:	4618      	mov	r0, r3
 8005e32:	f000 facc 	bl	80063ce <TIM_ITRx_SetConfig>
      break;
 8005e36:	e029      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6818      	ldr	r0, [r3, #0]
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	6859      	ldr	r1, [r3, #4]
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	461a      	mov	r2, r3
 8005e46:	f000 fa92 	bl	800636e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2160      	movs	r1, #96	; 0x60
 8005e50:	4618      	mov	r0, r3
 8005e52:	f000 fabc 	bl	80063ce <TIM_ITRx_SetConfig>
      break;
 8005e56:	e019      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6818      	ldr	r0, [r3, #0]
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	6859      	ldr	r1, [r3, #4]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	461a      	mov	r2, r3
 8005e66:	f000 fa53 	bl	8006310 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2140      	movs	r1, #64	; 0x40
 8005e70:	4618      	mov	r0, r3
 8005e72:	f000 faac 	bl	80063ce <TIM_ITRx_SetConfig>
      break;
 8005e76:	e009      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4619      	mov	r1, r3
 8005e82:	4610      	mov	r0, r2
 8005e84:	f000 faa3 	bl	80063ce <TIM_ITRx_SetConfig>
      break;
 8005e88:	e000      	b.n	8005e8c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005e8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005eae:	bf00      	nop
 8005eb0:	370c      	adds	r7, #12
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005eba:	b480      	push	{r7}
 8005ebc:	b083      	sub	sp, #12
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b083      	sub	sp, #12
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ed6:	bf00      	nop
 8005ed8:	370c      	adds	r7, #12
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr

08005ee2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b083      	sub	sp, #12
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eea:	bf00      	nop
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
	...

08005ef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b085      	sub	sp, #20
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a34      	ldr	r2, [pc, #208]	; (8005fdc <TIM_Base_SetConfig+0xe4>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d00f      	beq.n	8005f30 <TIM_Base_SetConfig+0x38>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f16:	d00b      	beq.n	8005f30 <TIM_Base_SetConfig+0x38>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a31      	ldr	r2, [pc, #196]	; (8005fe0 <TIM_Base_SetConfig+0xe8>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d007      	beq.n	8005f30 <TIM_Base_SetConfig+0x38>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a30      	ldr	r2, [pc, #192]	; (8005fe4 <TIM_Base_SetConfig+0xec>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d003      	beq.n	8005f30 <TIM_Base_SetConfig+0x38>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a2f      	ldr	r2, [pc, #188]	; (8005fe8 <TIM_Base_SetConfig+0xf0>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d108      	bne.n	8005f42 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a25      	ldr	r2, [pc, #148]	; (8005fdc <TIM_Base_SetConfig+0xe4>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d01b      	beq.n	8005f82 <TIM_Base_SetConfig+0x8a>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f50:	d017      	beq.n	8005f82 <TIM_Base_SetConfig+0x8a>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a22      	ldr	r2, [pc, #136]	; (8005fe0 <TIM_Base_SetConfig+0xe8>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d013      	beq.n	8005f82 <TIM_Base_SetConfig+0x8a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a21      	ldr	r2, [pc, #132]	; (8005fe4 <TIM_Base_SetConfig+0xec>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d00f      	beq.n	8005f82 <TIM_Base_SetConfig+0x8a>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a20      	ldr	r2, [pc, #128]	; (8005fe8 <TIM_Base_SetConfig+0xf0>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d00b      	beq.n	8005f82 <TIM_Base_SetConfig+0x8a>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a1f      	ldr	r2, [pc, #124]	; (8005fec <TIM_Base_SetConfig+0xf4>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d007      	beq.n	8005f82 <TIM_Base_SetConfig+0x8a>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a1e      	ldr	r2, [pc, #120]	; (8005ff0 <TIM_Base_SetConfig+0xf8>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d003      	beq.n	8005f82 <TIM_Base_SetConfig+0x8a>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a1d      	ldr	r2, [pc, #116]	; (8005ff4 <TIM_Base_SetConfig+0xfc>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d108      	bne.n	8005f94 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	695b      	ldr	r3, [r3, #20]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	689a      	ldr	r2, [r3, #8]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a08      	ldr	r2, [pc, #32]	; (8005fdc <TIM_Base_SetConfig+0xe4>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d103      	bne.n	8005fc8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	691a      	ldr	r2, [r3, #16]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	615a      	str	r2, [r3, #20]
}
 8005fce:	bf00      	nop
 8005fd0:	3714      	adds	r7, #20
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	40010000 	.word	0x40010000
 8005fe0:	40000400 	.word	0x40000400
 8005fe4:	40000800 	.word	0x40000800
 8005fe8:	40000c00 	.word	0x40000c00
 8005fec:	40014000 	.word	0x40014000
 8005ff0:	40014400 	.word	0x40014400
 8005ff4:	40014800 	.word	0x40014800

08005ff8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b087      	sub	sp, #28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a1b      	ldr	r3, [r3, #32]
 8006006:	f023 0201 	bic.w	r2, r3, #1
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f023 0303 	bic.w	r3, r3, #3
 800602e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	4313      	orrs	r3, r2
 8006038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	f023 0302 	bic.w	r3, r3, #2
 8006040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	4313      	orrs	r3, r2
 800604a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a1c      	ldr	r2, [pc, #112]	; (80060c0 <TIM_OC1_SetConfig+0xc8>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d10c      	bne.n	800606e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f023 0308 	bic.w	r3, r3, #8
 800605a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	4313      	orrs	r3, r2
 8006064:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f023 0304 	bic.w	r3, r3, #4
 800606c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a13      	ldr	r2, [pc, #76]	; (80060c0 <TIM_OC1_SetConfig+0xc8>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d111      	bne.n	800609a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800607c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006084:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	693a      	ldr	r2, [r7, #16]
 800608c:	4313      	orrs	r3, r2
 800608e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	4313      	orrs	r3, r2
 8006098:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	621a      	str	r2, [r3, #32]
}
 80060b4:	bf00      	nop
 80060b6:	371c      	adds	r7, #28
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	40010000 	.word	0x40010000

080060c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	f023 0210 	bic.w	r2, r3, #16
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	699b      	ldr	r3, [r3, #24]
 80060ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	021b      	lsls	r3, r3, #8
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4313      	orrs	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f023 0320 	bic.w	r3, r3, #32
 800610e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	011b      	lsls	r3, r3, #4
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	4313      	orrs	r3, r2
 800611a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a1e      	ldr	r2, [pc, #120]	; (8006198 <TIM_OC2_SetConfig+0xd4>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d10d      	bne.n	8006140 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800612a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	011b      	lsls	r3, r3, #4
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	4313      	orrs	r3, r2
 8006136:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800613e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a15      	ldr	r2, [pc, #84]	; (8006198 <TIM_OC2_SetConfig+0xd4>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d113      	bne.n	8006170 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800614e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006156:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	695b      	ldr	r3, [r3, #20]
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4313      	orrs	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	4313      	orrs	r3, r2
 800616e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685a      	ldr	r2, [r3, #4]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	621a      	str	r2, [r3, #32]
}
 800618a:	bf00      	nop
 800618c:	371c      	adds	r7, #28
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	40010000 	.word	0x40010000

0800619c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800619c:	b480      	push	{r7}
 800619e:	b087      	sub	sp, #28
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a1b      	ldr	r3, [r3, #32]
 80061aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f023 0303 	bic.w	r3, r3, #3
 80061d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	4313      	orrs	r3, r2
 80061dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	021b      	lsls	r3, r3, #8
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a1d      	ldr	r2, [pc, #116]	; (800626c <TIM_OC3_SetConfig+0xd0>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d10d      	bne.n	8006216 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	021b      	lsls	r3, r3, #8
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	4313      	orrs	r3, r2
 800620c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a14      	ldr	r2, [pc, #80]	; (800626c <TIM_OC3_SetConfig+0xd0>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d113      	bne.n	8006246 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800622c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	011b      	lsls	r3, r3, #4
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	4313      	orrs	r3, r2
 8006238:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	011b      	lsls	r3, r3, #4
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	4313      	orrs	r3, r2
 8006244:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	693a      	ldr	r2, [r7, #16]
 800624a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	621a      	str	r2, [r3, #32]
}
 8006260:	bf00      	nop
 8006262:	371c      	adds	r7, #28
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr
 800626c:	40010000 	.word	0x40010000

08006270 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006270:	b480      	push	{r7}
 8006272:	b087      	sub	sp, #28
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a1b      	ldr	r3, [r3, #32]
 800628a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	69db      	ldr	r3, [r3, #28]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800629e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	021b      	lsls	r3, r3, #8
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	031b      	lsls	r3, r3, #12
 80062c2:	693a      	ldr	r2, [r7, #16]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a10      	ldr	r2, [pc, #64]	; (800630c <TIM_OC4_SetConfig+0x9c>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d109      	bne.n	80062e4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	019b      	lsls	r3, r3, #6
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	697a      	ldr	r2, [r7, #20]
 80062e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	621a      	str	r2, [r3, #32]
}
 80062fe:	bf00      	nop
 8006300:	371c      	adds	r7, #28
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	40010000 	.word	0x40010000

08006310 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006310:	b480      	push	{r7}
 8006312:	b087      	sub	sp, #28
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	6a1b      	ldr	r3, [r3, #32]
 8006320:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	f023 0201 	bic.w	r2, r3, #1
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	699b      	ldr	r3, [r3, #24]
 8006332:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800633a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	011b      	lsls	r3, r3, #4
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	4313      	orrs	r3, r2
 8006344:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	f023 030a 	bic.w	r3, r3, #10
 800634c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	4313      	orrs	r3, r2
 8006354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	621a      	str	r2, [r3, #32]
}
 8006362:	bf00      	nop
 8006364:	371c      	adds	r7, #28
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800636e:	b480      	push	{r7}
 8006370:	b087      	sub	sp, #28
 8006372:	af00      	add	r7, sp, #0
 8006374:	60f8      	str	r0, [r7, #12]
 8006376:	60b9      	str	r1, [r7, #8]
 8006378:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6a1b      	ldr	r3, [r3, #32]
 800637e:	f023 0210 	bic.w	r2, r3, #16
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6a1b      	ldr	r3, [r3, #32]
 8006390:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006398:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	031b      	lsls	r3, r3, #12
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80063aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	011b      	lsls	r3, r3, #4
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	693a      	ldr	r2, [r7, #16]
 80063c0:	621a      	str	r2, [r3, #32]
}
 80063c2:	bf00      	nop
 80063c4:	371c      	adds	r7, #28
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr

080063ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063ce:	b480      	push	{r7}
 80063d0:	b085      	sub	sp, #20
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
 80063d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f043 0307 	orr.w	r3, r3, #7
 80063f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	609a      	str	r2, [r3, #8]
}
 80063f8:	bf00      	nop
 80063fa:	3714      	adds	r7, #20
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006404:	b480      	push	{r7}
 8006406:	b087      	sub	sp, #28
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	607a      	str	r2, [r7, #4]
 8006410:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800641e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	021a      	lsls	r2, r3, #8
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	431a      	orrs	r2, r3
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	4313      	orrs	r3, r2
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	4313      	orrs	r3, r2
 8006430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	609a      	str	r2, [r3, #8]
}
 8006438:	bf00      	nop
 800643a:	371c      	adds	r7, #28
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006444:	b480      	push	{r7}
 8006446:	b087      	sub	sp, #28
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	f003 031f 	and.w	r3, r3, #31
 8006456:	2201      	movs	r2, #1
 8006458:	fa02 f303 	lsl.w	r3, r2, r3
 800645c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6a1a      	ldr	r2, [r3, #32]
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	43db      	mvns	r3, r3
 8006466:	401a      	ands	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6a1a      	ldr	r2, [r3, #32]
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	f003 031f 	and.w	r3, r3, #31
 8006476:	6879      	ldr	r1, [r7, #4]
 8006478:	fa01 f303 	lsl.w	r3, r1, r3
 800647c:	431a      	orrs	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	621a      	str	r2, [r3, #32]
}
 8006482:	bf00      	nop
 8006484:	371c      	adds	r7, #28
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr
	...

08006490 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d101      	bne.n	80064a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064a4:	2302      	movs	r3, #2
 80064a6:	e050      	b.n	800654a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2202      	movs	r2, #2
 80064b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a1c      	ldr	r2, [pc, #112]	; (8006558 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d018      	beq.n	800651e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f4:	d013      	beq.n	800651e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a18      	ldr	r2, [pc, #96]	; (800655c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d00e      	beq.n	800651e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a16      	ldr	r2, [pc, #88]	; (8006560 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d009      	beq.n	800651e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a15      	ldr	r2, [pc, #84]	; (8006564 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d004      	beq.n	800651e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a13      	ldr	r2, [pc, #76]	; (8006568 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d10c      	bne.n	8006538 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006524:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	4313      	orrs	r3, r2
 800652e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68ba      	ldr	r2, [r7, #8]
 8006536:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	40010000 	.word	0x40010000
 800655c:	40000400 	.word	0x40000400
 8006560:	40000800 	.word	0x40000800
 8006564:	40000c00 	.word	0x40000c00
 8006568:	40014000 	.word	0x40014000

0800656c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d101      	bne.n	80065a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e03f      	b.n	8006626 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d106      	bne.n	80065c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f7fc faca 	bl	8002b54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2224      	movs	r2, #36	; 0x24
 80065c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68da      	ldr	r2, [r3, #12]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f829 	bl	8006630 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	691a      	ldr	r2, [r3, #16]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	695a      	ldr	r2, [r3, #20]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	68da      	ldr	r2, [r3, #12]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800660c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2220      	movs	r2, #32
 8006620:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3708      	adds	r7, #8
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
	...

08006630 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006634:	b085      	sub	sp, #20
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	68da      	ldr	r2, [r3, #12]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689a      	ldr	r2, [r3, #8]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	431a      	orrs	r2, r3
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	431a      	orrs	r2, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	69db      	ldr	r3, [r3, #28]
 8006664:	4313      	orrs	r3, r2
 8006666:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006672:	f023 030c 	bic.w	r3, r3, #12
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6812      	ldr	r2, [r2, #0]
 800667a:	68f9      	ldr	r1, [r7, #12]
 800667c:	430b      	orrs	r3, r1
 800667e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	699a      	ldr	r2, [r3, #24]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	430a      	orrs	r2, r1
 8006694:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	69db      	ldr	r3, [r3, #28]
 800669a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800669e:	f040 818b 	bne.w	80069b8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4ac1      	ldr	r2, [pc, #772]	; (80069ac <UART_SetConfig+0x37c>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d005      	beq.n	80066b8 <UART_SetConfig+0x88>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4abf      	ldr	r2, [pc, #764]	; (80069b0 <UART_SetConfig+0x380>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	f040 80bd 	bne.w	8006832 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066b8:	f7fe fff2 	bl	80056a0 <HAL_RCC_GetPCLK2Freq>
 80066bc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	461d      	mov	r5, r3
 80066c2:	f04f 0600 	mov.w	r6, #0
 80066c6:	46a8      	mov	r8, r5
 80066c8:	46b1      	mov	r9, r6
 80066ca:	eb18 0308 	adds.w	r3, r8, r8
 80066ce:	eb49 0409 	adc.w	r4, r9, r9
 80066d2:	4698      	mov	r8, r3
 80066d4:	46a1      	mov	r9, r4
 80066d6:	eb18 0805 	adds.w	r8, r8, r5
 80066da:	eb49 0906 	adc.w	r9, r9, r6
 80066de:	f04f 0100 	mov.w	r1, #0
 80066e2:	f04f 0200 	mov.w	r2, #0
 80066e6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80066ea:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80066ee:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80066f2:	4688      	mov	r8, r1
 80066f4:	4691      	mov	r9, r2
 80066f6:	eb18 0005 	adds.w	r0, r8, r5
 80066fa:	eb49 0106 	adc.w	r1, r9, r6
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	461d      	mov	r5, r3
 8006704:	f04f 0600 	mov.w	r6, #0
 8006708:	196b      	adds	r3, r5, r5
 800670a:	eb46 0406 	adc.w	r4, r6, r6
 800670e:	461a      	mov	r2, r3
 8006710:	4623      	mov	r3, r4
 8006712:	f7fa faa1 	bl	8000c58 <__aeabi_uldivmod>
 8006716:	4603      	mov	r3, r0
 8006718:	460c      	mov	r4, r1
 800671a:	461a      	mov	r2, r3
 800671c:	4ba5      	ldr	r3, [pc, #660]	; (80069b4 <UART_SetConfig+0x384>)
 800671e:	fba3 2302 	umull	r2, r3, r3, r2
 8006722:	095b      	lsrs	r3, r3, #5
 8006724:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	461d      	mov	r5, r3
 800672c:	f04f 0600 	mov.w	r6, #0
 8006730:	46a9      	mov	r9, r5
 8006732:	46b2      	mov	sl, r6
 8006734:	eb19 0309 	adds.w	r3, r9, r9
 8006738:	eb4a 040a 	adc.w	r4, sl, sl
 800673c:	4699      	mov	r9, r3
 800673e:	46a2      	mov	sl, r4
 8006740:	eb19 0905 	adds.w	r9, r9, r5
 8006744:	eb4a 0a06 	adc.w	sl, sl, r6
 8006748:	f04f 0100 	mov.w	r1, #0
 800674c:	f04f 0200 	mov.w	r2, #0
 8006750:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006754:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006758:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800675c:	4689      	mov	r9, r1
 800675e:	4692      	mov	sl, r2
 8006760:	eb19 0005 	adds.w	r0, r9, r5
 8006764:	eb4a 0106 	adc.w	r1, sl, r6
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	461d      	mov	r5, r3
 800676e:	f04f 0600 	mov.w	r6, #0
 8006772:	196b      	adds	r3, r5, r5
 8006774:	eb46 0406 	adc.w	r4, r6, r6
 8006778:	461a      	mov	r2, r3
 800677a:	4623      	mov	r3, r4
 800677c:	f7fa fa6c 	bl	8000c58 <__aeabi_uldivmod>
 8006780:	4603      	mov	r3, r0
 8006782:	460c      	mov	r4, r1
 8006784:	461a      	mov	r2, r3
 8006786:	4b8b      	ldr	r3, [pc, #556]	; (80069b4 <UART_SetConfig+0x384>)
 8006788:	fba3 1302 	umull	r1, r3, r3, r2
 800678c:	095b      	lsrs	r3, r3, #5
 800678e:	2164      	movs	r1, #100	; 0x64
 8006790:	fb01 f303 	mul.w	r3, r1, r3
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	00db      	lsls	r3, r3, #3
 8006798:	3332      	adds	r3, #50	; 0x32
 800679a:	4a86      	ldr	r2, [pc, #536]	; (80069b4 <UART_SetConfig+0x384>)
 800679c:	fba2 2303 	umull	r2, r3, r2, r3
 80067a0:	095b      	lsrs	r3, r3, #5
 80067a2:	005b      	lsls	r3, r3, #1
 80067a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80067a8:	4498      	add	r8, r3
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	461d      	mov	r5, r3
 80067ae:	f04f 0600 	mov.w	r6, #0
 80067b2:	46a9      	mov	r9, r5
 80067b4:	46b2      	mov	sl, r6
 80067b6:	eb19 0309 	adds.w	r3, r9, r9
 80067ba:	eb4a 040a 	adc.w	r4, sl, sl
 80067be:	4699      	mov	r9, r3
 80067c0:	46a2      	mov	sl, r4
 80067c2:	eb19 0905 	adds.w	r9, r9, r5
 80067c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80067ca:	f04f 0100 	mov.w	r1, #0
 80067ce:	f04f 0200 	mov.w	r2, #0
 80067d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80067da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80067de:	4689      	mov	r9, r1
 80067e0:	4692      	mov	sl, r2
 80067e2:	eb19 0005 	adds.w	r0, r9, r5
 80067e6:	eb4a 0106 	adc.w	r1, sl, r6
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	461d      	mov	r5, r3
 80067f0:	f04f 0600 	mov.w	r6, #0
 80067f4:	196b      	adds	r3, r5, r5
 80067f6:	eb46 0406 	adc.w	r4, r6, r6
 80067fa:	461a      	mov	r2, r3
 80067fc:	4623      	mov	r3, r4
 80067fe:	f7fa fa2b 	bl	8000c58 <__aeabi_uldivmod>
 8006802:	4603      	mov	r3, r0
 8006804:	460c      	mov	r4, r1
 8006806:	461a      	mov	r2, r3
 8006808:	4b6a      	ldr	r3, [pc, #424]	; (80069b4 <UART_SetConfig+0x384>)
 800680a:	fba3 1302 	umull	r1, r3, r3, r2
 800680e:	095b      	lsrs	r3, r3, #5
 8006810:	2164      	movs	r1, #100	; 0x64
 8006812:	fb01 f303 	mul.w	r3, r1, r3
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	00db      	lsls	r3, r3, #3
 800681a:	3332      	adds	r3, #50	; 0x32
 800681c:	4a65      	ldr	r2, [pc, #404]	; (80069b4 <UART_SetConfig+0x384>)
 800681e:	fba2 2303 	umull	r2, r3, r2, r3
 8006822:	095b      	lsrs	r3, r3, #5
 8006824:	f003 0207 	and.w	r2, r3, #7
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4442      	add	r2, r8
 800682e:	609a      	str	r2, [r3, #8]
 8006830:	e26f      	b.n	8006d12 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006832:	f7fe ff21 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 8006836:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	461d      	mov	r5, r3
 800683c:	f04f 0600 	mov.w	r6, #0
 8006840:	46a8      	mov	r8, r5
 8006842:	46b1      	mov	r9, r6
 8006844:	eb18 0308 	adds.w	r3, r8, r8
 8006848:	eb49 0409 	adc.w	r4, r9, r9
 800684c:	4698      	mov	r8, r3
 800684e:	46a1      	mov	r9, r4
 8006850:	eb18 0805 	adds.w	r8, r8, r5
 8006854:	eb49 0906 	adc.w	r9, r9, r6
 8006858:	f04f 0100 	mov.w	r1, #0
 800685c:	f04f 0200 	mov.w	r2, #0
 8006860:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006864:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006868:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800686c:	4688      	mov	r8, r1
 800686e:	4691      	mov	r9, r2
 8006870:	eb18 0005 	adds.w	r0, r8, r5
 8006874:	eb49 0106 	adc.w	r1, r9, r6
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	461d      	mov	r5, r3
 800687e:	f04f 0600 	mov.w	r6, #0
 8006882:	196b      	adds	r3, r5, r5
 8006884:	eb46 0406 	adc.w	r4, r6, r6
 8006888:	461a      	mov	r2, r3
 800688a:	4623      	mov	r3, r4
 800688c:	f7fa f9e4 	bl	8000c58 <__aeabi_uldivmod>
 8006890:	4603      	mov	r3, r0
 8006892:	460c      	mov	r4, r1
 8006894:	461a      	mov	r2, r3
 8006896:	4b47      	ldr	r3, [pc, #284]	; (80069b4 <UART_SetConfig+0x384>)
 8006898:	fba3 2302 	umull	r2, r3, r3, r2
 800689c:	095b      	lsrs	r3, r3, #5
 800689e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	461d      	mov	r5, r3
 80068a6:	f04f 0600 	mov.w	r6, #0
 80068aa:	46a9      	mov	r9, r5
 80068ac:	46b2      	mov	sl, r6
 80068ae:	eb19 0309 	adds.w	r3, r9, r9
 80068b2:	eb4a 040a 	adc.w	r4, sl, sl
 80068b6:	4699      	mov	r9, r3
 80068b8:	46a2      	mov	sl, r4
 80068ba:	eb19 0905 	adds.w	r9, r9, r5
 80068be:	eb4a 0a06 	adc.w	sl, sl, r6
 80068c2:	f04f 0100 	mov.w	r1, #0
 80068c6:	f04f 0200 	mov.w	r2, #0
 80068ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80068d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80068d6:	4689      	mov	r9, r1
 80068d8:	4692      	mov	sl, r2
 80068da:	eb19 0005 	adds.w	r0, r9, r5
 80068de:	eb4a 0106 	adc.w	r1, sl, r6
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	461d      	mov	r5, r3
 80068e8:	f04f 0600 	mov.w	r6, #0
 80068ec:	196b      	adds	r3, r5, r5
 80068ee:	eb46 0406 	adc.w	r4, r6, r6
 80068f2:	461a      	mov	r2, r3
 80068f4:	4623      	mov	r3, r4
 80068f6:	f7fa f9af 	bl	8000c58 <__aeabi_uldivmod>
 80068fa:	4603      	mov	r3, r0
 80068fc:	460c      	mov	r4, r1
 80068fe:	461a      	mov	r2, r3
 8006900:	4b2c      	ldr	r3, [pc, #176]	; (80069b4 <UART_SetConfig+0x384>)
 8006902:	fba3 1302 	umull	r1, r3, r3, r2
 8006906:	095b      	lsrs	r3, r3, #5
 8006908:	2164      	movs	r1, #100	; 0x64
 800690a:	fb01 f303 	mul.w	r3, r1, r3
 800690e:	1ad3      	subs	r3, r2, r3
 8006910:	00db      	lsls	r3, r3, #3
 8006912:	3332      	adds	r3, #50	; 0x32
 8006914:	4a27      	ldr	r2, [pc, #156]	; (80069b4 <UART_SetConfig+0x384>)
 8006916:	fba2 2303 	umull	r2, r3, r2, r3
 800691a:	095b      	lsrs	r3, r3, #5
 800691c:	005b      	lsls	r3, r3, #1
 800691e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006922:	4498      	add	r8, r3
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	461d      	mov	r5, r3
 8006928:	f04f 0600 	mov.w	r6, #0
 800692c:	46a9      	mov	r9, r5
 800692e:	46b2      	mov	sl, r6
 8006930:	eb19 0309 	adds.w	r3, r9, r9
 8006934:	eb4a 040a 	adc.w	r4, sl, sl
 8006938:	4699      	mov	r9, r3
 800693a:	46a2      	mov	sl, r4
 800693c:	eb19 0905 	adds.w	r9, r9, r5
 8006940:	eb4a 0a06 	adc.w	sl, sl, r6
 8006944:	f04f 0100 	mov.w	r1, #0
 8006948:	f04f 0200 	mov.w	r2, #0
 800694c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006950:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006954:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006958:	4689      	mov	r9, r1
 800695a:	4692      	mov	sl, r2
 800695c:	eb19 0005 	adds.w	r0, r9, r5
 8006960:	eb4a 0106 	adc.w	r1, sl, r6
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	461d      	mov	r5, r3
 800696a:	f04f 0600 	mov.w	r6, #0
 800696e:	196b      	adds	r3, r5, r5
 8006970:	eb46 0406 	adc.w	r4, r6, r6
 8006974:	461a      	mov	r2, r3
 8006976:	4623      	mov	r3, r4
 8006978:	f7fa f96e 	bl	8000c58 <__aeabi_uldivmod>
 800697c:	4603      	mov	r3, r0
 800697e:	460c      	mov	r4, r1
 8006980:	461a      	mov	r2, r3
 8006982:	4b0c      	ldr	r3, [pc, #48]	; (80069b4 <UART_SetConfig+0x384>)
 8006984:	fba3 1302 	umull	r1, r3, r3, r2
 8006988:	095b      	lsrs	r3, r3, #5
 800698a:	2164      	movs	r1, #100	; 0x64
 800698c:	fb01 f303 	mul.w	r3, r1, r3
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	00db      	lsls	r3, r3, #3
 8006994:	3332      	adds	r3, #50	; 0x32
 8006996:	4a07      	ldr	r2, [pc, #28]	; (80069b4 <UART_SetConfig+0x384>)
 8006998:	fba2 2303 	umull	r2, r3, r2, r3
 800699c:	095b      	lsrs	r3, r3, #5
 800699e:	f003 0207 	and.w	r2, r3, #7
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4442      	add	r2, r8
 80069a8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80069aa:	e1b2      	b.n	8006d12 <UART_SetConfig+0x6e2>
 80069ac:	40011000 	.word	0x40011000
 80069b0:	40011400 	.word	0x40011400
 80069b4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4ad7      	ldr	r2, [pc, #860]	; (8006d1c <UART_SetConfig+0x6ec>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d005      	beq.n	80069ce <UART_SetConfig+0x39e>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4ad6      	ldr	r2, [pc, #856]	; (8006d20 <UART_SetConfig+0x6f0>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	f040 80d1 	bne.w	8006b70 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80069ce:	f7fe fe67 	bl	80056a0 <HAL_RCC_GetPCLK2Freq>
 80069d2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	469a      	mov	sl, r3
 80069d8:	f04f 0b00 	mov.w	fp, #0
 80069dc:	46d0      	mov	r8, sl
 80069de:	46d9      	mov	r9, fp
 80069e0:	eb18 0308 	adds.w	r3, r8, r8
 80069e4:	eb49 0409 	adc.w	r4, r9, r9
 80069e8:	4698      	mov	r8, r3
 80069ea:	46a1      	mov	r9, r4
 80069ec:	eb18 080a 	adds.w	r8, r8, sl
 80069f0:	eb49 090b 	adc.w	r9, r9, fp
 80069f4:	f04f 0100 	mov.w	r1, #0
 80069f8:	f04f 0200 	mov.w	r2, #0
 80069fc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006a00:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006a04:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006a08:	4688      	mov	r8, r1
 8006a0a:	4691      	mov	r9, r2
 8006a0c:	eb1a 0508 	adds.w	r5, sl, r8
 8006a10:	eb4b 0609 	adc.w	r6, fp, r9
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	4619      	mov	r1, r3
 8006a1a:	f04f 0200 	mov.w	r2, #0
 8006a1e:	f04f 0300 	mov.w	r3, #0
 8006a22:	f04f 0400 	mov.w	r4, #0
 8006a26:	0094      	lsls	r4, r2, #2
 8006a28:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006a2c:	008b      	lsls	r3, r1, #2
 8006a2e:	461a      	mov	r2, r3
 8006a30:	4623      	mov	r3, r4
 8006a32:	4628      	mov	r0, r5
 8006a34:	4631      	mov	r1, r6
 8006a36:	f7fa f90f 	bl	8000c58 <__aeabi_uldivmod>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	460c      	mov	r4, r1
 8006a3e:	461a      	mov	r2, r3
 8006a40:	4bb8      	ldr	r3, [pc, #736]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006a42:	fba3 2302 	umull	r2, r3, r3, r2
 8006a46:	095b      	lsrs	r3, r3, #5
 8006a48:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	469b      	mov	fp, r3
 8006a50:	f04f 0c00 	mov.w	ip, #0
 8006a54:	46d9      	mov	r9, fp
 8006a56:	46e2      	mov	sl, ip
 8006a58:	eb19 0309 	adds.w	r3, r9, r9
 8006a5c:	eb4a 040a 	adc.w	r4, sl, sl
 8006a60:	4699      	mov	r9, r3
 8006a62:	46a2      	mov	sl, r4
 8006a64:	eb19 090b 	adds.w	r9, r9, fp
 8006a68:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006a6c:	f04f 0100 	mov.w	r1, #0
 8006a70:	f04f 0200 	mov.w	r2, #0
 8006a74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a78:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006a7c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006a80:	4689      	mov	r9, r1
 8006a82:	4692      	mov	sl, r2
 8006a84:	eb1b 0509 	adds.w	r5, fp, r9
 8006a88:	eb4c 060a 	adc.w	r6, ip, sl
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	4619      	mov	r1, r3
 8006a92:	f04f 0200 	mov.w	r2, #0
 8006a96:	f04f 0300 	mov.w	r3, #0
 8006a9a:	f04f 0400 	mov.w	r4, #0
 8006a9e:	0094      	lsls	r4, r2, #2
 8006aa0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006aa4:	008b      	lsls	r3, r1, #2
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	4623      	mov	r3, r4
 8006aaa:	4628      	mov	r0, r5
 8006aac:	4631      	mov	r1, r6
 8006aae:	f7fa f8d3 	bl	8000c58 <__aeabi_uldivmod>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	4b9a      	ldr	r3, [pc, #616]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006aba:	fba3 1302 	umull	r1, r3, r3, r2
 8006abe:	095b      	lsrs	r3, r3, #5
 8006ac0:	2164      	movs	r1, #100	; 0x64
 8006ac2:	fb01 f303 	mul.w	r3, r1, r3
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	011b      	lsls	r3, r3, #4
 8006aca:	3332      	adds	r3, #50	; 0x32
 8006acc:	4a95      	ldr	r2, [pc, #596]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006ace:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad2:	095b      	lsrs	r3, r3, #5
 8006ad4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ad8:	4498      	add	r8, r3
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	469b      	mov	fp, r3
 8006ade:	f04f 0c00 	mov.w	ip, #0
 8006ae2:	46d9      	mov	r9, fp
 8006ae4:	46e2      	mov	sl, ip
 8006ae6:	eb19 0309 	adds.w	r3, r9, r9
 8006aea:	eb4a 040a 	adc.w	r4, sl, sl
 8006aee:	4699      	mov	r9, r3
 8006af0:	46a2      	mov	sl, r4
 8006af2:	eb19 090b 	adds.w	r9, r9, fp
 8006af6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006afa:	f04f 0100 	mov.w	r1, #0
 8006afe:	f04f 0200 	mov.w	r2, #0
 8006b02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006b0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006b0e:	4689      	mov	r9, r1
 8006b10:	4692      	mov	sl, r2
 8006b12:	eb1b 0509 	adds.w	r5, fp, r9
 8006b16:	eb4c 060a 	adc.w	r6, ip, sl
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	4619      	mov	r1, r3
 8006b20:	f04f 0200 	mov.w	r2, #0
 8006b24:	f04f 0300 	mov.w	r3, #0
 8006b28:	f04f 0400 	mov.w	r4, #0
 8006b2c:	0094      	lsls	r4, r2, #2
 8006b2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006b32:	008b      	lsls	r3, r1, #2
 8006b34:	461a      	mov	r2, r3
 8006b36:	4623      	mov	r3, r4
 8006b38:	4628      	mov	r0, r5
 8006b3a:	4631      	mov	r1, r6
 8006b3c:	f7fa f88c 	bl	8000c58 <__aeabi_uldivmod>
 8006b40:	4603      	mov	r3, r0
 8006b42:	460c      	mov	r4, r1
 8006b44:	461a      	mov	r2, r3
 8006b46:	4b77      	ldr	r3, [pc, #476]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006b48:	fba3 1302 	umull	r1, r3, r3, r2
 8006b4c:	095b      	lsrs	r3, r3, #5
 8006b4e:	2164      	movs	r1, #100	; 0x64
 8006b50:	fb01 f303 	mul.w	r3, r1, r3
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	011b      	lsls	r3, r3, #4
 8006b58:	3332      	adds	r3, #50	; 0x32
 8006b5a:	4a72      	ldr	r2, [pc, #456]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b60:	095b      	lsrs	r3, r3, #5
 8006b62:	f003 020f 	and.w	r2, r3, #15
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4442      	add	r2, r8
 8006b6c:	609a      	str	r2, [r3, #8]
 8006b6e:	e0d0      	b.n	8006d12 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b70:	f7fe fd82 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 8006b74:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	469a      	mov	sl, r3
 8006b7a:	f04f 0b00 	mov.w	fp, #0
 8006b7e:	46d0      	mov	r8, sl
 8006b80:	46d9      	mov	r9, fp
 8006b82:	eb18 0308 	adds.w	r3, r8, r8
 8006b86:	eb49 0409 	adc.w	r4, r9, r9
 8006b8a:	4698      	mov	r8, r3
 8006b8c:	46a1      	mov	r9, r4
 8006b8e:	eb18 080a 	adds.w	r8, r8, sl
 8006b92:	eb49 090b 	adc.w	r9, r9, fp
 8006b96:	f04f 0100 	mov.w	r1, #0
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006ba2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006ba6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006baa:	4688      	mov	r8, r1
 8006bac:	4691      	mov	r9, r2
 8006bae:	eb1a 0508 	adds.w	r5, sl, r8
 8006bb2:	eb4b 0609 	adc.w	r6, fp, r9
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	4619      	mov	r1, r3
 8006bbc:	f04f 0200 	mov.w	r2, #0
 8006bc0:	f04f 0300 	mov.w	r3, #0
 8006bc4:	f04f 0400 	mov.w	r4, #0
 8006bc8:	0094      	lsls	r4, r2, #2
 8006bca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006bce:	008b      	lsls	r3, r1, #2
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	4623      	mov	r3, r4
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	4631      	mov	r1, r6
 8006bd8:	f7fa f83e 	bl	8000c58 <__aeabi_uldivmod>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	460c      	mov	r4, r1
 8006be0:	461a      	mov	r2, r3
 8006be2:	4b50      	ldr	r3, [pc, #320]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006be4:	fba3 2302 	umull	r2, r3, r3, r2
 8006be8:	095b      	lsrs	r3, r3, #5
 8006bea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	469b      	mov	fp, r3
 8006bf2:	f04f 0c00 	mov.w	ip, #0
 8006bf6:	46d9      	mov	r9, fp
 8006bf8:	46e2      	mov	sl, ip
 8006bfa:	eb19 0309 	adds.w	r3, r9, r9
 8006bfe:	eb4a 040a 	adc.w	r4, sl, sl
 8006c02:	4699      	mov	r9, r3
 8006c04:	46a2      	mov	sl, r4
 8006c06:	eb19 090b 	adds.w	r9, r9, fp
 8006c0a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006c0e:	f04f 0100 	mov.w	r1, #0
 8006c12:	f04f 0200 	mov.w	r2, #0
 8006c16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c22:	4689      	mov	r9, r1
 8006c24:	4692      	mov	sl, r2
 8006c26:	eb1b 0509 	adds.w	r5, fp, r9
 8006c2a:	eb4c 060a 	adc.w	r6, ip, sl
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	4619      	mov	r1, r3
 8006c34:	f04f 0200 	mov.w	r2, #0
 8006c38:	f04f 0300 	mov.w	r3, #0
 8006c3c:	f04f 0400 	mov.w	r4, #0
 8006c40:	0094      	lsls	r4, r2, #2
 8006c42:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006c46:	008b      	lsls	r3, r1, #2
 8006c48:	461a      	mov	r2, r3
 8006c4a:	4623      	mov	r3, r4
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	4631      	mov	r1, r6
 8006c50:	f7fa f802 	bl	8000c58 <__aeabi_uldivmod>
 8006c54:	4603      	mov	r3, r0
 8006c56:	460c      	mov	r4, r1
 8006c58:	461a      	mov	r2, r3
 8006c5a:	4b32      	ldr	r3, [pc, #200]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8006c60:	095b      	lsrs	r3, r3, #5
 8006c62:	2164      	movs	r1, #100	; 0x64
 8006c64:	fb01 f303 	mul.w	r3, r1, r3
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	011b      	lsls	r3, r3, #4
 8006c6c:	3332      	adds	r3, #50	; 0x32
 8006c6e:	4a2d      	ldr	r2, [pc, #180]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006c70:	fba2 2303 	umull	r2, r3, r2, r3
 8006c74:	095b      	lsrs	r3, r3, #5
 8006c76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c7a:	4498      	add	r8, r3
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	469b      	mov	fp, r3
 8006c80:	f04f 0c00 	mov.w	ip, #0
 8006c84:	46d9      	mov	r9, fp
 8006c86:	46e2      	mov	sl, ip
 8006c88:	eb19 0309 	adds.w	r3, r9, r9
 8006c8c:	eb4a 040a 	adc.w	r4, sl, sl
 8006c90:	4699      	mov	r9, r3
 8006c92:	46a2      	mov	sl, r4
 8006c94:	eb19 090b 	adds.w	r9, r9, fp
 8006c98:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006c9c:	f04f 0100 	mov.w	r1, #0
 8006ca0:	f04f 0200 	mov.w	r2, #0
 8006ca4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ca8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006cac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006cb0:	4689      	mov	r9, r1
 8006cb2:	4692      	mov	sl, r2
 8006cb4:	eb1b 0509 	adds.w	r5, fp, r9
 8006cb8:	eb4c 060a 	adc.w	r6, ip, sl
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	f04f 0200 	mov.w	r2, #0
 8006cc6:	f04f 0300 	mov.w	r3, #0
 8006cca:	f04f 0400 	mov.w	r4, #0
 8006cce:	0094      	lsls	r4, r2, #2
 8006cd0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006cd4:	008b      	lsls	r3, r1, #2
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	4623      	mov	r3, r4
 8006cda:	4628      	mov	r0, r5
 8006cdc:	4631      	mov	r1, r6
 8006cde:	f7f9 ffbb 	bl	8000c58 <__aeabi_uldivmod>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	460c      	mov	r4, r1
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	4b0e      	ldr	r3, [pc, #56]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006cea:	fba3 1302 	umull	r1, r3, r3, r2
 8006cee:	095b      	lsrs	r3, r3, #5
 8006cf0:	2164      	movs	r1, #100	; 0x64
 8006cf2:	fb01 f303 	mul.w	r3, r1, r3
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	011b      	lsls	r3, r3, #4
 8006cfa:	3332      	adds	r3, #50	; 0x32
 8006cfc:	4a09      	ldr	r2, [pc, #36]	; (8006d24 <UART_SetConfig+0x6f4>)
 8006cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006d02:	095b      	lsrs	r3, r3, #5
 8006d04:	f003 020f 	and.w	r2, r3, #15
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4442      	add	r2, r8
 8006d0e:	609a      	str	r2, [r3, #8]
}
 8006d10:	e7ff      	b.n	8006d12 <UART_SetConfig+0x6e2>
 8006d12:	bf00      	nop
 8006d14:	3714      	adds	r7, #20
 8006d16:	46bd      	mov	sp, r7
 8006d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d1c:	40011000 	.word	0x40011000
 8006d20:	40011400 	.word	0x40011400
 8006d24:	51eb851f 	.word	0x51eb851f

08006d28 <__errno>:
 8006d28:	4b01      	ldr	r3, [pc, #4]	; (8006d30 <__errno+0x8>)
 8006d2a:	6818      	ldr	r0, [r3, #0]
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	20000020 	.word	0x20000020

08006d34 <__libc_init_array>:
 8006d34:	b570      	push	{r4, r5, r6, lr}
 8006d36:	4e0d      	ldr	r6, [pc, #52]	; (8006d6c <__libc_init_array+0x38>)
 8006d38:	4c0d      	ldr	r4, [pc, #52]	; (8006d70 <__libc_init_array+0x3c>)
 8006d3a:	1ba4      	subs	r4, r4, r6
 8006d3c:	10a4      	asrs	r4, r4, #2
 8006d3e:	2500      	movs	r5, #0
 8006d40:	42a5      	cmp	r5, r4
 8006d42:	d109      	bne.n	8006d58 <__libc_init_array+0x24>
 8006d44:	4e0b      	ldr	r6, [pc, #44]	; (8006d74 <__libc_init_array+0x40>)
 8006d46:	4c0c      	ldr	r4, [pc, #48]	; (8006d78 <__libc_init_array+0x44>)
 8006d48:	f002 f85e 	bl	8008e08 <_init>
 8006d4c:	1ba4      	subs	r4, r4, r6
 8006d4e:	10a4      	asrs	r4, r4, #2
 8006d50:	2500      	movs	r5, #0
 8006d52:	42a5      	cmp	r5, r4
 8006d54:	d105      	bne.n	8006d62 <__libc_init_array+0x2e>
 8006d56:	bd70      	pop	{r4, r5, r6, pc}
 8006d58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006d5c:	4798      	blx	r3
 8006d5e:	3501      	adds	r5, #1
 8006d60:	e7ee      	b.n	8006d40 <__libc_init_array+0xc>
 8006d62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006d66:	4798      	blx	r3
 8006d68:	3501      	adds	r5, #1
 8006d6a:	e7f2      	b.n	8006d52 <__libc_init_array+0x1e>
 8006d6c:	08009380 	.word	0x08009380
 8006d70:	08009380 	.word	0x08009380
 8006d74:	08009380 	.word	0x08009380
 8006d78:	08009384 	.word	0x08009384

08006d7c <memset>:
 8006d7c:	4402      	add	r2, r0
 8006d7e:	4603      	mov	r3, r0
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d100      	bne.n	8006d86 <memset+0xa>
 8006d84:	4770      	bx	lr
 8006d86:	f803 1b01 	strb.w	r1, [r3], #1
 8006d8a:	e7f9      	b.n	8006d80 <memset+0x4>

08006d8c <__cvt>:
 8006d8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d90:	ec55 4b10 	vmov	r4, r5, d0
 8006d94:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006d96:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006d9a:	2d00      	cmp	r5, #0
 8006d9c:	460e      	mov	r6, r1
 8006d9e:	4691      	mov	r9, r2
 8006da0:	4619      	mov	r1, r3
 8006da2:	bfb8      	it	lt
 8006da4:	4622      	movlt	r2, r4
 8006da6:	462b      	mov	r3, r5
 8006da8:	f027 0720 	bic.w	r7, r7, #32
 8006dac:	bfbb      	ittet	lt
 8006dae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006db2:	461d      	movlt	r5, r3
 8006db4:	2300      	movge	r3, #0
 8006db6:	232d      	movlt	r3, #45	; 0x2d
 8006db8:	bfb8      	it	lt
 8006dba:	4614      	movlt	r4, r2
 8006dbc:	2f46      	cmp	r7, #70	; 0x46
 8006dbe:	700b      	strb	r3, [r1, #0]
 8006dc0:	d004      	beq.n	8006dcc <__cvt+0x40>
 8006dc2:	2f45      	cmp	r7, #69	; 0x45
 8006dc4:	d100      	bne.n	8006dc8 <__cvt+0x3c>
 8006dc6:	3601      	adds	r6, #1
 8006dc8:	2102      	movs	r1, #2
 8006dca:	e000      	b.n	8006dce <__cvt+0x42>
 8006dcc:	2103      	movs	r1, #3
 8006dce:	ab03      	add	r3, sp, #12
 8006dd0:	9301      	str	r3, [sp, #4]
 8006dd2:	ab02      	add	r3, sp, #8
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	4632      	mov	r2, r6
 8006dd8:	4653      	mov	r3, sl
 8006dda:	ec45 4b10 	vmov	d0, r4, r5
 8006dde:	f000 fcdf 	bl	80077a0 <_dtoa_r>
 8006de2:	2f47      	cmp	r7, #71	; 0x47
 8006de4:	4680      	mov	r8, r0
 8006de6:	d102      	bne.n	8006dee <__cvt+0x62>
 8006de8:	f019 0f01 	tst.w	r9, #1
 8006dec:	d026      	beq.n	8006e3c <__cvt+0xb0>
 8006dee:	2f46      	cmp	r7, #70	; 0x46
 8006df0:	eb08 0906 	add.w	r9, r8, r6
 8006df4:	d111      	bne.n	8006e1a <__cvt+0x8e>
 8006df6:	f898 3000 	ldrb.w	r3, [r8]
 8006dfa:	2b30      	cmp	r3, #48	; 0x30
 8006dfc:	d10a      	bne.n	8006e14 <__cvt+0x88>
 8006dfe:	2200      	movs	r2, #0
 8006e00:	2300      	movs	r3, #0
 8006e02:	4620      	mov	r0, r4
 8006e04:	4629      	mov	r1, r5
 8006e06:	f7f9 fe67 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e0a:	b918      	cbnz	r0, 8006e14 <__cvt+0x88>
 8006e0c:	f1c6 0601 	rsb	r6, r6, #1
 8006e10:	f8ca 6000 	str.w	r6, [sl]
 8006e14:	f8da 3000 	ldr.w	r3, [sl]
 8006e18:	4499      	add	r9, r3
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4620      	mov	r0, r4
 8006e20:	4629      	mov	r1, r5
 8006e22:	f7f9 fe59 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e26:	b938      	cbnz	r0, 8006e38 <__cvt+0xac>
 8006e28:	2230      	movs	r2, #48	; 0x30
 8006e2a:	9b03      	ldr	r3, [sp, #12]
 8006e2c:	454b      	cmp	r3, r9
 8006e2e:	d205      	bcs.n	8006e3c <__cvt+0xb0>
 8006e30:	1c59      	adds	r1, r3, #1
 8006e32:	9103      	str	r1, [sp, #12]
 8006e34:	701a      	strb	r2, [r3, #0]
 8006e36:	e7f8      	b.n	8006e2a <__cvt+0x9e>
 8006e38:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e3c:	9b03      	ldr	r3, [sp, #12]
 8006e3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e40:	eba3 0308 	sub.w	r3, r3, r8
 8006e44:	4640      	mov	r0, r8
 8006e46:	6013      	str	r3, [r2, #0]
 8006e48:	b004      	add	sp, #16
 8006e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006e4e <__exponent>:
 8006e4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e50:	2900      	cmp	r1, #0
 8006e52:	4604      	mov	r4, r0
 8006e54:	bfba      	itte	lt
 8006e56:	4249      	neglt	r1, r1
 8006e58:	232d      	movlt	r3, #45	; 0x2d
 8006e5a:	232b      	movge	r3, #43	; 0x2b
 8006e5c:	2909      	cmp	r1, #9
 8006e5e:	f804 2b02 	strb.w	r2, [r4], #2
 8006e62:	7043      	strb	r3, [r0, #1]
 8006e64:	dd20      	ble.n	8006ea8 <__exponent+0x5a>
 8006e66:	f10d 0307 	add.w	r3, sp, #7
 8006e6a:	461f      	mov	r7, r3
 8006e6c:	260a      	movs	r6, #10
 8006e6e:	fb91 f5f6 	sdiv	r5, r1, r6
 8006e72:	fb06 1115 	mls	r1, r6, r5, r1
 8006e76:	3130      	adds	r1, #48	; 0x30
 8006e78:	2d09      	cmp	r5, #9
 8006e7a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006e7e:	f103 32ff 	add.w	r2, r3, #4294967295
 8006e82:	4629      	mov	r1, r5
 8006e84:	dc09      	bgt.n	8006e9a <__exponent+0x4c>
 8006e86:	3130      	adds	r1, #48	; 0x30
 8006e88:	3b02      	subs	r3, #2
 8006e8a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006e8e:	42bb      	cmp	r3, r7
 8006e90:	4622      	mov	r2, r4
 8006e92:	d304      	bcc.n	8006e9e <__exponent+0x50>
 8006e94:	1a10      	subs	r0, r2, r0
 8006e96:	b003      	add	sp, #12
 8006e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	e7e7      	b.n	8006e6e <__exponent+0x20>
 8006e9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ea2:	f804 2b01 	strb.w	r2, [r4], #1
 8006ea6:	e7f2      	b.n	8006e8e <__exponent+0x40>
 8006ea8:	2330      	movs	r3, #48	; 0x30
 8006eaa:	4419      	add	r1, r3
 8006eac:	7083      	strb	r3, [r0, #2]
 8006eae:	1d02      	adds	r2, r0, #4
 8006eb0:	70c1      	strb	r1, [r0, #3]
 8006eb2:	e7ef      	b.n	8006e94 <__exponent+0x46>

08006eb4 <_printf_float>:
 8006eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb8:	b08d      	sub	sp, #52	; 0x34
 8006eba:	460c      	mov	r4, r1
 8006ebc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006ec0:	4616      	mov	r6, r2
 8006ec2:	461f      	mov	r7, r3
 8006ec4:	4605      	mov	r5, r0
 8006ec6:	f001 fa23 	bl	8008310 <_localeconv_r>
 8006eca:	6803      	ldr	r3, [r0, #0]
 8006ecc:	9304      	str	r3, [sp, #16]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7f9 f986 	bl	80001e0 <strlen>
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ed8:	f8d8 3000 	ldr.w	r3, [r8]
 8006edc:	9005      	str	r0, [sp, #20]
 8006ede:	3307      	adds	r3, #7
 8006ee0:	f023 0307 	bic.w	r3, r3, #7
 8006ee4:	f103 0208 	add.w	r2, r3, #8
 8006ee8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006eec:	f8d4 b000 	ldr.w	fp, [r4]
 8006ef0:	f8c8 2000 	str.w	r2, [r8]
 8006ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006efc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006f00:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f04:	9307      	str	r3, [sp, #28]
 8006f06:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f0e:	4ba7      	ldr	r3, [pc, #668]	; (80071ac <_printf_float+0x2f8>)
 8006f10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f14:	f7f9 fe12 	bl	8000b3c <__aeabi_dcmpun>
 8006f18:	bb70      	cbnz	r0, 8006f78 <_printf_float+0xc4>
 8006f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f1e:	4ba3      	ldr	r3, [pc, #652]	; (80071ac <_printf_float+0x2f8>)
 8006f20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f24:	f7f9 fdec 	bl	8000b00 <__aeabi_dcmple>
 8006f28:	bb30      	cbnz	r0, 8006f78 <_printf_float+0xc4>
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4640      	mov	r0, r8
 8006f30:	4649      	mov	r1, r9
 8006f32:	f7f9 fddb 	bl	8000aec <__aeabi_dcmplt>
 8006f36:	b110      	cbz	r0, 8006f3e <_printf_float+0x8a>
 8006f38:	232d      	movs	r3, #45	; 0x2d
 8006f3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f3e:	4a9c      	ldr	r2, [pc, #624]	; (80071b0 <_printf_float+0x2fc>)
 8006f40:	4b9c      	ldr	r3, [pc, #624]	; (80071b4 <_printf_float+0x300>)
 8006f42:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006f46:	bf8c      	ite	hi
 8006f48:	4690      	movhi	r8, r2
 8006f4a:	4698      	movls	r8, r3
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	f02b 0204 	bic.w	r2, fp, #4
 8006f52:	6123      	str	r3, [r4, #16]
 8006f54:	6022      	str	r2, [r4, #0]
 8006f56:	f04f 0900 	mov.w	r9, #0
 8006f5a:	9700      	str	r7, [sp, #0]
 8006f5c:	4633      	mov	r3, r6
 8006f5e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006f60:	4621      	mov	r1, r4
 8006f62:	4628      	mov	r0, r5
 8006f64:	f000 f9e6 	bl	8007334 <_printf_common>
 8006f68:	3001      	adds	r0, #1
 8006f6a:	f040 808d 	bne.w	8007088 <_printf_float+0x1d4>
 8006f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f72:	b00d      	add	sp, #52	; 0x34
 8006f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f78:	4642      	mov	r2, r8
 8006f7a:	464b      	mov	r3, r9
 8006f7c:	4640      	mov	r0, r8
 8006f7e:	4649      	mov	r1, r9
 8006f80:	f7f9 fddc 	bl	8000b3c <__aeabi_dcmpun>
 8006f84:	b110      	cbz	r0, 8006f8c <_printf_float+0xd8>
 8006f86:	4a8c      	ldr	r2, [pc, #560]	; (80071b8 <_printf_float+0x304>)
 8006f88:	4b8c      	ldr	r3, [pc, #560]	; (80071bc <_printf_float+0x308>)
 8006f8a:	e7da      	b.n	8006f42 <_printf_float+0x8e>
 8006f8c:	6861      	ldr	r1, [r4, #4]
 8006f8e:	1c4b      	adds	r3, r1, #1
 8006f90:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006f94:	a80a      	add	r0, sp, #40	; 0x28
 8006f96:	d13e      	bne.n	8007016 <_printf_float+0x162>
 8006f98:	2306      	movs	r3, #6
 8006f9a:	6063      	str	r3, [r4, #4]
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006fa2:	ab09      	add	r3, sp, #36	; 0x24
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	ec49 8b10 	vmov	d0, r8, r9
 8006faa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006fae:	6022      	str	r2, [r4, #0]
 8006fb0:	f8cd a004 	str.w	sl, [sp, #4]
 8006fb4:	6861      	ldr	r1, [r4, #4]
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	f7ff fee8 	bl	8006d8c <__cvt>
 8006fbc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006fc0:	2b47      	cmp	r3, #71	; 0x47
 8006fc2:	4680      	mov	r8, r0
 8006fc4:	d109      	bne.n	8006fda <_printf_float+0x126>
 8006fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fc8:	1cd8      	adds	r0, r3, #3
 8006fca:	db02      	blt.n	8006fd2 <_printf_float+0x11e>
 8006fcc:	6862      	ldr	r2, [r4, #4]
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	dd47      	ble.n	8007062 <_printf_float+0x1ae>
 8006fd2:	f1aa 0a02 	sub.w	sl, sl, #2
 8006fd6:	fa5f fa8a 	uxtb.w	sl, sl
 8006fda:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006fde:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fe0:	d824      	bhi.n	800702c <_printf_float+0x178>
 8006fe2:	3901      	subs	r1, #1
 8006fe4:	4652      	mov	r2, sl
 8006fe6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006fea:	9109      	str	r1, [sp, #36]	; 0x24
 8006fec:	f7ff ff2f 	bl	8006e4e <__exponent>
 8006ff0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ff2:	1813      	adds	r3, r2, r0
 8006ff4:	2a01      	cmp	r2, #1
 8006ff6:	4681      	mov	r9, r0
 8006ff8:	6123      	str	r3, [r4, #16]
 8006ffa:	dc02      	bgt.n	8007002 <_printf_float+0x14e>
 8006ffc:	6822      	ldr	r2, [r4, #0]
 8006ffe:	07d1      	lsls	r1, r2, #31
 8007000:	d501      	bpl.n	8007006 <_printf_float+0x152>
 8007002:	3301      	adds	r3, #1
 8007004:	6123      	str	r3, [r4, #16]
 8007006:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800700a:	2b00      	cmp	r3, #0
 800700c:	d0a5      	beq.n	8006f5a <_printf_float+0xa6>
 800700e:	232d      	movs	r3, #45	; 0x2d
 8007010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007014:	e7a1      	b.n	8006f5a <_printf_float+0xa6>
 8007016:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800701a:	f000 8177 	beq.w	800730c <_printf_float+0x458>
 800701e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007022:	d1bb      	bne.n	8006f9c <_printf_float+0xe8>
 8007024:	2900      	cmp	r1, #0
 8007026:	d1b9      	bne.n	8006f9c <_printf_float+0xe8>
 8007028:	2301      	movs	r3, #1
 800702a:	e7b6      	b.n	8006f9a <_printf_float+0xe6>
 800702c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007030:	d119      	bne.n	8007066 <_printf_float+0x1b2>
 8007032:	2900      	cmp	r1, #0
 8007034:	6863      	ldr	r3, [r4, #4]
 8007036:	dd0c      	ble.n	8007052 <_printf_float+0x19e>
 8007038:	6121      	str	r1, [r4, #16]
 800703a:	b913      	cbnz	r3, 8007042 <_printf_float+0x18e>
 800703c:	6822      	ldr	r2, [r4, #0]
 800703e:	07d2      	lsls	r2, r2, #31
 8007040:	d502      	bpl.n	8007048 <_printf_float+0x194>
 8007042:	3301      	adds	r3, #1
 8007044:	440b      	add	r3, r1
 8007046:	6123      	str	r3, [r4, #16]
 8007048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800704a:	65a3      	str	r3, [r4, #88]	; 0x58
 800704c:	f04f 0900 	mov.w	r9, #0
 8007050:	e7d9      	b.n	8007006 <_printf_float+0x152>
 8007052:	b913      	cbnz	r3, 800705a <_printf_float+0x1a6>
 8007054:	6822      	ldr	r2, [r4, #0]
 8007056:	07d0      	lsls	r0, r2, #31
 8007058:	d501      	bpl.n	800705e <_printf_float+0x1aa>
 800705a:	3302      	adds	r3, #2
 800705c:	e7f3      	b.n	8007046 <_printf_float+0x192>
 800705e:	2301      	movs	r3, #1
 8007060:	e7f1      	b.n	8007046 <_printf_float+0x192>
 8007062:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007066:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800706a:	4293      	cmp	r3, r2
 800706c:	db05      	blt.n	800707a <_printf_float+0x1c6>
 800706e:	6822      	ldr	r2, [r4, #0]
 8007070:	6123      	str	r3, [r4, #16]
 8007072:	07d1      	lsls	r1, r2, #31
 8007074:	d5e8      	bpl.n	8007048 <_printf_float+0x194>
 8007076:	3301      	adds	r3, #1
 8007078:	e7e5      	b.n	8007046 <_printf_float+0x192>
 800707a:	2b00      	cmp	r3, #0
 800707c:	bfd4      	ite	le
 800707e:	f1c3 0302 	rsble	r3, r3, #2
 8007082:	2301      	movgt	r3, #1
 8007084:	4413      	add	r3, r2
 8007086:	e7de      	b.n	8007046 <_printf_float+0x192>
 8007088:	6823      	ldr	r3, [r4, #0]
 800708a:	055a      	lsls	r2, r3, #21
 800708c:	d407      	bmi.n	800709e <_printf_float+0x1ea>
 800708e:	6923      	ldr	r3, [r4, #16]
 8007090:	4642      	mov	r2, r8
 8007092:	4631      	mov	r1, r6
 8007094:	4628      	mov	r0, r5
 8007096:	47b8      	blx	r7
 8007098:	3001      	adds	r0, #1
 800709a:	d12b      	bne.n	80070f4 <_printf_float+0x240>
 800709c:	e767      	b.n	8006f6e <_printf_float+0xba>
 800709e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80070a2:	f240 80dc 	bls.w	800725e <_printf_float+0x3aa>
 80070a6:	2200      	movs	r2, #0
 80070a8:	2300      	movs	r3, #0
 80070aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070ae:	f7f9 fd13 	bl	8000ad8 <__aeabi_dcmpeq>
 80070b2:	2800      	cmp	r0, #0
 80070b4:	d033      	beq.n	800711e <_printf_float+0x26a>
 80070b6:	2301      	movs	r3, #1
 80070b8:	4a41      	ldr	r2, [pc, #260]	; (80071c0 <_printf_float+0x30c>)
 80070ba:	4631      	mov	r1, r6
 80070bc:	4628      	mov	r0, r5
 80070be:	47b8      	blx	r7
 80070c0:	3001      	adds	r0, #1
 80070c2:	f43f af54 	beq.w	8006f6e <_printf_float+0xba>
 80070c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070ca:	429a      	cmp	r2, r3
 80070cc:	db02      	blt.n	80070d4 <_printf_float+0x220>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	07d8      	lsls	r0, r3, #31
 80070d2:	d50f      	bpl.n	80070f4 <_printf_float+0x240>
 80070d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070d8:	4631      	mov	r1, r6
 80070da:	4628      	mov	r0, r5
 80070dc:	47b8      	blx	r7
 80070de:	3001      	adds	r0, #1
 80070e0:	f43f af45 	beq.w	8006f6e <_printf_float+0xba>
 80070e4:	f04f 0800 	mov.w	r8, #0
 80070e8:	f104 091a 	add.w	r9, r4, #26
 80070ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ee:	3b01      	subs	r3, #1
 80070f0:	4543      	cmp	r3, r8
 80070f2:	dc09      	bgt.n	8007108 <_printf_float+0x254>
 80070f4:	6823      	ldr	r3, [r4, #0]
 80070f6:	079b      	lsls	r3, r3, #30
 80070f8:	f100 8103 	bmi.w	8007302 <_printf_float+0x44e>
 80070fc:	68e0      	ldr	r0, [r4, #12]
 80070fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007100:	4298      	cmp	r0, r3
 8007102:	bfb8      	it	lt
 8007104:	4618      	movlt	r0, r3
 8007106:	e734      	b.n	8006f72 <_printf_float+0xbe>
 8007108:	2301      	movs	r3, #1
 800710a:	464a      	mov	r2, r9
 800710c:	4631      	mov	r1, r6
 800710e:	4628      	mov	r0, r5
 8007110:	47b8      	blx	r7
 8007112:	3001      	adds	r0, #1
 8007114:	f43f af2b 	beq.w	8006f6e <_printf_float+0xba>
 8007118:	f108 0801 	add.w	r8, r8, #1
 800711c:	e7e6      	b.n	80070ec <_printf_float+0x238>
 800711e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007120:	2b00      	cmp	r3, #0
 8007122:	dc2b      	bgt.n	800717c <_printf_float+0x2c8>
 8007124:	2301      	movs	r3, #1
 8007126:	4a26      	ldr	r2, [pc, #152]	; (80071c0 <_printf_float+0x30c>)
 8007128:	4631      	mov	r1, r6
 800712a:	4628      	mov	r0, r5
 800712c:	47b8      	blx	r7
 800712e:	3001      	adds	r0, #1
 8007130:	f43f af1d 	beq.w	8006f6e <_printf_float+0xba>
 8007134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007136:	b923      	cbnz	r3, 8007142 <_printf_float+0x28e>
 8007138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800713a:	b913      	cbnz	r3, 8007142 <_printf_float+0x28e>
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	07d9      	lsls	r1, r3, #31
 8007140:	d5d8      	bpl.n	80070f4 <_printf_float+0x240>
 8007142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007146:	4631      	mov	r1, r6
 8007148:	4628      	mov	r0, r5
 800714a:	47b8      	blx	r7
 800714c:	3001      	adds	r0, #1
 800714e:	f43f af0e 	beq.w	8006f6e <_printf_float+0xba>
 8007152:	f04f 0900 	mov.w	r9, #0
 8007156:	f104 0a1a 	add.w	sl, r4, #26
 800715a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800715c:	425b      	negs	r3, r3
 800715e:	454b      	cmp	r3, r9
 8007160:	dc01      	bgt.n	8007166 <_printf_float+0x2b2>
 8007162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007164:	e794      	b.n	8007090 <_printf_float+0x1dc>
 8007166:	2301      	movs	r3, #1
 8007168:	4652      	mov	r2, sl
 800716a:	4631      	mov	r1, r6
 800716c:	4628      	mov	r0, r5
 800716e:	47b8      	blx	r7
 8007170:	3001      	adds	r0, #1
 8007172:	f43f aefc 	beq.w	8006f6e <_printf_float+0xba>
 8007176:	f109 0901 	add.w	r9, r9, #1
 800717a:	e7ee      	b.n	800715a <_printf_float+0x2a6>
 800717c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800717e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007180:	429a      	cmp	r2, r3
 8007182:	bfa8      	it	ge
 8007184:	461a      	movge	r2, r3
 8007186:	2a00      	cmp	r2, #0
 8007188:	4691      	mov	r9, r2
 800718a:	dd07      	ble.n	800719c <_printf_float+0x2e8>
 800718c:	4613      	mov	r3, r2
 800718e:	4631      	mov	r1, r6
 8007190:	4642      	mov	r2, r8
 8007192:	4628      	mov	r0, r5
 8007194:	47b8      	blx	r7
 8007196:	3001      	adds	r0, #1
 8007198:	f43f aee9 	beq.w	8006f6e <_printf_float+0xba>
 800719c:	f104 031a 	add.w	r3, r4, #26
 80071a0:	f04f 0b00 	mov.w	fp, #0
 80071a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071a8:	9306      	str	r3, [sp, #24]
 80071aa:	e015      	b.n	80071d8 <_printf_float+0x324>
 80071ac:	7fefffff 	.word	0x7fefffff
 80071b0:	080090bc 	.word	0x080090bc
 80071b4:	080090b8 	.word	0x080090b8
 80071b8:	080090c4 	.word	0x080090c4
 80071bc:	080090c0 	.word	0x080090c0
 80071c0:	080090c8 	.word	0x080090c8
 80071c4:	2301      	movs	r3, #1
 80071c6:	9a06      	ldr	r2, [sp, #24]
 80071c8:	4631      	mov	r1, r6
 80071ca:	4628      	mov	r0, r5
 80071cc:	47b8      	blx	r7
 80071ce:	3001      	adds	r0, #1
 80071d0:	f43f aecd 	beq.w	8006f6e <_printf_float+0xba>
 80071d4:	f10b 0b01 	add.w	fp, fp, #1
 80071d8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80071dc:	ebaa 0309 	sub.w	r3, sl, r9
 80071e0:	455b      	cmp	r3, fp
 80071e2:	dcef      	bgt.n	80071c4 <_printf_float+0x310>
 80071e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071e8:	429a      	cmp	r2, r3
 80071ea:	44d0      	add	r8, sl
 80071ec:	db15      	blt.n	800721a <_printf_float+0x366>
 80071ee:	6823      	ldr	r3, [r4, #0]
 80071f0:	07da      	lsls	r2, r3, #31
 80071f2:	d412      	bmi.n	800721a <_printf_float+0x366>
 80071f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071f8:	eba3 020a 	sub.w	r2, r3, sl
 80071fc:	eba3 0a01 	sub.w	sl, r3, r1
 8007200:	4592      	cmp	sl, r2
 8007202:	bfa8      	it	ge
 8007204:	4692      	movge	sl, r2
 8007206:	f1ba 0f00 	cmp.w	sl, #0
 800720a:	dc0e      	bgt.n	800722a <_printf_float+0x376>
 800720c:	f04f 0800 	mov.w	r8, #0
 8007210:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007214:	f104 091a 	add.w	r9, r4, #26
 8007218:	e019      	b.n	800724e <_printf_float+0x39a>
 800721a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800721e:	4631      	mov	r1, r6
 8007220:	4628      	mov	r0, r5
 8007222:	47b8      	blx	r7
 8007224:	3001      	adds	r0, #1
 8007226:	d1e5      	bne.n	80071f4 <_printf_float+0x340>
 8007228:	e6a1      	b.n	8006f6e <_printf_float+0xba>
 800722a:	4653      	mov	r3, sl
 800722c:	4642      	mov	r2, r8
 800722e:	4631      	mov	r1, r6
 8007230:	4628      	mov	r0, r5
 8007232:	47b8      	blx	r7
 8007234:	3001      	adds	r0, #1
 8007236:	d1e9      	bne.n	800720c <_printf_float+0x358>
 8007238:	e699      	b.n	8006f6e <_printf_float+0xba>
 800723a:	2301      	movs	r3, #1
 800723c:	464a      	mov	r2, r9
 800723e:	4631      	mov	r1, r6
 8007240:	4628      	mov	r0, r5
 8007242:	47b8      	blx	r7
 8007244:	3001      	adds	r0, #1
 8007246:	f43f ae92 	beq.w	8006f6e <_printf_float+0xba>
 800724a:	f108 0801 	add.w	r8, r8, #1
 800724e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007252:	1a9b      	subs	r3, r3, r2
 8007254:	eba3 030a 	sub.w	r3, r3, sl
 8007258:	4543      	cmp	r3, r8
 800725a:	dcee      	bgt.n	800723a <_printf_float+0x386>
 800725c:	e74a      	b.n	80070f4 <_printf_float+0x240>
 800725e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007260:	2a01      	cmp	r2, #1
 8007262:	dc01      	bgt.n	8007268 <_printf_float+0x3b4>
 8007264:	07db      	lsls	r3, r3, #31
 8007266:	d53a      	bpl.n	80072de <_printf_float+0x42a>
 8007268:	2301      	movs	r3, #1
 800726a:	4642      	mov	r2, r8
 800726c:	4631      	mov	r1, r6
 800726e:	4628      	mov	r0, r5
 8007270:	47b8      	blx	r7
 8007272:	3001      	adds	r0, #1
 8007274:	f43f ae7b 	beq.w	8006f6e <_printf_float+0xba>
 8007278:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800727c:	4631      	mov	r1, r6
 800727e:	4628      	mov	r0, r5
 8007280:	47b8      	blx	r7
 8007282:	3001      	adds	r0, #1
 8007284:	f108 0801 	add.w	r8, r8, #1
 8007288:	f43f ae71 	beq.w	8006f6e <_printf_float+0xba>
 800728c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800728e:	2200      	movs	r2, #0
 8007290:	f103 3aff 	add.w	sl, r3, #4294967295
 8007294:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007298:	2300      	movs	r3, #0
 800729a:	f7f9 fc1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800729e:	b9c8      	cbnz	r0, 80072d4 <_printf_float+0x420>
 80072a0:	4653      	mov	r3, sl
 80072a2:	4642      	mov	r2, r8
 80072a4:	4631      	mov	r1, r6
 80072a6:	4628      	mov	r0, r5
 80072a8:	47b8      	blx	r7
 80072aa:	3001      	adds	r0, #1
 80072ac:	d10e      	bne.n	80072cc <_printf_float+0x418>
 80072ae:	e65e      	b.n	8006f6e <_printf_float+0xba>
 80072b0:	2301      	movs	r3, #1
 80072b2:	4652      	mov	r2, sl
 80072b4:	4631      	mov	r1, r6
 80072b6:	4628      	mov	r0, r5
 80072b8:	47b8      	blx	r7
 80072ba:	3001      	adds	r0, #1
 80072bc:	f43f ae57 	beq.w	8006f6e <_printf_float+0xba>
 80072c0:	f108 0801 	add.w	r8, r8, #1
 80072c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072c6:	3b01      	subs	r3, #1
 80072c8:	4543      	cmp	r3, r8
 80072ca:	dcf1      	bgt.n	80072b0 <_printf_float+0x3fc>
 80072cc:	464b      	mov	r3, r9
 80072ce:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80072d2:	e6de      	b.n	8007092 <_printf_float+0x1de>
 80072d4:	f04f 0800 	mov.w	r8, #0
 80072d8:	f104 0a1a 	add.w	sl, r4, #26
 80072dc:	e7f2      	b.n	80072c4 <_printf_float+0x410>
 80072de:	2301      	movs	r3, #1
 80072e0:	e7df      	b.n	80072a2 <_printf_float+0x3ee>
 80072e2:	2301      	movs	r3, #1
 80072e4:	464a      	mov	r2, r9
 80072e6:	4631      	mov	r1, r6
 80072e8:	4628      	mov	r0, r5
 80072ea:	47b8      	blx	r7
 80072ec:	3001      	adds	r0, #1
 80072ee:	f43f ae3e 	beq.w	8006f6e <_printf_float+0xba>
 80072f2:	f108 0801 	add.w	r8, r8, #1
 80072f6:	68e3      	ldr	r3, [r4, #12]
 80072f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072fa:	1a9b      	subs	r3, r3, r2
 80072fc:	4543      	cmp	r3, r8
 80072fe:	dcf0      	bgt.n	80072e2 <_printf_float+0x42e>
 8007300:	e6fc      	b.n	80070fc <_printf_float+0x248>
 8007302:	f04f 0800 	mov.w	r8, #0
 8007306:	f104 0919 	add.w	r9, r4, #25
 800730a:	e7f4      	b.n	80072f6 <_printf_float+0x442>
 800730c:	2900      	cmp	r1, #0
 800730e:	f43f ae8b 	beq.w	8007028 <_printf_float+0x174>
 8007312:	2300      	movs	r3, #0
 8007314:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007318:	ab09      	add	r3, sp, #36	; 0x24
 800731a:	9300      	str	r3, [sp, #0]
 800731c:	ec49 8b10 	vmov	d0, r8, r9
 8007320:	6022      	str	r2, [r4, #0]
 8007322:	f8cd a004 	str.w	sl, [sp, #4]
 8007326:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800732a:	4628      	mov	r0, r5
 800732c:	f7ff fd2e 	bl	8006d8c <__cvt>
 8007330:	4680      	mov	r8, r0
 8007332:	e648      	b.n	8006fc6 <_printf_float+0x112>

08007334 <_printf_common>:
 8007334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007338:	4691      	mov	r9, r2
 800733a:	461f      	mov	r7, r3
 800733c:	688a      	ldr	r2, [r1, #8]
 800733e:	690b      	ldr	r3, [r1, #16]
 8007340:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007344:	4293      	cmp	r3, r2
 8007346:	bfb8      	it	lt
 8007348:	4613      	movlt	r3, r2
 800734a:	f8c9 3000 	str.w	r3, [r9]
 800734e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007352:	4606      	mov	r6, r0
 8007354:	460c      	mov	r4, r1
 8007356:	b112      	cbz	r2, 800735e <_printf_common+0x2a>
 8007358:	3301      	adds	r3, #1
 800735a:	f8c9 3000 	str.w	r3, [r9]
 800735e:	6823      	ldr	r3, [r4, #0]
 8007360:	0699      	lsls	r1, r3, #26
 8007362:	bf42      	ittt	mi
 8007364:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007368:	3302      	addmi	r3, #2
 800736a:	f8c9 3000 	strmi.w	r3, [r9]
 800736e:	6825      	ldr	r5, [r4, #0]
 8007370:	f015 0506 	ands.w	r5, r5, #6
 8007374:	d107      	bne.n	8007386 <_printf_common+0x52>
 8007376:	f104 0a19 	add.w	sl, r4, #25
 800737a:	68e3      	ldr	r3, [r4, #12]
 800737c:	f8d9 2000 	ldr.w	r2, [r9]
 8007380:	1a9b      	subs	r3, r3, r2
 8007382:	42ab      	cmp	r3, r5
 8007384:	dc28      	bgt.n	80073d8 <_printf_common+0xa4>
 8007386:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800738a:	6822      	ldr	r2, [r4, #0]
 800738c:	3300      	adds	r3, #0
 800738e:	bf18      	it	ne
 8007390:	2301      	movne	r3, #1
 8007392:	0692      	lsls	r2, r2, #26
 8007394:	d42d      	bmi.n	80073f2 <_printf_common+0xbe>
 8007396:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800739a:	4639      	mov	r1, r7
 800739c:	4630      	mov	r0, r6
 800739e:	47c0      	blx	r8
 80073a0:	3001      	adds	r0, #1
 80073a2:	d020      	beq.n	80073e6 <_printf_common+0xb2>
 80073a4:	6823      	ldr	r3, [r4, #0]
 80073a6:	68e5      	ldr	r5, [r4, #12]
 80073a8:	f8d9 2000 	ldr.w	r2, [r9]
 80073ac:	f003 0306 	and.w	r3, r3, #6
 80073b0:	2b04      	cmp	r3, #4
 80073b2:	bf08      	it	eq
 80073b4:	1aad      	subeq	r5, r5, r2
 80073b6:	68a3      	ldr	r3, [r4, #8]
 80073b8:	6922      	ldr	r2, [r4, #16]
 80073ba:	bf0c      	ite	eq
 80073bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073c0:	2500      	movne	r5, #0
 80073c2:	4293      	cmp	r3, r2
 80073c4:	bfc4      	itt	gt
 80073c6:	1a9b      	subgt	r3, r3, r2
 80073c8:	18ed      	addgt	r5, r5, r3
 80073ca:	f04f 0900 	mov.w	r9, #0
 80073ce:	341a      	adds	r4, #26
 80073d0:	454d      	cmp	r5, r9
 80073d2:	d11a      	bne.n	800740a <_printf_common+0xd6>
 80073d4:	2000      	movs	r0, #0
 80073d6:	e008      	b.n	80073ea <_printf_common+0xb6>
 80073d8:	2301      	movs	r3, #1
 80073da:	4652      	mov	r2, sl
 80073dc:	4639      	mov	r1, r7
 80073de:	4630      	mov	r0, r6
 80073e0:	47c0      	blx	r8
 80073e2:	3001      	adds	r0, #1
 80073e4:	d103      	bne.n	80073ee <_printf_common+0xba>
 80073e6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073ee:	3501      	adds	r5, #1
 80073f0:	e7c3      	b.n	800737a <_printf_common+0x46>
 80073f2:	18e1      	adds	r1, r4, r3
 80073f4:	1c5a      	adds	r2, r3, #1
 80073f6:	2030      	movs	r0, #48	; 0x30
 80073f8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80073fc:	4422      	add	r2, r4
 80073fe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007402:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007406:	3302      	adds	r3, #2
 8007408:	e7c5      	b.n	8007396 <_printf_common+0x62>
 800740a:	2301      	movs	r3, #1
 800740c:	4622      	mov	r2, r4
 800740e:	4639      	mov	r1, r7
 8007410:	4630      	mov	r0, r6
 8007412:	47c0      	blx	r8
 8007414:	3001      	adds	r0, #1
 8007416:	d0e6      	beq.n	80073e6 <_printf_common+0xb2>
 8007418:	f109 0901 	add.w	r9, r9, #1
 800741c:	e7d8      	b.n	80073d0 <_printf_common+0x9c>
	...

08007420 <_printf_i>:
 8007420:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007424:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007428:	460c      	mov	r4, r1
 800742a:	7e09      	ldrb	r1, [r1, #24]
 800742c:	b085      	sub	sp, #20
 800742e:	296e      	cmp	r1, #110	; 0x6e
 8007430:	4617      	mov	r7, r2
 8007432:	4606      	mov	r6, r0
 8007434:	4698      	mov	r8, r3
 8007436:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007438:	f000 80b3 	beq.w	80075a2 <_printf_i+0x182>
 800743c:	d822      	bhi.n	8007484 <_printf_i+0x64>
 800743e:	2963      	cmp	r1, #99	; 0x63
 8007440:	d036      	beq.n	80074b0 <_printf_i+0x90>
 8007442:	d80a      	bhi.n	800745a <_printf_i+0x3a>
 8007444:	2900      	cmp	r1, #0
 8007446:	f000 80b9 	beq.w	80075bc <_printf_i+0x19c>
 800744a:	2958      	cmp	r1, #88	; 0x58
 800744c:	f000 8083 	beq.w	8007556 <_printf_i+0x136>
 8007450:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007454:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007458:	e032      	b.n	80074c0 <_printf_i+0xa0>
 800745a:	2964      	cmp	r1, #100	; 0x64
 800745c:	d001      	beq.n	8007462 <_printf_i+0x42>
 800745e:	2969      	cmp	r1, #105	; 0x69
 8007460:	d1f6      	bne.n	8007450 <_printf_i+0x30>
 8007462:	6820      	ldr	r0, [r4, #0]
 8007464:	6813      	ldr	r3, [r2, #0]
 8007466:	0605      	lsls	r5, r0, #24
 8007468:	f103 0104 	add.w	r1, r3, #4
 800746c:	d52a      	bpl.n	80074c4 <_printf_i+0xa4>
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	6011      	str	r1, [r2, #0]
 8007472:	2b00      	cmp	r3, #0
 8007474:	da03      	bge.n	800747e <_printf_i+0x5e>
 8007476:	222d      	movs	r2, #45	; 0x2d
 8007478:	425b      	negs	r3, r3
 800747a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800747e:	486f      	ldr	r0, [pc, #444]	; (800763c <_printf_i+0x21c>)
 8007480:	220a      	movs	r2, #10
 8007482:	e039      	b.n	80074f8 <_printf_i+0xd8>
 8007484:	2973      	cmp	r1, #115	; 0x73
 8007486:	f000 809d 	beq.w	80075c4 <_printf_i+0x1a4>
 800748a:	d808      	bhi.n	800749e <_printf_i+0x7e>
 800748c:	296f      	cmp	r1, #111	; 0x6f
 800748e:	d020      	beq.n	80074d2 <_printf_i+0xb2>
 8007490:	2970      	cmp	r1, #112	; 0x70
 8007492:	d1dd      	bne.n	8007450 <_printf_i+0x30>
 8007494:	6823      	ldr	r3, [r4, #0]
 8007496:	f043 0320 	orr.w	r3, r3, #32
 800749a:	6023      	str	r3, [r4, #0]
 800749c:	e003      	b.n	80074a6 <_printf_i+0x86>
 800749e:	2975      	cmp	r1, #117	; 0x75
 80074a0:	d017      	beq.n	80074d2 <_printf_i+0xb2>
 80074a2:	2978      	cmp	r1, #120	; 0x78
 80074a4:	d1d4      	bne.n	8007450 <_printf_i+0x30>
 80074a6:	2378      	movs	r3, #120	; 0x78
 80074a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80074ac:	4864      	ldr	r0, [pc, #400]	; (8007640 <_printf_i+0x220>)
 80074ae:	e055      	b.n	800755c <_printf_i+0x13c>
 80074b0:	6813      	ldr	r3, [r2, #0]
 80074b2:	1d19      	adds	r1, r3, #4
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	6011      	str	r1, [r2, #0]
 80074b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074c0:	2301      	movs	r3, #1
 80074c2:	e08c      	b.n	80075de <_printf_i+0x1be>
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	6011      	str	r1, [r2, #0]
 80074c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80074cc:	bf18      	it	ne
 80074ce:	b21b      	sxthne	r3, r3
 80074d0:	e7cf      	b.n	8007472 <_printf_i+0x52>
 80074d2:	6813      	ldr	r3, [r2, #0]
 80074d4:	6825      	ldr	r5, [r4, #0]
 80074d6:	1d18      	adds	r0, r3, #4
 80074d8:	6010      	str	r0, [r2, #0]
 80074da:	0628      	lsls	r0, r5, #24
 80074dc:	d501      	bpl.n	80074e2 <_printf_i+0xc2>
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	e002      	b.n	80074e8 <_printf_i+0xc8>
 80074e2:	0668      	lsls	r0, r5, #25
 80074e4:	d5fb      	bpl.n	80074de <_printf_i+0xbe>
 80074e6:	881b      	ldrh	r3, [r3, #0]
 80074e8:	4854      	ldr	r0, [pc, #336]	; (800763c <_printf_i+0x21c>)
 80074ea:	296f      	cmp	r1, #111	; 0x6f
 80074ec:	bf14      	ite	ne
 80074ee:	220a      	movne	r2, #10
 80074f0:	2208      	moveq	r2, #8
 80074f2:	2100      	movs	r1, #0
 80074f4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80074f8:	6865      	ldr	r5, [r4, #4]
 80074fa:	60a5      	str	r5, [r4, #8]
 80074fc:	2d00      	cmp	r5, #0
 80074fe:	f2c0 8095 	blt.w	800762c <_printf_i+0x20c>
 8007502:	6821      	ldr	r1, [r4, #0]
 8007504:	f021 0104 	bic.w	r1, r1, #4
 8007508:	6021      	str	r1, [r4, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d13d      	bne.n	800758a <_printf_i+0x16a>
 800750e:	2d00      	cmp	r5, #0
 8007510:	f040 808e 	bne.w	8007630 <_printf_i+0x210>
 8007514:	4665      	mov	r5, ip
 8007516:	2a08      	cmp	r2, #8
 8007518:	d10b      	bne.n	8007532 <_printf_i+0x112>
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	07db      	lsls	r3, r3, #31
 800751e:	d508      	bpl.n	8007532 <_printf_i+0x112>
 8007520:	6923      	ldr	r3, [r4, #16]
 8007522:	6862      	ldr	r2, [r4, #4]
 8007524:	429a      	cmp	r2, r3
 8007526:	bfde      	ittt	le
 8007528:	2330      	movle	r3, #48	; 0x30
 800752a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800752e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007532:	ebac 0305 	sub.w	r3, ip, r5
 8007536:	6123      	str	r3, [r4, #16]
 8007538:	f8cd 8000 	str.w	r8, [sp]
 800753c:	463b      	mov	r3, r7
 800753e:	aa03      	add	r2, sp, #12
 8007540:	4621      	mov	r1, r4
 8007542:	4630      	mov	r0, r6
 8007544:	f7ff fef6 	bl	8007334 <_printf_common>
 8007548:	3001      	adds	r0, #1
 800754a:	d14d      	bne.n	80075e8 <_printf_i+0x1c8>
 800754c:	f04f 30ff 	mov.w	r0, #4294967295
 8007550:	b005      	add	sp, #20
 8007552:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007556:	4839      	ldr	r0, [pc, #228]	; (800763c <_printf_i+0x21c>)
 8007558:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800755c:	6813      	ldr	r3, [r2, #0]
 800755e:	6821      	ldr	r1, [r4, #0]
 8007560:	1d1d      	adds	r5, r3, #4
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	6015      	str	r5, [r2, #0]
 8007566:	060a      	lsls	r2, r1, #24
 8007568:	d50b      	bpl.n	8007582 <_printf_i+0x162>
 800756a:	07ca      	lsls	r2, r1, #31
 800756c:	bf44      	itt	mi
 800756e:	f041 0120 	orrmi.w	r1, r1, #32
 8007572:	6021      	strmi	r1, [r4, #0]
 8007574:	b91b      	cbnz	r3, 800757e <_printf_i+0x15e>
 8007576:	6822      	ldr	r2, [r4, #0]
 8007578:	f022 0220 	bic.w	r2, r2, #32
 800757c:	6022      	str	r2, [r4, #0]
 800757e:	2210      	movs	r2, #16
 8007580:	e7b7      	b.n	80074f2 <_printf_i+0xd2>
 8007582:	064d      	lsls	r5, r1, #25
 8007584:	bf48      	it	mi
 8007586:	b29b      	uxthmi	r3, r3
 8007588:	e7ef      	b.n	800756a <_printf_i+0x14a>
 800758a:	4665      	mov	r5, ip
 800758c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007590:	fb02 3311 	mls	r3, r2, r1, r3
 8007594:	5cc3      	ldrb	r3, [r0, r3]
 8007596:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800759a:	460b      	mov	r3, r1
 800759c:	2900      	cmp	r1, #0
 800759e:	d1f5      	bne.n	800758c <_printf_i+0x16c>
 80075a0:	e7b9      	b.n	8007516 <_printf_i+0xf6>
 80075a2:	6813      	ldr	r3, [r2, #0]
 80075a4:	6825      	ldr	r5, [r4, #0]
 80075a6:	6961      	ldr	r1, [r4, #20]
 80075a8:	1d18      	adds	r0, r3, #4
 80075aa:	6010      	str	r0, [r2, #0]
 80075ac:	0628      	lsls	r0, r5, #24
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	d501      	bpl.n	80075b6 <_printf_i+0x196>
 80075b2:	6019      	str	r1, [r3, #0]
 80075b4:	e002      	b.n	80075bc <_printf_i+0x19c>
 80075b6:	066a      	lsls	r2, r5, #25
 80075b8:	d5fb      	bpl.n	80075b2 <_printf_i+0x192>
 80075ba:	8019      	strh	r1, [r3, #0]
 80075bc:	2300      	movs	r3, #0
 80075be:	6123      	str	r3, [r4, #16]
 80075c0:	4665      	mov	r5, ip
 80075c2:	e7b9      	b.n	8007538 <_printf_i+0x118>
 80075c4:	6813      	ldr	r3, [r2, #0]
 80075c6:	1d19      	adds	r1, r3, #4
 80075c8:	6011      	str	r1, [r2, #0]
 80075ca:	681d      	ldr	r5, [r3, #0]
 80075cc:	6862      	ldr	r2, [r4, #4]
 80075ce:	2100      	movs	r1, #0
 80075d0:	4628      	mov	r0, r5
 80075d2:	f7f8 fe0d 	bl	80001f0 <memchr>
 80075d6:	b108      	cbz	r0, 80075dc <_printf_i+0x1bc>
 80075d8:	1b40      	subs	r0, r0, r5
 80075da:	6060      	str	r0, [r4, #4]
 80075dc:	6863      	ldr	r3, [r4, #4]
 80075de:	6123      	str	r3, [r4, #16]
 80075e0:	2300      	movs	r3, #0
 80075e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075e6:	e7a7      	b.n	8007538 <_printf_i+0x118>
 80075e8:	6923      	ldr	r3, [r4, #16]
 80075ea:	462a      	mov	r2, r5
 80075ec:	4639      	mov	r1, r7
 80075ee:	4630      	mov	r0, r6
 80075f0:	47c0      	blx	r8
 80075f2:	3001      	adds	r0, #1
 80075f4:	d0aa      	beq.n	800754c <_printf_i+0x12c>
 80075f6:	6823      	ldr	r3, [r4, #0]
 80075f8:	079b      	lsls	r3, r3, #30
 80075fa:	d413      	bmi.n	8007624 <_printf_i+0x204>
 80075fc:	68e0      	ldr	r0, [r4, #12]
 80075fe:	9b03      	ldr	r3, [sp, #12]
 8007600:	4298      	cmp	r0, r3
 8007602:	bfb8      	it	lt
 8007604:	4618      	movlt	r0, r3
 8007606:	e7a3      	b.n	8007550 <_printf_i+0x130>
 8007608:	2301      	movs	r3, #1
 800760a:	464a      	mov	r2, r9
 800760c:	4639      	mov	r1, r7
 800760e:	4630      	mov	r0, r6
 8007610:	47c0      	blx	r8
 8007612:	3001      	adds	r0, #1
 8007614:	d09a      	beq.n	800754c <_printf_i+0x12c>
 8007616:	3501      	adds	r5, #1
 8007618:	68e3      	ldr	r3, [r4, #12]
 800761a:	9a03      	ldr	r2, [sp, #12]
 800761c:	1a9b      	subs	r3, r3, r2
 800761e:	42ab      	cmp	r3, r5
 8007620:	dcf2      	bgt.n	8007608 <_printf_i+0x1e8>
 8007622:	e7eb      	b.n	80075fc <_printf_i+0x1dc>
 8007624:	2500      	movs	r5, #0
 8007626:	f104 0919 	add.w	r9, r4, #25
 800762a:	e7f5      	b.n	8007618 <_printf_i+0x1f8>
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1ac      	bne.n	800758a <_printf_i+0x16a>
 8007630:	7803      	ldrb	r3, [r0, #0]
 8007632:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007636:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800763a:	e76c      	b.n	8007516 <_printf_i+0xf6>
 800763c:	080090ca 	.word	0x080090ca
 8007640:	080090db 	.word	0x080090db

08007644 <siprintf>:
 8007644:	b40e      	push	{r1, r2, r3}
 8007646:	b500      	push	{lr}
 8007648:	b09c      	sub	sp, #112	; 0x70
 800764a:	ab1d      	add	r3, sp, #116	; 0x74
 800764c:	9002      	str	r0, [sp, #8]
 800764e:	9006      	str	r0, [sp, #24]
 8007650:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007654:	4809      	ldr	r0, [pc, #36]	; (800767c <siprintf+0x38>)
 8007656:	9107      	str	r1, [sp, #28]
 8007658:	9104      	str	r1, [sp, #16]
 800765a:	4909      	ldr	r1, [pc, #36]	; (8007680 <siprintf+0x3c>)
 800765c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007660:	9105      	str	r1, [sp, #20]
 8007662:	6800      	ldr	r0, [r0, #0]
 8007664:	9301      	str	r3, [sp, #4]
 8007666:	a902      	add	r1, sp, #8
 8007668:	f001 fa5e 	bl	8008b28 <_svfiprintf_r>
 800766c:	9b02      	ldr	r3, [sp, #8]
 800766e:	2200      	movs	r2, #0
 8007670:	701a      	strb	r2, [r3, #0]
 8007672:	b01c      	add	sp, #112	; 0x70
 8007674:	f85d eb04 	ldr.w	lr, [sp], #4
 8007678:	b003      	add	sp, #12
 800767a:	4770      	bx	lr
 800767c:	20000020 	.word	0x20000020
 8007680:	ffff0208 	.word	0xffff0208

08007684 <quorem>:
 8007684:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007688:	6903      	ldr	r3, [r0, #16]
 800768a:	690c      	ldr	r4, [r1, #16]
 800768c:	42a3      	cmp	r3, r4
 800768e:	4680      	mov	r8, r0
 8007690:	f2c0 8082 	blt.w	8007798 <quorem+0x114>
 8007694:	3c01      	subs	r4, #1
 8007696:	f101 0714 	add.w	r7, r1, #20
 800769a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800769e:	f100 0614 	add.w	r6, r0, #20
 80076a2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80076a6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80076aa:	eb06 030c 	add.w	r3, r6, ip
 80076ae:	3501      	adds	r5, #1
 80076b0:	eb07 090c 	add.w	r9, r7, ip
 80076b4:	9301      	str	r3, [sp, #4]
 80076b6:	fbb0 f5f5 	udiv	r5, r0, r5
 80076ba:	b395      	cbz	r5, 8007722 <quorem+0x9e>
 80076bc:	f04f 0a00 	mov.w	sl, #0
 80076c0:	4638      	mov	r0, r7
 80076c2:	46b6      	mov	lr, r6
 80076c4:	46d3      	mov	fp, sl
 80076c6:	f850 2b04 	ldr.w	r2, [r0], #4
 80076ca:	b293      	uxth	r3, r2
 80076cc:	fb05 a303 	mla	r3, r5, r3, sl
 80076d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	ebab 0303 	sub.w	r3, fp, r3
 80076da:	0c12      	lsrs	r2, r2, #16
 80076dc:	f8de b000 	ldr.w	fp, [lr]
 80076e0:	fb05 a202 	mla	r2, r5, r2, sl
 80076e4:	fa13 f38b 	uxtah	r3, r3, fp
 80076e8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80076ec:	fa1f fb82 	uxth.w	fp, r2
 80076f0:	f8de 2000 	ldr.w	r2, [lr]
 80076f4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80076f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007702:	4581      	cmp	r9, r0
 8007704:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007708:	f84e 3b04 	str.w	r3, [lr], #4
 800770c:	d2db      	bcs.n	80076c6 <quorem+0x42>
 800770e:	f856 300c 	ldr.w	r3, [r6, ip]
 8007712:	b933      	cbnz	r3, 8007722 <quorem+0x9e>
 8007714:	9b01      	ldr	r3, [sp, #4]
 8007716:	3b04      	subs	r3, #4
 8007718:	429e      	cmp	r6, r3
 800771a:	461a      	mov	r2, r3
 800771c:	d330      	bcc.n	8007780 <quorem+0xfc>
 800771e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007722:	4640      	mov	r0, r8
 8007724:	f001 f82a 	bl	800877c <__mcmp>
 8007728:	2800      	cmp	r0, #0
 800772a:	db25      	blt.n	8007778 <quorem+0xf4>
 800772c:	3501      	adds	r5, #1
 800772e:	4630      	mov	r0, r6
 8007730:	f04f 0c00 	mov.w	ip, #0
 8007734:	f857 2b04 	ldr.w	r2, [r7], #4
 8007738:	f8d0 e000 	ldr.w	lr, [r0]
 800773c:	b293      	uxth	r3, r2
 800773e:	ebac 0303 	sub.w	r3, ip, r3
 8007742:	0c12      	lsrs	r2, r2, #16
 8007744:	fa13 f38e 	uxtah	r3, r3, lr
 8007748:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800774c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007750:	b29b      	uxth	r3, r3
 8007752:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007756:	45b9      	cmp	r9, r7
 8007758:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800775c:	f840 3b04 	str.w	r3, [r0], #4
 8007760:	d2e8      	bcs.n	8007734 <quorem+0xb0>
 8007762:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007766:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800776a:	b92a      	cbnz	r2, 8007778 <quorem+0xf4>
 800776c:	3b04      	subs	r3, #4
 800776e:	429e      	cmp	r6, r3
 8007770:	461a      	mov	r2, r3
 8007772:	d30b      	bcc.n	800778c <quorem+0x108>
 8007774:	f8c8 4010 	str.w	r4, [r8, #16]
 8007778:	4628      	mov	r0, r5
 800777a:	b003      	add	sp, #12
 800777c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007780:	6812      	ldr	r2, [r2, #0]
 8007782:	3b04      	subs	r3, #4
 8007784:	2a00      	cmp	r2, #0
 8007786:	d1ca      	bne.n	800771e <quorem+0x9a>
 8007788:	3c01      	subs	r4, #1
 800778a:	e7c5      	b.n	8007718 <quorem+0x94>
 800778c:	6812      	ldr	r2, [r2, #0]
 800778e:	3b04      	subs	r3, #4
 8007790:	2a00      	cmp	r2, #0
 8007792:	d1ef      	bne.n	8007774 <quorem+0xf0>
 8007794:	3c01      	subs	r4, #1
 8007796:	e7ea      	b.n	800776e <quorem+0xea>
 8007798:	2000      	movs	r0, #0
 800779a:	e7ee      	b.n	800777a <quorem+0xf6>
 800779c:	0000      	movs	r0, r0
	...

080077a0 <_dtoa_r>:
 80077a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a4:	ec57 6b10 	vmov	r6, r7, d0
 80077a8:	b097      	sub	sp, #92	; 0x5c
 80077aa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80077ac:	9106      	str	r1, [sp, #24]
 80077ae:	4604      	mov	r4, r0
 80077b0:	920b      	str	r2, [sp, #44]	; 0x2c
 80077b2:	9312      	str	r3, [sp, #72]	; 0x48
 80077b4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80077b8:	e9cd 6700 	strd	r6, r7, [sp]
 80077bc:	b93d      	cbnz	r5, 80077ce <_dtoa_r+0x2e>
 80077be:	2010      	movs	r0, #16
 80077c0:	f000 fdb4 	bl	800832c <malloc>
 80077c4:	6260      	str	r0, [r4, #36]	; 0x24
 80077c6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80077ca:	6005      	str	r5, [r0, #0]
 80077cc:	60c5      	str	r5, [r0, #12]
 80077ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077d0:	6819      	ldr	r1, [r3, #0]
 80077d2:	b151      	cbz	r1, 80077ea <_dtoa_r+0x4a>
 80077d4:	685a      	ldr	r2, [r3, #4]
 80077d6:	604a      	str	r2, [r1, #4]
 80077d8:	2301      	movs	r3, #1
 80077da:	4093      	lsls	r3, r2
 80077dc:	608b      	str	r3, [r1, #8]
 80077de:	4620      	mov	r0, r4
 80077e0:	f000 fdeb 	bl	80083ba <_Bfree>
 80077e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077e6:	2200      	movs	r2, #0
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	1e3b      	subs	r3, r7, #0
 80077ec:	bfbb      	ittet	lt
 80077ee:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80077f2:	9301      	strlt	r3, [sp, #4]
 80077f4:	2300      	movge	r3, #0
 80077f6:	2201      	movlt	r2, #1
 80077f8:	bfac      	ite	ge
 80077fa:	f8c8 3000 	strge.w	r3, [r8]
 80077fe:	f8c8 2000 	strlt.w	r2, [r8]
 8007802:	4baf      	ldr	r3, [pc, #700]	; (8007ac0 <_dtoa_r+0x320>)
 8007804:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007808:	ea33 0308 	bics.w	r3, r3, r8
 800780c:	d114      	bne.n	8007838 <_dtoa_r+0x98>
 800780e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007810:	f242 730f 	movw	r3, #9999	; 0x270f
 8007814:	6013      	str	r3, [r2, #0]
 8007816:	9b00      	ldr	r3, [sp, #0]
 8007818:	b923      	cbnz	r3, 8007824 <_dtoa_r+0x84>
 800781a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800781e:	2800      	cmp	r0, #0
 8007820:	f000 8542 	beq.w	80082a8 <_dtoa_r+0xb08>
 8007824:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007826:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007ad4 <_dtoa_r+0x334>
 800782a:	2b00      	cmp	r3, #0
 800782c:	f000 8544 	beq.w	80082b8 <_dtoa_r+0xb18>
 8007830:	f10b 0303 	add.w	r3, fp, #3
 8007834:	f000 bd3e 	b.w	80082b4 <_dtoa_r+0xb14>
 8007838:	e9dd 6700 	ldrd	r6, r7, [sp]
 800783c:	2200      	movs	r2, #0
 800783e:	2300      	movs	r3, #0
 8007840:	4630      	mov	r0, r6
 8007842:	4639      	mov	r1, r7
 8007844:	f7f9 f948 	bl	8000ad8 <__aeabi_dcmpeq>
 8007848:	4681      	mov	r9, r0
 800784a:	b168      	cbz	r0, 8007868 <_dtoa_r+0xc8>
 800784c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800784e:	2301      	movs	r3, #1
 8007850:	6013      	str	r3, [r2, #0]
 8007852:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 8524 	beq.w	80082a2 <_dtoa_r+0xb02>
 800785a:	4b9a      	ldr	r3, [pc, #616]	; (8007ac4 <_dtoa_r+0x324>)
 800785c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800785e:	f103 3bff 	add.w	fp, r3, #4294967295
 8007862:	6013      	str	r3, [r2, #0]
 8007864:	f000 bd28 	b.w	80082b8 <_dtoa_r+0xb18>
 8007868:	aa14      	add	r2, sp, #80	; 0x50
 800786a:	a915      	add	r1, sp, #84	; 0x54
 800786c:	ec47 6b10 	vmov	d0, r6, r7
 8007870:	4620      	mov	r0, r4
 8007872:	f000 fffa 	bl	800886a <__d2b>
 8007876:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800787a:	9004      	str	r0, [sp, #16]
 800787c:	2d00      	cmp	r5, #0
 800787e:	d07c      	beq.n	800797a <_dtoa_r+0x1da>
 8007880:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007884:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007888:	46b2      	mov	sl, r6
 800788a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800788e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007892:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007896:	2200      	movs	r2, #0
 8007898:	4b8b      	ldr	r3, [pc, #556]	; (8007ac8 <_dtoa_r+0x328>)
 800789a:	4650      	mov	r0, sl
 800789c:	4659      	mov	r1, fp
 800789e:	f7f8 fcfb 	bl	8000298 <__aeabi_dsub>
 80078a2:	a381      	add	r3, pc, #516	; (adr r3, 8007aa8 <_dtoa_r+0x308>)
 80078a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a8:	f7f8 feae 	bl	8000608 <__aeabi_dmul>
 80078ac:	a380      	add	r3, pc, #512	; (adr r3, 8007ab0 <_dtoa_r+0x310>)
 80078ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b2:	f7f8 fcf3 	bl	800029c <__adddf3>
 80078b6:	4606      	mov	r6, r0
 80078b8:	4628      	mov	r0, r5
 80078ba:	460f      	mov	r7, r1
 80078bc:	f7f8 fe3a 	bl	8000534 <__aeabi_i2d>
 80078c0:	a37d      	add	r3, pc, #500	; (adr r3, 8007ab8 <_dtoa_r+0x318>)
 80078c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c6:	f7f8 fe9f 	bl	8000608 <__aeabi_dmul>
 80078ca:	4602      	mov	r2, r0
 80078cc:	460b      	mov	r3, r1
 80078ce:	4630      	mov	r0, r6
 80078d0:	4639      	mov	r1, r7
 80078d2:	f7f8 fce3 	bl	800029c <__adddf3>
 80078d6:	4606      	mov	r6, r0
 80078d8:	460f      	mov	r7, r1
 80078da:	f7f9 f945 	bl	8000b68 <__aeabi_d2iz>
 80078de:	2200      	movs	r2, #0
 80078e0:	4682      	mov	sl, r0
 80078e2:	2300      	movs	r3, #0
 80078e4:	4630      	mov	r0, r6
 80078e6:	4639      	mov	r1, r7
 80078e8:	f7f9 f900 	bl	8000aec <__aeabi_dcmplt>
 80078ec:	b148      	cbz	r0, 8007902 <_dtoa_r+0x162>
 80078ee:	4650      	mov	r0, sl
 80078f0:	f7f8 fe20 	bl	8000534 <__aeabi_i2d>
 80078f4:	4632      	mov	r2, r6
 80078f6:	463b      	mov	r3, r7
 80078f8:	f7f9 f8ee 	bl	8000ad8 <__aeabi_dcmpeq>
 80078fc:	b908      	cbnz	r0, 8007902 <_dtoa_r+0x162>
 80078fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007902:	f1ba 0f16 	cmp.w	sl, #22
 8007906:	d859      	bhi.n	80079bc <_dtoa_r+0x21c>
 8007908:	4970      	ldr	r1, [pc, #448]	; (8007acc <_dtoa_r+0x32c>)
 800790a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800790e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007912:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007916:	f7f9 f907 	bl	8000b28 <__aeabi_dcmpgt>
 800791a:	2800      	cmp	r0, #0
 800791c:	d050      	beq.n	80079c0 <_dtoa_r+0x220>
 800791e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007922:	2300      	movs	r3, #0
 8007924:	930f      	str	r3, [sp, #60]	; 0x3c
 8007926:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007928:	1b5d      	subs	r5, r3, r5
 800792a:	f1b5 0801 	subs.w	r8, r5, #1
 800792e:	bf49      	itett	mi
 8007930:	f1c5 0301 	rsbmi	r3, r5, #1
 8007934:	2300      	movpl	r3, #0
 8007936:	9305      	strmi	r3, [sp, #20]
 8007938:	f04f 0800 	movmi.w	r8, #0
 800793c:	bf58      	it	pl
 800793e:	9305      	strpl	r3, [sp, #20]
 8007940:	f1ba 0f00 	cmp.w	sl, #0
 8007944:	db3e      	blt.n	80079c4 <_dtoa_r+0x224>
 8007946:	2300      	movs	r3, #0
 8007948:	44d0      	add	r8, sl
 800794a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800794e:	9307      	str	r3, [sp, #28]
 8007950:	9b06      	ldr	r3, [sp, #24]
 8007952:	2b09      	cmp	r3, #9
 8007954:	f200 8090 	bhi.w	8007a78 <_dtoa_r+0x2d8>
 8007958:	2b05      	cmp	r3, #5
 800795a:	bfc4      	itt	gt
 800795c:	3b04      	subgt	r3, #4
 800795e:	9306      	strgt	r3, [sp, #24]
 8007960:	9b06      	ldr	r3, [sp, #24]
 8007962:	f1a3 0302 	sub.w	r3, r3, #2
 8007966:	bfcc      	ite	gt
 8007968:	2500      	movgt	r5, #0
 800796a:	2501      	movle	r5, #1
 800796c:	2b03      	cmp	r3, #3
 800796e:	f200 808f 	bhi.w	8007a90 <_dtoa_r+0x2f0>
 8007972:	e8df f003 	tbb	[pc, r3]
 8007976:	7f7d      	.short	0x7f7d
 8007978:	7131      	.short	0x7131
 800797a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800797e:	441d      	add	r5, r3
 8007980:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007984:	2820      	cmp	r0, #32
 8007986:	dd13      	ble.n	80079b0 <_dtoa_r+0x210>
 8007988:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800798c:	9b00      	ldr	r3, [sp, #0]
 800798e:	fa08 f800 	lsl.w	r8, r8, r0
 8007992:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007996:	fa23 f000 	lsr.w	r0, r3, r0
 800799a:	ea48 0000 	orr.w	r0, r8, r0
 800799e:	f7f8 fdb9 	bl	8000514 <__aeabi_ui2d>
 80079a2:	2301      	movs	r3, #1
 80079a4:	4682      	mov	sl, r0
 80079a6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80079aa:	3d01      	subs	r5, #1
 80079ac:	9313      	str	r3, [sp, #76]	; 0x4c
 80079ae:	e772      	b.n	8007896 <_dtoa_r+0xf6>
 80079b0:	9b00      	ldr	r3, [sp, #0]
 80079b2:	f1c0 0020 	rsb	r0, r0, #32
 80079b6:	fa03 f000 	lsl.w	r0, r3, r0
 80079ba:	e7f0      	b.n	800799e <_dtoa_r+0x1fe>
 80079bc:	2301      	movs	r3, #1
 80079be:	e7b1      	b.n	8007924 <_dtoa_r+0x184>
 80079c0:	900f      	str	r0, [sp, #60]	; 0x3c
 80079c2:	e7b0      	b.n	8007926 <_dtoa_r+0x186>
 80079c4:	9b05      	ldr	r3, [sp, #20]
 80079c6:	eba3 030a 	sub.w	r3, r3, sl
 80079ca:	9305      	str	r3, [sp, #20]
 80079cc:	f1ca 0300 	rsb	r3, sl, #0
 80079d0:	9307      	str	r3, [sp, #28]
 80079d2:	2300      	movs	r3, #0
 80079d4:	930e      	str	r3, [sp, #56]	; 0x38
 80079d6:	e7bb      	b.n	8007950 <_dtoa_r+0x1b0>
 80079d8:	2301      	movs	r3, #1
 80079da:	930a      	str	r3, [sp, #40]	; 0x28
 80079dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079de:	2b00      	cmp	r3, #0
 80079e0:	dd59      	ble.n	8007a96 <_dtoa_r+0x2f6>
 80079e2:	9302      	str	r3, [sp, #8]
 80079e4:	4699      	mov	r9, r3
 80079e6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80079e8:	2200      	movs	r2, #0
 80079ea:	6072      	str	r2, [r6, #4]
 80079ec:	2204      	movs	r2, #4
 80079ee:	f102 0014 	add.w	r0, r2, #20
 80079f2:	4298      	cmp	r0, r3
 80079f4:	6871      	ldr	r1, [r6, #4]
 80079f6:	d953      	bls.n	8007aa0 <_dtoa_r+0x300>
 80079f8:	4620      	mov	r0, r4
 80079fa:	f000 fcaa 	bl	8008352 <_Balloc>
 80079fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a00:	6030      	str	r0, [r6, #0]
 8007a02:	f1b9 0f0e 	cmp.w	r9, #14
 8007a06:	f8d3 b000 	ldr.w	fp, [r3]
 8007a0a:	f200 80e6 	bhi.w	8007bda <_dtoa_r+0x43a>
 8007a0e:	2d00      	cmp	r5, #0
 8007a10:	f000 80e3 	beq.w	8007bda <_dtoa_r+0x43a>
 8007a14:	ed9d 7b00 	vldr	d7, [sp]
 8007a18:	f1ba 0f00 	cmp.w	sl, #0
 8007a1c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007a20:	dd74      	ble.n	8007b0c <_dtoa_r+0x36c>
 8007a22:	4a2a      	ldr	r2, [pc, #168]	; (8007acc <_dtoa_r+0x32c>)
 8007a24:	f00a 030f 	and.w	r3, sl, #15
 8007a28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007a2c:	ed93 7b00 	vldr	d7, [r3]
 8007a30:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007a34:	06f0      	lsls	r0, r6, #27
 8007a36:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007a3a:	d565      	bpl.n	8007b08 <_dtoa_r+0x368>
 8007a3c:	4b24      	ldr	r3, [pc, #144]	; (8007ad0 <_dtoa_r+0x330>)
 8007a3e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a42:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a46:	f7f8 ff09 	bl	800085c <__aeabi_ddiv>
 8007a4a:	e9cd 0100 	strd	r0, r1, [sp]
 8007a4e:	f006 060f 	and.w	r6, r6, #15
 8007a52:	2503      	movs	r5, #3
 8007a54:	4f1e      	ldr	r7, [pc, #120]	; (8007ad0 <_dtoa_r+0x330>)
 8007a56:	e04c      	b.n	8007af2 <_dtoa_r+0x352>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8007a5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a5e:	4453      	add	r3, sl
 8007a60:	f103 0901 	add.w	r9, r3, #1
 8007a64:	9302      	str	r3, [sp, #8]
 8007a66:	464b      	mov	r3, r9
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	bfb8      	it	lt
 8007a6c:	2301      	movlt	r3, #1
 8007a6e:	e7ba      	b.n	80079e6 <_dtoa_r+0x246>
 8007a70:	2300      	movs	r3, #0
 8007a72:	e7b2      	b.n	80079da <_dtoa_r+0x23a>
 8007a74:	2300      	movs	r3, #0
 8007a76:	e7f0      	b.n	8007a5a <_dtoa_r+0x2ba>
 8007a78:	2501      	movs	r5, #1
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	9306      	str	r3, [sp, #24]
 8007a7e:	950a      	str	r5, [sp, #40]	; 0x28
 8007a80:	f04f 33ff 	mov.w	r3, #4294967295
 8007a84:	9302      	str	r3, [sp, #8]
 8007a86:	4699      	mov	r9, r3
 8007a88:	2200      	movs	r2, #0
 8007a8a:	2312      	movs	r3, #18
 8007a8c:	920b      	str	r2, [sp, #44]	; 0x2c
 8007a8e:	e7aa      	b.n	80079e6 <_dtoa_r+0x246>
 8007a90:	2301      	movs	r3, #1
 8007a92:	930a      	str	r3, [sp, #40]	; 0x28
 8007a94:	e7f4      	b.n	8007a80 <_dtoa_r+0x2e0>
 8007a96:	2301      	movs	r3, #1
 8007a98:	9302      	str	r3, [sp, #8]
 8007a9a:	4699      	mov	r9, r3
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	e7f5      	b.n	8007a8c <_dtoa_r+0x2ec>
 8007aa0:	3101      	adds	r1, #1
 8007aa2:	6071      	str	r1, [r6, #4]
 8007aa4:	0052      	lsls	r2, r2, #1
 8007aa6:	e7a2      	b.n	80079ee <_dtoa_r+0x24e>
 8007aa8:	636f4361 	.word	0x636f4361
 8007aac:	3fd287a7 	.word	0x3fd287a7
 8007ab0:	8b60c8b3 	.word	0x8b60c8b3
 8007ab4:	3fc68a28 	.word	0x3fc68a28
 8007ab8:	509f79fb 	.word	0x509f79fb
 8007abc:	3fd34413 	.word	0x3fd34413
 8007ac0:	7ff00000 	.word	0x7ff00000
 8007ac4:	080090c9 	.word	0x080090c9
 8007ac8:	3ff80000 	.word	0x3ff80000
 8007acc:	08009188 	.word	0x08009188
 8007ad0:	08009160 	.word	0x08009160
 8007ad4:	080090f5 	.word	0x080090f5
 8007ad8:	07f1      	lsls	r1, r6, #31
 8007ada:	d508      	bpl.n	8007aee <_dtoa_r+0x34e>
 8007adc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ae0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ae4:	f7f8 fd90 	bl	8000608 <__aeabi_dmul>
 8007ae8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007aec:	3501      	adds	r5, #1
 8007aee:	1076      	asrs	r6, r6, #1
 8007af0:	3708      	adds	r7, #8
 8007af2:	2e00      	cmp	r6, #0
 8007af4:	d1f0      	bne.n	8007ad8 <_dtoa_r+0x338>
 8007af6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007afa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007afe:	f7f8 fead 	bl	800085c <__aeabi_ddiv>
 8007b02:	e9cd 0100 	strd	r0, r1, [sp]
 8007b06:	e01a      	b.n	8007b3e <_dtoa_r+0x39e>
 8007b08:	2502      	movs	r5, #2
 8007b0a:	e7a3      	b.n	8007a54 <_dtoa_r+0x2b4>
 8007b0c:	f000 80a0 	beq.w	8007c50 <_dtoa_r+0x4b0>
 8007b10:	f1ca 0600 	rsb	r6, sl, #0
 8007b14:	4b9f      	ldr	r3, [pc, #636]	; (8007d94 <_dtoa_r+0x5f4>)
 8007b16:	4fa0      	ldr	r7, [pc, #640]	; (8007d98 <_dtoa_r+0x5f8>)
 8007b18:	f006 020f 	and.w	r2, r6, #15
 8007b1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b28:	f7f8 fd6e 	bl	8000608 <__aeabi_dmul>
 8007b2c:	e9cd 0100 	strd	r0, r1, [sp]
 8007b30:	1136      	asrs	r6, r6, #4
 8007b32:	2300      	movs	r3, #0
 8007b34:	2502      	movs	r5, #2
 8007b36:	2e00      	cmp	r6, #0
 8007b38:	d17f      	bne.n	8007c3a <_dtoa_r+0x49a>
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1e1      	bne.n	8007b02 <_dtoa_r+0x362>
 8007b3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f000 8087 	beq.w	8007c54 <_dtoa_r+0x4b4>
 8007b46:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	4b93      	ldr	r3, [pc, #588]	; (8007d9c <_dtoa_r+0x5fc>)
 8007b4e:	4630      	mov	r0, r6
 8007b50:	4639      	mov	r1, r7
 8007b52:	f7f8 ffcb 	bl	8000aec <__aeabi_dcmplt>
 8007b56:	2800      	cmp	r0, #0
 8007b58:	d07c      	beq.n	8007c54 <_dtoa_r+0x4b4>
 8007b5a:	f1b9 0f00 	cmp.w	r9, #0
 8007b5e:	d079      	beq.n	8007c54 <_dtoa_r+0x4b4>
 8007b60:	9b02      	ldr	r3, [sp, #8]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	dd35      	ble.n	8007bd2 <_dtoa_r+0x432>
 8007b66:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007b6a:	9308      	str	r3, [sp, #32]
 8007b6c:	4639      	mov	r1, r7
 8007b6e:	2200      	movs	r2, #0
 8007b70:	4b8b      	ldr	r3, [pc, #556]	; (8007da0 <_dtoa_r+0x600>)
 8007b72:	4630      	mov	r0, r6
 8007b74:	f7f8 fd48 	bl	8000608 <__aeabi_dmul>
 8007b78:	e9cd 0100 	strd	r0, r1, [sp]
 8007b7c:	9f02      	ldr	r7, [sp, #8]
 8007b7e:	3501      	adds	r5, #1
 8007b80:	4628      	mov	r0, r5
 8007b82:	f7f8 fcd7 	bl	8000534 <__aeabi_i2d>
 8007b86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b8a:	f7f8 fd3d 	bl	8000608 <__aeabi_dmul>
 8007b8e:	2200      	movs	r2, #0
 8007b90:	4b84      	ldr	r3, [pc, #528]	; (8007da4 <_dtoa_r+0x604>)
 8007b92:	f7f8 fb83 	bl	800029c <__adddf3>
 8007b96:	4605      	mov	r5, r0
 8007b98:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007b9c:	2f00      	cmp	r7, #0
 8007b9e:	d15d      	bne.n	8007c5c <_dtoa_r+0x4bc>
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	4b81      	ldr	r3, [pc, #516]	; (8007da8 <_dtoa_r+0x608>)
 8007ba4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ba8:	f7f8 fb76 	bl	8000298 <__aeabi_dsub>
 8007bac:	462a      	mov	r2, r5
 8007bae:	4633      	mov	r3, r6
 8007bb0:	e9cd 0100 	strd	r0, r1, [sp]
 8007bb4:	f7f8 ffb8 	bl	8000b28 <__aeabi_dcmpgt>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	f040 8288 	bne.w	80080ce <_dtoa_r+0x92e>
 8007bbe:	462a      	mov	r2, r5
 8007bc0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007bc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bc8:	f7f8 ff90 	bl	8000aec <__aeabi_dcmplt>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	f040 827c 	bne.w	80080ca <_dtoa_r+0x92a>
 8007bd2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bd6:	e9cd 2300 	strd	r2, r3, [sp]
 8007bda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	f2c0 8150 	blt.w	8007e82 <_dtoa_r+0x6e2>
 8007be2:	f1ba 0f0e 	cmp.w	sl, #14
 8007be6:	f300 814c 	bgt.w	8007e82 <_dtoa_r+0x6e2>
 8007bea:	4b6a      	ldr	r3, [pc, #424]	; (8007d94 <_dtoa_r+0x5f4>)
 8007bec:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007bf0:	ed93 7b00 	vldr	d7, [r3]
 8007bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007bfc:	f280 80d8 	bge.w	8007db0 <_dtoa_r+0x610>
 8007c00:	f1b9 0f00 	cmp.w	r9, #0
 8007c04:	f300 80d4 	bgt.w	8007db0 <_dtoa_r+0x610>
 8007c08:	f040 825e 	bne.w	80080c8 <_dtoa_r+0x928>
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	4b66      	ldr	r3, [pc, #408]	; (8007da8 <_dtoa_r+0x608>)
 8007c10:	ec51 0b17 	vmov	r0, r1, d7
 8007c14:	f7f8 fcf8 	bl	8000608 <__aeabi_dmul>
 8007c18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c1c:	f7f8 ff7a 	bl	8000b14 <__aeabi_dcmpge>
 8007c20:	464f      	mov	r7, r9
 8007c22:	464e      	mov	r6, r9
 8007c24:	2800      	cmp	r0, #0
 8007c26:	f040 8234 	bne.w	8008092 <_dtoa_r+0x8f2>
 8007c2a:	2331      	movs	r3, #49	; 0x31
 8007c2c:	f10b 0501 	add.w	r5, fp, #1
 8007c30:	f88b 3000 	strb.w	r3, [fp]
 8007c34:	f10a 0a01 	add.w	sl, sl, #1
 8007c38:	e22f      	b.n	800809a <_dtoa_r+0x8fa>
 8007c3a:	07f2      	lsls	r2, r6, #31
 8007c3c:	d505      	bpl.n	8007c4a <_dtoa_r+0x4aa>
 8007c3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c42:	f7f8 fce1 	bl	8000608 <__aeabi_dmul>
 8007c46:	3501      	adds	r5, #1
 8007c48:	2301      	movs	r3, #1
 8007c4a:	1076      	asrs	r6, r6, #1
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	e772      	b.n	8007b36 <_dtoa_r+0x396>
 8007c50:	2502      	movs	r5, #2
 8007c52:	e774      	b.n	8007b3e <_dtoa_r+0x39e>
 8007c54:	f8cd a020 	str.w	sl, [sp, #32]
 8007c58:	464f      	mov	r7, r9
 8007c5a:	e791      	b.n	8007b80 <_dtoa_r+0x3e0>
 8007c5c:	4b4d      	ldr	r3, [pc, #308]	; (8007d94 <_dtoa_r+0x5f4>)
 8007c5e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c62:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d047      	beq.n	8007cfc <_dtoa_r+0x55c>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	460b      	mov	r3, r1
 8007c70:	2000      	movs	r0, #0
 8007c72:	494e      	ldr	r1, [pc, #312]	; (8007dac <_dtoa_r+0x60c>)
 8007c74:	f7f8 fdf2 	bl	800085c <__aeabi_ddiv>
 8007c78:	462a      	mov	r2, r5
 8007c7a:	4633      	mov	r3, r6
 8007c7c:	f7f8 fb0c 	bl	8000298 <__aeabi_dsub>
 8007c80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007c84:	465d      	mov	r5, fp
 8007c86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c8a:	f7f8 ff6d 	bl	8000b68 <__aeabi_d2iz>
 8007c8e:	4606      	mov	r6, r0
 8007c90:	f7f8 fc50 	bl	8000534 <__aeabi_i2d>
 8007c94:	4602      	mov	r2, r0
 8007c96:	460b      	mov	r3, r1
 8007c98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c9c:	f7f8 fafc 	bl	8000298 <__aeabi_dsub>
 8007ca0:	3630      	adds	r6, #48	; 0x30
 8007ca2:	f805 6b01 	strb.w	r6, [r5], #1
 8007ca6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007caa:	e9cd 0100 	strd	r0, r1, [sp]
 8007cae:	f7f8 ff1d 	bl	8000aec <__aeabi_dcmplt>
 8007cb2:	2800      	cmp	r0, #0
 8007cb4:	d163      	bne.n	8007d7e <_dtoa_r+0x5de>
 8007cb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cba:	2000      	movs	r0, #0
 8007cbc:	4937      	ldr	r1, [pc, #220]	; (8007d9c <_dtoa_r+0x5fc>)
 8007cbe:	f7f8 faeb 	bl	8000298 <__aeabi_dsub>
 8007cc2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007cc6:	f7f8 ff11 	bl	8000aec <__aeabi_dcmplt>
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	f040 80b7 	bne.w	8007e3e <_dtoa_r+0x69e>
 8007cd0:	eba5 030b 	sub.w	r3, r5, fp
 8007cd4:	429f      	cmp	r7, r3
 8007cd6:	f77f af7c 	ble.w	8007bd2 <_dtoa_r+0x432>
 8007cda:	2200      	movs	r2, #0
 8007cdc:	4b30      	ldr	r3, [pc, #192]	; (8007da0 <_dtoa_r+0x600>)
 8007cde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ce2:	f7f8 fc91 	bl	8000608 <__aeabi_dmul>
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007cec:	4b2c      	ldr	r3, [pc, #176]	; (8007da0 <_dtoa_r+0x600>)
 8007cee:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007cf2:	f7f8 fc89 	bl	8000608 <__aeabi_dmul>
 8007cf6:	e9cd 0100 	strd	r0, r1, [sp]
 8007cfa:	e7c4      	b.n	8007c86 <_dtoa_r+0x4e6>
 8007cfc:	462a      	mov	r2, r5
 8007cfe:	4633      	mov	r3, r6
 8007d00:	f7f8 fc82 	bl	8000608 <__aeabi_dmul>
 8007d04:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007d08:	eb0b 0507 	add.w	r5, fp, r7
 8007d0c:	465e      	mov	r6, fp
 8007d0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d12:	f7f8 ff29 	bl	8000b68 <__aeabi_d2iz>
 8007d16:	4607      	mov	r7, r0
 8007d18:	f7f8 fc0c 	bl	8000534 <__aeabi_i2d>
 8007d1c:	3730      	adds	r7, #48	; 0x30
 8007d1e:	4602      	mov	r2, r0
 8007d20:	460b      	mov	r3, r1
 8007d22:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d26:	f7f8 fab7 	bl	8000298 <__aeabi_dsub>
 8007d2a:	f806 7b01 	strb.w	r7, [r6], #1
 8007d2e:	42ae      	cmp	r6, r5
 8007d30:	e9cd 0100 	strd	r0, r1, [sp]
 8007d34:	f04f 0200 	mov.w	r2, #0
 8007d38:	d126      	bne.n	8007d88 <_dtoa_r+0x5e8>
 8007d3a:	4b1c      	ldr	r3, [pc, #112]	; (8007dac <_dtoa_r+0x60c>)
 8007d3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d40:	f7f8 faac 	bl	800029c <__adddf3>
 8007d44:	4602      	mov	r2, r0
 8007d46:	460b      	mov	r3, r1
 8007d48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d4c:	f7f8 feec 	bl	8000b28 <__aeabi_dcmpgt>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	d174      	bne.n	8007e3e <_dtoa_r+0x69e>
 8007d54:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007d58:	2000      	movs	r0, #0
 8007d5a:	4914      	ldr	r1, [pc, #80]	; (8007dac <_dtoa_r+0x60c>)
 8007d5c:	f7f8 fa9c 	bl	8000298 <__aeabi_dsub>
 8007d60:	4602      	mov	r2, r0
 8007d62:	460b      	mov	r3, r1
 8007d64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d68:	f7f8 fec0 	bl	8000aec <__aeabi_dcmplt>
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	f43f af30 	beq.w	8007bd2 <_dtoa_r+0x432>
 8007d72:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007d76:	2b30      	cmp	r3, #48	; 0x30
 8007d78:	f105 32ff 	add.w	r2, r5, #4294967295
 8007d7c:	d002      	beq.n	8007d84 <_dtoa_r+0x5e4>
 8007d7e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007d82:	e04a      	b.n	8007e1a <_dtoa_r+0x67a>
 8007d84:	4615      	mov	r5, r2
 8007d86:	e7f4      	b.n	8007d72 <_dtoa_r+0x5d2>
 8007d88:	4b05      	ldr	r3, [pc, #20]	; (8007da0 <_dtoa_r+0x600>)
 8007d8a:	f7f8 fc3d 	bl	8000608 <__aeabi_dmul>
 8007d8e:	e9cd 0100 	strd	r0, r1, [sp]
 8007d92:	e7bc      	b.n	8007d0e <_dtoa_r+0x56e>
 8007d94:	08009188 	.word	0x08009188
 8007d98:	08009160 	.word	0x08009160
 8007d9c:	3ff00000 	.word	0x3ff00000
 8007da0:	40240000 	.word	0x40240000
 8007da4:	401c0000 	.word	0x401c0000
 8007da8:	40140000 	.word	0x40140000
 8007dac:	3fe00000 	.word	0x3fe00000
 8007db0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007db4:	465d      	mov	r5, fp
 8007db6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dba:	4630      	mov	r0, r6
 8007dbc:	4639      	mov	r1, r7
 8007dbe:	f7f8 fd4d 	bl	800085c <__aeabi_ddiv>
 8007dc2:	f7f8 fed1 	bl	8000b68 <__aeabi_d2iz>
 8007dc6:	4680      	mov	r8, r0
 8007dc8:	f7f8 fbb4 	bl	8000534 <__aeabi_i2d>
 8007dcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dd0:	f7f8 fc1a 	bl	8000608 <__aeabi_dmul>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	4630      	mov	r0, r6
 8007dda:	4639      	mov	r1, r7
 8007ddc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007de0:	f7f8 fa5a 	bl	8000298 <__aeabi_dsub>
 8007de4:	f805 6b01 	strb.w	r6, [r5], #1
 8007de8:	eba5 060b 	sub.w	r6, r5, fp
 8007dec:	45b1      	cmp	r9, r6
 8007dee:	4602      	mov	r2, r0
 8007df0:	460b      	mov	r3, r1
 8007df2:	d139      	bne.n	8007e68 <_dtoa_r+0x6c8>
 8007df4:	f7f8 fa52 	bl	800029c <__adddf3>
 8007df8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dfc:	4606      	mov	r6, r0
 8007dfe:	460f      	mov	r7, r1
 8007e00:	f7f8 fe92 	bl	8000b28 <__aeabi_dcmpgt>
 8007e04:	b9c8      	cbnz	r0, 8007e3a <_dtoa_r+0x69a>
 8007e06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	4639      	mov	r1, r7
 8007e0e:	f7f8 fe63 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e12:	b110      	cbz	r0, 8007e1a <_dtoa_r+0x67a>
 8007e14:	f018 0f01 	tst.w	r8, #1
 8007e18:	d10f      	bne.n	8007e3a <_dtoa_r+0x69a>
 8007e1a:	9904      	ldr	r1, [sp, #16]
 8007e1c:	4620      	mov	r0, r4
 8007e1e:	f000 facc 	bl	80083ba <_Bfree>
 8007e22:	2300      	movs	r3, #0
 8007e24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e26:	702b      	strb	r3, [r5, #0]
 8007e28:	f10a 0301 	add.w	r3, sl, #1
 8007e2c:	6013      	str	r3, [r2, #0]
 8007e2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f000 8241 	beq.w	80082b8 <_dtoa_r+0xb18>
 8007e36:	601d      	str	r5, [r3, #0]
 8007e38:	e23e      	b.n	80082b8 <_dtoa_r+0xb18>
 8007e3a:	f8cd a020 	str.w	sl, [sp, #32]
 8007e3e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007e42:	2a39      	cmp	r2, #57	; 0x39
 8007e44:	f105 33ff 	add.w	r3, r5, #4294967295
 8007e48:	d108      	bne.n	8007e5c <_dtoa_r+0x6bc>
 8007e4a:	459b      	cmp	fp, r3
 8007e4c:	d10a      	bne.n	8007e64 <_dtoa_r+0x6c4>
 8007e4e:	9b08      	ldr	r3, [sp, #32]
 8007e50:	3301      	adds	r3, #1
 8007e52:	9308      	str	r3, [sp, #32]
 8007e54:	2330      	movs	r3, #48	; 0x30
 8007e56:	f88b 3000 	strb.w	r3, [fp]
 8007e5a:	465b      	mov	r3, fp
 8007e5c:	781a      	ldrb	r2, [r3, #0]
 8007e5e:	3201      	adds	r2, #1
 8007e60:	701a      	strb	r2, [r3, #0]
 8007e62:	e78c      	b.n	8007d7e <_dtoa_r+0x5de>
 8007e64:	461d      	mov	r5, r3
 8007e66:	e7ea      	b.n	8007e3e <_dtoa_r+0x69e>
 8007e68:	2200      	movs	r2, #0
 8007e6a:	4b9b      	ldr	r3, [pc, #620]	; (80080d8 <_dtoa_r+0x938>)
 8007e6c:	f7f8 fbcc 	bl	8000608 <__aeabi_dmul>
 8007e70:	2200      	movs	r2, #0
 8007e72:	2300      	movs	r3, #0
 8007e74:	4606      	mov	r6, r0
 8007e76:	460f      	mov	r7, r1
 8007e78:	f7f8 fe2e 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	d09a      	beq.n	8007db6 <_dtoa_r+0x616>
 8007e80:	e7cb      	b.n	8007e1a <_dtoa_r+0x67a>
 8007e82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e84:	2a00      	cmp	r2, #0
 8007e86:	f000 808b 	beq.w	8007fa0 <_dtoa_r+0x800>
 8007e8a:	9a06      	ldr	r2, [sp, #24]
 8007e8c:	2a01      	cmp	r2, #1
 8007e8e:	dc6e      	bgt.n	8007f6e <_dtoa_r+0x7ce>
 8007e90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e92:	2a00      	cmp	r2, #0
 8007e94:	d067      	beq.n	8007f66 <_dtoa_r+0x7c6>
 8007e96:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007e9a:	9f07      	ldr	r7, [sp, #28]
 8007e9c:	9d05      	ldr	r5, [sp, #20]
 8007e9e:	9a05      	ldr	r2, [sp, #20]
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	441a      	add	r2, r3
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	9205      	str	r2, [sp, #20]
 8007ea8:	4498      	add	r8, r3
 8007eaa:	f000 fb26 	bl	80084fa <__i2b>
 8007eae:	4606      	mov	r6, r0
 8007eb0:	2d00      	cmp	r5, #0
 8007eb2:	dd0c      	ble.n	8007ece <_dtoa_r+0x72e>
 8007eb4:	f1b8 0f00 	cmp.w	r8, #0
 8007eb8:	dd09      	ble.n	8007ece <_dtoa_r+0x72e>
 8007eba:	4545      	cmp	r5, r8
 8007ebc:	9a05      	ldr	r2, [sp, #20]
 8007ebe:	462b      	mov	r3, r5
 8007ec0:	bfa8      	it	ge
 8007ec2:	4643      	movge	r3, r8
 8007ec4:	1ad2      	subs	r2, r2, r3
 8007ec6:	9205      	str	r2, [sp, #20]
 8007ec8:	1aed      	subs	r5, r5, r3
 8007eca:	eba8 0803 	sub.w	r8, r8, r3
 8007ece:	9b07      	ldr	r3, [sp, #28]
 8007ed0:	b1eb      	cbz	r3, 8007f0e <_dtoa_r+0x76e>
 8007ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d067      	beq.n	8007fa8 <_dtoa_r+0x808>
 8007ed8:	b18f      	cbz	r7, 8007efe <_dtoa_r+0x75e>
 8007eda:	4631      	mov	r1, r6
 8007edc:	463a      	mov	r2, r7
 8007ede:	4620      	mov	r0, r4
 8007ee0:	f000 fbaa 	bl	8008638 <__pow5mult>
 8007ee4:	9a04      	ldr	r2, [sp, #16]
 8007ee6:	4601      	mov	r1, r0
 8007ee8:	4606      	mov	r6, r0
 8007eea:	4620      	mov	r0, r4
 8007eec:	f000 fb0e 	bl	800850c <__multiply>
 8007ef0:	9904      	ldr	r1, [sp, #16]
 8007ef2:	9008      	str	r0, [sp, #32]
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	f000 fa60 	bl	80083ba <_Bfree>
 8007efa:	9b08      	ldr	r3, [sp, #32]
 8007efc:	9304      	str	r3, [sp, #16]
 8007efe:	9b07      	ldr	r3, [sp, #28]
 8007f00:	1bda      	subs	r2, r3, r7
 8007f02:	d004      	beq.n	8007f0e <_dtoa_r+0x76e>
 8007f04:	9904      	ldr	r1, [sp, #16]
 8007f06:	4620      	mov	r0, r4
 8007f08:	f000 fb96 	bl	8008638 <__pow5mult>
 8007f0c:	9004      	str	r0, [sp, #16]
 8007f0e:	2101      	movs	r1, #1
 8007f10:	4620      	mov	r0, r4
 8007f12:	f000 faf2 	bl	80084fa <__i2b>
 8007f16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f18:	4607      	mov	r7, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	f000 81d0 	beq.w	80082c0 <_dtoa_r+0xb20>
 8007f20:	461a      	mov	r2, r3
 8007f22:	4601      	mov	r1, r0
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 fb87 	bl	8008638 <__pow5mult>
 8007f2a:	9b06      	ldr	r3, [sp, #24]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	4607      	mov	r7, r0
 8007f30:	dc40      	bgt.n	8007fb4 <_dtoa_r+0x814>
 8007f32:	9b00      	ldr	r3, [sp, #0]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d139      	bne.n	8007fac <_dtoa_r+0x80c>
 8007f38:	9b01      	ldr	r3, [sp, #4]
 8007f3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d136      	bne.n	8007fb0 <_dtoa_r+0x810>
 8007f42:	9b01      	ldr	r3, [sp, #4]
 8007f44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f48:	0d1b      	lsrs	r3, r3, #20
 8007f4a:	051b      	lsls	r3, r3, #20
 8007f4c:	b12b      	cbz	r3, 8007f5a <_dtoa_r+0x7ba>
 8007f4e:	9b05      	ldr	r3, [sp, #20]
 8007f50:	3301      	adds	r3, #1
 8007f52:	9305      	str	r3, [sp, #20]
 8007f54:	f108 0801 	add.w	r8, r8, #1
 8007f58:	2301      	movs	r3, #1
 8007f5a:	9307      	str	r3, [sp, #28]
 8007f5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d12a      	bne.n	8007fb8 <_dtoa_r+0x818>
 8007f62:	2001      	movs	r0, #1
 8007f64:	e030      	b.n	8007fc8 <_dtoa_r+0x828>
 8007f66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f68:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007f6c:	e795      	b.n	8007e9a <_dtoa_r+0x6fa>
 8007f6e:	9b07      	ldr	r3, [sp, #28]
 8007f70:	f109 37ff 	add.w	r7, r9, #4294967295
 8007f74:	42bb      	cmp	r3, r7
 8007f76:	bfbf      	itttt	lt
 8007f78:	9b07      	ldrlt	r3, [sp, #28]
 8007f7a:	9707      	strlt	r7, [sp, #28]
 8007f7c:	1afa      	sublt	r2, r7, r3
 8007f7e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007f80:	bfbb      	ittet	lt
 8007f82:	189b      	addlt	r3, r3, r2
 8007f84:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007f86:	1bdf      	subge	r7, r3, r7
 8007f88:	2700      	movlt	r7, #0
 8007f8a:	f1b9 0f00 	cmp.w	r9, #0
 8007f8e:	bfb5      	itete	lt
 8007f90:	9b05      	ldrlt	r3, [sp, #20]
 8007f92:	9d05      	ldrge	r5, [sp, #20]
 8007f94:	eba3 0509 	sublt.w	r5, r3, r9
 8007f98:	464b      	movge	r3, r9
 8007f9a:	bfb8      	it	lt
 8007f9c:	2300      	movlt	r3, #0
 8007f9e:	e77e      	b.n	8007e9e <_dtoa_r+0x6fe>
 8007fa0:	9f07      	ldr	r7, [sp, #28]
 8007fa2:	9d05      	ldr	r5, [sp, #20]
 8007fa4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007fa6:	e783      	b.n	8007eb0 <_dtoa_r+0x710>
 8007fa8:	9a07      	ldr	r2, [sp, #28]
 8007faa:	e7ab      	b.n	8007f04 <_dtoa_r+0x764>
 8007fac:	2300      	movs	r3, #0
 8007fae:	e7d4      	b.n	8007f5a <_dtoa_r+0x7ba>
 8007fb0:	9b00      	ldr	r3, [sp, #0]
 8007fb2:	e7d2      	b.n	8007f5a <_dtoa_r+0x7ba>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	9307      	str	r3, [sp, #28]
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007fbe:	6918      	ldr	r0, [r3, #16]
 8007fc0:	f000 fa4d 	bl	800845e <__hi0bits>
 8007fc4:	f1c0 0020 	rsb	r0, r0, #32
 8007fc8:	4440      	add	r0, r8
 8007fca:	f010 001f 	ands.w	r0, r0, #31
 8007fce:	d047      	beq.n	8008060 <_dtoa_r+0x8c0>
 8007fd0:	f1c0 0320 	rsb	r3, r0, #32
 8007fd4:	2b04      	cmp	r3, #4
 8007fd6:	dd3b      	ble.n	8008050 <_dtoa_r+0x8b0>
 8007fd8:	9b05      	ldr	r3, [sp, #20]
 8007fda:	f1c0 001c 	rsb	r0, r0, #28
 8007fde:	4403      	add	r3, r0
 8007fe0:	9305      	str	r3, [sp, #20]
 8007fe2:	4405      	add	r5, r0
 8007fe4:	4480      	add	r8, r0
 8007fe6:	9b05      	ldr	r3, [sp, #20]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	dd05      	ble.n	8007ff8 <_dtoa_r+0x858>
 8007fec:	461a      	mov	r2, r3
 8007fee:	9904      	ldr	r1, [sp, #16]
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f000 fb6f 	bl	80086d4 <__lshift>
 8007ff6:	9004      	str	r0, [sp, #16]
 8007ff8:	f1b8 0f00 	cmp.w	r8, #0
 8007ffc:	dd05      	ble.n	800800a <_dtoa_r+0x86a>
 8007ffe:	4639      	mov	r1, r7
 8008000:	4642      	mov	r2, r8
 8008002:	4620      	mov	r0, r4
 8008004:	f000 fb66 	bl	80086d4 <__lshift>
 8008008:	4607      	mov	r7, r0
 800800a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800800c:	b353      	cbz	r3, 8008064 <_dtoa_r+0x8c4>
 800800e:	4639      	mov	r1, r7
 8008010:	9804      	ldr	r0, [sp, #16]
 8008012:	f000 fbb3 	bl	800877c <__mcmp>
 8008016:	2800      	cmp	r0, #0
 8008018:	da24      	bge.n	8008064 <_dtoa_r+0x8c4>
 800801a:	2300      	movs	r3, #0
 800801c:	220a      	movs	r2, #10
 800801e:	9904      	ldr	r1, [sp, #16]
 8008020:	4620      	mov	r0, r4
 8008022:	f000 f9e1 	bl	80083e8 <__multadd>
 8008026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008028:	9004      	str	r0, [sp, #16]
 800802a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 814d 	beq.w	80082ce <_dtoa_r+0xb2e>
 8008034:	2300      	movs	r3, #0
 8008036:	4631      	mov	r1, r6
 8008038:	220a      	movs	r2, #10
 800803a:	4620      	mov	r0, r4
 800803c:	f000 f9d4 	bl	80083e8 <__multadd>
 8008040:	9b02      	ldr	r3, [sp, #8]
 8008042:	2b00      	cmp	r3, #0
 8008044:	4606      	mov	r6, r0
 8008046:	dc4f      	bgt.n	80080e8 <_dtoa_r+0x948>
 8008048:	9b06      	ldr	r3, [sp, #24]
 800804a:	2b02      	cmp	r3, #2
 800804c:	dd4c      	ble.n	80080e8 <_dtoa_r+0x948>
 800804e:	e011      	b.n	8008074 <_dtoa_r+0x8d4>
 8008050:	d0c9      	beq.n	8007fe6 <_dtoa_r+0x846>
 8008052:	9a05      	ldr	r2, [sp, #20]
 8008054:	331c      	adds	r3, #28
 8008056:	441a      	add	r2, r3
 8008058:	9205      	str	r2, [sp, #20]
 800805a:	441d      	add	r5, r3
 800805c:	4498      	add	r8, r3
 800805e:	e7c2      	b.n	8007fe6 <_dtoa_r+0x846>
 8008060:	4603      	mov	r3, r0
 8008062:	e7f6      	b.n	8008052 <_dtoa_r+0x8b2>
 8008064:	f1b9 0f00 	cmp.w	r9, #0
 8008068:	dc38      	bgt.n	80080dc <_dtoa_r+0x93c>
 800806a:	9b06      	ldr	r3, [sp, #24]
 800806c:	2b02      	cmp	r3, #2
 800806e:	dd35      	ble.n	80080dc <_dtoa_r+0x93c>
 8008070:	f8cd 9008 	str.w	r9, [sp, #8]
 8008074:	9b02      	ldr	r3, [sp, #8]
 8008076:	b963      	cbnz	r3, 8008092 <_dtoa_r+0x8f2>
 8008078:	4639      	mov	r1, r7
 800807a:	2205      	movs	r2, #5
 800807c:	4620      	mov	r0, r4
 800807e:	f000 f9b3 	bl	80083e8 <__multadd>
 8008082:	4601      	mov	r1, r0
 8008084:	4607      	mov	r7, r0
 8008086:	9804      	ldr	r0, [sp, #16]
 8008088:	f000 fb78 	bl	800877c <__mcmp>
 800808c:	2800      	cmp	r0, #0
 800808e:	f73f adcc 	bgt.w	8007c2a <_dtoa_r+0x48a>
 8008092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008094:	465d      	mov	r5, fp
 8008096:	ea6f 0a03 	mvn.w	sl, r3
 800809a:	f04f 0900 	mov.w	r9, #0
 800809e:	4639      	mov	r1, r7
 80080a0:	4620      	mov	r0, r4
 80080a2:	f000 f98a 	bl	80083ba <_Bfree>
 80080a6:	2e00      	cmp	r6, #0
 80080a8:	f43f aeb7 	beq.w	8007e1a <_dtoa_r+0x67a>
 80080ac:	f1b9 0f00 	cmp.w	r9, #0
 80080b0:	d005      	beq.n	80080be <_dtoa_r+0x91e>
 80080b2:	45b1      	cmp	r9, r6
 80080b4:	d003      	beq.n	80080be <_dtoa_r+0x91e>
 80080b6:	4649      	mov	r1, r9
 80080b8:	4620      	mov	r0, r4
 80080ba:	f000 f97e 	bl	80083ba <_Bfree>
 80080be:	4631      	mov	r1, r6
 80080c0:	4620      	mov	r0, r4
 80080c2:	f000 f97a 	bl	80083ba <_Bfree>
 80080c6:	e6a8      	b.n	8007e1a <_dtoa_r+0x67a>
 80080c8:	2700      	movs	r7, #0
 80080ca:	463e      	mov	r6, r7
 80080cc:	e7e1      	b.n	8008092 <_dtoa_r+0x8f2>
 80080ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 80080d2:	463e      	mov	r6, r7
 80080d4:	e5a9      	b.n	8007c2a <_dtoa_r+0x48a>
 80080d6:	bf00      	nop
 80080d8:	40240000 	.word	0x40240000
 80080dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080de:	f8cd 9008 	str.w	r9, [sp, #8]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f000 80fa 	beq.w	80082dc <_dtoa_r+0xb3c>
 80080e8:	2d00      	cmp	r5, #0
 80080ea:	dd05      	ble.n	80080f8 <_dtoa_r+0x958>
 80080ec:	4631      	mov	r1, r6
 80080ee:	462a      	mov	r2, r5
 80080f0:	4620      	mov	r0, r4
 80080f2:	f000 faef 	bl	80086d4 <__lshift>
 80080f6:	4606      	mov	r6, r0
 80080f8:	9b07      	ldr	r3, [sp, #28]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d04c      	beq.n	8008198 <_dtoa_r+0x9f8>
 80080fe:	6871      	ldr	r1, [r6, #4]
 8008100:	4620      	mov	r0, r4
 8008102:	f000 f926 	bl	8008352 <_Balloc>
 8008106:	6932      	ldr	r2, [r6, #16]
 8008108:	3202      	adds	r2, #2
 800810a:	4605      	mov	r5, r0
 800810c:	0092      	lsls	r2, r2, #2
 800810e:	f106 010c 	add.w	r1, r6, #12
 8008112:	300c      	adds	r0, #12
 8008114:	f000 f912 	bl	800833c <memcpy>
 8008118:	2201      	movs	r2, #1
 800811a:	4629      	mov	r1, r5
 800811c:	4620      	mov	r0, r4
 800811e:	f000 fad9 	bl	80086d4 <__lshift>
 8008122:	9b00      	ldr	r3, [sp, #0]
 8008124:	f8cd b014 	str.w	fp, [sp, #20]
 8008128:	f003 0301 	and.w	r3, r3, #1
 800812c:	46b1      	mov	r9, r6
 800812e:	9307      	str	r3, [sp, #28]
 8008130:	4606      	mov	r6, r0
 8008132:	4639      	mov	r1, r7
 8008134:	9804      	ldr	r0, [sp, #16]
 8008136:	f7ff faa5 	bl	8007684 <quorem>
 800813a:	4649      	mov	r1, r9
 800813c:	4605      	mov	r5, r0
 800813e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008142:	9804      	ldr	r0, [sp, #16]
 8008144:	f000 fb1a 	bl	800877c <__mcmp>
 8008148:	4632      	mov	r2, r6
 800814a:	9000      	str	r0, [sp, #0]
 800814c:	4639      	mov	r1, r7
 800814e:	4620      	mov	r0, r4
 8008150:	f000 fb2e 	bl	80087b0 <__mdiff>
 8008154:	68c3      	ldr	r3, [r0, #12]
 8008156:	4602      	mov	r2, r0
 8008158:	bb03      	cbnz	r3, 800819c <_dtoa_r+0x9fc>
 800815a:	4601      	mov	r1, r0
 800815c:	9008      	str	r0, [sp, #32]
 800815e:	9804      	ldr	r0, [sp, #16]
 8008160:	f000 fb0c 	bl	800877c <__mcmp>
 8008164:	9a08      	ldr	r2, [sp, #32]
 8008166:	4603      	mov	r3, r0
 8008168:	4611      	mov	r1, r2
 800816a:	4620      	mov	r0, r4
 800816c:	9308      	str	r3, [sp, #32]
 800816e:	f000 f924 	bl	80083ba <_Bfree>
 8008172:	9b08      	ldr	r3, [sp, #32]
 8008174:	b9a3      	cbnz	r3, 80081a0 <_dtoa_r+0xa00>
 8008176:	9a06      	ldr	r2, [sp, #24]
 8008178:	b992      	cbnz	r2, 80081a0 <_dtoa_r+0xa00>
 800817a:	9a07      	ldr	r2, [sp, #28]
 800817c:	b982      	cbnz	r2, 80081a0 <_dtoa_r+0xa00>
 800817e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008182:	d029      	beq.n	80081d8 <_dtoa_r+0xa38>
 8008184:	9b00      	ldr	r3, [sp, #0]
 8008186:	2b00      	cmp	r3, #0
 8008188:	dd01      	ble.n	800818e <_dtoa_r+0x9ee>
 800818a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800818e:	9b05      	ldr	r3, [sp, #20]
 8008190:	1c5d      	adds	r5, r3, #1
 8008192:	f883 8000 	strb.w	r8, [r3]
 8008196:	e782      	b.n	800809e <_dtoa_r+0x8fe>
 8008198:	4630      	mov	r0, r6
 800819a:	e7c2      	b.n	8008122 <_dtoa_r+0x982>
 800819c:	2301      	movs	r3, #1
 800819e:	e7e3      	b.n	8008168 <_dtoa_r+0x9c8>
 80081a0:	9a00      	ldr	r2, [sp, #0]
 80081a2:	2a00      	cmp	r2, #0
 80081a4:	db04      	blt.n	80081b0 <_dtoa_r+0xa10>
 80081a6:	d125      	bne.n	80081f4 <_dtoa_r+0xa54>
 80081a8:	9a06      	ldr	r2, [sp, #24]
 80081aa:	bb1a      	cbnz	r2, 80081f4 <_dtoa_r+0xa54>
 80081ac:	9a07      	ldr	r2, [sp, #28]
 80081ae:	bb0a      	cbnz	r2, 80081f4 <_dtoa_r+0xa54>
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	ddec      	ble.n	800818e <_dtoa_r+0x9ee>
 80081b4:	2201      	movs	r2, #1
 80081b6:	9904      	ldr	r1, [sp, #16]
 80081b8:	4620      	mov	r0, r4
 80081ba:	f000 fa8b 	bl	80086d4 <__lshift>
 80081be:	4639      	mov	r1, r7
 80081c0:	9004      	str	r0, [sp, #16]
 80081c2:	f000 fadb 	bl	800877c <__mcmp>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	dc03      	bgt.n	80081d2 <_dtoa_r+0xa32>
 80081ca:	d1e0      	bne.n	800818e <_dtoa_r+0x9ee>
 80081cc:	f018 0f01 	tst.w	r8, #1
 80081d0:	d0dd      	beq.n	800818e <_dtoa_r+0x9ee>
 80081d2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80081d6:	d1d8      	bne.n	800818a <_dtoa_r+0x9ea>
 80081d8:	9b05      	ldr	r3, [sp, #20]
 80081da:	9a05      	ldr	r2, [sp, #20]
 80081dc:	1c5d      	adds	r5, r3, #1
 80081de:	2339      	movs	r3, #57	; 0x39
 80081e0:	7013      	strb	r3, [r2, #0]
 80081e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081e6:	2b39      	cmp	r3, #57	; 0x39
 80081e8:	f105 32ff 	add.w	r2, r5, #4294967295
 80081ec:	d04f      	beq.n	800828e <_dtoa_r+0xaee>
 80081ee:	3301      	adds	r3, #1
 80081f0:	7013      	strb	r3, [r2, #0]
 80081f2:	e754      	b.n	800809e <_dtoa_r+0x8fe>
 80081f4:	9a05      	ldr	r2, [sp, #20]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f102 0501 	add.w	r5, r2, #1
 80081fc:	dd06      	ble.n	800820c <_dtoa_r+0xa6c>
 80081fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008202:	d0e9      	beq.n	80081d8 <_dtoa_r+0xa38>
 8008204:	f108 0801 	add.w	r8, r8, #1
 8008208:	9b05      	ldr	r3, [sp, #20]
 800820a:	e7c2      	b.n	8008192 <_dtoa_r+0x9f2>
 800820c:	9a02      	ldr	r2, [sp, #8]
 800820e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008212:	eba5 030b 	sub.w	r3, r5, fp
 8008216:	4293      	cmp	r3, r2
 8008218:	d021      	beq.n	800825e <_dtoa_r+0xabe>
 800821a:	2300      	movs	r3, #0
 800821c:	220a      	movs	r2, #10
 800821e:	9904      	ldr	r1, [sp, #16]
 8008220:	4620      	mov	r0, r4
 8008222:	f000 f8e1 	bl	80083e8 <__multadd>
 8008226:	45b1      	cmp	r9, r6
 8008228:	9004      	str	r0, [sp, #16]
 800822a:	f04f 0300 	mov.w	r3, #0
 800822e:	f04f 020a 	mov.w	r2, #10
 8008232:	4649      	mov	r1, r9
 8008234:	4620      	mov	r0, r4
 8008236:	d105      	bne.n	8008244 <_dtoa_r+0xaa4>
 8008238:	f000 f8d6 	bl	80083e8 <__multadd>
 800823c:	4681      	mov	r9, r0
 800823e:	4606      	mov	r6, r0
 8008240:	9505      	str	r5, [sp, #20]
 8008242:	e776      	b.n	8008132 <_dtoa_r+0x992>
 8008244:	f000 f8d0 	bl	80083e8 <__multadd>
 8008248:	4631      	mov	r1, r6
 800824a:	4681      	mov	r9, r0
 800824c:	2300      	movs	r3, #0
 800824e:	220a      	movs	r2, #10
 8008250:	4620      	mov	r0, r4
 8008252:	f000 f8c9 	bl	80083e8 <__multadd>
 8008256:	4606      	mov	r6, r0
 8008258:	e7f2      	b.n	8008240 <_dtoa_r+0xaa0>
 800825a:	f04f 0900 	mov.w	r9, #0
 800825e:	2201      	movs	r2, #1
 8008260:	9904      	ldr	r1, [sp, #16]
 8008262:	4620      	mov	r0, r4
 8008264:	f000 fa36 	bl	80086d4 <__lshift>
 8008268:	4639      	mov	r1, r7
 800826a:	9004      	str	r0, [sp, #16]
 800826c:	f000 fa86 	bl	800877c <__mcmp>
 8008270:	2800      	cmp	r0, #0
 8008272:	dcb6      	bgt.n	80081e2 <_dtoa_r+0xa42>
 8008274:	d102      	bne.n	800827c <_dtoa_r+0xadc>
 8008276:	f018 0f01 	tst.w	r8, #1
 800827a:	d1b2      	bne.n	80081e2 <_dtoa_r+0xa42>
 800827c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008280:	2b30      	cmp	r3, #48	; 0x30
 8008282:	f105 32ff 	add.w	r2, r5, #4294967295
 8008286:	f47f af0a 	bne.w	800809e <_dtoa_r+0x8fe>
 800828a:	4615      	mov	r5, r2
 800828c:	e7f6      	b.n	800827c <_dtoa_r+0xadc>
 800828e:	4593      	cmp	fp, r2
 8008290:	d105      	bne.n	800829e <_dtoa_r+0xafe>
 8008292:	2331      	movs	r3, #49	; 0x31
 8008294:	f10a 0a01 	add.w	sl, sl, #1
 8008298:	f88b 3000 	strb.w	r3, [fp]
 800829c:	e6ff      	b.n	800809e <_dtoa_r+0x8fe>
 800829e:	4615      	mov	r5, r2
 80082a0:	e79f      	b.n	80081e2 <_dtoa_r+0xa42>
 80082a2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008308 <_dtoa_r+0xb68>
 80082a6:	e007      	b.n	80082b8 <_dtoa_r+0xb18>
 80082a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082aa:	f8df b060 	ldr.w	fp, [pc, #96]	; 800830c <_dtoa_r+0xb6c>
 80082ae:	b11b      	cbz	r3, 80082b8 <_dtoa_r+0xb18>
 80082b0:	f10b 0308 	add.w	r3, fp, #8
 80082b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80082b6:	6013      	str	r3, [r2, #0]
 80082b8:	4658      	mov	r0, fp
 80082ba:	b017      	add	sp, #92	; 0x5c
 80082bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c0:	9b06      	ldr	r3, [sp, #24]
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	f77f ae35 	ble.w	8007f32 <_dtoa_r+0x792>
 80082c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082ca:	9307      	str	r3, [sp, #28]
 80082cc:	e649      	b.n	8007f62 <_dtoa_r+0x7c2>
 80082ce:	9b02      	ldr	r3, [sp, #8]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	dc03      	bgt.n	80082dc <_dtoa_r+0xb3c>
 80082d4:	9b06      	ldr	r3, [sp, #24]
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	f73f aecc 	bgt.w	8008074 <_dtoa_r+0x8d4>
 80082dc:	465d      	mov	r5, fp
 80082de:	4639      	mov	r1, r7
 80082e0:	9804      	ldr	r0, [sp, #16]
 80082e2:	f7ff f9cf 	bl	8007684 <quorem>
 80082e6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80082ea:	f805 8b01 	strb.w	r8, [r5], #1
 80082ee:	9a02      	ldr	r2, [sp, #8]
 80082f0:	eba5 030b 	sub.w	r3, r5, fp
 80082f4:	429a      	cmp	r2, r3
 80082f6:	ddb0      	ble.n	800825a <_dtoa_r+0xaba>
 80082f8:	2300      	movs	r3, #0
 80082fa:	220a      	movs	r2, #10
 80082fc:	9904      	ldr	r1, [sp, #16]
 80082fe:	4620      	mov	r0, r4
 8008300:	f000 f872 	bl	80083e8 <__multadd>
 8008304:	9004      	str	r0, [sp, #16]
 8008306:	e7ea      	b.n	80082de <_dtoa_r+0xb3e>
 8008308:	080090c8 	.word	0x080090c8
 800830c:	080090ec 	.word	0x080090ec

08008310 <_localeconv_r>:
 8008310:	4b04      	ldr	r3, [pc, #16]	; (8008324 <_localeconv_r+0x14>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	6a18      	ldr	r0, [r3, #32]
 8008316:	4b04      	ldr	r3, [pc, #16]	; (8008328 <_localeconv_r+0x18>)
 8008318:	2800      	cmp	r0, #0
 800831a:	bf08      	it	eq
 800831c:	4618      	moveq	r0, r3
 800831e:	30f0      	adds	r0, #240	; 0xf0
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop
 8008324:	20000020 	.word	0x20000020
 8008328:	20000084 	.word	0x20000084

0800832c <malloc>:
 800832c:	4b02      	ldr	r3, [pc, #8]	; (8008338 <malloc+0xc>)
 800832e:	4601      	mov	r1, r0
 8008330:	6818      	ldr	r0, [r3, #0]
 8008332:	f000 bb45 	b.w	80089c0 <_malloc_r>
 8008336:	bf00      	nop
 8008338:	20000020 	.word	0x20000020

0800833c <memcpy>:
 800833c:	b510      	push	{r4, lr}
 800833e:	1e43      	subs	r3, r0, #1
 8008340:	440a      	add	r2, r1
 8008342:	4291      	cmp	r1, r2
 8008344:	d100      	bne.n	8008348 <memcpy+0xc>
 8008346:	bd10      	pop	{r4, pc}
 8008348:	f811 4b01 	ldrb.w	r4, [r1], #1
 800834c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008350:	e7f7      	b.n	8008342 <memcpy+0x6>

08008352 <_Balloc>:
 8008352:	b570      	push	{r4, r5, r6, lr}
 8008354:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008356:	4604      	mov	r4, r0
 8008358:	460e      	mov	r6, r1
 800835a:	b93d      	cbnz	r5, 800836c <_Balloc+0x1a>
 800835c:	2010      	movs	r0, #16
 800835e:	f7ff ffe5 	bl	800832c <malloc>
 8008362:	6260      	str	r0, [r4, #36]	; 0x24
 8008364:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008368:	6005      	str	r5, [r0, #0]
 800836a:	60c5      	str	r5, [r0, #12]
 800836c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800836e:	68eb      	ldr	r3, [r5, #12]
 8008370:	b183      	cbz	r3, 8008394 <_Balloc+0x42>
 8008372:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800837a:	b9b8      	cbnz	r0, 80083ac <_Balloc+0x5a>
 800837c:	2101      	movs	r1, #1
 800837e:	fa01 f506 	lsl.w	r5, r1, r6
 8008382:	1d6a      	adds	r2, r5, #5
 8008384:	0092      	lsls	r2, r2, #2
 8008386:	4620      	mov	r0, r4
 8008388:	f000 fabe 	bl	8008908 <_calloc_r>
 800838c:	b160      	cbz	r0, 80083a8 <_Balloc+0x56>
 800838e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008392:	e00e      	b.n	80083b2 <_Balloc+0x60>
 8008394:	2221      	movs	r2, #33	; 0x21
 8008396:	2104      	movs	r1, #4
 8008398:	4620      	mov	r0, r4
 800839a:	f000 fab5 	bl	8008908 <_calloc_r>
 800839e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083a0:	60e8      	str	r0, [r5, #12]
 80083a2:	68db      	ldr	r3, [r3, #12]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d1e4      	bne.n	8008372 <_Balloc+0x20>
 80083a8:	2000      	movs	r0, #0
 80083aa:	bd70      	pop	{r4, r5, r6, pc}
 80083ac:	6802      	ldr	r2, [r0, #0]
 80083ae:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80083b2:	2300      	movs	r3, #0
 80083b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083b8:	e7f7      	b.n	80083aa <_Balloc+0x58>

080083ba <_Bfree>:
 80083ba:	b570      	push	{r4, r5, r6, lr}
 80083bc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80083be:	4606      	mov	r6, r0
 80083c0:	460d      	mov	r5, r1
 80083c2:	b93c      	cbnz	r4, 80083d4 <_Bfree+0x1a>
 80083c4:	2010      	movs	r0, #16
 80083c6:	f7ff ffb1 	bl	800832c <malloc>
 80083ca:	6270      	str	r0, [r6, #36]	; 0x24
 80083cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80083d0:	6004      	str	r4, [r0, #0]
 80083d2:	60c4      	str	r4, [r0, #12]
 80083d4:	b13d      	cbz	r5, 80083e6 <_Bfree+0x2c>
 80083d6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80083d8:	686a      	ldr	r2, [r5, #4]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083e0:	6029      	str	r1, [r5, #0]
 80083e2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80083e6:	bd70      	pop	{r4, r5, r6, pc}

080083e8 <__multadd>:
 80083e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083ec:	690d      	ldr	r5, [r1, #16]
 80083ee:	461f      	mov	r7, r3
 80083f0:	4606      	mov	r6, r0
 80083f2:	460c      	mov	r4, r1
 80083f4:	f101 0c14 	add.w	ip, r1, #20
 80083f8:	2300      	movs	r3, #0
 80083fa:	f8dc 0000 	ldr.w	r0, [ip]
 80083fe:	b281      	uxth	r1, r0
 8008400:	fb02 7101 	mla	r1, r2, r1, r7
 8008404:	0c0f      	lsrs	r7, r1, #16
 8008406:	0c00      	lsrs	r0, r0, #16
 8008408:	fb02 7000 	mla	r0, r2, r0, r7
 800840c:	b289      	uxth	r1, r1
 800840e:	3301      	adds	r3, #1
 8008410:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008414:	429d      	cmp	r5, r3
 8008416:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800841a:	f84c 1b04 	str.w	r1, [ip], #4
 800841e:	dcec      	bgt.n	80083fa <__multadd+0x12>
 8008420:	b1d7      	cbz	r7, 8008458 <__multadd+0x70>
 8008422:	68a3      	ldr	r3, [r4, #8]
 8008424:	42ab      	cmp	r3, r5
 8008426:	dc12      	bgt.n	800844e <__multadd+0x66>
 8008428:	6861      	ldr	r1, [r4, #4]
 800842a:	4630      	mov	r0, r6
 800842c:	3101      	adds	r1, #1
 800842e:	f7ff ff90 	bl	8008352 <_Balloc>
 8008432:	6922      	ldr	r2, [r4, #16]
 8008434:	3202      	adds	r2, #2
 8008436:	f104 010c 	add.w	r1, r4, #12
 800843a:	4680      	mov	r8, r0
 800843c:	0092      	lsls	r2, r2, #2
 800843e:	300c      	adds	r0, #12
 8008440:	f7ff ff7c 	bl	800833c <memcpy>
 8008444:	4621      	mov	r1, r4
 8008446:	4630      	mov	r0, r6
 8008448:	f7ff ffb7 	bl	80083ba <_Bfree>
 800844c:	4644      	mov	r4, r8
 800844e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008452:	3501      	adds	r5, #1
 8008454:	615f      	str	r7, [r3, #20]
 8008456:	6125      	str	r5, [r4, #16]
 8008458:	4620      	mov	r0, r4
 800845a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800845e <__hi0bits>:
 800845e:	0c02      	lsrs	r2, r0, #16
 8008460:	0412      	lsls	r2, r2, #16
 8008462:	4603      	mov	r3, r0
 8008464:	b9b2      	cbnz	r2, 8008494 <__hi0bits+0x36>
 8008466:	0403      	lsls	r3, r0, #16
 8008468:	2010      	movs	r0, #16
 800846a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800846e:	bf04      	itt	eq
 8008470:	021b      	lsleq	r3, r3, #8
 8008472:	3008      	addeq	r0, #8
 8008474:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008478:	bf04      	itt	eq
 800847a:	011b      	lsleq	r3, r3, #4
 800847c:	3004      	addeq	r0, #4
 800847e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008482:	bf04      	itt	eq
 8008484:	009b      	lsleq	r3, r3, #2
 8008486:	3002      	addeq	r0, #2
 8008488:	2b00      	cmp	r3, #0
 800848a:	db06      	blt.n	800849a <__hi0bits+0x3c>
 800848c:	005b      	lsls	r3, r3, #1
 800848e:	d503      	bpl.n	8008498 <__hi0bits+0x3a>
 8008490:	3001      	adds	r0, #1
 8008492:	4770      	bx	lr
 8008494:	2000      	movs	r0, #0
 8008496:	e7e8      	b.n	800846a <__hi0bits+0xc>
 8008498:	2020      	movs	r0, #32
 800849a:	4770      	bx	lr

0800849c <__lo0bits>:
 800849c:	6803      	ldr	r3, [r0, #0]
 800849e:	f013 0207 	ands.w	r2, r3, #7
 80084a2:	4601      	mov	r1, r0
 80084a4:	d00b      	beq.n	80084be <__lo0bits+0x22>
 80084a6:	07da      	lsls	r2, r3, #31
 80084a8:	d423      	bmi.n	80084f2 <__lo0bits+0x56>
 80084aa:	0798      	lsls	r0, r3, #30
 80084ac:	bf49      	itett	mi
 80084ae:	085b      	lsrmi	r3, r3, #1
 80084b0:	089b      	lsrpl	r3, r3, #2
 80084b2:	2001      	movmi	r0, #1
 80084b4:	600b      	strmi	r3, [r1, #0]
 80084b6:	bf5c      	itt	pl
 80084b8:	600b      	strpl	r3, [r1, #0]
 80084ba:	2002      	movpl	r0, #2
 80084bc:	4770      	bx	lr
 80084be:	b298      	uxth	r0, r3
 80084c0:	b9a8      	cbnz	r0, 80084ee <__lo0bits+0x52>
 80084c2:	0c1b      	lsrs	r3, r3, #16
 80084c4:	2010      	movs	r0, #16
 80084c6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80084ca:	bf04      	itt	eq
 80084cc:	0a1b      	lsreq	r3, r3, #8
 80084ce:	3008      	addeq	r0, #8
 80084d0:	071a      	lsls	r2, r3, #28
 80084d2:	bf04      	itt	eq
 80084d4:	091b      	lsreq	r3, r3, #4
 80084d6:	3004      	addeq	r0, #4
 80084d8:	079a      	lsls	r2, r3, #30
 80084da:	bf04      	itt	eq
 80084dc:	089b      	lsreq	r3, r3, #2
 80084de:	3002      	addeq	r0, #2
 80084e0:	07da      	lsls	r2, r3, #31
 80084e2:	d402      	bmi.n	80084ea <__lo0bits+0x4e>
 80084e4:	085b      	lsrs	r3, r3, #1
 80084e6:	d006      	beq.n	80084f6 <__lo0bits+0x5a>
 80084e8:	3001      	adds	r0, #1
 80084ea:	600b      	str	r3, [r1, #0]
 80084ec:	4770      	bx	lr
 80084ee:	4610      	mov	r0, r2
 80084f0:	e7e9      	b.n	80084c6 <__lo0bits+0x2a>
 80084f2:	2000      	movs	r0, #0
 80084f4:	4770      	bx	lr
 80084f6:	2020      	movs	r0, #32
 80084f8:	4770      	bx	lr

080084fa <__i2b>:
 80084fa:	b510      	push	{r4, lr}
 80084fc:	460c      	mov	r4, r1
 80084fe:	2101      	movs	r1, #1
 8008500:	f7ff ff27 	bl	8008352 <_Balloc>
 8008504:	2201      	movs	r2, #1
 8008506:	6144      	str	r4, [r0, #20]
 8008508:	6102      	str	r2, [r0, #16]
 800850a:	bd10      	pop	{r4, pc}

0800850c <__multiply>:
 800850c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008510:	4614      	mov	r4, r2
 8008512:	690a      	ldr	r2, [r1, #16]
 8008514:	6923      	ldr	r3, [r4, #16]
 8008516:	429a      	cmp	r2, r3
 8008518:	bfb8      	it	lt
 800851a:	460b      	movlt	r3, r1
 800851c:	4688      	mov	r8, r1
 800851e:	bfbc      	itt	lt
 8008520:	46a0      	movlt	r8, r4
 8008522:	461c      	movlt	r4, r3
 8008524:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008528:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800852c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008530:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008534:	eb07 0609 	add.w	r6, r7, r9
 8008538:	42b3      	cmp	r3, r6
 800853a:	bfb8      	it	lt
 800853c:	3101      	addlt	r1, #1
 800853e:	f7ff ff08 	bl	8008352 <_Balloc>
 8008542:	f100 0514 	add.w	r5, r0, #20
 8008546:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800854a:	462b      	mov	r3, r5
 800854c:	2200      	movs	r2, #0
 800854e:	4573      	cmp	r3, lr
 8008550:	d316      	bcc.n	8008580 <__multiply+0x74>
 8008552:	f104 0214 	add.w	r2, r4, #20
 8008556:	f108 0114 	add.w	r1, r8, #20
 800855a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800855e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008562:	9300      	str	r3, [sp, #0]
 8008564:	9b00      	ldr	r3, [sp, #0]
 8008566:	9201      	str	r2, [sp, #4]
 8008568:	4293      	cmp	r3, r2
 800856a:	d80c      	bhi.n	8008586 <__multiply+0x7a>
 800856c:	2e00      	cmp	r6, #0
 800856e:	dd03      	ble.n	8008578 <__multiply+0x6c>
 8008570:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008574:	2b00      	cmp	r3, #0
 8008576:	d05d      	beq.n	8008634 <__multiply+0x128>
 8008578:	6106      	str	r6, [r0, #16]
 800857a:	b003      	add	sp, #12
 800857c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008580:	f843 2b04 	str.w	r2, [r3], #4
 8008584:	e7e3      	b.n	800854e <__multiply+0x42>
 8008586:	f8b2 b000 	ldrh.w	fp, [r2]
 800858a:	f1bb 0f00 	cmp.w	fp, #0
 800858e:	d023      	beq.n	80085d8 <__multiply+0xcc>
 8008590:	4689      	mov	r9, r1
 8008592:	46ac      	mov	ip, r5
 8008594:	f04f 0800 	mov.w	r8, #0
 8008598:	f859 4b04 	ldr.w	r4, [r9], #4
 800859c:	f8dc a000 	ldr.w	sl, [ip]
 80085a0:	b2a3      	uxth	r3, r4
 80085a2:	fa1f fa8a 	uxth.w	sl, sl
 80085a6:	fb0b a303 	mla	r3, fp, r3, sl
 80085aa:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80085ae:	f8dc 4000 	ldr.w	r4, [ip]
 80085b2:	4443      	add	r3, r8
 80085b4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80085b8:	fb0b 840a 	mla	r4, fp, sl, r8
 80085bc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80085c0:	46e2      	mov	sl, ip
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80085c8:	454f      	cmp	r7, r9
 80085ca:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80085ce:	f84a 3b04 	str.w	r3, [sl], #4
 80085d2:	d82b      	bhi.n	800862c <__multiply+0x120>
 80085d4:	f8cc 8004 	str.w	r8, [ip, #4]
 80085d8:	9b01      	ldr	r3, [sp, #4]
 80085da:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80085de:	3204      	adds	r2, #4
 80085e0:	f1ba 0f00 	cmp.w	sl, #0
 80085e4:	d020      	beq.n	8008628 <__multiply+0x11c>
 80085e6:	682b      	ldr	r3, [r5, #0]
 80085e8:	4689      	mov	r9, r1
 80085ea:	46a8      	mov	r8, r5
 80085ec:	f04f 0b00 	mov.w	fp, #0
 80085f0:	f8b9 c000 	ldrh.w	ip, [r9]
 80085f4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80085f8:	fb0a 440c 	mla	r4, sl, ip, r4
 80085fc:	445c      	add	r4, fp
 80085fe:	46c4      	mov	ip, r8
 8008600:	b29b      	uxth	r3, r3
 8008602:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008606:	f84c 3b04 	str.w	r3, [ip], #4
 800860a:	f859 3b04 	ldr.w	r3, [r9], #4
 800860e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008612:	0c1b      	lsrs	r3, r3, #16
 8008614:	fb0a b303 	mla	r3, sl, r3, fp
 8008618:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800861c:	454f      	cmp	r7, r9
 800861e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008622:	d805      	bhi.n	8008630 <__multiply+0x124>
 8008624:	f8c8 3004 	str.w	r3, [r8, #4]
 8008628:	3504      	adds	r5, #4
 800862a:	e79b      	b.n	8008564 <__multiply+0x58>
 800862c:	46d4      	mov	ip, sl
 800862e:	e7b3      	b.n	8008598 <__multiply+0x8c>
 8008630:	46e0      	mov	r8, ip
 8008632:	e7dd      	b.n	80085f0 <__multiply+0xe4>
 8008634:	3e01      	subs	r6, #1
 8008636:	e799      	b.n	800856c <__multiply+0x60>

08008638 <__pow5mult>:
 8008638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800863c:	4615      	mov	r5, r2
 800863e:	f012 0203 	ands.w	r2, r2, #3
 8008642:	4606      	mov	r6, r0
 8008644:	460f      	mov	r7, r1
 8008646:	d007      	beq.n	8008658 <__pow5mult+0x20>
 8008648:	3a01      	subs	r2, #1
 800864a:	4c21      	ldr	r4, [pc, #132]	; (80086d0 <__pow5mult+0x98>)
 800864c:	2300      	movs	r3, #0
 800864e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008652:	f7ff fec9 	bl	80083e8 <__multadd>
 8008656:	4607      	mov	r7, r0
 8008658:	10ad      	asrs	r5, r5, #2
 800865a:	d035      	beq.n	80086c8 <__pow5mult+0x90>
 800865c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800865e:	b93c      	cbnz	r4, 8008670 <__pow5mult+0x38>
 8008660:	2010      	movs	r0, #16
 8008662:	f7ff fe63 	bl	800832c <malloc>
 8008666:	6270      	str	r0, [r6, #36]	; 0x24
 8008668:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800866c:	6004      	str	r4, [r0, #0]
 800866e:	60c4      	str	r4, [r0, #12]
 8008670:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008674:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008678:	b94c      	cbnz	r4, 800868e <__pow5mult+0x56>
 800867a:	f240 2171 	movw	r1, #625	; 0x271
 800867e:	4630      	mov	r0, r6
 8008680:	f7ff ff3b 	bl	80084fa <__i2b>
 8008684:	2300      	movs	r3, #0
 8008686:	f8c8 0008 	str.w	r0, [r8, #8]
 800868a:	4604      	mov	r4, r0
 800868c:	6003      	str	r3, [r0, #0]
 800868e:	f04f 0800 	mov.w	r8, #0
 8008692:	07eb      	lsls	r3, r5, #31
 8008694:	d50a      	bpl.n	80086ac <__pow5mult+0x74>
 8008696:	4639      	mov	r1, r7
 8008698:	4622      	mov	r2, r4
 800869a:	4630      	mov	r0, r6
 800869c:	f7ff ff36 	bl	800850c <__multiply>
 80086a0:	4639      	mov	r1, r7
 80086a2:	4681      	mov	r9, r0
 80086a4:	4630      	mov	r0, r6
 80086a6:	f7ff fe88 	bl	80083ba <_Bfree>
 80086aa:	464f      	mov	r7, r9
 80086ac:	106d      	asrs	r5, r5, #1
 80086ae:	d00b      	beq.n	80086c8 <__pow5mult+0x90>
 80086b0:	6820      	ldr	r0, [r4, #0]
 80086b2:	b938      	cbnz	r0, 80086c4 <__pow5mult+0x8c>
 80086b4:	4622      	mov	r2, r4
 80086b6:	4621      	mov	r1, r4
 80086b8:	4630      	mov	r0, r6
 80086ba:	f7ff ff27 	bl	800850c <__multiply>
 80086be:	6020      	str	r0, [r4, #0]
 80086c0:	f8c0 8000 	str.w	r8, [r0]
 80086c4:	4604      	mov	r4, r0
 80086c6:	e7e4      	b.n	8008692 <__pow5mult+0x5a>
 80086c8:	4638      	mov	r0, r7
 80086ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086ce:	bf00      	nop
 80086d0:	08009250 	.word	0x08009250

080086d4 <__lshift>:
 80086d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086d8:	460c      	mov	r4, r1
 80086da:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80086de:	6923      	ldr	r3, [r4, #16]
 80086e0:	6849      	ldr	r1, [r1, #4]
 80086e2:	eb0a 0903 	add.w	r9, sl, r3
 80086e6:	68a3      	ldr	r3, [r4, #8]
 80086e8:	4607      	mov	r7, r0
 80086ea:	4616      	mov	r6, r2
 80086ec:	f109 0501 	add.w	r5, r9, #1
 80086f0:	42ab      	cmp	r3, r5
 80086f2:	db32      	blt.n	800875a <__lshift+0x86>
 80086f4:	4638      	mov	r0, r7
 80086f6:	f7ff fe2c 	bl	8008352 <_Balloc>
 80086fa:	2300      	movs	r3, #0
 80086fc:	4680      	mov	r8, r0
 80086fe:	f100 0114 	add.w	r1, r0, #20
 8008702:	461a      	mov	r2, r3
 8008704:	4553      	cmp	r3, sl
 8008706:	db2b      	blt.n	8008760 <__lshift+0x8c>
 8008708:	6920      	ldr	r0, [r4, #16]
 800870a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800870e:	f104 0314 	add.w	r3, r4, #20
 8008712:	f016 021f 	ands.w	r2, r6, #31
 8008716:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800871a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800871e:	d025      	beq.n	800876c <__lshift+0x98>
 8008720:	f1c2 0e20 	rsb	lr, r2, #32
 8008724:	2000      	movs	r0, #0
 8008726:	681e      	ldr	r6, [r3, #0]
 8008728:	468a      	mov	sl, r1
 800872a:	4096      	lsls	r6, r2
 800872c:	4330      	orrs	r0, r6
 800872e:	f84a 0b04 	str.w	r0, [sl], #4
 8008732:	f853 0b04 	ldr.w	r0, [r3], #4
 8008736:	459c      	cmp	ip, r3
 8008738:	fa20 f00e 	lsr.w	r0, r0, lr
 800873c:	d814      	bhi.n	8008768 <__lshift+0x94>
 800873e:	6048      	str	r0, [r1, #4]
 8008740:	b108      	cbz	r0, 8008746 <__lshift+0x72>
 8008742:	f109 0502 	add.w	r5, r9, #2
 8008746:	3d01      	subs	r5, #1
 8008748:	4638      	mov	r0, r7
 800874a:	f8c8 5010 	str.w	r5, [r8, #16]
 800874e:	4621      	mov	r1, r4
 8008750:	f7ff fe33 	bl	80083ba <_Bfree>
 8008754:	4640      	mov	r0, r8
 8008756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800875a:	3101      	adds	r1, #1
 800875c:	005b      	lsls	r3, r3, #1
 800875e:	e7c7      	b.n	80086f0 <__lshift+0x1c>
 8008760:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008764:	3301      	adds	r3, #1
 8008766:	e7cd      	b.n	8008704 <__lshift+0x30>
 8008768:	4651      	mov	r1, sl
 800876a:	e7dc      	b.n	8008726 <__lshift+0x52>
 800876c:	3904      	subs	r1, #4
 800876e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008772:	f841 2f04 	str.w	r2, [r1, #4]!
 8008776:	459c      	cmp	ip, r3
 8008778:	d8f9      	bhi.n	800876e <__lshift+0x9a>
 800877a:	e7e4      	b.n	8008746 <__lshift+0x72>

0800877c <__mcmp>:
 800877c:	6903      	ldr	r3, [r0, #16]
 800877e:	690a      	ldr	r2, [r1, #16]
 8008780:	1a9b      	subs	r3, r3, r2
 8008782:	b530      	push	{r4, r5, lr}
 8008784:	d10c      	bne.n	80087a0 <__mcmp+0x24>
 8008786:	0092      	lsls	r2, r2, #2
 8008788:	3014      	adds	r0, #20
 800878a:	3114      	adds	r1, #20
 800878c:	1884      	adds	r4, r0, r2
 800878e:	4411      	add	r1, r2
 8008790:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008794:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008798:	4295      	cmp	r5, r2
 800879a:	d003      	beq.n	80087a4 <__mcmp+0x28>
 800879c:	d305      	bcc.n	80087aa <__mcmp+0x2e>
 800879e:	2301      	movs	r3, #1
 80087a0:	4618      	mov	r0, r3
 80087a2:	bd30      	pop	{r4, r5, pc}
 80087a4:	42a0      	cmp	r0, r4
 80087a6:	d3f3      	bcc.n	8008790 <__mcmp+0x14>
 80087a8:	e7fa      	b.n	80087a0 <__mcmp+0x24>
 80087aa:	f04f 33ff 	mov.w	r3, #4294967295
 80087ae:	e7f7      	b.n	80087a0 <__mcmp+0x24>

080087b0 <__mdiff>:
 80087b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087b4:	460d      	mov	r5, r1
 80087b6:	4607      	mov	r7, r0
 80087b8:	4611      	mov	r1, r2
 80087ba:	4628      	mov	r0, r5
 80087bc:	4614      	mov	r4, r2
 80087be:	f7ff ffdd 	bl	800877c <__mcmp>
 80087c2:	1e06      	subs	r6, r0, #0
 80087c4:	d108      	bne.n	80087d8 <__mdiff+0x28>
 80087c6:	4631      	mov	r1, r6
 80087c8:	4638      	mov	r0, r7
 80087ca:	f7ff fdc2 	bl	8008352 <_Balloc>
 80087ce:	2301      	movs	r3, #1
 80087d0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80087d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087d8:	bfa4      	itt	ge
 80087da:	4623      	movge	r3, r4
 80087dc:	462c      	movge	r4, r5
 80087de:	4638      	mov	r0, r7
 80087e0:	6861      	ldr	r1, [r4, #4]
 80087e2:	bfa6      	itte	ge
 80087e4:	461d      	movge	r5, r3
 80087e6:	2600      	movge	r6, #0
 80087e8:	2601      	movlt	r6, #1
 80087ea:	f7ff fdb2 	bl	8008352 <_Balloc>
 80087ee:	692b      	ldr	r3, [r5, #16]
 80087f0:	60c6      	str	r6, [r0, #12]
 80087f2:	6926      	ldr	r6, [r4, #16]
 80087f4:	f105 0914 	add.w	r9, r5, #20
 80087f8:	f104 0214 	add.w	r2, r4, #20
 80087fc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008800:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008804:	f100 0514 	add.w	r5, r0, #20
 8008808:	f04f 0e00 	mov.w	lr, #0
 800880c:	f852 ab04 	ldr.w	sl, [r2], #4
 8008810:	f859 4b04 	ldr.w	r4, [r9], #4
 8008814:	fa1e f18a 	uxtah	r1, lr, sl
 8008818:	b2a3      	uxth	r3, r4
 800881a:	1ac9      	subs	r1, r1, r3
 800881c:	0c23      	lsrs	r3, r4, #16
 800881e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008822:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008826:	b289      	uxth	r1, r1
 8008828:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800882c:	45c8      	cmp	r8, r9
 800882e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008832:	4694      	mov	ip, r2
 8008834:	f845 3b04 	str.w	r3, [r5], #4
 8008838:	d8e8      	bhi.n	800880c <__mdiff+0x5c>
 800883a:	45bc      	cmp	ip, r7
 800883c:	d304      	bcc.n	8008848 <__mdiff+0x98>
 800883e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008842:	b183      	cbz	r3, 8008866 <__mdiff+0xb6>
 8008844:	6106      	str	r6, [r0, #16]
 8008846:	e7c5      	b.n	80087d4 <__mdiff+0x24>
 8008848:	f85c 1b04 	ldr.w	r1, [ip], #4
 800884c:	fa1e f381 	uxtah	r3, lr, r1
 8008850:	141a      	asrs	r2, r3, #16
 8008852:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008856:	b29b      	uxth	r3, r3
 8008858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800885c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008860:	f845 3b04 	str.w	r3, [r5], #4
 8008864:	e7e9      	b.n	800883a <__mdiff+0x8a>
 8008866:	3e01      	subs	r6, #1
 8008868:	e7e9      	b.n	800883e <__mdiff+0x8e>

0800886a <__d2b>:
 800886a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800886e:	460e      	mov	r6, r1
 8008870:	2101      	movs	r1, #1
 8008872:	ec59 8b10 	vmov	r8, r9, d0
 8008876:	4615      	mov	r5, r2
 8008878:	f7ff fd6b 	bl	8008352 <_Balloc>
 800887c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008880:	4607      	mov	r7, r0
 8008882:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008886:	bb34      	cbnz	r4, 80088d6 <__d2b+0x6c>
 8008888:	9301      	str	r3, [sp, #4]
 800888a:	f1b8 0300 	subs.w	r3, r8, #0
 800888e:	d027      	beq.n	80088e0 <__d2b+0x76>
 8008890:	a802      	add	r0, sp, #8
 8008892:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008896:	f7ff fe01 	bl	800849c <__lo0bits>
 800889a:	9900      	ldr	r1, [sp, #0]
 800889c:	b1f0      	cbz	r0, 80088dc <__d2b+0x72>
 800889e:	9a01      	ldr	r2, [sp, #4]
 80088a0:	f1c0 0320 	rsb	r3, r0, #32
 80088a4:	fa02 f303 	lsl.w	r3, r2, r3
 80088a8:	430b      	orrs	r3, r1
 80088aa:	40c2      	lsrs	r2, r0
 80088ac:	617b      	str	r3, [r7, #20]
 80088ae:	9201      	str	r2, [sp, #4]
 80088b0:	9b01      	ldr	r3, [sp, #4]
 80088b2:	61bb      	str	r3, [r7, #24]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	bf14      	ite	ne
 80088b8:	2102      	movne	r1, #2
 80088ba:	2101      	moveq	r1, #1
 80088bc:	6139      	str	r1, [r7, #16]
 80088be:	b1c4      	cbz	r4, 80088f2 <__d2b+0x88>
 80088c0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80088c4:	4404      	add	r4, r0
 80088c6:	6034      	str	r4, [r6, #0]
 80088c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80088cc:	6028      	str	r0, [r5, #0]
 80088ce:	4638      	mov	r0, r7
 80088d0:	b003      	add	sp, #12
 80088d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088da:	e7d5      	b.n	8008888 <__d2b+0x1e>
 80088dc:	6179      	str	r1, [r7, #20]
 80088de:	e7e7      	b.n	80088b0 <__d2b+0x46>
 80088e0:	a801      	add	r0, sp, #4
 80088e2:	f7ff fddb 	bl	800849c <__lo0bits>
 80088e6:	9b01      	ldr	r3, [sp, #4]
 80088e8:	617b      	str	r3, [r7, #20]
 80088ea:	2101      	movs	r1, #1
 80088ec:	6139      	str	r1, [r7, #16]
 80088ee:	3020      	adds	r0, #32
 80088f0:	e7e5      	b.n	80088be <__d2b+0x54>
 80088f2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80088f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088fa:	6030      	str	r0, [r6, #0]
 80088fc:	6918      	ldr	r0, [r3, #16]
 80088fe:	f7ff fdae 	bl	800845e <__hi0bits>
 8008902:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008906:	e7e1      	b.n	80088cc <__d2b+0x62>

08008908 <_calloc_r>:
 8008908:	b538      	push	{r3, r4, r5, lr}
 800890a:	fb02 f401 	mul.w	r4, r2, r1
 800890e:	4621      	mov	r1, r4
 8008910:	f000 f856 	bl	80089c0 <_malloc_r>
 8008914:	4605      	mov	r5, r0
 8008916:	b118      	cbz	r0, 8008920 <_calloc_r+0x18>
 8008918:	4622      	mov	r2, r4
 800891a:	2100      	movs	r1, #0
 800891c:	f7fe fa2e 	bl	8006d7c <memset>
 8008920:	4628      	mov	r0, r5
 8008922:	bd38      	pop	{r3, r4, r5, pc}

08008924 <_free_r>:
 8008924:	b538      	push	{r3, r4, r5, lr}
 8008926:	4605      	mov	r5, r0
 8008928:	2900      	cmp	r1, #0
 800892a:	d045      	beq.n	80089b8 <_free_r+0x94>
 800892c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008930:	1f0c      	subs	r4, r1, #4
 8008932:	2b00      	cmp	r3, #0
 8008934:	bfb8      	it	lt
 8008936:	18e4      	addlt	r4, r4, r3
 8008938:	f000 fa29 	bl	8008d8e <__malloc_lock>
 800893c:	4a1f      	ldr	r2, [pc, #124]	; (80089bc <_free_r+0x98>)
 800893e:	6813      	ldr	r3, [r2, #0]
 8008940:	4610      	mov	r0, r2
 8008942:	b933      	cbnz	r3, 8008952 <_free_r+0x2e>
 8008944:	6063      	str	r3, [r4, #4]
 8008946:	6014      	str	r4, [r2, #0]
 8008948:	4628      	mov	r0, r5
 800894a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800894e:	f000 ba1f 	b.w	8008d90 <__malloc_unlock>
 8008952:	42a3      	cmp	r3, r4
 8008954:	d90c      	bls.n	8008970 <_free_r+0x4c>
 8008956:	6821      	ldr	r1, [r4, #0]
 8008958:	1862      	adds	r2, r4, r1
 800895a:	4293      	cmp	r3, r2
 800895c:	bf04      	itt	eq
 800895e:	681a      	ldreq	r2, [r3, #0]
 8008960:	685b      	ldreq	r3, [r3, #4]
 8008962:	6063      	str	r3, [r4, #4]
 8008964:	bf04      	itt	eq
 8008966:	1852      	addeq	r2, r2, r1
 8008968:	6022      	streq	r2, [r4, #0]
 800896a:	6004      	str	r4, [r0, #0]
 800896c:	e7ec      	b.n	8008948 <_free_r+0x24>
 800896e:	4613      	mov	r3, r2
 8008970:	685a      	ldr	r2, [r3, #4]
 8008972:	b10a      	cbz	r2, 8008978 <_free_r+0x54>
 8008974:	42a2      	cmp	r2, r4
 8008976:	d9fa      	bls.n	800896e <_free_r+0x4a>
 8008978:	6819      	ldr	r1, [r3, #0]
 800897a:	1858      	adds	r0, r3, r1
 800897c:	42a0      	cmp	r0, r4
 800897e:	d10b      	bne.n	8008998 <_free_r+0x74>
 8008980:	6820      	ldr	r0, [r4, #0]
 8008982:	4401      	add	r1, r0
 8008984:	1858      	adds	r0, r3, r1
 8008986:	4282      	cmp	r2, r0
 8008988:	6019      	str	r1, [r3, #0]
 800898a:	d1dd      	bne.n	8008948 <_free_r+0x24>
 800898c:	6810      	ldr	r0, [r2, #0]
 800898e:	6852      	ldr	r2, [r2, #4]
 8008990:	605a      	str	r2, [r3, #4]
 8008992:	4401      	add	r1, r0
 8008994:	6019      	str	r1, [r3, #0]
 8008996:	e7d7      	b.n	8008948 <_free_r+0x24>
 8008998:	d902      	bls.n	80089a0 <_free_r+0x7c>
 800899a:	230c      	movs	r3, #12
 800899c:	602b      	str	r3, [r5, #0]
 800899e:	e7d3      	b.n	8008948 <_free_r+0x24>
 80089a0:	6820      	ldr	r0, [r4, #0]
 80089a2:	1821      	adds	r1, r4, r0
 80089a4:	428a      	cmp	r2, r1
 80089a6:	bf04      	itt	eq
 80089a8:	6811      	ldreq	r1, [r2, #0]
 80089aa:	6852      	ldreq	r2, [r2, #4]
 80089ac:	6062      	str	r2, [r4, #4]
 80089ae:	bf04      	itt	eq
 80089b0:	1809      	addeq	r1, r1, r0
 80089b2:	6021      	streq	r1, [r4, #0]
 80089b4:	605c      	str	r4, [r3, #4]
 80089b6:	e7c7      	b.n	8008948 <_free_r+0x24>
 80089b8:	bd38      	pop	{r3, r4, r5, pc}
 80089ba:	bf00      	nop
 80089bc:	20000228 	.word	0x20000228

080089c0 <_malloc_r>:
 80089c0:	b570      	push	{r4, r5, r6, lr}
 80089c2:	1ccd      	adds	r5, r1, #3
 80089c4:	f025 0503 	bic.w	r5, r5, #3
 80089c8:	3508      	adds	r5, #8
 80089ca:	2d0c      	cmp	r5, #12
 80089cc:	bf38      	it	cc
 80089ce:	250c      	movcc	r5, #12
 80089d0:	2d00      	cmp	r5, #0
 80089d2:	4606      	mov	r6, r0
 80089d4:	db01      	blt.n	80089da <_malloc_r+0x1a>
 80089d6:	42a9      	cmp	r1, r5
 80089d8:	d903      	bls.n	80089e2 <_malloc_r+0x22>
 80089da:	230c      	movs	r3, #12
 80089dc:	6033      	str	r3, [r6, #0]
 80089de:	2000      	movs	r0, #0
 80089e0:	bd70      	pop	{r4, r5, r6, pc}
 80089e2:	f000 f9d4 	bl	8008d8e <__malloc_lock>
 80089e6:	4a21      	ldr	r2, [pc, #132]	; (8008a6c <_malloc_r+0xac>)
 80089e8:	6814      	ldr	r4, [r2, #0]
 80089ea:	4621      	mov	r1, r4
 80089ec:	b991      	cbnz	r1, 8008a14 <_malloc_r+0x54>
 80089ee:	4c20      	ldr	r4, [pc, #128]	; (8008a70 <_malloc_r+0xb0>)
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	b91b      	cbnz	r3, 80089fc <_malloc_r+0x3c>
 80089f4:	4630      	mov	r0, r6
 80089f6:	f000 f98f 	bl	8008d18 <_sbrk_r>
 80089fa:	6020      	str	r0, [r4, #0]
 80089fc:	4629      	mov	r1, r5
 80089fe:	4630      	mov	r0, r6
 8008a00:	f000 f98a 	bl	8008d18 <_sbrk_r>
 8008a04:	1c43      	adds	r3, r0, #1
 8008a06:	d124      	bne.n	8008a52 <_malloc_r+0x92>
 8008a08:	230c      	movs	r3, #12
 8008a0a:	6033      	str	r3, [r6, #0]
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	f000 f9bf 	bl	8008d90 <__malloc_unlock>
 8008a12:	e7e4      	b.n	80089de <_malloc_r+0x1e>
 8008a14:	680b      	ldr	r3, [r1, #0]
 8008a16:	1b5b      	subs	r3, r3, r5
 8008a18:	d418      	bmi.n	8008a4c <_malloc_r+0x8c>
 8008a1a:	2b0b      	cmp	r3, #11
 8008a1c:	d90f      	bls.n	8008a3e <_malloc_r+0x7e>
 8008a1e:	600b      	str	r3, [r1, #0]
 8008a20:	50cd      	str	r5, [r1, r3]
 8008a22:	18cc      	adds	r4, r1, r3
 8008a24:	4630      	mov	r0, r6
 8008a26:	f000 f9b3 	bl	8008d90 <__malloc_unlock>
 8008a2a:	f104 000b 	add.w	r0, r4, #11
 8008a2e:	1d23      	adds	r3, r4, #4
 8008a30:	f020 0007 	bic.w	r0, r0, #7
 8008a34:	1ac3      	subs	r3, r0, r3
 8008a36:	d0d3      	beq.n	80089e0 <_malloc_r+0x20>
 8008a38:	425a      	negs	r2, r3
 8008a3a:	50e2      	str	r2, [r4, r3]
 8008a3c:	e7d0      	b.n	80089e0 <_malloc_r+0x20>
 8008a3e:	428c      	cmp	r4, r1
 8008a40:	684b      	ldr	r3, [r1, #4]
 8008a42:	bf16      	itet	ne
 8008a44:	6063      	strne	r3, [r4, #4]
 8008a46:	6013      	streq	r3, [r2, #0]
 8008a48:	460c      	movne	r4, r1
 8008a4a:	e7eb      	b.n	8008a24 <_malloc_r+0x64>
 8008a4c:	460c      	mov	r4, r1
 8008a4e:	6849      	ldr	r1, [r1, #4]
 8008a50:	e7cc      	b.n	80089ec <_malloc_r+0x2c>
 8008a52:	1cc4      	adds	r4, r0, #3
 8008a54:	f024 0403 	bic.w	r4, r4, #3
 8008a58:	42a0      	cmp	r0, r4
 8008a5a:	d005      	beq.n	8008a68 <_malloc_r+0xa8>
 8008a5c:	1a21      	subs	r1, r4, r0
 8008a5e:	4630      	mov	r0, r6
 8008a60:	f000 f95a 	bl	8008d18 <_sbrk_r>
 8008a64:	3001      	adds	r0, #1
 8008a66:	d0cf      	beq.n	8008a08 <_malloc_r+0x48>
 8008a68:	6025      	str	r5, [r4, #0]
 8008a6a:	e7db      	b.n	8008a24 <_malloc_r+0x64>
 8008a6c:	20000228 	.word	0x20000228
 8008a70:	2000022c 	.word	0x2000022c

08008a74 <__ssputs_r>:
 8008a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a78:	688e      	ldr	r6, [r1, #8]
 8008a7a:	429e      	cmp	r6, r3
 8008a7c:	4682      	mov	sl, r0
 8008a7e:	460c      	mov	r4, r1
 8008a80:	4690      	mov	r8, r2
 8008a82:	4699      	mov	r9, r3
 8008a84:	d837      	bhi.n	8008af6 <__ssputs_r+0x82>
 8008a86:	898a      	ldrh	r2, [r1, #12]
 8008a88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a8c:	d031      	beq.n	8008af2 <__ssputs_r+0x7e>
 8008a8e:	6825      	ldr	r5, [r4, #0]
 8008a90:	6909      	ldr	r1, [r1, #16]
 8008a92:	1a6f      	subs	r7, r5, r1
 8008a94:	6965      	ldr	r5, [r4, #20]
 8008a96:	2302      	movs	r3, #2
 8008a98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a9c:	fb95 f5f3 	sdiv	r5, r5, r3
 8008aa0:	f109 0301 	add.w	r3, r9, #1
 8008aa4:	443b      	add	r3, r7
 8008aa6:	429d      	cmp	r5, r3
 8008aa8:	bf38      	it	cc
 8008aaa:	461d      	movcc	r5, r3
 8008aac:	0553      	lsls	r3, r2, #21
 8008aae:	d530      	bpl.n	8008b12 <__ssputs_r+0x9e>
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	f7ff ff85 	bl	80089c0 <_malloc_r>
 8008ab6:	4606      	mov	r6, r0
 8008ab8:	b950      	cbnz	r0, 8008ad0 <__ssputs_r+0x5c>
 8008aba:	230c      	movs	r3, #12
 8008abc:	f8ca 3000 	str.w	r3, [sl]
 8008ac0:	89a3      	ldrh	r3, [r4, #12]
 8008ac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ac6:	81a3      	strh	r3, [r4, #12]
 8008ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8008acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ad0:	463a      	mov	r2, r7
 8008ad2:	6921      	ldr	r1, [r4, #16]
 8008ad4:	f7ff fc32 	bl	800833c <memcpy>
 8008ad8:	89a3      	ldrh	r3, [r4, #12]
 8008ada:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ade:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ae2:	81a3      	strh	r3, [r4, #12]
 8008ae4:	6126      	str	r6, [r4, #16]
 8008ae6:	6165      	str	r5, [r4, #20]
 8008ae8:	443e      	add	r6, r7
 8008aea:	1bed      	subs	r5, r5, r7
 8008aec:	6026      	str	r6, [r4, #0]
 8008aee:	60a5      	str	r5, [r4, #8]
 8008af0:	464e      	mov	r6, r9
 8008af2:	454e      	cmp	r6, r9
 8008af4:	d900      	bls.n	8008af8 <__ssputs_r+0x84>
 8008af6:	464e      	mov	r6, r9
 8008af8:	4632      	mov	r2, r6
 8008afa:	4641      	mov	r1, r8
 8008afc:	6820      	ldr	r0, [r4, #0]
 8008afe:	f000 f92d 	bl	8008d5c <memmove>
 8008b02:	68a3      	ldr	r3, [r4, #8]
 8008b04:	1b9b      	subs	r3, r3, r6
 8008b06:	60a3      	str	r3, [r4, #8]
 8008b08:	6823      	ldr	r3, [r4, #0]
 8008b0a:	441e      	add	r6, r3
 8008b0c:	6026      	str	r6, [r4, #0]
 8008b0e:	2000      	movs	r0, #0
 8008b10:	e7dc      	b.n	8008acc <__ssputs_r+0x58>
 8008b12:	462a      	mov	r2, r5
 8008b14:	f000 f93d 	bl	8008d92 <_realloc_r>
 8008b18:	4606      	mov	r6, r0
 8008b1a:	2800      	cmp	r0, #0
 8008b1c:	d1e2      	bne.n	8008ae4 <__ssputs_r+0x70>
 8008b1e:	6921      	ldr	r1, [r4, #16]
 8008b20:	4650      	mov	r0, sl
 8008b22:	f7ff feff 	bl	8008924 <_free_r>
 8008b26:	e7c8      	b.n	8008aba <__ssputs_r+0x46>

08008b28 <_svfiprintf_r>:
 8008b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2c:	461d      	mov	r5, r3
 8008b2e:	898b      	ldrh	r3, [r1, #12]
 8008b30:	061f      	lsls	r7, r3, #24
 8008b32:	b09d      	sub	sp, #116	; 0x74
 8008b34:	4680      	mov	r8, r0
 8008b36:	460c      	mov	r4, r1
 8008b38:	4616      	mov	r6, r2
 8008b3a:	d50f      	bpl.n	8008b5c <_svfiprintf_r+0x34>
 8008b3c:	690b      	ldr	r3, [r1, #16]
 8008b3e:	b96b      	cbnz	r3, 8008b5c <_svfiprintf_r+0x34>
 8008b40:	2140      	movs	r1, #64	; 0x40
 8008b42:	f7ff ff3d 	bl	80089c0 <_malloc_r>
 8008b46:	6020      	str	r0, [r4, #0]
 8008b48:	6120      	str	r0, [r4, #16]
 8008b4a:	b928      	cbnz	r0, 8008b58 <_svfiprintf_r+0x30>
 8008b4c:	230c      	movs	r3, #12
 8008b4e:	f8c8 3000 	str.w	r3, [r8]
 8008b52:	f04f 30ff 	mov.w	r0, #4294967295
 8008b56:	e0c8      	b.n	8008cea <_svfiprintf_r+0x1c2>
 8008b58:	2340      	movs	r3, #64	; 0x40
 8008b5a:	6163      	str	r3, [r4, #20]
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b60:	2320      	movs	r3, #32
 8008b62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b66:	2330      	movs	r3, #48	; 0x30
 8008b68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b6c:	9503      	str	r5, [sp, #12]
 8008b6e:	f04f 0b01 	mov.w	fp, #1
 8008b72:	4637      	mov	r7, r6
 8008b74:	463d      	mov	r5, r7
 8008b76:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008b7a:	b10b      	cbz	r3, 8008b80 <_svfiprintf_r+0x58>
 8008b7c:	2b25      	cmp	r3, #37	; 0x25
 8008b7e:	d13e      	bne.n	8008bfe <_svfiprintf_r+0xd6>
 8008b80:	ebb7 0a06 	subs.w	sl, r7, r6
 8008b84:	d00b      	beq.n	8008b9e <_svfiprintf_r+0x76>
 8008b86:	4653      	mov	r3, sl
 8008b88:	4632      	mov	r2, r6
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	4640      	mov	r0, r8
 8008b8e:	f7ff ff71 	bl	8008a74 <__ssputs_r>
 8008b92:	3001      	adds	r0, #1
 8008b94:	f000 80a4 	beq.w	8008ce0 <_svfiprintf_r+0x1b8>
 8008b98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b9a:	4453      	add	r3, sl
 8008b9c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b9e:	783b      	ldrb	r3, [r7, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	f000 809d 	beq.w	8008ce0 <_svfiprintf_r+0x1b8>
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bb0:	9304      	str	r3, [sp, #16]
 8008bb2:	9307      	str	r3, [sp, #28]
 8008bb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bb8:	931a      	str	r3, [sp, #104]	; 0x68
 8008bba:	462f      	mov	r7, r5
 8008bbc:	2205      	movs	r2, #5
 8008bbe:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008bc2:	4850      	ldr	r0, [pc, #320]	; (8008d04 <_svfiprintf_r+0x1dc>)
 8008bc4:	f7f7 fb14 	bl	80001f0 <memchr>
 8008bc8:	9b04      	ldr	r3, [sp, #16]
 8008bca:	b9d0      	cbnz	r0, 8008c02 <_svfiprintf_r+0xda>
 8008bcc:	06d9      	lsls	r1, r3, #27
 8008bce:	bf44      	itt	mi
 8008bd0:	2220      	movmi	r2, #32
 8008bd2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008bd6:	071a      	lsls	r2, r3, #28
 8008bd8:	bf44      	itt	mi
 8008bda:	222b      	movmi	r2, #43	; 0x2b
 8008bdc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008be0:	782a      	ldrb	r2, [r5, #0]
 8008be2:	2a2a      	cmp	r2, #42	; 0x2a
 8008be4:	d015      	beq.n	8008c12 <_svfiprintf_r+0xea>
 8008be6:	9a07      	ldr	r2, [sp, #28]
 8008be8:	462f      	mov	r7, r5
 8008bea:	2000      	movs	r0, #0
 8008bec:	250a      	movs	r5, #10
 8008bee:	4639      	mov	r1, r7
 8008bf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bf4:	3b30      	subs	r3, #48	; 0x30
 8008bf6:	2b09      	cmp	r3, #9
 8008bf8:	d94d      	bls.n	8008c96 <_svfiprintf_r+0x16e>
 8008bfa:	b1b8      	cbz	r0, 8008c2c <_svfiprintf_r+0x104>
 8008bfc:	e00f      	b.n	8008c1e <_svfiprintf_r+0xf6>
 8008bfe:	462f      	mov	r7, r5
 8008c00:	e7b8      	b.n	8008b74 <_svfiprintf_r+0x4c>
 8008c02:	4a40      	ldr	r2, [pc, #256]	; (8008d04 <_svfiprintf_r+0x1dc>)
 8008c04:	1a80      	subs	r0, r0, r2
 8008c06:	fa0b f000 	lsl.w	r0, fp, r0
 8008c0a:	4318      	orrs	r0, r3
 8008c0c:	9004      	str	r0, [sp, #16]
 8008c0e:	463d      	mov	r5, r7
 8008c10:	e7d3      	b.n	8008bba <_svfiprintf_r+0x92>
 8008c12:	9a03      	ldr	r2, [sp, #12]
 8008c14:	1d11      	adds	r1, r2, #4
 8008c16:	6812      	ldr	r2, [r2, #0]
 8008c18:	9103      	str	r1, [sp, #12]
 8008c1a:	2a00      	cmp	r2, #0
 8008c1c:	db01      	blt.n	8008c22 <_svfiprintf_r+0xfa>
 8008c1e:	9207      	str	r2, [sp, #28]
 8008c20:	e004      	b.n	8008c2c <_svfiprintf_r+0x104>
 8008c22:	4252      	negs	r2, r2
 8008c24:	f043 0302 	orr.w	r3, r3, #2
 8008c28:	9207      	str	r2, [sp, #28]
 8008c2a:	9304      	str	r3, [sp, #16]
 8008c2c:	783b      	ldrb	r3, [r7, #0]
 8008c2e:	2b2e      	cmp	r3, #46	; 0x2e
 8008c30:	d10c      	bne.n	8008c4c <_svfiprintf_r+0x124>
 8008c32:	787b      	ldrb	r3, [r7, #1]
 8008c34:	2b2a      	cmp	r3, #42	; 0x2a
 8008c36:	d133      	bne.n	8008ca0 <_svfiprintf_r+0x178>
 8008c38:	9b03      	ldr	r3, [sp, #12]
 8008c3a:	1d1a      	adds	r2, r3, #4
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	9203      	str	r2, [sp, #12]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	bfb8      	it	lt
 8008c44:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c48:	3702      	adds	r7, #2
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	4d2e      	ldr	r5, [pc, #184]	; (8008d08 <_svfiprintf_r+0x1e0>)
 8008c4e:	7839      	ldrb	r1, [r7, #0]
 8008c50:	2203      	movs	r2, #3
 8008c52:	4628      	mov	r0, r5
 8008c54:	f7f7 facc 	bl	80001f0 <memchr>
 8008c58:	b138      	cbz	r0, 8008c6a <_svfiprintf_r+0x142>
 8008c5a:	2340      	movs	r3, #64	; 0x40
 8008c5c:	1b40      	subs	r0, r0, r5
 8008c5e:	fa03 f000 	lsl.w	r0, r3, r0
 8008c62:	9b04      	ldr	r3, [sp, #16]
 8008c64:	4303      	orrs	r3, r0
 8008c66:	3701      	adds	r7, #1
 8008c68:	9304      	str	r3, [sp, #16]
 8008c6a:	7839      	ldrb	r1, [r7, #0]
 8008c6c:	4827      	ldr	r0, [pc, #156]	; (8008d0c <_svfiprintf_r+0x1e4>)
 8008c6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c72:	2206      	movs	r2, #6
 8008c74:	1c7e      	adds	r6, r7, #1
 8008c76:	f7f7 fabb 	bl	80001f0 <memchr>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d038      	beq.n	8008cf0 <_svfiprintf_r+0x1c8>
 8008c7e:	4b24      	ldr	r3, [pc, #144]	; (8008d10 <_svfiprintf_r+0x1e8>)
 8008c80:	bb13      	cbnz	r3, 8008cc8 <_svfiprintf_r+0x1a0>
 8008c82:	9b03      	ldr	r3, [sp, #12]
 8008c84:	3307      	adds	r3, #7
 8008c86:	f023 0307 	bic.w	r3, r3, #7
 8008c8a:	3308      	adds	r3, #8
 8008c8c:	9303      	str	r3, [sp, #12]
 8008c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c90:	444b      	add	r3, r9
 8008c92:	9309      	str	r3, [sp, #36]	; 0x24
 8008c94:	e76d      	b.n	8008b72 <_svfiprintf_r+0x4a>
 8008c96:	fb05 3202 	mla	r2, r5, r2, r3
 8008c9a:	2001      	movs	r0, #1
 8008c9c:	460f      	mov	r7, r1
 8008c9e:	e7a6      	b.n	8008bee <_svfiprintf_r+0xc6>
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	3701      	adds	r7, #1
 8008ca4:	9305      	str	r3, [sp, #20]
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	250a      	movs	r5, #10
 8008caa:	4638      	mov	r0, r7
 8008cac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cb0:	3a30      	subs	r2, #48	; 0x30
 8008cb2:	2a09      	cmp	r2, #9
 8008cb4:	d903      	bls.n	8008cbe <_svfiprintf_r+0x196>
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d0c8      	beq.n	8008c4c <_svfiprintf_r+0x124>
 8008cba:	9105      	str	r1, [sp, #20]
 8008cbc:	e7c6      	b.n	8008c4c <_svfiprintf_r+0x124>
 8008cbe:	fb05 2101 	mla	r1, r5, r1, r2
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	4607      	mov	r7, r0
 8008cc6:	e7f0      	b.n	8008caa <_svfiprintf_r+0x182>
 8008cc8:	ab03      	add	r3, sp, #12
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	4622      	mov	r2, r4
 8008cce:	4b11      	ldr	r3, [pc, #68]	; (8008d14 <_svfiprintf_r+0x1ec>)
 8008cd0:	a904      	add	r1, sp, #16
 8008cd2:	4640      	mov	r0, r8
 8008cd4:	f7fe f8ee 	bl	8006eb4 <_printf_float>
 8008cd8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008cdc:	4681      	mov	r9, r0
 8008cde:	d1d6      	bne.n	8008c8e <_svfiprintf_r+0x166>
 8008ce0:	89a3      	ldrh	r3, [r4, #12]
 8008ce2:	065b      	lsls	r3, r3, #25
 8008ce4:	f53f af35 	bmi.w	8008b52 <_svfiprintf_r+0x2a>
 8008ce8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cea:	b01d      	add	sp, #116	; 0x74
 8008cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf0:	ab03      	add	r3, sp, #12
 8008cf2:	9300      	str	r3, [sp, #0]
 8008cf4:	4622      	mov	r2, r4
 8008cf6:	4b07      	ldr	r3, [pc, #28]	; (8008d14 <_svfiprintf_r+0x1ec>)
 8008cf8:	a904      	add	r1, sp, #16
 8008cfa:	4640      	mov	r0, r8
 8008cfc:	f7fe fb90 	bl	8007420 <_printf_i>
 8008d00:	e7ea      	b.n	8008cd8 <_svfiprintf_r+0x1b0>
 8008d02:	bf00      	nop
 8008d04:	0800925c 	.word	0x0800925c
 8008d08:	08009262 	.word	0x08009262
 8008d0c:	08009266 	.word	0x08009266
 8008d10:	08006eb5 	.word	0x08006eb5
 8008d14:	08008a75 	.word	0x08008a75

08008d18 <_sbrk_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	4c06      	ldr	r4, [pc, #24]	; (8008d34 <_sbrk_r+0x1c>)
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	4605      	mov	r5, r0
 8008d20:	4608      	mov	r0, r1
 8008d22:	6023      	str	r3, [r4, #0]
 8008d24:	f7f9 ffae 	bl	8002c84 <_sbrk>
 8008d28:	1c43      	adds	r3, r0, #1
 8008d2a:	d102      	bne.n	8008d32 <_sbrk_r+0x1a>
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	b103      	cbz	r3, 8008d32 <_sbrk_r+0x1a>
 8008d30:	602b      	str	r3, [r5, #0]
 8008d32:	bd38      	pop	{r3, r4, r5, pc}
 8008d34:	200004c0 	.word	0x200004c0

08008d38 <__ascii_mbtowc>:
 8008d38:	b082      	sub	sp, #8
 8008d3a:	b901      	cbnz	r1, 8008d3e <__ascii_mbtowc+0x6>
 8008d3c:	a901      	add	r1, sp, #4
 8008d3e:	b142      	cbz	r2, 8008d52 <__ascii_mbtowc+0x1a>
 8008d40:	b14b      	cbz	r3, 8008d56 <__ascii_mbtowc+0x1e>
 8008d42:	7813      	ldrb	r3, [r2, #0]
 8008d44:	600b      	str	r3, [r1, #0]
 8008d46:	7812      	ldrb	r2, [r2, #0]
 8008d48:	1c10      	adds	r0, r2, #0
 8008d4a:	bf18      	it	ne
 8008d4c:	2001      	movne	r0, #1
 8008d4e:	b002      	add	sp, #8
 8008d50:	4770      	bx	lr
 8008d52:	4610      	mov	r0, r2
 8008d54:	e7fb      	b.n	8008d4e <__ascii_mbtowc+0x16>
 8008d56:	f06f 0001 	mvn.w	r0, #1
 8008d5a:	e7f8      	b.n	8008d4e <__ascii_mbtowc+0x16>

08008d5c <memmove>:
 8008d5c:	4288      	cmp	r0, r1
 8008d5e:	b510      	push	{r4, lr}
 8008d60:	eb01 0302 	add.w	r3, r1, r2
 8008d64:	d807      	bhi.n	8008d76 <memmove+0x1a>
 8008d66:	1e42      	subs	r2, r0, #1
 8008d68:	4299      	cmp	r1, r3
 8008d6a:	d00a      	beq.n	8008d82 <memmove+0x26>
 8008d6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d70:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008d74:	e7f8      	b.n	8008d68 <memmove+0xc>
 8008d76:	4283      	cmp	r3, r0
 8008d78:	d9f5      	bls.n	8008d66 <memmove+0xa>
 8008d7a:	1881      	adds	r1, r0, r2
 8008d7c:	1ad2      	subs	r2, r2, r3
 8008d7e:	42d3      	cmn	r3, r2
 8008d80:	d100      	bne.n	8008d84 <memmove+0x28>
 8008d82:	bd10      	pop	{r4, pc}
 8008d84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d88:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008d8c:	e7f7      	b.n	8008d7e <memmove+0x22>

08008d8e <__malloc_lock>:
 8008d8e:	4770      	bx	lr

08008d90 <__malloc_unlock>:
 8008d90:	4770      	bx	lr

08008d92 <_realloc_r>:
 8008d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d94:	4607      	mov	r7, r0
 8008d96:	4614      	mov	r4, r2
 8008d98:	460e      	mov	r6, r1
 8008d9a:	b921      	cbnz	r1, 8008da6 <_realloc_r+0x14>
 8008d9c:	4611      	mov	r1, r2
 8008d9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008da2:	f7ff be0d 	b.w	80089c0 <_malloc_r>
 8008da6:	b922      	cbnz	r2, 8008db2 <_realloc_r+0x20>
 8008da8:	f7ff fdbc 	bl	8008924 <_free_r>
 8008dac:	4625      	mov	r5, r4
 8008dae:	4628      	mov	r0, r5
 8008db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008db2:	f000 f821 	bl	8008df8 <_malloc_usable_size_r>
 8008db6:	42a0      	cmp	r0, r4
 8008db8:	d20f      	bcs.n	8008dda <_realloc_r+0x48>
 8008dba:	4621      	mov	r1, r4
 8008dbc:	4638      	mov	r0, r7
 8008dbe:	f7ff fdff 	bl	80089c0 <_malloc_r>
 8008dc2:	4605      	mov	r5, r0
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	d0f2      	beq.n	8008dae <_realloc_r+0x1c>
 8008dc8:	4631      	mov	r1, r6
 8008dca:	4622      	mov	r2, r4
 8008dcc:	f7ff fab6 	bl	800833c <memcpy>
 8008dd0:	4631      	mov	r1, r6
 8008dd2:	4638      	mov	r0, r7
 8008dd4:	f7ff fda6 	bl	8008924 <_free_r>
 8008dd8:	e7e9      	b.n	8008dae <_realloc_r+0x1c>
 8008dda:	4635      	mov	r5, r6
 8008ddc:	e7e7      	b.n	8008dae <_realloc_r+0x1c>

08008dde <__ascii_wctomb>:
 8008dde:	b149      	cbz	r1, 8008df4 <__ascii_wctomb+0x16>
 8008de0:	2aff      	cmp	r2, #255	; 0xff
 8008de2:	bf85      	ittet	hi
 8008de4:	238a      	movhi	r3, #138	; 0x8a
 8008de6:	6003      	strhi	r3, [r0, #0]
 8008de8:	700a      	strbls	r2, [r1, #0]
 8008dea:	f04f 30ff 	movhi.w	r0, #4294967295
 8008dee:	bf98      	it	ls
 8008df0:	2001      	movls	r0, #1
 8008df2:	4770      	bx	lr
 8008df4:	4608      	mov	r0, r1
 8008df6:	4770      	bx	lr

08008df8 <_malloc_usable_size_r>:
 8008df8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dfc:	1f18      	subs	r0, r3, #4
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	bfbc      	itt	lt
 8008e02:	580b      	ldrlt	r3, [r1, r0]
 8008e04:	18c0      	addlt	r0, r0, r3
 8008e06:	4770      	bx	lr

08008e08 <_init>:
 8008e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0a:	bf00      	nop
 8008e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e0e:	bc08      	pop	{r3}
 8008e10:	469e      	mov	lr, r3
 8008e12:	4770      	bx	lr

08008e14 <_fini>:
 8008e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e16:	bf00      	nop
 8008e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e1a:	bc08      	pop	{r3}
 8008e1c:	469e      	mov	lr, r3
 8008e1e:	4770      	bx	lr
