\subsection{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers Struct Reference}
\label{struct_power_c_c3200___n_v_i_c_registers}\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}


N\+V\+I\+C registers that need to be save on entering L\+P\+D\+S.  




{\ttfamily \#include $<$Power\+C\+C3200.\+h$>$}

\subsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a74fc1ecc344c0abca6ec895aae4950c2}{vector\+Table}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_ae496eff43873c94c5848b60affc4053c}{aux\+Ctrl}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a934e142bb77cb368d3d1a6a85042aac2}{int\+Ctrl\+State}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_aaecf0147c3607a13b31d579ebde8d77c}{app\+Int}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a7c56160a6a6874fe751a49cf3d699d6b}{sys\+Ctrl}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_af46d1a1ebd426a59c633cecc37b3f255}{config\+Ctrl}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a66def31675e8a8d9ecfac0c43af72429}{sys\+Pri1}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_acad3d32f1d56b605087b8a776618a467}{sys\+Pri2}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_ab8109885d9058b0e276f73c3264dc930}{sys\+Pri3}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a00115c291df96fad7f18a0cafd8f6228}{sys\+Hcrs}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a841a7631b36189be419aeaeccd77186b}{systick\+Ctrl}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a6b61732d4517b488b2b65689ddd53406}{systick\+Reload}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a92ef14f85fd6d8c1a2ca1838aca7d33c}{systick\+Calib}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_a8b1f7269c5d56f88a03b34431e2982d6}{int\+Set\+En} \mbox{[}\hyperlink{_power_c_c3200_8h_ae8be40b57cc2977d11d8e433905626b0}{Power\+C\+C3200\+\_\+num\+N\+V\+I\+C\+Set\+Enable\+Regs}\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_power_c_c3200___n_v_i_c_registers_aa01c82b18988c8453821515fab04412a}{int\+Priority} \mbox{[}\hyperlink{_power_c_c3200_8h_aa9308e92f793082775a42d2dc7f62098}{Power\+C\+C3200\+\_\+num\+N\+V\+I\+C\+Int\+Priority}\mbox{]}
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
N\+V\+I\+C registers that need to be save on entering L\+P\+D\+S. 

\subsubsection{Field Documentation}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!vector\+Table@{vector\+Table}}
\index{vector\+Table@{vector\+Table}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{vector\+Table}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::vector\+Table}\label{struct_power_c_c3200___n_v_i_c_registers_a74fc1ecc344c0abca6ec895aae4950c2}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!aux\+Ctrl@{aux\+Ctrl}}
\index{aux\+Ctrl@{aux\+Ctrl}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{aux\+Ctrl}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::aux\+Ctrl}\label{struct_power_c_c3200___n_v_i_c_registers_ae496eff43873c94c5848b60affc4053c}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!int\+Ctrl\+State@{int\+Ctrl\+State}}
\index{int\+Ctrl\+State@{int\+Ctrl\+State}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{int\+Ctrl\+State}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::int\+Ctrl\+State}\label{struct_power_c_c3200___n_v_i_c_registers_a934e142bb77cb368d3d1a6a85042aac2}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!app\+Int@{app\+Int}}
\index{app\+Int@{app\+Int}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{app\+Int}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::app\+Int}\label{struct_power_c_c3200___n_v_i_c_registers_aaecf0147c3607a13b31d579ebde8d77c}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!sys\+Ctrl@{sys\+Ctrl}}
\index{sys\+Ctrl@{sys\+Ctrl}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{sys\+Ctrl}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::sys\+Ctrl}\label{struct_power_c_c3200___n_v_i_c_registers_a7c56160a6a6874fe751a49cf3d699d6b}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!config\+Ctrl@{config\+Ctrl}}
\index{config\+Ctrl@{config\+Ctrl}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{config\+Ctrl}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::config\+Ctrl}\label{struct_power_c_c3200___n_v_i_c_registers_af46d1a1ebd426a59c633cecc37b3f255}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!sys\+Pri1@{sys\+Pri1}}
\index{sys\+Pri1@{sys\+Pri1}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{sys\+Pri1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::sys\+Pri1}\label{struct_power_c_c3200___n_v_i_c_registers_a66def31675e8a8d9ecfac0c43af72429}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!sys\+Pri2@{sys\+Pri2}}
\index{sys\+Pri2@{sys\+Pri2}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{sys\+Pri2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::sys\+Pri2}\label{struct_power_c_c3200___n_v_i_c_registers_acad3d32f1d56b605087b8a776618a467}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!sys\+Pri3@{sys\+Pri3}}
\index{sys\+Pri3@{sys\+Pri3}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{sys\+Pri3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::sys\+Pri3}\label{struct_power_c_c3200___n_v_i_c_registers_ab8109885d9058b0e276f73c3264dc930}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!sys\+Hcrs@{sys\+Hcrs}}
\index{sys\+Hcrs@{sys\+Hcrs}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{sys\+Hcrs}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::sys\+Hcrs}\label{struct_power_c_c3200___n_v_i_c_registers_a00115c291df96fad7f18a0cafd8f6228}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!systick\+Ctrl@{systick\+Ctrl}}
\index{systick\+Ctrl@{systick\+Ctrl}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{systick\+Ctrl}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::systick\+Ctrl}\label{struct_power_c_c3200___n_v_i_c_registers_a841a7631b36189be419aeaeccd77186b}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!systick\+Reload@{systick\+Reload}}
\index{systick\+Reload@{systick\+Reload}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{systick\+Reload}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::systick\+Reload}\label{struct_power_c_c3200___n_v_i_c_registers_a6b61732d4517b488b2b65689ddd53406}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!systick\+Calib@{systick\+Calib}}
\index{systick\+Calib@{systick\+Calib}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{systick\+Calib}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::systick\+Calib}\label{struct_power_c_c3200___n_v_i_c_registers_a92ef14f85fd6d8c1a2ca1838aca7d33c}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!int\+Set\+En@{int\+Set\+En}}
\index{int\+Set\+En@{int\+Set\+En}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{int\+Set\+En}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::int\+Set\+En\mbox{[}{\bf Power\+C\+C3200\+\_\+num\+N\+V\+I\+C\+Set\+Enable\+Regs}\mbox{]}}\label{struct_power_c_c3200___n_v_i_c_registers_a8b1f7269c5d56f88a03b34431e2982d6}
\index{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}!int\+Priority@{int\+Priority}}
\index{int\+Priority@{int\+Priority}!Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers@{Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers}}
\paragraph[{int\+Priority}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Power\+C\+C3200\+\_\+\+N\+V\+I\+C\+Registers\+::int\+Priority\mbox{[}{\bf Power\+C\+C3200\+\_\+num\+N\+V\+I\+C\+Int\+Priority}\mbox{]}}\label{struct_power_c_c3200___n_v_i_c_registers_aa01c82b18988c8453821515fab04412a}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{_power_c_c3200_8h}{Power\+C\+C3200.\+h}\end{DoxyCompactItemize}
