Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: parking_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parking_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parking_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : parking_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\xilinx_workspace\parking_top\select_num_cars.vhd" into library work
Parsing entity <select_num_cars>.
Parsing architecture <Behavioral> of entity <select_num_cars>.
Parsing VHDL file "C:\xilinx_workspace\parking_top\parking_encoder.vhd" into library work
Parsing entity <parking_encoder>.
Parsing architecture <Behavioral> of entity <parking_encoder>.
Parsing VHDL file "C:\xilinx_workspace\parking_top\d_flipflop_out4bit.vhd" into library work
Parsing entity <d_flipflop_out4bit>.
Parsing architecture <Behavioral> of entity <d_flipflop_out4bit>.
Parsing VHDL file "C:\xilinx_workspace\parking_top\counter_4bit.vhd" into library work
Parsing entity <counter_4bit>.
Parsing architecture <Behavioral> of entity <counter_4bit>.
Parsing VHDL file "C:\xilinx_workspace\parking_top\clk_divider.vhd" into library work
Parsing entity <clk_divider>.
Parsing architecture <Behavioral> of entity <clk_divider>.
Parsing VHDL file "C:\xilinx_workspace\parking_top\bcd_7seg_decoder.vhd" into library work
Parsing entity <bcd_7seg_decoder>.
Parsing architecture <Behavioral> of entity <bcd_7seg_decoder>.
Parsing VHDL file "C:\xilinx_workspace\parking_top\parking_top.vhd" into library work
Parsing entity <parking_top>.
Parsing architecture <Behavioral> of entity <parking_top>.
WARNING:HDLCompiler:946 - "C:\xilinx_workspace\parking_top\parking_top.vhd" Line 115: Actual for formal port ir1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\xilinx_workspace\parking_top\parking_top.vhd" Line 116: Actual for formal port ir2 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\xilinx_workspace\parking_top\parking_top.vhd" Line 117: Actual for formal port ir3 is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <parking_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <parking_encoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter_4bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <d_flipflop_out4bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <select_num_cars> (architecture <Behavioral>) from library <work>.

Elaborating entity <bcd_7seg_decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_divider> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\xilinx_workspace\parking_top\clk_divider.vhd" Line 56: tmp should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <parking_top>.
    Related source file is "C:\xilinx_workspace\parking_top\parking_top.vhd".
    Summary:
	no macro.
Unit <parking_top> synthesized.

Synthesizing Unit <parking_encoder>.
    Related source file is "C:\xilinx_workspace\parking_top\parking_encoder.vhd".
    Summary:
	no macro.
Unit <parking_encoder> synthesized.

Synthesizing Unit <counter_4bit>.
    Related source file is "C:\xilinx_workspace\parking_top\counter_4bit.vhd".
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_7_o_add_0_OUT> created at line 46.
    Found 4-bit comparator lessequal for signal <n0001> created at line 47
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <counter_4bit> synthesized.

Synthesizing Unit <d_flipflop_out4bit>.
    Related source file is "C:\xilinx_workspace\parking_top\d_flipflop_out4bit.vhd".
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <d_flipflop_out4bit> synthesized.

Synthesizing Unit <select_num_cars>.
    Related source file is "C:\xilinx_workspace\parking_top\select_num_cars.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <select_num_cars> synthesized.

Synthesizing Unit <bcd_7seg_decoder>.
    Related source file is "C:\xilinx_workspace\parking_top\bcd_7seg_decoder.vhd".
    Found 16x7-bit Read Only RAM for signal <Seven_Segment>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_7seg_decoder> synthesized.

Synthesizing Unit <clk_divider>.
    Related source file is "C:\xilinx_workspace\parking_top\clk_divider.vhd".
    Found 1-bit register for signal <tmp>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_12_o_add_0_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <clk_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bcd_7seg_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Seven_Segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <B_in>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Seven_Segment> |          |
    -----------------------------------------------------------------------
Unit <bcd_7seg_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_divider> synthesized (advanced).

Synthesizing (advanced) Unit <counter_4bit>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter_4bit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <parking_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block parking_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : parking_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 157
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 35
#      LUT3                        : 7
#      LUT4                        : 3
#      LUT6                        : 15
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 41
#      FD                          : 33
#      FDC                         : 4
#      FDC_1                       : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 8
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  11440     0%  
 Number of Slice LUTs:                   92  out of   5720     1%  
    Number used as Logic:                92  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     93
   Number with an unused Flip Flop:      52  out of     93    55%  
   Number with an unused LUT:             1  out of     93     1%  
   Number of fully used LUT-FF pairs:    40  out of     93    43%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_out1(clk_out11:O)              | NONE(*)(Block2/Q_3)    | 4     |
clk_out2(clk_out21:O)              | NONE(*)(Block1/count_0)| 4     |
CLK_in                             | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.947ns (Maximum Frequency: 202.143MHz)
   Minimum input arrival time before clock: 2.590ns
   Maximum output required time after clock: 6.867ns
   Maximum combinational path delay: 8.011ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_out2'
  Clock period: 2.198ns (frequency: 454.959MHz)
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Delay:               2.198ns (Levels of Logic = 1)
  Source:            Block1/count_3 (FF)
  Destination:       Block1/count_2 (FF)
  Source Clock:      clk_out2 rising
  Destination Clock: clk_out2 rising

  Data Path: Block1/count_3 to Block1/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.525   1.345  Block1/count_3 (Block1/count_3)
     LUT4:I0->O            1   0.254   0.000  Block1/Mcount_count_xor<2>11 (Block1/Mcount_count2)
     FDC:D                     0.074          Block1/count_2
    ----------------------------------------
    Total                      2.198ns (0.853ns logic, 1.345ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_in'
  Clock period: 4.947ns (frequency: 202.143MHz)
  Total number of paths / destination ports: 1586 / 33
-------------------------------------------------------------------------
Delay:               4.947ns (Levels of Logic = 3)
  Source:            Block5/count_25 (FF)
  Destination:       Block5/count_0 (FF)
  Source Clock:      CLK_in rising
  Destination Clock: CLK_in rising

  Data Path: Block5/count_25 to Block5/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  Block5/count_25 (Block5/count_25)
     LUT6:I0->O            3   0.254   1.196  Block5/GND_12_o_count[31]_equal_2_o<31>5 (Block5/GND_12_o_count[31]_equal_2_o<31>4)
     LUT6:I1->O           17   0.254   1.209  Block5/GND_12_o_count[31]_equal_2_o<31>7 (Block5/GND_12_o_count[31]_equal_2_o)
     LUT2:I1->O            1   0.254   0.000  Block5/count_0_rstpot (Block5/count_0_rstpot)
     FD:D                      0.074          Block5/count_0
    ----------------------------------------
    Total                      4.947ns (1.361ns logic, 3.586ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_out1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.590ns (Levels of Logic = 1)
  Source:            RST_DATA (PAD)
  Destination:       Block2/Q_3 (FF)
  Destination Clock: clk_out1 falling

  Data Path: RST_DATA to Block2/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.803  RST_DATA_IBUF (RST_DATA_IBUF)
     FDC_1:CLR                 0.459          Block2/Q_0
    ----------------------------------------
    Total                      2.590ns (1.787ns logic, 0.803ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_out2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.590ns (Levels of Logic = 1)
  Source:            RST_COUNTER (PAD)
  Destination:       Block1/count_0 (FF)
  Destination Clock: clk_out2 rising

  Data Path: RST_COUNTER to Block1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.803  RST_COUNTER_IBUF (RST_COUNTER_IBUF)
     FDC:CLR                   0.459          Block1/count_0
    ----------------------------------------
    Total                      2.590ns (1.787ns logic, 0.803ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_out1'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              6.777ns (Levels of Logic = 3)
  Source:            Block2/Q_1 (FF)
  Destination:       A (PAD)
  Source Clock:      clk_out1 falling

  Data Path: Block2/Q_1 to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.525   0.790  Block2/Q_1 (Block2/Q_1)
     LUT3:I1->O            7   0.250   1.365  Block3/Mmux_Z21 (out_select<1>)
     LUT6:I0->O            1   0.254   0.681  Block4/Mram_Seven_Segment61 (A_OBUF)
     OBUF:I->O                 2.912          A_OBUF (A)
    ----------------------------------------
    Total                      6.777ns (3.941ns logic, 2.836ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_out2'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              6.867ns (Levels of Logic = 3)
  Source:            Block1/count_1 (FF)
  Destination:       A (PAD)
  Source Clock:      clk_out2 rising

  Data Path: Block1/count_1 to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   0.876  Block1/count_1 (Block1/count_1)
     LUT3:I2->O            7   0.254   1.365  Block3/Mmux_Z21 (out_select<1>)
     LUT6:I0->O            1   0.254   0.681  Block4/Mram_Seven_Segment61 (A_OBUF)
     OBUF:I->O                 2.912          A_OBUF (A)
    ----------------------------------------
    Total                      6.867ns (3.945ns logic, 2.922ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               8.011ns (Levels of Logic = 4)
  Source:            SW_FPGA (PAD)
  Destination:       A (PAD)

  Data Path: SW_FPGA to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.236  SW_FPGA_IBUF (SW_FPGA_IBUF)
     LUT3:I0->O            7   0.235   1.365  Block3/Mmux_Z21 (out_select<1>)
     LUT6:I0->O            1   0.254   0.681  Block4/Mram_Seven_Segment61 (A_OBUF)
     OBUF:I->O                 2.912          A_OBUF (A)
    ----------------------------------------
    Total                      8.011ns (4.729ns logic, 3.282ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_in         |    4.947|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_out1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_out2       |         |         |    1.667|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_out2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_out2       |    2.198|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.96 secs
 
--> 

Total memory usage is 4502512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

