Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 23 13:42:24 2025
| Host         : Diego running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           20 |
| No           | No                    | Yes                    |              31 |           15 |
| No           | Yes                   | No                     |             159 |           44 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              11 |            4 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  SCLK_IBUF_BUFG | Inst_SpiSlave/PLANTA_ACTUAL[0]_i_1_n_0   |                                          |                1 |              1 |         1.00 |
|  SCLK_IBUF_BUFG | Inst_SpiSlave/PLANTA_PANEL[0]_i_1_n_0    | Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0  |                1 |              1 |         1.00 |
|  SCLK_IBUF_BUFG | Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2_n_0  | Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  |                                          | Inst_Motor_Ascensor/PWM11_carry__0_n_4   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG  |                                          | Inst_Motor_Puerta/PWM11_carry__0_n_4     |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG  | Inst_FMS/FSM_onehot_cur_state_reg[7]_0   | Emergencia_top_IBUF                      |                1 |              4 |         4.00 |
|  SCLK_IBUF_BUFG |                                          |                                          |                2 |              6 |         3.00 |
|  SCLK_IBUF_BUFG |                                          | Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG  | Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0 | Emergencia_top_IBUF                      |                3 |              7 |         2.33 |
|  SCLK_IBUF_BUFG | Inst_SpiSlave/data_reg[6]_i_1_n_0        |                                          |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG  |                                          | Emergencia_top_IBUF                      |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG  |                                          | Inst_Motor_Ascensor/count[15]_i_1__0_n_0 |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG  |                                          | Inst_Motor_Puerta/count[15]_i_1_n_0      |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG  |                                          | Inst_FMS/contador_abierto_i[31]_i_1_n_0  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG  |                                          | Inst_FMS/contador_abrir_i[31]_i_1_n_0    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG  |                                          | Inst_FMS/contador_cerrar_i[31]_i_1_n_0   |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG  | Inst_FMS/contador_estado_0_0             | Inst_FMS/contador_estado_0[31]_i_1_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG  |                                          | Inst_Sincronizador/SR[0]                 |               13 |             39 |         3.00 |
|  clk_IBUF_BUFG  |                                          |                                          |               18 |             40 |         2.22 |
+-----------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+


