vcs -full64 /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/BER_TX.v /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/CLKEN.v /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/DEC_CNT.v /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/FRAME_GEN.v /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/PAT_GEN.v /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/DEBOUNCE.v /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/ERROR_INJ.v /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/GEN_CNT.v /home/users8/cz584688/ece527/AsicDesign/lab3/sourcecode/tb_BER_TX.v

simv | tee /home/users8/cz584688/ece527/AsicDesign/lab3/simulation/lab3.log
