/*
  Â© 2021 Intel Corporation
  SPDX-License-Identifier: MPL-2.0
*/
dml 1.2;
device test;
bitorder be;

// Test is not relevant for 1.4

template b {
    // Slice on write
    register r1 size 2 @ 0 {
        method write(value) {
            $this = value[0:15];
        }
    }
    register r2 size 4 @ 4 {
        field h [0:15] {
            method write(value) {
                $this = value[0:15];
            }
        }
        field l [16:31] {
            method write(value) {
                $this = value[0:15];
            }
        }
    }

    // Slice on read
    register r3 size 2 @ 8 {
        method read -> (value) {
            value[0:15] = $this;
        }
    }
    register r4 size 4 @ 12 {
        field h [0:15] {
            method read -> (value) {
                value[0:15] = $this;
            }
        }
        field l [16:31] {
            method read -> (value) {
                value[0:15] = $this;
            }
        }
    }
}

bank b1 is (b) {
    parameter partial = false;
    parameter overlapping = false;
}
bank b2 is (b) {
    parameter partial = false;
    parameter overlapping = true;
}
bank b3 is (b) {
    parameter partial = true;
    parameter overlapping = false;
}
bank b4 is (b) {
    parameter partial = true;
    parameter overlapping = true;
}
