<inh f='llvm/llvm/include/llvm/CodeGen/MachinePassRegistry.h' l='48' c='llvm::MachinePassRegistryNode'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='135' ll='166'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='155' c='_ZNK4llvm20MachineSchedRegistry7getNextEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='156' c='_ZNK4llvm20MachineSchedRegistry7getNextEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='159' c='_ZN4llvm20MachineSchedRegistry7getListEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='160' c='_ZN4llvm20MachineSchedRegistry7getListEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='275'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='280'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3463'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3718'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3720'/>
<size>48</size>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='133'>/// MachineSchedRegistry provides a selection of available machine instruction
/// schedulers.</doc>
<smbr r='llvm::MachineSchedRegistry::Registry' t='MachinePassRegistry&lt;llvm::MachineSchedRegistry::ScheduleDAGCtor&gt;'/>
<fun r='_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE'/>
<fun r='_ZN4llvm20MachineSchedRegistryD1Ev'/>
<fun r='_ZNK4llvm20MachineSchedRegistry7getNextEv'/>
<fun r='_ZN4llvm20MachineSchedRegistry7getListEv'/>
<fun r='_ZN4llvm20MachineSchedRegistry11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE'/>
<smbr r='llvm::MachineSchedRegistry::Registry' t='MachinePassRegistry&lt;MachineSchedRegistry::ScheduleDAGCtor&gt;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='308'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='312'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='316'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='321'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='326'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='331'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='132'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='544'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='549'/>
<size>48</size>
