# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
# Date created = 10:30:03  September 27, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		DE0_Nano_QSYS_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY my_nios1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:30:03  SEPTEMBER 27, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_E1 -to reset_reset_n
set_location_assignment PIN_R8 -to clk_clk
set_location_assignment PIN_L4 -to sdram_addr[12]
set_location_assignment PIN_N1 -to sdram_addr[11]
set_location_assignment PIN_N2 -to sdram_addr[10]
set_location_assignment PIN_P1 -to sdram_addr[9]
set_location_assignment PIN_R1 -to sdram_addr[8]
set_location_assignment PIN_T6 -to sdram_addr[7]
set_location_assignment PIN_N8 -to sdram_addr[6]
set_location_assignment PIN_T7 -to sdram_addr[5]
set_location_assignment PIN_P8 -to sdram_addr[4]
set_location_assignment PIN_M8 -to sdram_addr[3]
set_location_assignment PIN_N6 -to sdram_addr[2]
set_location_assignment PIN_N5 -to sdram_addr[1]
set_location_assignment PIN_P2 -to sdram_addr[0]
set_location_assignment PIN_K1 -to sdram_dq[15]
set_location_assignment PIN_N3 -to sdram_dq[14]
set_location_assignment PIN_P3 -to sdram_dq[13]
set_location_assignment PIN_R5 -to sdram_dq[12]
set_location_assignment PIN_R3 -to sdram_dq[11]
set_location_assignment PIN_T3 -to sdram_dq[10]
set_location_assignment PIN_T2 -to sdram_dq[9]
set_location_assignment PIN_T4 -to sdram_dq[8]
set_location_assignment PIN_R7 -to sdram_dq[7]
set_location_assignment PIN_J1 -to sdram_dq[6]
set_location_assignment PIN_J2 -to sdram_dq[5]
set_location_assignment PIN_K2 -to sdram_dq[4]
set_location_assignment PIN_K5 -to sdram_dq[3]
set_location_assignment PIN_L8 -to sdram_dq[2]
set_location_assignment PIN_G1 -to sdram_dq[1]
set_location_assignment PIN_G2 -to sdram_dq[0]
set_location_assignment PIN_T5 -to sdram_dqm[1]
set_location_assignment PIN_R6 -to sdram_dqm[0]
set_location_assignment PIN_M6 -to sdram_ba[1]
set_location_assignment PIN_M7 -to sdram_ba[0]
set_location_assignment PIN_L1 -to sdram_cas_n
set_location_assignment PIN_L7 -to sdram_cke
set_location_assignment PIN_P6 -to sdram_cs_n
set_location_assignment PIN_L2 -to sdram_ras_n
set_location_assignment PIN_C2 -to sdram_we_n
set_global_assignment -name QIP_FILE QSYS/my_nios1/synthesis/my_nios1.qip
set_global_assignment -name VHDL_FILE VHDL/lights.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_location_assignment PIN_L3 -to leds_export[7]
set_location_assignment PIN_B1 -to leds_export[6]
set_location_assignment PIN_F3 -to leds_export[5]
set_location_assignment PIN_D1 -to leds_export[4]
set_location_assignment PIN_A11 -to leds_export[3]
set_location_assignment PIN_B13 -to leds_export[2]
set_location_assignment PIN_A13 -to leds_export[1]
set_location_assignment PIN_A15 -to leds_export[0]