<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>armqp</spirit:vendor>
	<spirit:library>user</spirit:library>
	<spirit:name>barrel_proj</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>AXIS_IN</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_IN_tdata</spirit:name>
						<spirit:vector>
							<spirit:left spirit:format="long"
									spirit:resolve="immediate">15</spirit:left>
							<spirit:right spirit:format="long"
									spirit:resolve="immediate">0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_IN_tuser</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_IN_tvalid</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_IN_tready</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES">2</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA">undef</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>AXIS_Out</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_Out_tdata</spirit:name>
						<spirit:vector>
							<spirit:left spirit:format="long"
									spirit:resolve="immediate">15</spirit:left>
							<spirit:right spirit:format="long"
									spirit:resolve="immediate">0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TLAST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_Out_tlast</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_Out_tuser</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_Out_tvalid</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>AXIS_Out_tready</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES">2</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA">undef</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>CLK.CLK</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.CLK.FREQ_HZ">148500000</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PHASE</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.CLK.PHASE">0.000</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_BUSIF</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.CLK.ASSOCIATED_BUSIF">AXIS_IN:AXIS_Out</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_RESET</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.CLK.ASSOCIATED_RESET">reset</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>RST.RESET</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>reset</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>POLARITY</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.RST.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_anylanguagesynthesis</spirit:name>
				<spirit:displayName>Synthesis</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:modelName>barrel_proj</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>viewChecksum</spirit:name>
						<spirit:value>a220b7f0</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
				<spirit:displayName>Simulation</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:modelName>barrel_proj</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>viewChecksum</spirit:name>
						<spirit:value>eec3f300</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_xpgui</spirit:name>
				<spirit:displayName>UI Layout</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>viewChecksum</spirit:name>
						<spirit:value>f64a5dae</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_utilityxitfiles</spirit:name>
				<spirit:displayName>Utility XIT/TTCL</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>viewChecksum</spirit:name>
						<spirit:value>48e31bbc</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>AXIS_IN_tdata</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">15</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>AXIS_IN_tready</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>AXIS_IN_tuser</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>AXIS_IN_tvalid</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>AXIS_Out_tdata</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">15</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>AXIS_Out_tlast</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>AXIS_Out_tready</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>AXIS_Out_tuser</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>AXIS_Out_tvalid</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>clk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>reset</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_0_0.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_utils_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/c_reg_fd_v12_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/c_reg_fd_v12_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_pipe_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_pipe_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_dsp48_addsub_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_dsp48_addsub_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_addsub_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_addsub_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/c_addsub_v12_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/c_addsub_v12_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_bram18k_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_bram18k_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/mult_gen_v12_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/mult_gen_v12_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/axi_utils_v2_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/cordic_v6_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>cordic_v6_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/cordic_v6_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>cordic_v6_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_0_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_1_0.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_1_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_barrelMath_0_1.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrelMath.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_barrelMath_0_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_barrel_mem_interface_0_1.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
				<spirit:userFileType>xci</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_mem_interface.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_barrel_mem_interface_0_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_0.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_0_ooc.xdc</spirit:name>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_v8_2_vhsyn_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_v8_2.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_0_0_ooc.xdc</spirit:name>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
				<spirit:userFileType>SCOPED_TO_REF_barrel_proj_cordic_0_0</spirit:userFileType>
				<spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:define>
					<spirit:name>processing_order</spirit:name>
					<spirit:value>early</spirit:value>
				</spirit:define>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_1_0_ooc.xdc</spirit:name>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
				<spirit:userFileType>SCOPED_TO_REF_barrel_proj_cordic_1_0</spirit:userFileType>
				<spirit:userFileType>SCOPED_TO_CELLS_U0</spirit:userFileType>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:define>
					<spirit:name>processing_order</spirit:name>
					<spirit:value>early</spirit:value>
				</spirit:define>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_ooc.xdc</spirit:name>
				<spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
				<spirit:userFileType>USED_IN_implementation</spirit:userFileType>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
				<spirit:userFileType>SCOPED_TO_REF_barrel_proj</spirit:userFileType>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:userFileType>CHECKSUM_bd6015f2</spirit:userFileType>
				<spirit:define>
					<spirit:name>processing_order</spirit:name>
					<spirit:value>early</spirit:value>
				</spirit:define>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_0_0.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_utils_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/c_reg_fd_v12_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/c_reg_fd_v12_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_pipe_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_pipe_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_dsp48_addsub_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_dsp48_addsub_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_addsub_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_addsub_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/c_addsub_v12_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/c_addsub_v12_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_bram18k_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/xbip_bram18k_v3_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/mult_gen_v12_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/mult_gen_v12_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/axi_utils_v2_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>axi_utils_v2_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/cordic_v6_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>cordic_v6_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/cordic_v6_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>cordic_v6_0</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_0_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_1_0.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_cordic_1_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_barrelMath_0_1.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrelMath.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_barrelMath_0_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_barrel_mem_interface_0_1.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
				<spirit:userFileType>xci</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_mem_interface.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj_barrel_mem_interface_0_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_0.xml</spirit:name>
				<spirit:userFileType>xml</spirit:userFileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_v8_2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/blk_mem_gen_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/tb_barrel_proj_cordic_0_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/tb_barrel_proj_cordic_1_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/math_tester.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>src/barrel_proj.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
				<spirit:define>
					<spirit:name>processing_order</spirit:name>
					<spirit:value>early</spirit:value>
				</spirit:define>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_xpgui_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>xgui/barrel_proj_v1_0.tcl</spirit:name>
				<spirit:fileType>tclSource</spirit:fileType>
				<spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
				<spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>src/barrel_proj.hwdef</spirit:name>
				<spirit:fileType>unknown</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>barrel_proj_v1_0</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:resolve="user"
					spirit:id="PARAM_VALUE.Component_Name"
					spirit:order="1">barrel_proj_v1_0</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:supportedFamilies>
				<xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
			</xilinx:supportedFamilies>
			<xilinx:taxonomies>
				<xilinx:taxonomy>/UserIP</xilinx:taxonomy>
			</xilinx:taxonomies>
			<xilinx:displayName>barrel_proj_v1_0</xilinx:displayName>
			<xilinx:coreRevision>3</xilinx:coreRevision>
			<xilinx:coreCreationDateTime>2016-04-16T19:47:32Z</xilinx:coreCreationDateTime>
			<xilinx:tags>
				<xilinx:tag xilinx:name="armqp:user:barrel_proj:1.0_ARCHIVE_LOCATION">C:/Users/Lukas/Documents/MQP/armqp_vdma2</xilinx:tag>
			</xilinx:tags>
			<xilinx:configElementInfos>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES"
						xilinx:valueSource="constant_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH"
						xilinx:valueSource="constant_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH"
						xilinx:valueSource="constant_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH"
						xilinx:valueSource="constant_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY"
						xilinx:valueSource="constant_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB"
						xilinx:valueSource="constant_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP"
						xilinx:valueSource="constant_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST"
						xilinx:valueSource="constant_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK.FREQ_HZ"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK.ASSOCIATED_RESET"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.RESET.POLARITY"
						xilinx:valueSource="user"/>
			</xilinx:configElementInfos>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2015.2</xilinx:xilinxVersion>
			<xilinx:checksum xilinx:scope="busInterfaces"
					xilinx:value="582ff40c"/>
			<xilinx:checksum xilinx:scope="fileGroups"
					xilinx:value="7f894f66"/>
			<xilinx:checksum xilinx:scope="ports"
					xilinx:value="7c8500c5"/>
			<xilinx:checksum xilinx:scope="parameters"
					xilinx:value="0f38b724"/>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>
