timestamp=1723137237366

[~A]
LastVerilogToplevel=tb_full_adder
ModifyID=1
Version=74
design.sv_testbench.sv=0*580*1218

[~MFT]
0=5|0work.mgf|1218|0
1=3|1work.mgf|1399|0
3=6|3work.mgf|1926|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92167beb311545ed39d8ec72fe275eadfb9b

[full_adder]
A/full_adder=22|../design.sv|1|1*374
BinL64/full_adder=3*174
R=../design.sv|1
SLP=3*657
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|b6bc4c72c6b4732d30366d04e0b9d81ca93b35da59acef6f28d70118359e933e822123d87c81a4d2f59b4554974e5ad1

[tb_full_adder]
A/tb_full_adder=22|../testbench.sv|1|1*1399
BinL64/tb_full_adder=3*888
R=../testbench.sv|1
SLP=3*1926
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|d6445fb991c85e5194ec988389c52d03718b03fcde0f508154d43f2ecf74940350c2bc40d75973c720f54493d151057a

[~U]
$root=12|0*0|
full_adder=12|0*182|
tb_full_adder=12|0*405||0x10
