<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>i2stx: I2stx_v1_0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">i2stx
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__i2stx__v1__0.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">I2stx_v1_0</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab2803f3bdda4dec91e86a6f95c3ad7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gab2803f3bdda4dec91e86a6f95c3ad7be">XI2s_Tx_GetMaxChannels</a>(InstancePtr)</td></tr>
<tr class="memdesc:gab2803f3bdda4dec91e86a6f95c3ad7be"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro reads the maximum number of I2S channels available.  <a href="#gab2803f3bdda4dec91e86a6f95c3ad7be"></a><br/></td></tr>
<tr class="separator:gab2803f3bdda4dec91e86a6f95c3ad7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d785135b55f2d7fc8b26defaa45798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga5d785135b55f2d7fc8b26defaa45798b">XI2s_Tx_IsI2sMaster</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga5d785135b55f2d7fc8b26defaa45798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro returns the I2S operating mode.  <a href="#ga5d785135b55f2d7fc8b26defaa45798b"></a><br/></td></tr>
<tr class="separator:ga5d785135b55f2d7fc8b26defaa45798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga408ca1dccbd6c8c87103ec3d2e97c5bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga408ca1dccbd6c8c87103ec3d2e97c5bc">XI2s_Tx_ReslveAesChStat</a> (u8 I2stx_SrcBuf[])</td></tr>
<tr class="memdesc:ga408ca1dccbd6c8c87103ec3d2e97c5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the array I2stx_SrcBuf which has the values of all the I2S Transmitter AES status registers, extracts the required bits and prints them.  <a href="#ga408ca1dccbd6c8c87103ec3d2e97c5bc"></a><br/></td></tr>
<tr class="separator:ga408ca1dccbd6c8c87103ec3d2e97c5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efbba75f40c33ec9a37a033c2592bd8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga4efbba75f40c33ec9a37a033c2592bd8">XI2s_Tx_SelfTest</a> (<a class="el" href="struct_x_i2s___tx.html">XI2s_Tx</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga4efbba75f40c33ec9a37a033c2592bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Runs a self-test on the driver/device.  <a href="#ga4efbba75f40c33ec9a37a033c2592bd8"></a><br/></td></tr>
<tr class="separator:ga4efbba75f40c33ec9a37a033c2592bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbbcbd065d1e0348187ba03cb3b67fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_i2stx___config.html">XI2stx_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga0bbbcbd065d1e0348187ba03cb3b67fb">XI2s_Tx_LookupConfig</a> (u16 DeviceId)</td></tr>
<tr class="memdesc:ga0bbbcbd065d1e0348187ba03cb3b67fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns a reference to an <a class="el" href="struct_x_i2stx___config.html" title="This typedef contains configuration information for the I2s Transmitter.">XI2stx_Config</a> structure based on the core id, <em>DeviceId</em>.  <a href="#ga0bbbcbd065d1e0348187ba03cb3b67fb"></a><br/></td></tr>
<tr class="separator:ga0bbbcbd065d1e0348187ba03cb3b67fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register Map</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a>Register offsets for the XI2S_Transmitter device. </p>
</td></tr>
<tr class="memitem:ga71367f64a4d88ca4a118a76fdb9ad3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga71367f64a4d88ca4a118a76fdb9ad3c2">XI2S_TX_CORE_VER_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga71367f64a4d88ca4a118a76fdb9ad3c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Version Register.  <a href="#ga71367f64a4d88ca4a118a76fdb9ad3c2"></a><br/></td></tr>
<tr class="separator:ga71367f64a4d88ca4a118a76fdb9ad3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b735fda830cc26a7c58d713191b588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gac8b735fda830cc26a7c58d713191b588">XI2S_TX_CORE_CFG_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gac8b735fda830cc26a7c58d713191b588"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Configuration Register.  <a href="#gac8b735fda830cc26a7c58d713191b588"></a><br/></td></tr>
<tr class="separator:gac8b735fda830cc26a7c58d713191b588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5433601a320e6d1725885e7311c0bab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga5433601a320e6d1725885e7311c0bab4">XI2S_TX_CORE_CTRL_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga5433601a320e6d1725885e7311c0bab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Control Register.  <a href="#ga5433601a320e6d1725885e7311c0bab4"></a><br/></td></tr>
<tr class="separator:ga5433601a320e6d1725885e7311c0bab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae026183d4bfda7b544050c93cc14f431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gae026183d4bfda7b544050c93cc14f431">XI2S_TX_IRQCTRL_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gae026183d4bfda7b544050c93cc14f431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Control Register.  <a href="#gae026183d4bfda7b544050c93cc14f431"></a><br/></td></tr>
<tr class="separator:gae026183d4bfda7b544050c93cc14f431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0727cfd1d5dd6c4dc2957d380b82878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gaf0727cfd1d5dd6c4dc2957d380b82878">XI2S_TX_IRQSTS_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:gaf0727cfd1d5dd6c4dc2957d380b82878"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register.  <a href="#gaf0727cfd1d5dd6c4dc2957d380b82878"></a><br/></td></tr>
<tr class="separator:gaf0727cfd1d5dd6c4dc2957d380b82878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a514342cc0cc00eb2d5de77f1c35831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga0a514342cc0cc00eb2d5de77f1c35831">XI2S_TX_TMR_CTRL_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga0a514342cc0cc00eb2d5de77f1c35831"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Timing Control Register.  <a href="#ga0a514342cc0cc00eb2d5de77f1c35831"></a><br/></td></tr>
<tr class="separator:ga0a514342cc0cc00eb2d5de77f1c35831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab099dec92b378872d40f46d5d37bfce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gab099dec92b378872d40f46d5d37bfce3">XI2S_TX_CH01_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:gab099dec92b378872d40f46d5d37bfce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio Channel 0/1 Control Register.  <a href="#gab099dec92b378872d40f46d5d37bfce3"></a><br/></td></tr>
<tr class="separator:gab099dec92b378872d40f46d5d37bfce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14dd880ff140c74666a9cf9136379a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga14dd880ff140c74666a9cf9136379a09">XI2S_TX_CH23_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="memdesc:ga14dd880ff140c74666a9cf9136379a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio Channel 2/3 Control Register.  <a href="#ga14dd880ff140c74666a9cf9136379a09"></a><br/></td></tr>
<tr class="separator:ga14dd880ff140c74666a9cf9136379a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670aa850785e57f081453ede1f4cb4e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga670aa850785e57f081453ede1f4cb4e8">XI2S_TX_CH45_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="memdesc:ga670aa850785e57f081453ede1f4cb4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio Channel 4/5 Control Register.  <a href="#ga670aa850785e57f081453ede1f4cb4e8"></a><br/></td></tr>
<tr class="separator:ga670aa850785e57f081453ede1f4cb4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28be098b8367b7212b8a10d2738204df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga28be098b8367b7212b8a10d2738204df">XI2S_TX_CH67_OFFSET</a>&#160;&#160;&#160;0x3C</td></tr>
<tr class="memdesc:ga28be098b8367b7212b8a10d2738204df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio Channel 6/7 Control Register.  <a href="#ga28be098b8367b7212b8a10d2738204df"></a><br/></td></tr>
<tr class="separator:ga28be098b8367b7212b8a10d2738204df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3299df5616dd53e12403b0c50332b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga4c3299df5616dd53e12403b0c50332b4">XI2S_TX_AES_CHSTS0_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="memdesc:ga4c3299df5616dd53e12403b0c50332b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel Status 0 Register.  <a href="#ga4c3299df5616dd53e12403b0c50332b4"></a><br/></td></tr>
<tr class="separator:ga4c3299df5616dd53e12403b0c50332b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7803271c5d40b4131f36985ca44d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga1b7803271c5d40b4131f36985ca44d7c">XI2S_TX_AES_CHSTS1_OFFSET</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="memdesc:ga1b7803271c5d40b4131f36985ca44d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel Status 1 Register.  <a href="#ga1b7803271c5d40b4131f36985ca44d7c"></a><br/></td></tr>
<tr class="separator:ga1b7803271c5d40b4131f36985ca44d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f71faf4e090ca874ebdd6faf8d45c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga5f71faf4e090ca874ebdd6faf8d45c58">XI2S_TX_AES_CHSTS2_OFFSET</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="memdesc:ga5f71faf4e090ca874ebdd6faf8d45c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel Status 2 Register.  <a href="#ga5f71faf4e090ca874ebdd6faf8d45c58"></a><br/></td></tr>
<tr class="separator:ga5f71faf4e090ca874ebdd6faf8d45c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14aa59e8a02b5bbadd089909bfe8eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gac14aa59e8a02b5bbadd089909bfe8eef">XI2S_TX_AES_CHSTS3_OFFSET</a>&#160;&#160;&#160;0x5C</td></tr>
<tr class="memdesc:gac14aa59e8a02b5bbadd089909bfe8eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel Status 3 Register.  <a href="#gac14aa59e8a02b5bbadd089909bfe8eef"></a><br/></td></tr>
<tr class="separator:gac14aa59e8a02b5bbadd089909bfe8eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf7d1b7f8e2ea9002be176c2da7d11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gaecf7d1b7f8e2ea9002be176c2da7d11c">XI2S_TX_AES_CHSTS4_OFFSET</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="memdesc:gaecf7d1b7f8e2ea9002be176c2da7d11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel Status 4 Register.  <a href="#gaecf7d1b7f8e2ea9002be176c2da7d11c"></a><br/></td></tr>
<tr class="separator:gaecf7d1b7f8e2ea9002be176c2da7d11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee4df6c437ca4892d784a41d3ac6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga5ee4df6c437ca4892d784a41d3ac6933">XI2S_TX_AES_CHSTS5_OFFSET</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="memdesc:ga5ee4df6c437ca4892d784a41d3ac6933"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel Status 5 Register.  <a href="#ga5ee4df6c437ca4892d784a41d3ac6933"></a><br/></td></tr>
<tr class="separator:ga5ee4df6c437ca4892d784a41d3ac6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Core Configuration Register masks and shifts</h2></td></tr>
<tr class="memitem:gadd00996211fa24b4ad1fe606ac9ca68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gadd00996211fa24b4ad1fe606ac9ca68b">XI2S_TX_REG_CFG_MSTR_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gadd00996211fa24b4ad1fe606ac9ca68b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is I2S Master bit shift.  <a href="#gadd00996211fa24b4ad1fe606ac9ca68b"></a><br/></td></tr>
<tr class="separator:gadd00996211fa24b4ad1fe606ac9ca68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3791b6a3ea448f12b7430b6717251216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga3791b6a3ea448f12b7430b6717251216">XI2S_TX_REG_CFG_MSTR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gadd00996211fa24b4ad1fe606ac9ca68b">XI2S_TX_REG_CFG_MSTR_SHIFT</a>)</td></tr>
<tr class="memdesc:ga3791b6a3ea448f12b7430b6717251216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is I2S Master mask.  <a href="#ga3791b6a3ea448f12b7430b6717251216"></a><br/></td></tr>
<tr class="separator:ga3791b6a3ea448f12b7430b6717251216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24a8b84c1cb1bc7b5b337c9983f06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gad24a8b84c1cb1bc7b5b337c9983f06ae">XI2S_TX_REG_CFG_NUM_CH_SHIFT</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:gad24a8b84c1cb1bc7b5b337c9983f06ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels bit shift.  <a href="#gad24a8b84c1cb1bc7b5b337c9983f06ae"></a><br/></td></tr>
<tr class="separator:gad24a8b84c1cb1bc7b5b337c9983f06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15244aa7ed58929e6cfa985aa0925e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga15244aa7ed58929e6cfa985aa0925e0b">XI2S_TX_REG_CFG_NUM_CH_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_REG_CFG_NUM_CH_SHIFT)</td></tr>
<tr class="memdesc:ga15244aa7ed58929e6cfa985aa0925e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels mask.  <a href="#ga15244aa7ed58929e6cfa985aa0925e0b"></a><br/></td></tr>
<tr class="separator:ga15244aa7ed58929e6cfa985aa0925e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbb270122beea24e73bd9e054037219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gadcbb270122beea24e73bd9e054037219">XI2S_TX_REG_CFG_DWDTH_SHIFT</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="memdesc:gadcbb270122beea24e73bd9e054037219"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Data Width bit shift.  <a href="#gadcbb270122beea24e73bd9e054037219"></a><br/></td></tr>
<tr class="separator:gadcbb270122beea24e73bd9e054037219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4aa6c0904241a95aedc1e304b461795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gad4aa6c0904241a95aedc1e304b461795">XI2S_TX_REG_CFG_DWDTH_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gadcbb270122beea24e73bd9e054037219">XI2S_TX_REG_CFG_DWDTH_SHIFT</a>)</td></tr>
<tr class="memdesc:gad4aa6c0904241a95aedc1e304b461795"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Data Width mask.  <a href="#gad4aa6c0904241a95aedc1e304b461795"></a><br/></td></tr>
<tr class="separator:gad4aa6c0904241a95aedc1e304b461795"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Core Control Register masks and shifts</h2></td></tr>
<tr class="memitem:gab30f15e315f8427cbe5f70dcfc766d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gab30f15e315f8427cbe5f70dcfc766d04">XI2S_TX_REG_CTRL_EN_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gab30f15e315f8427cbe5f70dcfc766d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module Enable bit shift.  <a href="#gab30f15e315f8427cbe5f70dcfc766d04"></a><br/></td></tr>
<tr class="separator:gab30f15e315f8427cbe5f70dcfc766d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2c881b163a551e9a2e691b2efbf298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga1b2c881b163a551e9a2e691b2efbf298">XI2S_TX_REG_CTRL_EN_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gab30f15e315f8427cbe5f70dcfc766d04">XI2S_TX_REG_CTRL_EN_SHIFT</a>)</td></tr>
<tr class="memdesc:ga1b2c881b163a551e9a2e691b2efbf298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module Enable mask.  <a href="#ga1b2c881b163a551e9a2e691b2efbf298"></a><br/></td></tr>
<tr class="separator:ga1b2c881b163a551e9a2e691b2efbf298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c9496196c2e60b679d772a5bb94bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gaf8c9496196c2e60b679d772a5bb94bce">XI2S_TX_REG_CTRL_JFE_SHIFT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gaf8c9496196c2e60b679d772a5bb94bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Justification Enable or Disable shift.  <a href="#gaf8c9496196c2e60b679d772a5bb94bce"></a><br/></td></tr>
<tr class="separator:gaf8c9496196c2e60b679d772a5bb94bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea8f32a59f2631f40ae16a73ae81049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga1ea8f32a59f2631f40ae16a73ae81049">XI2S_TX_REG_CTRL_JFE_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gaf8c9496196c2e60b679d772a5bb94bce">XI2S_TX_REG_CTRL_JFE_SHIFT</a>)</td></tr>
<tr class="memdesc:ga1ea8f32a59f2631f40ae16a73ae81049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Justification Enable or Disable mask.  <a href="#ga1ea8f32a59f2631f40ae16a73ae81049"></a><br/></td></tr>
<tr class="separator:ga1ea8f32a59f2631f40ae16a73ae81049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedef85bd81cde3085348c033e9346d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gaedef85bd81cde3085348c033e9346d89">XI2S_TX_REG_CTRL_LORJF_SHIFT</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:gaedef85bd81cde3085348c033e9346d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Left or Right Justification shift.  <a href="#gaedef85bd81cde3085348c033e9346d89"></a><br/></td></tr>
<tr class="separator:gaedef85bd81cde3085348c033e9346d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079cf019c32c23a6c9d4de4a1d3f79d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga079cf019c32c23a6c9d4de4a1d3f79d7">XI2S_TX_REG_CTRL_LORJF_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gaedef85bd81cde3085348c033e9346d89">XI2S_TX_REG_CTRL_LORJF_SHIFT</a>)</td></tr>
<tr class="memdesc:ga079cf019c32c23a6c9d4de4a1d3f79d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Left or Right Justification mask.  <a href="#ga079cf019c32c23a6c9d4de4a1d3f79d7"></a><br/></td></tr>
<tr class="separator:ga079cf019c32c23a6c9d4de4a1d3f79d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt masks and shifts</h2></td></tr>
<tr class="memitem:ga474f94f8ce6c7957980f131727cb0b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga474f94f8ce6c7957980f131727cb0b78">XI2S_TX_INTR_AES_BLKCMPLT_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga474f94f8ce6c7957980f131727cb0b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Block Complete Interrupt bit shift.  <a href="#ga474f94f8ce6c7957980f131727cb0b78"></a><br/></td></tr>
<tr class="separator:ga474f94f8ce6c7957980f131727cb0b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a413e9c7d1c7be7eb5c970b2b1da8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gad3a413e9c7d1c7be7eb5c970b2b1da8b">XI2S_TX_INTR_AES_BLKCMPLT_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#ga474f94f8ce6c7957980f131727cb0b78">XI2S_TX_INTR_AES_BLKCMPLT_SHIFT</a>)</td></tr>
<tr class="memdesc:gad3a413e9c7d1c7be7eb5c970b2b1da8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Block Complete Interrupt mask.  <a href="#gad3a413e9c7d1c7be7eb5c970b2b1da8b"></a><br/></td></tr>
<tr class="separator:gad3a413e9c7d1c7be7eb5c970b2b1da8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2819f9d81091b1148adf69cae58bd75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga2819f9d81091b1148adf69cae58bd75d">XI2S_TX_INTR_AES_BLKSYNCERR_SHIFT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga2819f9d81091b1148adf69cae58bd75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Block Synchronization Error Interrupt bit shift.  <a href="#ga2819f9d81091b1148adf69cae58bd75d"></a><br/></td></tr>
<tr class="separator:ga2819f9d81091b1148adf69cae58bd75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a8cc76d84d195679304c51c9b39076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gad2a8cc76d84d195679304c51c9b39076">XI2S_TX_INTR_AES_BLKSYNCERR_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#ga2819f9d81091b1148adf69cae58bd75d">XI2S_TX_INTR_AES_BLKSYNCERR_SHIFT</a>)</td></tr>
<tr class="memdesc:gad2a8cc76d84d195679304c51c9b39076"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Block Synchronization Error Interrupt mask.  <a href="#gad2a8cc76d84d195679304c51c9b39076"></a><br/></td></tr>
<tr class="separator:gad2a8cc76d84d195679304c51c9b39076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0e12e2538d1ea42f12bd8e12fb8f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga4f0e12e2538d1ea42f12bd8e12fb8f83">XI2S_TX_INTR_AES_CHSTSUPD_SHIFT</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga4f0e12e2538d1ea42f12bd8e12fb8f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel Status Updated Interrupt bit shift.  <a href="#ga4f0e12e2538d1ea42f12bd8e12fb8f83"></a><br/></td></tr>
<tr class="separator:ga4f0e12e2538d1ea42f12bd8e12fb8f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f3265c9bec698c9250d1e106795f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga957f3265c9bec698c9250d1e106795f9">XI2S_TX_INTR_AES_CHSTSUPD_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#ga4f0e12e2538d1ea42f12bd8e12fb8f83">XI2S_TX_INTR_AES_CHSTSUPD_SHIFT</a>)</td></tr>
<tr class="memdesc:ga957f3265c9bec698c9250d1e106795f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel Status Updated Interrupt mask.  <a href="#ga957f3265c9bec698c9250d1e106795f9"></a><br/></td></tr>
<tr class="separator:ga957f3265c9bec698c9250d1e106795f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe707ac375ce43702049440e0de4099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gacbe707ac375ce43702049440e0de4099">XI2S_TX_INTR_AUDUNDRFLW_SHIFT</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gacbe707ac375ce43702049440e0de4099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio Underflow Detected Interrupt bit shift.  <a href="#gacbe707ac375ce43702049440e0de4099"></a><br/></td></tr>
<tr class="separator:gacbe707ac375ce43702049440e0de4099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1389efbbe1bf1f0d834324564556f221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga1389efbbe1bf1f0d834324564556f221">XI2S_TX_INTR_AUDUNDRFLW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gacbe707ac375ce43702049440e0de4099">XI2S_TX_INTR_AUDUNDRFLW_SHIFT</a>)</td></tr>
<tr class="memdesc:ga1389efbbe1bf1f0d834324564556f221"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio Underflow Detected Interrupt mask.  <a href="#ga1389efbbe1bf1f0d834324564556f221"></a><br/></td></tr>
<tr class="separator:ga1389efbbe1bf1f0d834324564556f221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de7bad6dd089f7401c230fbae6b78a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga0de7bad6dd089f7401c230fbae6b78a1">XI2S_TX_GINTR_EN_SHIFT</a>&#160;&#160;&#160;(31)</td></tr>
<tr class="memdesc:ga0de7bad6dd089f7401c230fbae6b78a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Interrupt Enable bit shift.  <a href="#ga0de7bad6dd089f7401c230fbae6b78a1"></a><br/></td></tr>
<tr class="separator:ga0de7bad6dd089f7401c230fbae6b78a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa069cfbe1276144cc6e24ead6166b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gaafa069cfbe1276144cc6e24ead6166b4">XI2S_TX_GINTR_EN_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#ga0de7bad6dd089f7401c230fbae6b78a1">XI2S_TX_GINTR_EN_SHIFT</a>)</td></tr>
<tr class="memdesc:gaafa069cfbe1276144cc6e24ead6166b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Interrupt Enable mask.  <a href="#gaafa069cfbe1276144cc6e24ead6166b4"></a><br/></td></tr>
<tr class="separator:gaafa069cfbe1276144cc6e24ead6166b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
I2S Timing Control Register masks and shifts</h2></td></tr>
<tr class="memitem:ga32c4ecf17c044ae8011084623588da27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga32c4ecf17c044ae8011084623588da27">XI2S_TX_REG_TMR_SCLKDIV_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga32c4ecf17c044ae8011084623588da27"><td class="mdescLeft">&#160;</td><td class="mdescRight">SClk Divider bit shift.  <a href="#ga32c4ecf17c044ae8011084623588da27"></a><br/></td></tr>
<tr class="separator:ga32c4ecf17c044ae8011084623588da27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad611dd66000557282ecbe330b06290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga9ad611dd66000557282ecbe330b06290">XI2S_TX_REG_TMR_SCLKDIV_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_REG_TMR_SCLKDIV_SHIFT)</td></tr>
<tr class="memdesc:ga9ad611dd66000557282ecbe330b06290"><td class="mdescLeft">&#160;</td><td class="mdescRight">SClk Divider mask.  <a href="#ga9ad611dd66000557282ecbe330b06290"></a><br/></td></tr>
<tr class="separator:ga9ad611dd66000557282ecbe330b06290"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Audio Channel Control Register masks and shifts</h2></td></tr>
<tr class="memitem:ga6864d0fe8ae6f1b8841192c97694f032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga6864d0fe8ae6f1b8841192c97694f032">XI2S_TX_REG_CHCTRL_CHMUX_SHIFT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga6864d0fe8ae6f1b8841192c97694f032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel MUX bit shift.  <a href="#ga6864d0fe8ae6f1b8841192c97694f032"></a><br/></td></tr>
<tr class="separator:ga6864d0fe8ae6f1b8841192c97694f032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8bc951ab906c7ff8c3242794df432d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga3f8bc951ab906c7ff8c3242794df432d">XI2S_TX_REG_CHCTRL_CHMUX_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_REG_CHCTRL_CHMUX_SHIFT)</td></tr>
<tr class="memdesc:ga3f8bc951ab906c7ff8c3242794df432d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel MUX mask.  <a href="#ga3f8bc951ab906c7ff8c3242794df432d"></a><br/></td></tr>
<tr class="separator:ga3f8bc951ab906c7ff8c3242794df432d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register access macro definition</h2></td></tr>
<tr class="memitem:ga76cb896e1172bda01e10eb11f58e7753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga76cb896e1172bda01e10eb11f58e7753">XI2s_Tx_In32</a>&#160;&#160;&#160;Xil_In32</td></tr>
<tr class="memdesc:ga76cb896e1172bda01e10eb11f58e7753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input Operations.  <a href="#ga76cb896e1172bda01e10eb11f58e7753"></a><br/></td></tr>
<tr class="separator:ga76cb896e1172bda01e10eb11f58e7753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0a46e656491896100303e61c472d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga0d0a46e656491896100303e61c472d01">XI2s_Tx_Out32</a>&#160;&#160;&#160;Xil_Out32</td></tr>
<tr class="memdesc:ga0d0a46e656491896100303e61c472d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output Operations.  <a href="#ga0d0a46e656491896100303e61c472d01"></a><br/></td></tr>
<tr class="separator:ga0d0a46e656491896100303e61c472d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bc2238ba573d955a77cf6752fa209a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#ga70bc2238ba573d955a77cf6752fa209a">XI2s_Tx_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;<a class="el" href="group__i2stx__v1__0.html#ga76cb896e1172bda01e10eb11f58e7753">XI2s_Tx_In32</a>((BaseAddress) + ((u32)RegOffset))</td></tr>
<tr class="memdesc:ga70bc2238ba573d955a77cf6752fa209a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro reads a value from a I2S Transmitter register.  <a href="#ga70bc2238ba573d955a77cf6752fa209a"></a><br/></td></tr>
<tr class="separator:ga70bc2238ba573d955a77cf6752fa209a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc89f508a120762f9abfd61105622c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i2stx__v1__0.html#gabc89f508a120762f9abfd61105622c06">XI2s_Tx_WriteReg</a>(BaseAddress, RegOffset, Data)&#160;&#160;&#160;<a class="el" href="group__i2stx__v1__0.html#ga0d0a46e656491896100303e61c472d01">XI2s_Tx_Out32</a>((BaseAddress) + ((u32)RegOffset), (u32)(Data))</td></tr>
<tr class="memdesc:gabc89f508a120762f9abfd61105622c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro writes a value to a I2S Transmitter register.  <a href="#gabc89f508a120762f9abfd61105622c06"></a><br/></td></tr>
<tr class="separator:gabc89f508a120762f9abfd61105622c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga4c3299df5616dd53e12403b0c50332b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_CHSTS0_OFFSET&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Channel Status 0 Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gae1ee6ead0b1745ef400ec3e5198068aa">XI2s_Tx_ClrAesChStatRegs()</a>, and <a class="el" href="group__i2stx__v1__1.html#gab68c1f16ccac1a678e93bd9c3bcdaed0">XI2s_Tx_GetAesChStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b7803271c5d40b4131f36985ca44d7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_CHSTS1_OFFSET&#160;&#160;&#160;0x54</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Channel Status 1 Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gae1ee6ead0b1745ef400ec3e5198068aa">XI2s_Tx_ClrAesChStatRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f71faf4e090ca874ebdd6faf8d45c58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_CHSTS2_OFFSET&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Channel Status 2 Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gae1ee6ead0b1745ef400ec3e5198068aa">XI2s_Tx_ClrAesChStatRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="gac14aa59e8a02b5bbadd089909bfe8eef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_CHSTS3_OFFSET&#160;&#160;&#160;0x5C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Channel Status 3 Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gae1ee6ead0b1745ef400ec3e5198068aa">XI2s_Tx_ClrAesChStatRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="gaecf7d1b7f8e2ea9002be176c2da7d11c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_CHSTS4_OFFSET&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Channel Status 4 Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gae1ee6ead0b1745ef400ec3e5198068aa">XI2s_Tx_ClrAesChStatRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ee4df6c437ca4892d784a41d3ac6933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_AES_CHSTS5_OFFSET&#160;&#160;&#160;0x64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Channel Status 5 Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gae1ee6ead0b1745ef400ec3e5198068aa">XI2s_Tx_ClrAesChStatRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="gab099dec92b378872d40f46d5d37bfce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_CH01_OFFSET&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio Channel 0/1 Control Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#ga265a3458a6fd3232bba3df9f9341e3cd">XI2s_Tx_SetChMux()</a>.</p>

</div>
</div>
<a class="anchor" id="ga14dd880ff140c74666a9cf9136379a09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_CH23_OFFSET&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio Channel 2/3 Control Register. </p>

</div>
</div>
<a class="anchor" id="ga670aa850785e57f081453ede1f4cb4e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_CH45_OFFSET&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio Channel 4/5 Control Register. </p>

</div>
</div>
<a class="anchor" id="ga28be098b8367b7212b8a10d2738204df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_CH67_OFFSET&#160;&#160;&#160;0x3C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio Channel 6/7 Control Register. </p>

</div>
</div>
<a class="anchor" id="gac8b735fda830cc26a7c58d713191b588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_CORE_CFG_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core Configuration Register. </p>

</div>
</div>
<a class="anchor" id="ga5433601a320e6d1725885e7311c0bab4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_CORE_CTRL_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core Control Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gac4321c85028de0ddb48f966d80325b10">XI2s_Tx_Enable()</a>, <a class="el" href="group__i2stx__v1__1.html#gab101d38c979a17b2bd4540a3b418933d">XI2s_Tx_Justify()</a>, and <a class="el" href="group__i2stx__v1__1.html#gae5c7f651728493e9ca5a13d824f47893">XI2s_Tx_JustifyEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga71367f64a4d88ca4a118a76fdb9ad3c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_CORE_VER_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core Version Register. </p>

</div>
</div>
<a class="anchor" id="gab2803f3bdda4dec91e86a6f95c3ad7be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2s_Tx_GetMaxChannels</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__i2stx__v1__0.html#ga70bc2238ba573d955a77cf6752fa209a" title="This macro reads a value from a I2S Transmitter register.">XI2s_Tx_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, (<a class="code" href="group__i2stx__v1__0.html#gac8b735fda830cc26a7c58d713191b588" title="Core Configuration Register.">XI2S_TX_CORE_CFG_OFFSET</a>))\</div>
<div class="line">          &amp; <a class="code" href="group__i2stx__v1__0.html#ga15244aa7ed58929e6cfa985aa0925e0b" title="Maximum number of channels mask.">XI2S_TX_REG_CFG_NUM_CH_MASK</a>) &gt;&gt; <a class="code" href="group__i2stx__v1__0.html#gad24a8b84c1cb1bc7b5b337c9983f06ae" title="Maximum number of channels bit shift.">XI2S_TX_REG_CFG_NUM_CH_SHIFT</a>)</div>
</div><!-- fragment -->
<p>This macro reads the maximum number of I2S channels available. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_i2s___tx.html" title="This typedef implements the I2s Transmitter driver instance data.">XI2s_Tx</a> core instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Maximum number of I2S Channels.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__i2stx__v1__0.html#gab2803f3bdda4dec91e86a6f95c3ad7be" title="This macro reads the maximum number of I2S channels available.">XI2s_Tx_GetMaxChannels(XI2s_Tx *InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga4efbba75f40c33ec9a37a033c2592bd8">XI2s_Tx_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="gaafa069cfbe1276144cc6e24ead6166b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_GINTR_EN_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#ga0de7bad6dd089f7401c230fbae6b78a1">XI2S_TX_GINTR_EN_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Interrupt Enable mask. </p>

<p>Referenced by <a class="el" href="xi2stx__intr__example_8c.html#a1d16f81e40091da2c2bf4b76f0a5adab">I2sTxIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0de7bad6dd089f7401c230fbae6b78a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_GINTR_EN_SHIFT&#160;&#160;&#160;(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Interrupt Enable bit shift. </p>

</div>
</div>
<a class="anchor" id="ga76cb896e1172bda01e10eb11f58e7753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2s_Tx_In32&#160;&#160;&#160;Xil_In32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input Operations. </p>

</div>
</div>
<a class="anchor" id="gad3a413e9c7d1c7be7eb5c970b2b1da8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_INTR_AES_BLKCMPLT_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#ga474f94f8ce6c7957980f131727cb0b78">XI2S_TX_INTR_AES_BLKCMPLT_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Block Complete Interrupt mask. </p>

<p>Referenced by <a class="el" href="xi2stx__intr__example_8c.html#a1d16f81e40091da2c2bf4b76f0a5adab">I2sTxIntrExample()</a>, and <a class="el" href="group__i2stx__v1__1.html#gad17911935c47159f6b1c144c3df63ce2">XI2s_Tx_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga474f94f8ce6c7957980f131727cb0b78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_INTR_AES_BLKCMPLT_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Block Complete Interrupt bit shift. </p>

</div>
</div>
<a class="anchor" id="gad2a8cc76d84d195679304c51c9b39076"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_INTR_AES_BLKSYNCERR_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#ga2819f9d81091b1148adf69cae58bd75d">XI2S_TX_INTR_AES_BLKSYNCERR_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Block Synchronization Error Interrupt mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gad17911935c47159f6b1c144c3df63ce2">XI2s_Tx_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2819f9d81091b1148adf69cae58bd75d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_INTR_AES_BLKSYNCERR_SHIFT&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Block Synchronization Error Interrupt bit shift. </p>

</div>
</div>
<a class="anchor" id="ga957f3265c9bec698c9250d1e106795f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_INTR_AES_CHSTSUPD_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#ga4f0e12e2538d1ea42f12bd8e12fb8f83">XI2S_TX_INTR_AES_CHSTSUPD_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Channel Status Updated Interrupt mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gad17911935c47159f6b1c144c3df63ce2">XI2s_Tx_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f0e12e2538d1ea42f12bd8e12fb8f83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_INTR_AES_CHSTSUPD_SHIFT&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AES Channel Status Updated Interrupt bit shift. </p>

</div>
</div>
<a class="anchor" id="ga1389efbbe1bf1f0d834324564556f221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_INTR_AUDUNDRFLW_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gacbe707ac375ce43702049440e0de4099">XI2S_TX_INTR_AUDUNDRFLW_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio Underflow Detected Interrupt mask. </p>

<p>Referenced by <a class="el" href="xi2stx__intr__example_8c.html#a1d16f81e40091da2c2bf4b76f0a5adab">I2sTxIntrExample()</a>, and <a class="el" href="group__i2stx__v1__1.html#gad17911935c47159f6b1c144c3df63ce2">XI2s_Tx_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gacbe707ac375ce43702049440e0de4099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_INTR_AUDUNDRFLW_SHIFT&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio Underflow Detected Interrupt bit shift. </p>

</div>
</div>
<a class="anchor" id="gae026183d4bfda7b544050c93cc14f431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_IRQCTRL_OFFSET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Control Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gab8f9b6a032bcb91ac82b9552f1ba3194">XI2s_Tx_IntrDisable()</a>, <a class="el" href="group__i2stx__v1__1.html#ga8d2df1eb8affcff7f6b1eacad5016b39">XI2s_Tx_IntrEnable()</a>, and <a class="el" href="group__i2stx__v1__1.html#gad17911935c47159f6b1c144c3df63ce2">XI2s_Tx_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0727cfd1d5dd6c4dc2957d380b82878"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_IRQSTS_OFFSET&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gad17911935c47159f6b1c144c3df63ce2">XI2s_Tx_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d785135b55f2d7fc8b26defaa45798b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2s_Tx_IsI2sMaster</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__i2stx__v1__0.html#ga70bc2238ba573d955a77cf6752fa209a" title="This macro reads a value from a I2S Transmitter register.">XI2s_Tx_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div>
<div class="line">                          (<a class="code" href="group__i2stx__v1__0.html#gac8b735fda830cc26a7c58d713191b588" title="Core Configuration Register.">XI2S_TX_CORE_CFG_OFFSET</a>)) \</div>
<div class="line">          &amp; <a class="code" href="group__i2stx__v1__0.html#ga3791b6a3ea448f12b7430b6717251216" title="Is I2S Master mask.">XI2S_TX_REG_CFG_MSTR_MASK</a>) ? TRUE : FALSE)</div>
</div><!-- fragment -->
<p>This macro returns the I2S operating mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_i2s___tx.html" title="This typedef implements the I2s Transmitter driver instance data.">XI2s_Tx</a> core instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE : is I2S Master</li>
<li>FALSE : is I2S Slave</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__i2stx__v1__0.html#ga5d785135b55f2d7fc8b26defaa45798b" title="This macro returns the I2S operating mode.">XI2s_Tx_IsI2sMaster(XI2s_Tx *InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__i2stx__v1__0.html#ga4efbba75f40c33ec9a37a033c2592bd8">XI2s_Tx_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d0a46e656491896100303e61c472d01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2s_Tx_Out32&#160;&#160;&#160;Xil_Out32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output Operations. </p>

</div>
</div>
<a class="anchor" id="ga70bc2238ba573d955a77cf6752fa209a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2s_Tx_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group__i2stx__v1__0.html#ga76cb896e1172bda01e10eb11f58e7753">XI2s_Tx_In32</a>((BaseAddress) + ((u32)RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This macro reads a value from a I2S Transmitter register. </p>
<p>A 32 bit read is performed. If the component is implemented in a smaller width, only the least significant data is read from the register. The most significant data will be read as 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the I2S Transmitter core instance. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset of the register (defined at the top of this file).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 XI2S_Tx_ReadReg(u32 BaseAddress, u32 RegOffset) </dd></dl>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gac4321c85028de0ddb48f966d80325b10">XI2s_Tx_Enable()</a>, <a class="el" href="group__i2stx__v1__1.html#gab68c1f16ccac1a678e93bd9c3bcdaed0">XI2s_Tx_GetAesChStatus()</a>, <a class="el" href="group__i2stx__v1__1.html#gab8f9b6a032bcb91ac82b9552f1ba3194">XI2s_Tx_IntrDisable()</a>, <a class="el" href="group__i2stx__v1__1.html#ga8d2df1eb8affcff7f6b1eacad5016b39">XI2s_Tx_IntrEnable()</a>, <a class="el" href="group__i2stx__v1__1.html#gad17911935c47159f6b1c144c3df63ce2">XI2s_Tx_IntrHandler()</a>, <a class="el" href="group__i2stx__v1__1.html#gab101d38c979a17b2bd4540a3b418933d">XI2s_Tx_Justify()</a>, and <a class="el" href="group__i2stx__v1__1.html#gae5c7f651728493e9ca5a13d824f47893">XI2s_Tx_JustifyEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="gad4aa6c0904241a95aedc1e304b461795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CFG_DWDTH_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gadcbb270122beea24e73bd9e054037219">XI2S_TX_REG_CFG_DWDTH_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S Data Width mask. </p>

</div>
</div>
<a class="anchor" id="gadcbb270122beea24e73bd9e054037219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CFG_DWDTH_SHIFT&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S Data Width bit shift. </p>

</div>
</div>
<a class="anchor" id="ga3791b6a3ea448f12b7430b6717251216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CFG_MSTR_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gadd00996211fa24b4ad1fe606ac9ca68b">XI2S_TX_REG_CFG_MSTR_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is I2S Master mask. </p>

</div>
</div>
<a class="anchor" id="gadd00996211fa24b4ad1fe606ac9ca68b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CFG_MSTR_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is I2S Master bit shift. </p>

</div>
</div>
<a class="anchor" id="ga15244aa7ed58929e6cfa985aa0925e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CFG_NUM_CH_MASK&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_REG_CFG_NUM_CH_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of channels mask. </p>

</div>
</div>
<a class="anchor" id="gad24a8b84c1cb1bc7b5b337c9983f06ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CFG_NUM_CH_SHIFT&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of channels bit shift. </p>

</div>
</div>
<a class="anchor" id="ga3f8bc951ab906c7ff8c3242794df432d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CHCTRL_CHMUX_MASK&#160;&#160;&#160;(0x7 &lt;&lt; XI2S_TX_REG_CHCTRL_CHMUX_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel MUX mask. </p>

</div>
</div>
<a class="anchor" id="ga6864d0fe8ae6f1b8841192c97694f032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CHCTRL_CHMUX_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel MUX bit shift. </p>

</div>
</div>
<a class="anchor" id="ga1b2c881b163a551e9a2e691b2efbf298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CTRL_EN_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gab30f15e315f8427cbe5f70dcfc766d04">XI2S_TX_REG_CTRL_EN_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module Enable mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gac4321c85028de0ddb48f966d80325b10">XI2s_Tx_Enable()</a>.</p>

</div>
</div>
<a class="anchor" id="gab30f15e315f8427cbe5f70dcfc766d04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CTRL_EN_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module Enable bit shift. </p>

</div>
</div>
<a class="anchor" id="ga1ea8f32a59f2631f40ae16a73ae81049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CTRL_JFE_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gaf8c9496196c2e60b679d772a5bb94bce">XI2S_TX_REG_CTRL_JFE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Justification Enable or Disable mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gae5c7f651728493e9ca5a13d824f47893">XI2s_Tx_JustifyEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8c9496196c2e60b679d772a5bb94bce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CTRL_JFE_SHIFT&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Justification Enable or Disable shift. </p>

</div>
</div>
<a class="anchor" id="ga079cf019c32c23a6c9d4de4a1d3f79d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CTRL_LORJF_MASK&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="group__i2stx__v1__0.html#gaedef85bd81cde3085348c033e9346d89">XI2S_TX_REG_CTRL_LORJF_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Left or Right Justification mask. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gab101d38c979a17b2bd4540a3b418933d">XI2s_Tx_Justify()</a>.</p>

</div>
</div>
<a class="anchor" id="gaedef85bd81cde3085348c033e9346d89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_CTRL_LORJF_SHIFT&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Left or Right Justification shift. </p>

</div>
</div>
<a class="anchor" id="ga9ad611dd66000557282ecbe330b06290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_TMR_SCLKDIV_MASK&#160;&#160;&#160;(0xF &lt;&lt; XI2S_TX_REG_TMR_SCLKDIV_SHIFT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SClk Divider mask. </p>

</div>
</div>
<a class="anchor" id="ga32c4ecf17c044ae8011084623588da27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_REG_TMR_SCLKDIV_SHIFT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SClk Divider bit shift. </p>

</div>
</div>
<a class="anchor" id="ga0a514342cc0cc00eb2d5de77f1c35831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2S_TX_TMR_CTRL_OFFSET&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S Timing Control Register. </p>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gacdd2c6678f1038ca76099cbcaebe1fde">XI2s_Tx_SetSclkOutDiv()</a>.</p>

</div>
</div>
<a class="anchor" id="gabc89f508a120762f9abfd61105622c06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XI2s_Tx_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group__i2stx__v1__0.html#ga0d0a46e656491896100303e61c472d01">XI2s_Tx_Out32</a>((BaseAddress) + ((u32)RegOffset), (u32)(Data))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This macro writes a value to a I2S Transmitter register. </p>
<p>A 32 bit write is performed. If the component is implemented in a smaller width, only the least significant data is written.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the I2S Transmitter core instance. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset of the register (defined at the top of this file) to be written. </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write into the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XI2S_Tx_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

<p>Referenced by <a class="el" href="group__i2stx__v1__1.html#gae1ee6ead0b1745ef400ec3e5198068aa">XI2s_Tx_ClrAesChStatRegs()</a>, <a class="el" href="group__i2stx__v1__1.html#gac4321c85028de0ddb48f966d80325b10">XI2s_Tx_Enable()</a>, <a class="el" href="group__i2stx__v1__1.html#gab8f9b6a032bcb91ac82b9552f1ba3194">XI2s_Tx_IntrDisable()</a>, <a class="el" href="group__i2stx__v1__1.html#ga8d2df1eb8affcff7f6b1eacad5016b39">XI2s_Tx_IntrEnable()</a>, <a class="el" href="group__i2stx__v1__1.html#gab101d38c979a17b2bd4540a3b418933d">XI2s_Tx_Justify()</a>, <a class="el" href="group__i2stx__v1__1.html#gae5c7f651728493e9ca5a13d824f47893">XI2s_Tx_JustifyEnable()</a>, <a class="el" href="group__i2stx__v1__1.html#ga265a3458a6fd3232bba3df9f9341e3cd">XI2s_Tx_SetChMux()</a>, and <a class="el" href="group__i2stx__v1__1.html#gacdd2c6678f1038ca76099cbcaebe1fde">XI2s_Tx_SetSclkOutDiv()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga0bbbcbd065d1e0348187ba03cb3b67fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_i2stx___config.html">XI2stx_Config</a>* XI2s_Tx_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns a reference to an <a class="el" href="struct_x_i2stx___config.html" title="This typedef contains configuration information for the I2s Transmitter.">XI2stx_Config</a> structure based on the core id, <em>DeviceId</em>. </p>
<p>The return value will refer to an entry in the device configuration table defined in the xi2stx_g.c file.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>is the unique core ID of the I2S Transmitter core for the lookup operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>returns a reference to a config record in the configuration table corresponding to <em>DeviceId</em>, or NULL if no match is found.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xi2stx__selftest__example_8c.html#a3b48b73e19976c8d41c321471431f674">I2sSelfTestExample()</a>, and <a class="el" href="xi2stx__intr__example_8c.html#a1d16f81e40091da2c2bf4b76f0a5adab">I2sTxIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga408ca1dccbd6c8c87103ec3d2e97c5bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XI2s_Tx_ReslveAesChStat </td>
          <td>(</td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>I2stx_SrcBuf</em>[]</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the array I2stx_SrcBuf which has the values of all the I2S Transmitter AES status registers, extracts the required bits and prints them. </p>
<p>Before calling this API, Call API XI2s_Tx_GetAesChStatus.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">I2stx_SrcBuf</td><td>is an array that contains the values of all the the AES Status registers. </td></tr>
  </table>
  </dd>
</dl>
<p>&lt; use of channel status block</p>
<p>&lt; linear PCM identification</p>
<p>&lt; audio signal Pre-emphasis</p>
<p>&lt; lock indication</p>
<p>&lt; sampling frequency</p>
<p>&lt; channel mode</p>
<p>&lt; user bits management</p>
<p>&lt; use of auxiliary sample bits</p>
<p>&lt; source word length</p>
<p>&lt; indication of alignment level</p>
<p>&lt; channel mode</p>
<p>&lt; Channel number 0</p>
<p>&lt; Channel number 1</p>
<p>&lt; multi channel1 mode number</p>
<p>&lt; digital audio reference signal</p>
<p>&lt; reserved but undefined</p>
<p>&lt; sampling frequency</p>
<p>&lt; sampling frequency scaling flag</p>
<p>&lt; reserved but undefined</p>
<p>&lt; Alphanumeric channel origin data</p>
<p>&lt; Alphanumeric channel destination data</p>
<p>&lt; Local sample address code</p>
<p>&lt; Time-of-day sample address code</p>
<p>&lt; Reliability flags</p>
<p>&lt; Cyclic redundancy check character </p>

<p>References <a class="el" href="group__i2stx__1__0.html#ga36f5fabf2bf95db8602835cc95861fa5">XI2S_TX_AES_STS_AUDIO_SIG_PRE_EMPH_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga78cc8bc6611969180c83c93f6a495896">XI2S_TX_AES_STS_AUDIO_SIG_PRE_EMPH_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#gaa8d727003a8e7cc47d0a7e45f506518e">XI2S_TX_AES_STS_CH_MODE_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gaa34fe37e7fabe3dbe32d1cb3978a7ab3">XI2S_TX_AES_STS_CH_NUM0_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga0b92225913f1d1397643d294b96a3e79">XI2S_TX_AES_STS_CH_NUM1_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gae5dd63d1443d92e1002b3a67cc6a1a84">XI2S_TX_AES_STS_CRC_CHAR_OFFSET</a>, <a class="el" href="group__i2stx__1__0.html#gac284c05fb5e7d7ad0f7c571cceb92c44">XI2S_TX_AES_STS_DIGITAL_AUDIO_REF_SIG_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gac59f23705e781eb6d2375f7793e05847">XI2S_TX_AES_STS_DIGITAL_AUDIO_REF_SIG_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#ga00224a5937919a23e18bac70be453341">XI2S_TX_AES_STS_INDICATE_ALIGN_LEVEL_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga2d1071669dd6047ca5c4ed69c9dc78a4">XI2S_TX_AES_STS_INDICATE_ALIGN_LEVEL_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#ga61af06e74f87b278b69a501a972e68e8">XI2S_TX_AES_STS_LINEAR_PCM_ID_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gaed277941e701357e05662d27cf26f8e4">XI2S_TX_AES_STS_LINEAR_PCM_ID_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#ga6ad2f825b0dda934666fd0c8e66de95f">XI2S_TX_AES_STS_LOCK_INDICATION_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gafa5b86b6aa7c49e9edc95ee095e99ae1">XI2S_TX_AES_STS_LOCK_INDICATION_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#ga7444409e9557cb8d2fba5d04791cc90f">XI2S_TX_AES_STS_MC_CH_MODE_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga60bdf4661314ff81890dd36a51203c1b">XI2S_TX_AES_STS_MC_CH_MODE_NUM_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gabc365c9d82d007f429dbc2c3175ba469">XI2S_TX_AES_STS_MC_CH_MODE_NUM_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#gaa6c85a34557271fafd80989c4d16c3fa">XI2S_TX_AES_STS_MC_CH_MODE_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#ga1424825d020d189367c1d66634b3c704">XI2S_TX_AES_STS_RELIABLE_FLAGS_OFFSET</a>, <a class="el" href="group__i2stx__1__0.html#gab54c4d024eec7747b7fdf2a90082ab54">XI2S_TX_AES_STS_RSVD_BUT_UNDEF0_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga32a5c5c380f0add139e9973ca5509ea2">XI2S_TX_AES_STS_RSVD_BUT_UNDEF0_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#ga2417522499255b6d277cf54940eb5873">XI2S_TX_AES_STS_RSVD_BUT_UNDEF1_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga7938a13abaa67d6d136feabbd6014b1d">XI2S_TX_AES_STS_SAMPLING_FREQ_E_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gaab03ab7ac0cf37ff3a8f57008ff6c8b3">XI2S_TX_AES_STS_SAMPLING_FREQ_E_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#ga06846f7b8d66403d152212ba43f193d1">XI2S_TX_AES_STS_SAMPLING_FREQ_Q_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gab1548ab3982c777016c42ae4a5666fd6">XI2S_TX_AES_STS_SAMPLING_FREQ_Q_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#gac50f0435d41fd0b486bb02013ece9bd1">XI2S_TX_AES_STS_SAMPLING_FREQ_SCALE_FLAG_MASK</a>, <a class="el" href="group__i2stx__1__0.html#gafa41e86e16999bcb460a58866386e054">XI2S_TX_AES_STS_SAMPLING_FREQ_SCALE_FLAG_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#gaeadd56e1eb2fe7f16e64d20f4cc658a2">XI2S_TX_AES_STS_SRC_WORD_LENGTH_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga16fae1ae006e75519d45a4dc31e2aca1">XI2S_TX_AES_STS_SRC_WORD_LENGTH_SHIFT</a>, <a class="el" href="group__i2stx__1__0.html#gaffd31964c7785f76f3c1e443e6f306dd">XI2S_TX_AES_STS_USE_OF_CH_STS_BLK_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga2792e6c77cf3427d9ba40ecafc84781c">XI2S_TX_AES_STS_USEOF_AUX_SMPL_BITS_MASK</a>, <a class="el" href="group__i2stx__1__0.html#ga4425bdbc5e0d0d757fb94635c60a6279">XI2S_TX_AES_STS_USR_BITS_MGMT_MASK</a>, and <a class="el" href="group__i2stx__1__0.html#gabb8e06582adcf37c20a9db80d9d22881">XI2S_TX_AES_STS_USR_BITS_MGMT_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga4efbba75f40c33ec9a37a033c2592bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XI2s_Tx_SelfTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_i2s___tx.html">XI2s_Tx</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Runs a self-test on the driver/device. </p>
<p>The self-test is reads the version register, configuration registers and verifies the values</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_i2s___tx.html" title="This typedef implements the I2s Transmitter driver instance data.">XI2s_Tx</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful i.e. if the self test passes.</li>
<li>XST_FAILURE if unsuccessful i.e. if the self test fails</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__i2stx__v1__0.html#gab2803f3bdda4dec91e86a6f95c3ad7be">XI2s_Tx_GetMaxChannels</a>, and <a class="el" href="group__i2stx__v1__0.html#ga5d785135b55f2d7fc8b26defaa45798b">XI2s_Tx_IsI2sMaster</a>.</p>

<p>Referenced by <a class="el" href="xi2stx__selftest__example_8c.html#a3b48b73e19976c8d41c321471431f674">I2sSelfTestExample()</a>, <a class="el" href="xi2stx__intr__example_8c.html#a1d16f81e40091da2c2bf4b76f0a5adab">I2sTxIntrExample()</a>, and <a class="el" href="group__i2stx__v1__1.html#gab33cb9b421dbb85cef8a75a0dbf8a1dd">XI2s_Tx_CfgInitialize()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
