#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006AB8D8 .scope module, "teste_exercicio_01" "teste_exercicio_01" 2 40;
 .timescale 0 0;
v005E1298_0 .var "IN", 3 0;
RS_005B440C .resolv tri, L_005E2118, L_005E21C8, L_005E2278, L_005E2328;
v005E12F0_0 .net8 "OUT", 3 0, RS_005B440C; 4 drivers
v005E1348_0 .var "adress", 0 0;
v005E13A0_0 .var "clear", 0 0;
v005E13F8_0 .net "clk", 0 0, v005E1240_0; 1 drivers
v005E1450_0 .var "readWrite", 0 0;
S_006AB5A8 .scope module, "clk1" "clock" 2 47, 3 6, S_006AB8D8;
 .timescale 0 0;
v005E1240_0 .var "clk", 0 0;
S_006AB850 .scope module, "ram1" "ram1x4" 2 48, 2 8, S_006AB8D8;
 .timescale 0 0;
L_005B23B0 .functor NOT 1, L_005E14A8, C4<0>, C4<0>, C4<0>;
L_005B24C8 .functor NOT 1, L_005E1500, C4<0>, C4<0>, C4<0>;
L_005B2570 .functor NOT 1, L_005E1558, C4<0>, C4<0>, C4<0>;
L_005B2490 .functor NOT 1, L_005E15B0, C4<0>, C4<0>, C4<0>;
L_005B2688 .functor AND 1, v005E1240_0, v005E1450_0, v005E1348_0, C4<1>;
L_005B2848 .functor AND 1, L_005E2170, v005E1348_0, C4<1>, C4<1>;
L_005E1C80 .functor AND 1, L_005E2220, v005E1348_0, C4<1>, C4<1>;
L_005B2810 .functor AND 1, L_005E22D0, v005E1348_0, C4<1>, C4<1>;
L_005E1D60 .functor AND 1, L_005E2380, v005E1348_0, C4<1>, C4<1>;
v005A2CD0_0 .net *"_s1", 0 0, L_005E14A8; 1 drivers
v005A2D28_0 .net *"_s3", 0 0, L_005E1500; 1 drivers
v005A2D80_0 .net *"_s43", 0 0, L_005E1A80; 1 drivers
v005A2DD8_0 .net *"_s47", 0 0, L_005E1B30; 1 drivers
v005A2E30_0 .net *"_s5", 0 0, L_005E1558; 1 drivers
v005A2E88_0 .net *"_s51", 0 0, L_005E2010; 1 drivers
v005A2EE0_0 .net *"_s55", 0 0, L_005E20C0; 1 drivers
v005A2F38_0 .net *"_s56", 0 0, L_005B2848; 1 drivers
v005A2F90_0 .net *"_s59", 0 0, L_005E2170; 1 drivers
v005A2FE8_0 .net *"_s60", 0 0, L_005E1C80; 1 drivers
v005A3040_0 .net *"_s63", 0 0, L_005E2220; 1 drivers
v005A3098_0 .net *"_s64", 0 0, L_005B2810; 1 drivers
v005E0C10_0 .net *"_s67", 0 0, L_005E22D0; 1 drivers
v005E0C68_0 .net *"_s68", 0 0, L_005E1D60; 1 drivers
v005E0CC0_0 .net *"_s7", 0 0, L_005E15B0; 1 drivers
v005E0D18_0 .net *"_s71", 0 0, L_005E2380; 1 drivers
v005E0D70_0 .net "address", 0 0, v005E1348_0; 1 drivers
RS_005B4394 .resolv tri, L_005E1A28, L_005E1AD8, L_005E1B88, L_005E2068;
v005E0DC8_0 .net8 "aux", 3 0, RS_005B4394; 4 drivers
v005E0E20_0 .net "clear", 0 0, v005E13A0_0; 1 drivers
v005E0E78_0 .alias "clk", 0 0, v005E13F8_0;
v005E0ED0_0 .net "not0", 0 0, L_005B23B0; 1 drivers
v005E0F28_0 .net "not1", 0 0, L_005B24C8; 1 drivers
v005E0F80_0 .net "not2", 0 0, L_005B2570; 1 drivers
v005E0FD8_0 .net "not3", 0 0, L_005B2490; 1 drivers
RS_005B43C4 .resolv tri, L_005E1608, L_005E1710, L_005E1818, L_005E1920;
v005E1030_0 .net8 "q", 3 0, RS_005B43C4; 4 drivers
RS_005B43DC .resolv tri, L_005E1660, L_005E1768, L_005E1870, L_005E1978;
v005E1088_0 .net8 "qnot", 3 0, RS_005B43DC; 4 drivers
v005E10E0_0 .net "readWrite", 0 0, v005E1450_0; 1 drivers
v005E1138_0 .alias "s", 3 0, v005E12F0_0;
v005E1190_0 .net "w", 0 0, L_005B2688; 1 drivers
v005E11E8_0 .net "x", 3 0, v005E1298_0; 1 drivers
L_005E14A8 .part v005E1298_0, 0, 1;
L_005E1500 .part v005E1298_0, 1, 1;
L_005E1558 .part v005E1298_0, 2, 1;
L_005E15B0 .part v005E1298_0, 3, 1;
L_005E1608 .part/pv v005A2C20_0, 0, 1, 4;
L_005E1660 .part/pv v005A2C78_0, 0, 1, 4;
L_005E16B8 .part v005E1298_0, 3, 1;
L_005E1710 .part/pv v005A29B8_0, 1, 1, 4;
L_005E1768 .part/pv v005A2A10_0, 1, 1, 4;
L_005E17C0 .part v005E1298_0, 2, 1;
L_005E1818 .part/pv v005A2750_0, 2, 1, 4;
L_005E1870 .part/pv v005A27A8_0, 2, 1, 4;
L_005E18C8 .part v005E1298_0, 1, 1;
L_005E1920 .part/pv v005A24E8_0, 3, 1, 4;
L_005E1978 .part/pv v005A2540_0, 3, 1, 4;
L_005E19D0 .part v005E1298_0, 0, 1;
L_005E1A28 .part/pv L_005E1A80, 0, 1, 4;
L_005E1A80 .part RS_005B43C4, 3, 1;
L_005E1AD8 .part/pv L_005E1B30, 1, 1, 4;
L_005E1B30 .part RS_005B43C4, 2, 1;
L_005E1B88 .part/pv L_005E2010, 2, 1, 4;
L_005E2010 .part RS_005B43C4, 1, 1;
L_005E2068 .part/pv L_005E20C0, 3, 1, 4;
L_005E20C0 .part RS_005B43C4, 0, 1;
L_005E2118 .part/pv L_005B2848, 0, 1, 4;
L_005E2170 .part RS_005B4394, 0, 1;
L_005E21C8 .part/pv L_005E1C80, 1, 1, 4;
L_005E2220 .part RS_005B4394, 1, 1;
L_005E2278 .part/pv L_005B2810, 2, 1, 4;
L_005E22D0 .part RS_005B4394, 2, 1;
L_005E2328 .part/pv L_005E1D60, 3, 1, 4;
L_005E2380 .part RS_005B4394, 3, 1;
S_006AB630 .scope module, "flip1" "ffJK" 2 21, 3 28, S_006AB850;
 .timescale 0 0;
v005A2A68_0 .alias "clear", 0 0, v005E0E20_0;
v005A2AC0_0 .alias "clk", 0 0, v005E1190_0;
v005A2B18_0 .net "j", 0 0, L_005E16B8; 1 drivers
v005A2B70_0 .alias "k", 0 0, v005E0FD8_0;
v005A2BC8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A2C20_0 .var "q", 0 0;
v005A2C78_0 .var "qnot", 0 0;
E_005A9450 .event posedge, v005A2BC8_0, v005A2330_0, v005A2388_0;
S_006AB6B8 .scope module, "flip2" "ffJK" 2 22, 3 28, S_006AB850;
 .timescale 0 0;
v005A2800_0 .alias "clear", 0 0, v005E0E20_0;
v005A2858_0 .alias "clk", 0 0, v005E1190_0;
v005A28B0_0 .net "j", 0 0, L_005E17C0; 1 drivers
v005A2908_0 .alias "k", 0 0, v005E0F80_0;
v005A2960_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A29B8_0 .var "q", 0 0;
v005A2A10_0 .var "qnot", 0 0;
E_005A94B0 .event posedge, v005A2960_0, v005A2330_0, v005A2388_0;
S_006AB740 .scope module, "flip3" "ffJK" 2 23, 3 28, S_006AB850;
 .timescale 0 0;
v005A2598_0 .alias "clear", 0 0, v005E0E20_0;
v005A25F0_0 .alias "clk", 0 0, v005E1190_0;
v005A2648_0 .net "j", 0 0, L_005E18C8; 1 drivers
v005A26A0_0 .alias "k", 0 0, v005E0F28_0;
v005A26F8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A2750_0 .var "q", 0 0;
v005A27A8_0 .var "qnot", 0 0;
E_005A9430 .event posedge, v005A26F8_0, v005A2330_0, v005A2388_0;
S_006AB7C8 .scope module, "flip4" "ffJK" 2 24, 3 28, S_006AB850;
 .timescale 0 0;
v005A2330_0 .alias "clear", 0 0, v005E0E20_0;
v005A2388_0 .alias "clk", 0 0, v005E1190_0;
v005A23E0_0 .net "j", 0 0, L_005E19D0; 1 drivers
v005A2438_0 .alias "k", 0 0, v005E0ED0_0;
v005A2490_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A24E8_0 .var "q", 0 0;
v005A2540_0 .var "qnot", 0 0;
E_005B35F0 .event posedge, v005A2490_0, v005A2330_0, v005A2388_0;
    .scope S_006AB5A8;
T_0 ;
    %set/v v005E1240_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_006AB5A8;
T_1 ;
    %delay 5, 0;
    %load/v 8, v005E1240_0, 1;
    %inv 8, 1;
    %set/v v005E1240_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_006AB630;
T_2 ;
    %wait E_005A9450;
    %load/v 8, v005A2A68_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005A2C20_0, 0, 1;
    %set/v v005A2C78_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005A2BC8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v005A2C20_0, 1, 1;
    %set/v v005A2C78_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005A2B18_0, 1;
    %load/v 9, v005A2B70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2C20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2C78_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005A2B18_0, 1;
    %inv 8, 1;
    %load/v 9, v005A2B70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2C20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2C78_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005A2B18_0, 1;
    %load/v 9, v005A2B70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005A2C20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2C20_0, 0, 8;
    %load/v 8, v005A2C78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2C78_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_006AB6B8;
T_3 ;
    %wait E_005A94B0;
    %load/v 8, v005A2800_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005A29B8_0, 0, 1;
    %set/v v005A2A10_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005A2960_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005A29B8_0, 1, 1;
    %set/v v005A2A10_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005A28B0_0, 1;
    %load/v 9, v005A2908_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A29B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2A10_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005A28B0_0, 1;
    %inv 8, 1;
    %load/v 9, v005A2908_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A29B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2A10_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005A28B0_0, 1;
    %load/v 9, v005A2908_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v005A29B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A29B8_0, 0, 8;
    %load/v 8, v005A2A10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2A10_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_006AB740;
T_4 ;
    %wait E_005A9430;
    %load/v 8, v005A2598_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005A2750_0, 0, 1;
    %set/v v005A27A8_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005A26F8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005A2750_0, 1, 1;
    %set/v v005A27A8_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005A2648_0, 1;
    %load/v 9, v005A26A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2750_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A27A8_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005A2648_0, 1;
    %inv 8, 1;
    %load/v 9, v005A26A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2750_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A27A8_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005A2648_0, 1;
    %load/v 9, v005A26A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005A2750_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2750_0, 0, 8;
    %load/v 8, v005A27A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A27A8_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_006AB7C8;
T_5 ;
    %wait E_005B35F0;
    %load/v 8, v005A2330_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005A24E8_0, 0, 1;
    %set/v v005A2540_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005A2490_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005A24E8_0, 1, 1;
    %set/v v005A2540_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005A23E0_0, 1;
    %load/v 9, v005A2438_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A24E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2540_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005A23E0_0, 1;
    %inv 8, 1;
    %load/v 9, v005A2438_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A24E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2540_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005A23E0_0, 1;
    %load/v 9, v005A2438_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005A24E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A24E8_0, 0, 8;
    %load/v 8, v005A2540_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2540_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_006AB8D8;
T_6 ;
    %set/v v005E13A0_0, 0, 1;
    %set/v v005E1348_0, 0, 1;
    %set/v v005E1450_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v005E1298_0, 8, 4;
    %vpi_call 2 57 "$display", "Exercicio 01 - Memoria RAM 1x4 memory - Samuel Eus\351bio da Silva - 435055";
    %vpi_call 2 58 "$display", "Clock \011Read/Write Adress \011 IN   - OUT";
    %vpi_call 2 59 "$monitor", "%b \011%b \011   %b \011\011 %4b - %4b", v005E13F8_0, v005E1450_0, v005E1348_0, v005E1298_0, v005E12F0_0;
    %delay 1, 0;
    %set/v v005E13A0_0, 1, 1;
    %delay 1, 0;
    %set/v v005E13A0_0, 0, 1;
    %delay 1, 0;
    %set/v v005E1450_0, 1, 1;
    %set/v v005E1348_0, 1, 1;
    %delay 3, 0;
    %set/v v005E1348_0, 0, 1;
    %set/v v005E1450_0, 0, 1;
    %delay 1, 0;
    %set/v v005E1450_0, 1, 1;
    %delay 3, 0;
    %set/v v005E1450_0, 0, 1;
    %movi 8, 10, 4;
    %set/v v005E1298_0, 8, 4;
    %delay 3, 0;
    %set/v v005E1450_0, 1, 1;
    %set/v v005E1348_0, 1, 1;
    %delay 1, 0;
    %set/v v005E13A0_0, 1, 1;
    %set/v v005E1298_0, 1, 4;
    %set/v v005E1450_0, 0, 1;
    %set/v v005E1348_0, 0, 1;
    %delay 1, 0;
    %set/v v005E13A0_0, 0, 1;
    %delay 20, 0;
    %set/v v005E1450_0, 1, 1;
    %delay 10, 0;
    %set/v v005E1348_0, 1, 1;
    %delay 20, 0;
    %vpi_call 2 72 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "G:\430533\Exercicio01.v";
    "./clockFlipFlopJK.v";
