Version 3.2 HI-TECH Software Intermediate Code
"306 mcc_generated_files/LoRaWAN/lorawan_private.h
[s S878 :4 `uc 1 :4 `uc 1 ]
[n S878 . min max ]
"303
[u S877 `uc 1 `S878 1 ]
[n S877 . value . ]
"101 mcc_generated_files/LoRaWAN/lorawan_eu.h
[s S881 `ul 1 `uc 1 `S877 1 `ui 1 `ul 1 `uc 1 `uc 1 ]
[n S881 . frequency status dataRange dutyCycle channelTimer joinRequestChannel parametersDefined ]
"62 mcc_generated_files/LoRaWAN/lorawan_eu.c
[c E6622 7 8 9 .. ]
[n E6622 . BW_125KHZ BW_250KHZ BW_500KHZ  ]
"65
[c E6604 0 1 .. ]
[n E6604 . MODULATION_FSK MODULATION_LORA  ]
"124
[c E6133 0 1 2 3 4 5 .. ]
[n E6133 . MAC_NOT_OK MAC_OK RADIO_NOT_OK RADIO_OK INVALID_BUFFER_LEN MCAST_RE_KEYING_NEEDED  ]
[v F6190 `(v ~T0 @X0 0 tf3`*uc`uc`E6133 ]
[v F6195 `(v ~T0 @X0 0 tf1`uc ]
"115 mcc_generated_files/LoRaWAN/lorawan_eu.h
[s S883 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S883 . ackRequiredFromNextDownlinkMessage ackRequiredFromNextUplinkMessage joining fPending adrAckRequest synchronization ]
"112
[u S882 `ui 1 `S883 1 ]
[n S882 . value . ]
"116 mcc_generated_files/LoRaWAN/lorawan.h
[s S854 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S854 . macState networkJoined automaticReply adr silentImmediately macPause rxDone linkCheck channelsModified txPowerModified nbRepModified prescalerModified secondReceiveWindowModified rxTimingSetup rejoinNeeded mcastEnable ]
"113
[u S853 `ul 1 `S854 1 ]
[n S853 . value . ]
"171 mcc_generated_files/LoRaWAN/lorawan_private.h
[s S860 `ui 1 `ui 1 ]
[n S860 . valueLow valueHigh ]
"168
[u S859 `ul 1 `S860 1 ]
[n S859 . value members ]
"126 mcc_generated_files/LoRaWAN/lorawan_eu.c
[c E6153 0 1 2 .. ]
[n E6153 . CLASS_A CLASS_B CLASS_C  ]
"296 mcc_generated_files/LoRaWAN/lorawan_private.h
[s S876 `ul 1 `uc 1 ]
[n S876 . frequency dataRate ]
"126 mcc_generated_files/LoRaWAN/lorawan_eu.c
[c E6141 0 1 .. ]
[n E6141 . OTAA ABP  ]
"162 mcc_generated_files/LoRaWAN/lorawan_private.h
[u S858 `ul 1 `uc -> 4 `i ]
[n S858 . value buffer ]
"182
[s S862 `ul 1 `ul 1 ]
[n S862 . genericEuiL genericEuiH ]
"179
[u S861 `uc -> 8 `i `S862 1 ]
[n S861 . buffer members ]
"189
[s S863 `E6141 1 `S858 1 `uc -> 16 `i `uc -> 16 `i `uc -> 16 `i `S861 1 `S861 1 `S858 1 `uc -> 16 `i `uc -> 16 `i ]
[n S863 . activationType deviceAddress networkSessionKey applicationSessionKey applicationKey applicationEui deviceEui mcastDeviceAddress mcastNetworkSessionKey mcastApplicationSessionKey ]
"253
[s S872 `ui 1 `ui 1 `ui 1 `ui 1 `ui 1 `ui 1 `ui 1 `uc 1 `uc 1 ]
[n S872 . receiveDelay1 receiveDelay2 joinAcceptDelay1 joinAcceptDelay2 maxFcntGap maxMultiFcntGap ackTimeout adrAckLimit adrAckDelay ]
"126 mcc_generated_files/LoRaWAN/lorawan_eu.c
[c E6149 0 1 .. ]
[n E6149 . ISM_EU868 ISM_EU433  ]
"282 mcc_generated_files/LoRaWAN/lorawan_private.h
[s S875 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S875 . deviceEui applicationEui deviceAddress applicationKey networkSessionKey applicationSessionKey mcastApplicationSessionKey mcastNetworkSessionKey mcastDeviceAddress ]
"279
[u S874 `ui 1 `S875 1 ]
[n S874 . value . ]
"266
[s S873 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S873 . receivedCid channelMaskAck dataRateAck powerAck channelAck dataRateReceiveWindowAck rx1DROffestAck dataRateRangeAck channelFrequencyAck ]
"126 mcc_generated_files/LoRaWAN/lorawan_eu.h
[s S884 `S882 1 `S853 1 `S859 1 `S859 1 `S859 1 `E6153 1 `S876 1 `S876 1 `S863 1 `S881 1 `S872 1 `E6149 1 `S874 1 `uc 1 `S873 -> 16 `i `ul 1 `ul 1 `ui 1 `ui 1 `ui 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `ui 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S884 . lorawanMacStatus macStatus fCntUp fCntDown fMcastCntDown deviceClass receiveWindow1Parameters receiveWindow2Parameters activationParameters channelParameters protocolParameters ismBand macKeys crtMacCmdIndex macCommands lastTimerValue periodForLinkCheck adrAckCnt devNonce lastPacketLength maxRepetitionsUnconfirmedUplink maxRepetitionsConfirmedUplink counterRepetitionsUnconfirmedUplink counterRepetitionsConfirmedUplink lastUsedChannelIndex prescaler linkCheckMargin linkCheckGwCnt currentDataRate batteryLevel txPower joinAccept1TimerId joinAccept2TimerId receiveWindow1TimerId receiveWindow2TimerId automaticReplyTimerId linkCheckTimerId ackTimeoutTimerId dutyCycleTimerId unconfirmedRetransmisionTimerId minDataRate maxDataRate maxChannels counterAdrAckDelay offset macInitialized rx2DelayExpired abpJoinStatus abpJoinTimerId syncWord ]
"179
[v _loRa `S884 ~T0 @X0 0 e ]
"83 mcc_generated_files/LoRaWAN/lorawan_eu.c
[v _CreateAllSoftwareTimers `(v ~T0 @X0 0 sf ]
"85
[v _SetCallbackSoftwareTimers `(v ~T0 @X0 0 sf ]
"87
[v _StopAllSoftwareTimers `(v ~T0 @X0 0 sf ]
[v F6181 `(v ~T0 @X0 0 tf3`*uc`uc`E6133 ]
[v F6186 `(v ~T0 @X0 0 tf1`uc ]
"139 mcc_generated_files/LoRaWAN/lorawan.h
[s S855 `*F6181 1 `*F6186 1 ]
[n S855 . RxAppData RxJoinResponse ]
"315 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _rxPayload `S855 ~T0 @X0 0 e ]
"140 mcc_generated_files/LoRaWAN/radio_driver_SX1276.h
[v _RADIO_Init `(v ~T0 @X0 0 ef2`*uc`ul ]
"313 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _radioBuffer `uc ~T0 @X0 -> 0 `x e ]
"76 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\c90\stdlib.h
[v _srand `(v ~T0 @X0 0 ef1`ui ]
"215 mcc_generated_files/LoRaWAN/radio_driver_SX1276.h
[v _RADIO_ReadRandom `(ui ~T0 @X0 0 ef ]
"1429 mcc_generated_files/LoRaWAN/lorawan.h
[v _LORAWAN_Reset `(v ~T0 @X0 0 ef1`E6149 ]
"141 mcc_generated_files/LoRaWAN/radio_driver_SX1276.h
[v _RADIO_SetLoRaSyncWord `(v ~T0 @X0 0 ef1`uc ]
"89 mcc_generated_files/LoRaWAN/lorawan_eu.c
[v _InitDefault868Channels `(v ~T0 @X0 0 sf ]
"91
[v _InitDefault433Channels `(v ~T0 @X0 0 sf ]
"342 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _UpdateMinMaxChDataRate `(v ~T0 @X0 0 ef ]
"16 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\c90\string.h
[v _memset `(*v ~T0 @X0 0 ef3`*v`i`ui ]
"1392 mcc_generated_files/LoRaWAN/lorawan.h
[v _LORAWAN_LinkCheckConfigure `(v ~T0 @X0 0 ef1`ui ]
"236 mcc_generated_files/LoRaWAN/lorawan_eu.c
[c E6118 0 1 2 3 4 5 6 7 8 9 10 11 12 .. ]
[n E6118 . OK NETWORK_NOT_JOINED MAC_STATE_NOT_READY_FOR_TRANSMISSION INVALID_PARAMETER KEYS_NOT_INITIALIZED SILENT_IMMEDIATELY_ACTIVE FRAME_COUNTER_ERROR_REJOIN_NEEDED INVALID_BUFFER_LENGTH MAC_PAUSED NO_CHANNELS_FOUND INVALID_CLASS MCAST_PARAM_ERROR MCAST_MSG_ERROR  ]
"99
[v _ValidateFrequency `(E6118 ~T0 @X0 0 sf1`ul ]
"348 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _ValidateDataRate `(E6118 ~T0 @X0 0 ef1`uc ]
"344
[v _UpdateReceiveWindow2Parameters `(v ~T0 @X0 0 ef2`ul`uc ]
"103 mcc_generated_files/LoRaWAN/lorawan_eu.c
[v _ValidateChannelId `(E6118 ~T0 @X0 0 sf2`uc`uc ]
"101
[v _ValidateDataRange `(E6118 ~T0 @X0 0 sf1`uc ]
"93
[v _UpdateDataRange `(v ~T0 @X0 0 sf2`uc`uc ]
"95
[v _UpdateChannelIdStatus `(v ~T0 @X0 0 sf2`uc`uc ]
"109
[v _UpdateFrequency `(v ~T0 @X0 0 sf2`uc`ul ]
"111
[v _UpdateDutyCycle `(v ~T0 @X0 0 sf2`uc`ui ]
"376
[c E6384 0 1 2 3 4 5 6 7 8 9 .. ]
[n E6384 . IDLE TRANSMISSION_OCCURRING BEFORE_RX1 RX1_OPEN BETWEEN_RX1_RX2 RX2_OPEN RETRANSMISSION_DELAY ABP_DELAY CLASS_C_RX2_1_OPEN CLASS_C_RX2_2_OPEN  ]
"71 mcc_generated_files/LoRaWAN/sw_timer.h
[v _SwTimerSetTimeout `(v ~T0 @X0 0 ef2`uc`ul ]
"74
[v _SwTimerStart `(v ~T0 @X0 0 ef1`uc ]
"73
[v _SwTimerIsRunning `(uc ~T0 @X0 0 ef1`uc ]
"75
[v _SwTimerStop `(v ~T0 @X0 0 ef1`uc ]
"72
[v _SwTimerReadValue `(ul ~T0 @X0 0 ef1`uc ]
"385 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _LORAWAN_EnterContinuousReceive `(v ~T0 @X0 0 ef ]
"207 mcc_generated_files/LoRaWAN/radio_driver_SX1276.h
[v _RADIO_GetStatus `(uc ~T0 @X0 0 ef ]
"322 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _LORAWAN_ReceiveWindow2Callback `(v ~T0 @X0 0 ef1`uc ]
"358
[v _SetJoinFailState `(v ~T0 @X0 0 ef ]
"354
[v _ResetParametersForConfirmedTransmission `(v ~T0 @X0 0 ef ]
"363
[v _SelectChannelForTransmission `(E6118 ~T0 @X0 0 ef1`uc ]
"519 mcc_generated_files/LoRaWAN/lorawan_eu.c
[c E6658 -32767 -32766 -32765 -32764 -32763 0 .. ]
[n E6658 . ERR_NO_DATA ERR_DATA_SIZE ERR_BUFFER_LOCKED ERR_RADIO_BUSY ERR_OUT_OF_RANGE ERR_NONE  ]
"192 mcc_generated_files/LoRaWAN/radio_driver_SX1276.h
[v _RADIO_Transmit `(E6658 ~T0 @X0 0 ef2`*uc`uc ]
"312 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _macBuffer `uc ~T0 @X0 -> 0 `x e ]
"356
[v _ResetParametersForUnconfirmedTransmission `(v ~T0 @X0 0 ef ]
"114
[s S857 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S857 . nbRep chMaskCntl rfu ]
"111
[u S856 `uc 1 `S857 1 ]
[n S856 . value . ]
"105 mcc_generated_files/LoRaWAN/lorawan_eu.c
[v _ValidateChannelMaskCntl `(E6118 ~T0 @X0 0 sf1`uc ]
"113
[v _ValidateChannelMask `(E6118 ~T0 @X0 0 sf1`ui ]
"107
[v _EnableChannels `(v ~T0 @X0 0 sf2`ui`uc ]
"336 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _UpdateTxPower `(v ~T0 @X0 0 ef1`uc ]
"334
[v _UpdateCurrentDataRate `(v ~T0 @X0 0 ef1`uc ]
"244
[s S871 :4 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S871 . rx2DataRate rx1DROffset rfu ]
"241
[u S870 `uc 1 `S871 1 ]
[n S870 . value bits ]
"97 mcc_generated_files/LoRaWAN/lorawan_eu.c
[v _ValidateRxOffset `(E6118 ~T0 @X0 0 sf1`uc ]
"360 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _Random `(ui ~T0 @X0 0 ef1`ui ]
"220
[s S867 :2 `uc 1 :3 `uc 1 :3 `uc 1 ]
[n S867 . major rfu mType ]
"217
[u S866 `uc 1 `S867 1 ]
[n S866 . value bits ]
"88 mcc_generated_files/LoRaWAN/lorawan_eu.h
[s S880 `S866 1 `uc -> 3 `i `uc -> 3 `i `S858 1 `S870 1 `uc 1 `uc -> 16 `i ]
[n S880 . mhdr appNonce networkId deviceAddress DLSettings rxDelay cfList ]
"85
[u S879 `uc -> 29 `i `S880 1 ]
[n S879 . joinAcceptCounter members ]
"14 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\c90\string.h
[v _memcpy `(*v ~T0 @X0 0 ef3`*v`*Cv`ui ]
"168 mcc_generated_files/LoRaWAN/radio_driver_SX1276.h
[v _RADIO_SetModulation `(v ~T0 @X0 0 ef1`E6604 ]
"144
[v _RADIO_SetChannelFrequency `(E6658 ~T0 @X0 0 ef1`ul ]
"171
[v _RADIO_SetFrequencyHopPeriod `(v ~T0 @X0 0 ef1`ui ]
"872 mcc_generated_files/LoRaWAN/lorawan_eu.c
[c E6614 7 8 9 10 11 12 .. ]
[n E6614 . SF_7 SF_8 SF_9 SF_10 SF_11 SF_12  ]
"212 mcc_generated_files/LoRaWAN/radio_driver_SX1276.h
[v _RADIO_SetSpreadingFactor `(v ~T0 @X0 0 ef1`E6614 ]
"162
[v _RADIO_SetBandwidth `(v ~T0 @X0 0 ef1`E6622 ]
"188
[v _RADIO_SetFSKSyncWord `(v ~T0 @X0 0 ef2`uc`*uc ]
"119 mcc_generated_files/LoRaWAN/lorawan_eu.c
[v _ConfigureRadioTx `(v ~T0 @X0 0 sf2`uc`ul ]
"69 mcc_generated_files/LoRaWAN/sw_timer.h
[v _SwTimerCreate `(uc ~T0 @X0 0 ef ]
[v F6800 `(v ~T0 @X0 0 tf1`uc ]
"70
[v _SwTimerSetCallback `(v ~T0 @X0 0 ef3`uc`*F6800`uc ]
"320 mcc_generated_files/LoRaWAN/lorawan_private.h
[v _LORAWAN_ReceiveWindow1Callback `(v ~T0 @X0 0 ef1`uc ]
"324
[v _LORAWAN_LinkCheckCallback `(v ~T0 @X0 0 ef1`uc ]
"326
[v _AckRetransmissionCallback `(v ~T0 @X0 0 ef1`uc ]
"330
[v _AutomaticReplyCallback `(v ~T0 @X0 0 ef1`uc ]
"328
[v _UnconfirmedTransmissionCallback `(v ~T0 @X0 0 ef1`uc ]
"340
[v _UpdateJoinSuccessState `(v ~T0 @X0 0 ef1`uc ]
"117 mcc_generated_files/LoRaWAN/lorawan_eu.c
[v _DutyCycleCallback `(v ~T0 @X0 0 sf1`uc ]
"115
[v _EnableChannels1 `(v ~T0 @X0 0 sf4`ui`uc`uc`uc ]
"153 mcc_generated_files/LoRaWAN/radio_driver_SX1276.h
[v _RADIO_SetOutputPower `(v ~T0 @X0 0 ef1`c ]
"156
[v _RADIO_SetCRC `(v ~T0 @X0 0 ef1`uc ]
"159
[v _RADIO_SetIQInverted `(v ~T0 @X0 0 ef1`uc ]
[; ;math.h: 30: extern double fabs(double);
[; ;math.h: 31: extern double floor(double);
[; ;math.h: 32: extern double ceil(double);
[; ;math.h: 33: extern double modf(double, double *);
[; ;math.h: 34: extern double sqrt(double);
[; ;math.h: 35: extern double atof(const char *);
[; ;math.h: 36: extern double sin(double) ;
[; ;math.h: 37: extern double cos(double) ;
[; ;math.h: 38: extern double tan(double) ;
[; ;math.h: 39: extern double asin(double) ;
[; ;math.h: 40: extern double acos(double) ;
[; ;math.h: 41: extern double atan(double);
[; ;math.h: 42: extern double atan2(double, double) ;
[; ;math.h: 43: extern double log(double);
[; ;math.h: 44: extern double log10(double);
[; ;math.h: 45: extern double pow(double, double) ;
[; ;math.h: 46: extern double exp(double) ;
[; ;math.h: 47: extern double sinh(double) ;
[; ;math.h: 48: extern double cosh(double) ;
[; ;math.h: 49: extern double tanh(double);
[; ;math.h: 50: extern double eval_poly(double, const double *, int);
[; ;math.h: 51: extern double frexp(double, int *);
[; ;math.h: 52: extern double ldexp(double, int);
[; ;math.h: 53: extern double fmod(double, double);
[; ;math.h: 54: extern double trunc(double);
[; ;math.h: 55: extern double round(double);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef __int24 int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 52: typedef unsigned char uint8_t;
[; ;stdint.h: 58: typedef unsigned int uint16_t;
[; ;stdint.h: 65: typedef __uint24 uint24_t;
[; ;stdint.h: 72: typedef unsigned long int uint32_t;
[; ;stdint.h: 88: typedef signed char int_least8_t;
[; ;stdint.h: 96: typedef signed int int_least16_t;
[; ;stdint.h: 109: typedef __int24 int_least24_t;
[; ;stdint.h: 118: typedef signed long int int_least32_t;
[; ;stdint.h: 136: typedef unsigned char uint_least8_t;
[; ;stdint.h: 143: typedef unsigned int uint_least16_t;
[; ;stdint.h: 154: typedef __uint24 uint_least24_t;
[; ;stdint.h: 162: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 181: typedef signed char int_fast8_t;
[; ;stdint.h: 188: typedef signed int int_fast16_t;
[; ;stdint.h: 200: typedef __int24 int_fast24_t;
[; ;stdint.h: 208: typedef signed long int int_fast32_t;
[; ;stdint.h: 224: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 230: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 240: typedef __uint24 uint_fast24_t;
[; ;stdint.h: 247: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 268: typedef int32_t intmax_t;
[; ;stdint.h: 282: typedef uint32_t uintmax_t;
[; ;stdint.h: 289: typedef int16_t intptr_t;
[; ;stdint.h: 294: typedef uint16_t uintptr_t;
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 65: extern double atof(const char *);
[; ;stdlib.h: 66: extern double strtod(const char *, const char **);
[; ;stdlib.h: 67: extern int atoi(const char *);
[; ;stdlib.h: 68: extern unsigned xtoi(const char *);
[; ;stdlib.h: 69: extern long atol(const char *);
[; ;stdlib.h: 73: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 75: extern int rand(void);
[; ;stdlib.h: 76: extern void srand(unsigned int);
[; ;stdlib.h: 77: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 78: extern div_t div(int numer, int denom);
[; ;stdlib.h: 79: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 80: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 81: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 85: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 86: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 87: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 88: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 93: extern void * malloc(size_t);
[; ;stdlib.h: 94: extern void free(void *);
[; ;stdlib.h: 95: extern void * realloc(void *, size_t);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;stdlib.h: 104: extern int atexit(void (*)(void));
[; ;stdlib.h: 105: extern char * getenv(const char *);
[; ;stdlib.h: 106: extern char ** environ;
[; ;stdlib.h: 107: extern int system(char *);
[; ;stdlib.h: 108: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 109: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 110: extern int abs(int);
[; ;stdlib.h: 111: extern long labs(long);
[; ;stdlib.h: 113: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 114: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 119: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 120: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 122: extern char * ftoa(float f, int * status);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 36: extern char * strcat(char *, const char *);
[; ;string.h: 37: extern char * strcpy(char *, const char *);
[; ;string.h: 38: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 39: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 40: extern char * strdup(const char *);
[; ;string.h: 41: extern char * strtok(char *, const char *);
[; ;string.h: 44: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 45: extern int strcmp(const char *, const char *);
[; ;string.h: 46: extern int stricmp(const char *, const char *);
[; ;string.h: 47: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 48: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 49: extern void * memchr(const void *, int, size_t);
[; ;string.h: 50: extern size_t strcspn(const char *, const char *);
[; ;string.h: 51: extern char * strpbrk(const char *, const char *);
[; ;string.h: 52: extern size_t strspn(const char *, const char *);
[; ;string.h: 53: extern char * strstr(const char *, const char *);
[; ;string.h: 54: extern char * stristr(const char *, const char *);
[; ;string.h: 55: extern char * strerror(int);
[; ;string.h: 56: extern size_t strlen(const char *);
[; ;string.h: 57: extern char * strchr(const char *, int);
[; ;string.h: 58: extern char * strichr(const char *, int);
[; ;string.h: 59: extern char * strrchr(const char *, int);
[; ;string.h: 60: extern char * strrichr(const char *, int);
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;pic18lf46k22.h: 52: extern volatile unsigned char ANSELA __at(0xF38);
"54 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic18lf46k22.h
[; ;pic18lf46k22.h: 54: asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
[; ;pic18lf46k22.h: 57: typedef union {
[; ;pic18lf46k22.h: 58: struct {
[; ;pic18lf46k22.h: 59: unsigned ANSA0 :1;
[; ;pic18lf46k22.h: 60: unsigned ANSA1 :1;
[; ;pic18lf46k22.h: 61: unsigned ANSA2 :1;
[; ;pic18lf46k22.h: 62: unsigned ANSA3 :1;
[; ;pic18lf46k22.h: 63: unsigned :1;
[; ;pic18lf46k22.h: 64: unsigned ANSA5 :1;
[; ;pic18lf46k22.h: 65: };
[; ;pic18lf46k22.h: 66: } ANSELAbits_t;
[; ;pic18lf46k22.h: 67: extern volatile ANSELAbits_t ANSELAbits __at(0xF38);
[; ;pic18lf46k22.h: 97: extern volatile unsigned char ANSELB __at(0xF39);
"99
[; ;pic18lf46k22.h: 99: asm("ANSELB equ 0F39h");
[; <" ANSELB equ 0F39h ;# ">
[; ;pic18lf46k22.h: 102: typedef union {
[; ;pic18lf46k22.h: 103: struct {
[; ;pic18lf46k22.h: 104: unsigned ANSB0 :1;
[; ;pic18lf46k22.h: 105: unsigned ANSB1 :1;
[; ;pic18lf46k22.h: 106: unsigned ANSB2 :1;
[; ;pic18lf46k22.h: 107: unsigned ANSB3 :1;
[; ;pic18lf46k22.h: 108: unsigned ANSB4 :1;
[; ;pic18lf46k22.h: 109: unsigned ANSB5 :1;
[; ;pic18lf46k22.h: 110: };
[; ;pic18lf46k22.h: 111: } ANSELBbits_t;
[; ;pic18lf46k22.h: 112: extern volatile ANSELBbits_t ANSELBbits __at(0xF39);
[; ;pic18lf46k22.h: 147: extern volatile unsigned char ANSELC __at(0xF3A);
"149
[; ;pic18lf46k22.h: 149: asm("ANSELC equ 0F3Ah");
[; <" ANSELC equ 0F3Ah ;# ">
[; ;pic18lf46k22.h: 152: typedef union {
[; ;pic18lf46k22.h: 153: struct {
[; ;pic18lf46k22.h: 154: unsigned :2;
[; ;pic18lf46k22.h: 155: unsigned ANSC2 :1;
[; ;pic18lf46k22.h: 156: unsigned ANSC3 :1;
[; ;pic18lf46k22.h: 157: unsigned ANSC4 :1;
[; ;pic18lf46k22.h: 158: unsigned ANSC5 :1;
[; ;pic18lf46k22.h: 159: unsigned ANSC6 :1;
[; ;pic18lf46k22.h: 160: unsigned ANSC7 :1;
[; ;pic18lf46k22.h: 161: };
[; ;pic18lf46k22.h: 162: } ANSELCbits_t;
[; ;pic18lf46k22.h: 163: extern volatile ANSELCbits_t ANSELCbits __at(0xF3A);
[; ;pic18lf46k22.h: 198: extern volatile unsigned char ANSELD __at(0xF3B);
"200
[; ;pic18lf46k22.h: 200: asm("ANSELD equ 0F3Bh");
[; <" ANSELD equ 0F3Bh ;# ">
[; ;pic18lf46k22.h: 203: typedef union {
[; ;pic18lf46k22.h: 204: struct {
[; ;pic18lf46k22.h: 205: unsigned ANSD0 :1;
[; ;pic18lf46k22.h: 206: unsigned ANSD1 :1;
[; ;pic18lf46k22.h: 207: unsigned ANSD2 :1;
[; ;pic18lf46k22.h: 208: unsigned ANSD3 :1;
[; ;pic18lf46k22.h: 209: unsigned ANSD4 :1;
[; ;pic18lf46k22.h: 210: unsigned ANSD5 :1;
[; ;pic18lf46k22.h: 211: unsigned ANSD6 :1;
[; ;pic18lf46k22.h: 212: unsigned ANSD7 :1;
[; ;pic18lf46k22.h: 213: };
[; ;pic18lf46k22.h: 214: } ANSELDbits_t;
[; ;pic18lf46k22.h: 215: extern volatile ANSELDbits_t ANSELDbits __at(0xF3B);
[; ;pic18lf46k22.h: 260: extern volatile unsigned char ANSELE __at(0xF3C);
"262
[; ;pic18lf46k22.h: 262: asm("ANSELE equ 0F3Ch");
[; <" ANSELE equ 0F3Ch ;# ">
[; ;pic18lf46k22.h: 265: typedef union {
[; ;pic18lf46k22.h: 266: struct {
[; ;pic18lf46k22.h: 267: unsigned ANSE0 :1;
[; ;pic18lf46k22.h: 268: unsigned ANSE1 :1;
[; ;pic18lf46k22.h: 269: unsigned ANSE2 :1;
[; ;pic18lf46k22.h: 270: };
[; ;pic18lf46k22.h: 271: } ANSELEbits_t;
[; ;pic18lf46k22.h: 272: extern volatile ANSELEbits_t ANSELEbits __at(0xF3C);
[; ;pic18lf46k22.h: 292: extern volatile unsigned char PMD2 __at(0xF3D);
"294
[; ;pic18lf46k22.h: 294: asm("PMD2 equ 0F3Dh");
[; <" PMD2 equ 0F3Dh ;# ">
[; ;pic18lf46k22.h: 297: typedef union {
[; ;pic18lf46k22.h: 298: struct {
[; ;pic18lf46k22.h: 299: unsigned ADCMD :1;
[; ;pic18lf46k22.h: 300: unsigned CMP1MD :1;
[; ;pic18lf46k22.h: 301: unsigned CMP2MD :1;
[; ;pic18lf46k22.h: 302: unsigned CTMUMD :1;
[; ;pic18lf46k22.h: 303: };
[; ;pic18lf46k22.h: 304: } PMD2bits_t;
[; ;pic18lf46k22.h: 305: extern volatile PMD2bits_t PMD2bits __at(0xF3D);
[; ;pic18lf46k22.h: 330: extern volatile unsigned char PMD1 __at(0xF3E);
"332
[; ;pic18lf46k22.h: 332: asm("PMD1 equ 0F3Eh");
[; <" PMD1 equ 0F3Eh ;# ">
[; ;pic18lf46k22.h: 335: typedef union {
[; ;pic18lf46k22.h: 336: struct {
[; ;pic18lf46k22.h: 337: unsigned CCP1MD :1;
[; ;pic18lf46k22.h: 338: unsigned CCP2MD :1;
[; ;pic18lf46k22.h: 339: unsigned CCP3MD :1;
[; ;pic18lf46k22.h: 340: unsigned CCP4MD :1;
[; ;pic18lf46k22.h: 341: unsigned CCP5MD :1;
[; ;pic18lf46k22.h: 342: unsigned :1;
[; ;pic18lf46k22.h: 343: unsigned MSSP1MD :1;
[; ;pic18lf46k22.h: 344: unsigned MSSP2MD :1;
[; ;pic18lf46k22.h: 345: };
[; ;pic18lf46k22.h: 346: struct {
[; ;pic18lf46k22.h: 347: unsigned EMBMD :1;
[; ;pic18lf46k22.h: 348: };
[; ;pic18lf46k22.h: 349: } PMD1bits_t;
[; ;pic18lf46k22.h: 350: extern volatile PMD1bits_t PMD1bits __at(0xF3E);
[; ;pic18lf46k22.h: 395: extern volatile unsigned char PMD0 __at(0xF3F);
"397
[; ;pic18lf46k22.h: 397: asm("PMD0 equ 0F3Fh");
[; <" PMD0 equ 0F3Fh ;# ">
[; ;pic18lf46k22.h: 400: typedef union {
[; ;pic18lf46k22.h: 401: struct {
[; ;pic18lf46k22.h: 402: unsigned TMR1MD :1;
[; ;pic18lf46k22.h: 403: unsigned TMR2MD :1;
[; ;pic18lf46k22.h: 404: unsigned TMR3MD :1;
[; ;pic18lf46k22.h: 405: unsigned TMR4MD :1;
[; ;pic18lf46k22.h: 406: unsigned TMR5MD :1;
[; ;pic18lf46k22.h: 407: unsigned TMR6MD :1;
[; ;pic18lf46k22.h: 408: unsigned UART1MD :1;
[; ;pic18lf46k22.h: 409: unsigned UART2MD :1;
[; ;pic18lf46k22.h: 410: };
[; ;pic18lf46k22.h: 411: struct {
[; ;pic18lf46k22.h: 412: unsigned :1;
[; ;pic18lf46k22.h: 413: unsigned SPI1MD :1;
[; ;pic18lf46k22.h: 414: unsigned SPI2MD :1;
[; ;pic18lf46k22.h: 415: };
[; ;pic18lf46k22.h: 416: } PMD0bits_t;
[; ;pic18lf46k22.h: 417: extern volatile PMD0bits_t PMD0bits __at(0xF3F);
[; ;pic18lf46k22.h: 472: extern volatile unsigned char VREFCON2 __at(0xF40);
"474
[; ;pic18lf46k22.h: 474: asm("VREFCON2 equ 0F40h");
[; <" VREFCON2 equ 0F40h ;# ">
[; ;pic18lf46k22.h: 477: extern volatile unsigned char DACCON1 __at(0xF40);
"479
[; ;pic18lf46k22.h: 479: asm("DACCON1 equ 0F40h");
[; <" DACCON1 equ 0F40h ;# ">
[; ;pic18lf46k22.h: 482: typedef union {
[; ;pic18lf46k22.h: 483: struct {
[; ;pic18lf46k22.h: 484: unsigned DACR :5;
[; ;pic18lf46k22.h: 485: };
[; ;pic18lf46k22.h: 486: struct {
[; ;pic18lf46k22.h: 487: unsigned DACR0 :1;
[; ;pic18lf46k22.h: 488: unsigned DACR1 :1;
[; ;pic18lf46k22.h: 489: unsigned DACR2 :1;
[; ;pic18lf46k22.h: 490: unsigned DACR3 :1;
[; ;pic18lf46k22.h: 491: unsigned DACR4 :1;
[; ;pic18lf46k22.h: 492: };
[; ;pic18lf46k22.h: 493: } VREFCON2bits_t;
[; ;pic18lf46k22.h: 494: extern volatile VREFCON2bits_t VREFCON2bits __at(0xF40);
[; ;pic18lf46k22.h: 527: typedef union {
[; ;pic18lf46k22.h: 528: struct {
[; ;pic18lf46k22.h: 529: unsigned DACR :5;
[; ;pic18lf46k22.h: 530: };
[; ;pic18lf46k22.h: 531: struct {
[; ;pic18lf46k22.h: 532: unsigned DACR0 :1;
[; ;pic18lf46k22.h: 533: unsigned DACR1 :1;
[; ;pic18lf46k22.h: 534: unsigned DACR2 :1;
[; ;pic18lf46k22.h: 535: unsigned DACR3 :1;
[; ;pic18lf46k22.h: 536: unsigned DACR4 :1;
[; ;pic18lf46k22.h: 537: };
[; ;pic18lf46k22.h: 538: } DACCON1bits_t;
[; ;pic18lf46k22.h: 539: extern volatile DACCON1bits_t DACCON1bits __at(0xF40);
[; ;pic18lf46k22.h: 574: extern volatile unsigned char VREFCON1 __at(0xF41);
"576
[; ;pic18lf46k22.h: 576: asm("VREFCON1 equ 0F41h");
[; <" VREFCON1 equ 0F41h ;# ">
[; ;pic18lf46k22.h: 579: extern volatile unsigned char DACCON0 __at(0xF41);
"581
[; ;pic18lf46k22.h: 581: asm("DACCON0 equ 0F41h");
[; <" DACCON0 equ 0F41h ;# ">
[; ;pic18lf46k22.h: 584: typedef union {
[; ;pic18lf46k22.h: 585: struct {
[; ;pic18lf46k22.h: 586: unsigned DACNSS :1;
[; ;pic18lf46k22.h: 587: unsigned :1;
[; ;pic18lf46k22.h: 588: unsigned DACPSS :2;
[; ;pic18lf46k22.h: 589: unsigned :1;
[; ;pic18lf46k22.h: 590: unsigned DACOE :1;
[; ;pic18lf46k22.h: 591: unsigned DACLPS :1;
[; ;pic18lf46k22.h: 592: unsigned DACEN :1;
[; ;pic18lf46k22.h: 593: };
[; ;pic18lf46k22.h: 594: struct {
[; ;pic18lf46k22.h: 595: unsigned :2;
[; ;pic18lf46k22.h: 596: unsigned DACPSS0 :1;
[; ;pic18lf46k22.h: 597: unsigned DACPSS1 :1;
[; ;pic18lf46k22.h: 598: };
[; ;pic18lf46k22.h: 599: } VREFCON1bits_t;
[; ;pic18lf46k22.h: 600: extern volatile VREFCON1bits_t VREFCON1bits __at(0xF41);
[; ;pic18lf46k22.h: 638: typedef union {
[; ;pic18lf46k22.h: 639: struct {
[; ;pic18lf46k22.h: 640: unsigned DACNSS :1;
[; ;pic18lf46k22.h: 641: unsigned :1;
[; ;pic18lf46k22.h: 642: unsigned DACPSS :2;
[; ;pic18lf46k22.h: 643: unsigned :1;
[; ;pic18lf46k22.h: 644: unsigned DACOE :1;
[; ;pic18lf46k22.h: 645: unsigned DACLPS :1;
[; ;pic18lf46k22.h: 646: unsigned DACEN :1;
[; ;pic18lf46k22.h: 647: };
[; ;pic18lf46k22.h: 648: struct {
[; ;pic18lf46k22.h: 649: unsigned :2;
[; ;pic18lf46k22.h: 650: unsigned DACPSS0 :1;
[; ;pic18lf46k22.h: 651: unsigned DACPSS1 :1;
[; ;pic18lf46k22.h: 652: };
[; ;pic18lf46k22.h: 653: } DACCON0bits_t;
[; ;pic18lf46k22.h: 654: extern volatile DACCON0bits_t DACCON0bits __at(0xF41);
[; ;pic18lf46k22.h: 694: extern volatile unsigned char VREFCON0 __at(0xF42);
"696
[; ;pic18lf46k22.h: 696: asm("VREFCON0 equ 0F42h");
[; <" VREFCON0 equ 0F42h ;# ">
[; ;pic18lf46k22.h: 699: extern volatile unsigned char FVRCON __at(0xF42);
"701
[; ;pic18lf46k22.h: 701: asm("FVRCON equ 0F42h");
[; <" FVRCON equ 0F42h ;# ">
[; ;pic18lf46k22.h: 704: typedef union {
[; ;pic18lf46k22.h: 705: struct {
[; ;pic18lf46k22.h: 706: unsigned :4;
[; ;pic18lf46k22.h: 707: unsigned FVRS :2;
[; ;pic18lf46k22.h: 708: unsigned FVRST :1;
[; ;pic18lf46k22.h: 709: unsigned FVREN :1;
[; ;pic18lf46k22.h: 710: };
[; ;pic18lf46k22.h: 711: struct {
[; ;pic18lf46k22.h: 712: unsigned :4;
[; ;pic18lf46k22.h: 713: unsigned FVRS0 :1;
[; ;pic18lf46k22.h: 714: unsigned FVRS1 :1;
[; ;pic18lf46k22.h: 715: };
[; ;pic18lf46k22.h: 716: } VREFCON0bits_t;
[; ;pic18lf46k22.h: 717: extern volatile VREFCON0bits_t VREFCON0bits __at(0xF42);
[; ;pic18lf46k22.h: 745: typedef union {
[; ;pic18lf46k22.h: 746: struct {
[; ;pic18lf46k22.h: 747: unsigned :4;
[; ;pic18lf46k22.h: 748: unsigned FVRS :2;
[; ;pic18lf46k22.h: 749: unsigned FVRST :1;
[; ;pic18lf46k22.h: 750: unsigned FVREN :1;
[; ;pic18lf46k22.h: 751: };
[; ;pic18lf46k22.h: 752: struct {
[; ;pic18lf46k22.h: 753: unsigned :4;
[; ;pic18lf46k22.h: 754: unsigned FVRS0 :1;
[; ;pic18lf46k22.h: 755: unsigned FVRS1 :1;
[; ;pic18lf46k22.h: 756: };
[; ;pic18lf46k22.h: 757: } FVRCONbits_t;
[; ;pic18lf46k22.h: 758: extern volatile FVRCONbits_t FVRCONbits __at(0xF42);
[; ;pic18lf46k22.h: 788: extern volatile unsigned char CTMUICON __at(0xF43);
"790
[; ;pic18lf46k22.h: 790: asm("CTMUICON equ 0F43h");
[; <" CTMUICON equ 0F43h ;# ">
[; ;pic18lf46k22.h: 793: extern volatile unsigned char CTMUICONH __at(0xF43);
"795
[; ;pic18lf46k22.h: 795: asm("CTMUICONH equ 0F43h");
[; <" CTMUICONH equ 0F43h ;# ">
[; ;pic18lf46k22.h: 798: typedef union {
[; ;pic18lf46k22.h: 799: struct {
[; ;pic18lf46k22.h: 800: unsigned IRNG :2;
[; ;pic18lf46k22.h: 801: unsigned ITRIM :6;
[; ;pic18lf46k22.h: 802: };
[; ;pic18lf46k22.h: 803: struct {
[; ;pic18lf46k22.h: 804: unsigned IRNG0 :1;
[; ;pic18lf46k22.h: 805: unsigned IRNG1 :1;
[; ;pic18lf46k22.h: 806: unsigned ITRIM0 :1;
[; ;pic18lf46k22.h: 807: unsigned ITRIM1 :1;
[; ;pic18lf46k22.h: 808: unsigned ITRIM2 :1;
[; ;pic18lf46k22.h: 809: unsigned ITRIM3 :1;
[; ;pic18lf46k22.h: 810: unsigned ITRIM4 :1;
[; ;pic18lf46k22.h: 811: unsigned ITRIM5 :1;
[; ;pic18lf46k22.h: 812: };
[; ;pic18lf46k22.h: 813: } CTMUICONbits_t;
[; ;pic18lf46k22.h: 814: extern volatile CTMUICONbits_t CTMUICONbits __at(0xF43);
[; ;pic18lf46k22.h: 867: typedef union {
[; ;pic18lf46k22.h: 868: struct {
[; ;pic18lf46k22.h: 869: unsigned IRNG :2;
[; ;pic18lf46k22.h: 870: unsigned ITRIM :6;
[; ;pic18lf46k22.h: 871: };
[; ;pic18lf46k22.h: 872: struct {
[; ;pic18lf46k22.h: 873: unsigned IRNG0 :1;
[; ;pic18lf46k22.h: 874: unsigned IRNG1 :1;
[; ;pic18lf46k22.h: 875: unsigned ITRIM0 :1;
[; ;pic18lf46k22.h: 876: unsigned ITRIM1 :1;
[; ;pic18lf46k22.h: 877: unsigned ITRIM2 :1;
[; ;pic18lf46k22.h: 878: unsigned ITRIM3 :1;
[; ;pic18lf46k22.h: 879: unsigned ITRIM4 :1;
[; ;pic18lf46k22.h: 880: unsigned ITRIM5 :1;
[; ;pic18lf46k22.h: 881: };
[; ;pic18lf46k22.h: 882: } CTMUICONHbits_t;
[; ;pic18lf46k22.h: 883: extern volatile CTMUICONHbits_t CTMUICONHbits __at(0xF43);
[; ;pic18lf46k22.h: 938: extern volatile unsigned char CTMUCONL __at(0xF44);
"940
[; ;pic18lf46k22.h: 940: asm("CTMUCONL equ 0F44h");
[; <" CTMUCONL equ 0F44h ;# ">
[; ;pic18lf46k22.h: 943: extern volatile unsigned char CTMUCON1 __at(0xF44);
"945
[; ;pic18lf46k22.h: 945: asm("CTMUCON1 equ 0F44h");
[; <" CTMUCON1 equ 0F44h ;# ">
[; ;pic18lf46k22.h: 948: typedef union {
[; ;pic18lf46k22.h: 949: struct {
[; ;pic18lf46k22.h: 950: unsigned EDG1STAT :1;
[; ;pic18lf46k22.h: 951: unsigned EDG2STAT :1;
[; ;pic18lf46k22.h: 952: unsigned EDG1SEL :2;
[; ;pic18lf46k22.h: 953: unsigned EDG1POL :1;
[; ;pic18lf46k22.h: 954: unsigned EDG2SEL :2;
[; ;pic18lf46k22.h: 955: unsigned EDG2POL :1;
[; ;pic18lf46k22.h: 956: };
[; ;pic18lf46k22.h: 957: struct {
[; ;pic18lf46k22.h: 958: unsigned :2;
[; ;pic18lf46k22.h: 959: unsigned EDG1SEL0 :1;
[; ;pic18lf46k22.h: 960: unsigned EDG1SEL1 :1;
[; ;pic18lf46k22.h: 961: unsigned :1;
[; ;pic18lf46k22.h: 962: unsigned EDG2SEL0 :1;
[; ;pic18lf46k22.h: 963: unsigned EDG2SEL1 :1;
[; ;pic18lf46k22.h: 964: };
[; ;pic18lf46k22.h: 965: } CTMUCONLbits_t;
[; ;pic18lf46k22.h: 966: extern volatile CTMUCONLbits_t CTMUCONLbits __at(0xF44);
[; ;pic18lf46k22.h: 1019: typedef union {
[; ;pic18lf46k22.h: 1020: struct {
[; ;pic18lf46k22.h: 1021: unsigned EDG1STAT :1;
[; ;pic18lf46k22.h: 1022: unsigned EDG2STAT :1;
[; ;pic18lf46k22.h: 1023: unsigned EDG1SEL :2;
[; ;pic18lf46k22.h: 1024: unsigned EDG1POL :1;
[; ;pic18lf46k22.h: 1025: unsigned EDG2SEL :2;
[; ;pic18lf46k22.h: 1026: unsigned EDG2POL :1;
[; ;pic18lf46k22.h: 1027: };
[; ;pic18lf46k22.h: 1028: struct {
[; ;pic18lf46k22.h: 1029: unsigned :2;
[; ;pic18lf46k22.h: 1030: unsigned EDG1SEL0 :1;
[; ;pic18lf46k22.h: 1031: unsigned EDG1SEL1 :1;
[; ;pic18lf46k22.h: 1032: unsigned :1;
[; ;pic18lf46k22.h: 1033: unsigned EDG2SEL0 :1;
[; ;pic18lf46k22.h: 1034: unsigned EDG2SEL1 :1;
[; ;pic18lf46k22.h: 1035: };
[; ;pic18lf46k22.h: 1036: } CTMUCON1bits_t;
[; ;pic18lf46k22.h: 1037: extern volatile CTMUCON1bits_t CTMUCON1bits __at(0xF44);
[; ;pic18lf46k22.h: 1092: extern volatile unsigned char CTMUCONH __at(0xF45);
"1094
[; ;pic18lf46k22.h: 1094: asm("CTMUCONH equ 0F45h");
[; <" CTMUCONH equ 0F45h ;# ">
[; ;pic18lf46k22.h: 1097: extern volatile unsigned char CTMUCON0 __at(0xF45);
"1099
[; ;pic18lf46k22.h: 1099: asm("CTMUCON0 equ 0F45h");
[; <" CTMUCON0 equ 0F45h ;# ">
[; ;pic18lf46k22.h: 1102: typedef union {
[; ;pic18lf46k22.h: 1103: struct {
[; ;pic18lf46k22.h: 1104: unsigned CTTRIG :1;
[; ;pic18lf46k22.h: 1105: unsigned IDISSEN :1;
[; ;pic18lf46k22.h: 1106: unsigned EDGSEQEN :1;
[; ;pic18lf46k22.h: 1107: unsigned EDGEN :1;
[; ;pic18lf46k22.h: 1108: unsigned TGEN :1;
[; ;pic18lf46k22.h: 1109: unsigned CTMUSIDL :1;
[; ;pic18lf46k22.h: 1110: unsigned :1;
[; ;pic18lf46k22.h: 1111: unsigned CTMUEN :1;
[; ;pic18lf46k22.h: 1112: };
[; ;pic18lf46k22.h: 1113: } CTMUCONHbits_t;
[; ;pic18lf46k22.h: 1114: extern volatile CTMUCONHbits_t CTMUCONHbits __at(0xF45);
[; ;pic18lf46k22.h: 1152: typedef union {
[; ;pic18lf46k22.h: 1153: struct {
[; ;pic18lf46k22.h: 1154: unsigned CTTRIG :1;
[; ;pic18lf46k22.h: 1155: unsigned IDISSEN :1;
[; ;pic18lf46k22.h: 1156: unsigned EDGSEQEN :1;
[; ;pic18lf46k22.h: 1157: unsigned EDGEN :1;
[; ;pic18lf46k22.h: 1158: unsigned TGEN :1;
[; ;pic18lf46k22.h: 1159: unsigned CTMUSIDL :1;
[; ;pic18lf46k22.h: 1160: unsigned :1;
[; ;pic18lf46k22.h: 1161: unsigned CTMUEN :1;
[; ;pic18lf46k22.h: 1162: };
[; ;pic18lf46k22.h: 1163: } CTMUCON0bits_t;
[; ;pic18lf46k22.h: 1164: extern volatile CTMUCON0bits_t CTMUCON0bits __at(0xF45);
[; ;pic18lf46k22.h: 1204: extern volatile unsigned char SRCON1 __at(0xF46);
"1206
[; ;pic18lf46k22.h: 1206: asm("SRCON1 equ 0F46h");
[; <" SRCON1 equ 0F46h ;# ">
[; ;pic18lf46k22.h: 1209: typedef union {
[; ;pic18lf46k22.h: 1210: struct {
[; ;pic18lf46k22.h: 1211: unsigned SRRC1E :1;
[; ;pic18lf46k22.h: 1212: unsigned SRRC2E :1;
[; ;pic18lf46k22.h: 1213: unsigned SRRCKE :1;
[; ;pic18lf46k22.h: 1214: unsigned SRRPE :1;
[; ;pic18lf46k22.h: 1215: unsigned SRSC1E :1;
[; ;pic18lf46k22.h: 1216: unsigned SRSC2E :1;
[; ;pic18lf46k22.h: 1217: unsigned SRSCKE :1;
[; ;pic18lf46k22.h: 1218: unsigned SRSPE :1;
[; ;pic18lf46k22.h: 1219: };
[; ;pic18lf46k22.h: 1220: } SRCON1bits_t;
[; ;pic18lf46k22.h: 1221: extern volatile SRCON1bits_t SRCON1bits __at(0xF46);
[; ;pic18lf46k22.h: 1266: extern volatile unsigned char SRCON0 __at(0xF47);
"1268
[; ;pic18lf46k22.h: 1268: asm("SRCON0 equ 0F47h");
[; <" SRCON0 equ 0F47h ;# ">
[; ;pic18lf46k22.h: 1271: typedef union {
[; ;pic18lf46k22.h: 1272: struct {
[; ;pic18lf46k22.h: 1273: unsigned SRPR :1;
[; ;pic18lf46k22.h: 1274: unsigned SRPS :1;
[; ;pic18lf46k22.h: 1275: unsigned SRNQEN :1;
[; ;pic18lf46k22.h: 1276: unsigned SRQEN :1;
[; ;pic18lf46k22.h: 1277: unsigned SRCLK :3;
[; ;pic18lf46k22.h: 1278: unsigned SRLEN :1;
[; ;pic18lf46k22.h: 1279: };
[; ;pic18lf46k22.h: 1280: struct {
[; ;pic18lf46k22.h: 1281: unsigned :4;
[; ;pic18lf46k22.h: 1282: unsigned SRCLK0 :1;
[; ;pic18lf46k22.h: 1283: unsigned SRCLK1 :1;
[; ;pic18lf46k22.h: 1284: unsigned SRCLK2 :1;
[; ;pic18lf46k22.h: 1285: };
[; ;pic18lf46k22.h: 1286: } SRCON0bits_t;
[; ;pic18lf46k22.h: 1287: extern volatile SRCON0bits_t SRCON0bits __at(0xF47);
[; ;pic18lf46k22.h: 1337: extern volatile unsigned char CCPTMRS1 __at(0xF48);
"1339
[; ;pic18lf46k22.h: 1339: asm("CCPTMRS1 equ 0F48h");
[; <" CCPTMRS1 equ 0F48h ;# ">
[; ;pic18lf46k22.h: 1342: typedef union {
[; ;pic18lf46k22.h: 1343: struct {
[; ;pic18lf46k22.h: 1344: unsigned C4TSEL :2;
[; ;pic18lf46k22.h: 1345: unsigned C5TSEL :2;
[; ;pic18lf46k22.h: 1346: };
[; ;pic18lf46k22.h: 1347: struct {
[; ;pic18lf46k22.h: 1348: unsigned C4TSEL0 :1;
[; ;pic18lf46k22.h: 1349: unsigned C4TSEL1 :1;
[; ;pic18lf46k22.h: 1350: unsigned C5TSEL0 :1;
[; ;pic18lf46k22.h: 1351: unsigned C5TSEL1 :1;
[; ;pic18lf46k22.h: 1352: };
[; ;pic18lf46k22.h: 1353: } CCPTMRS1bits_t;
[; ;pic18lf46k22.h: 1354: extern volatile CCPTMRS1bits_t CCPTMRS1bits __at(0xF48);
[; ;pic18lf46k22.h: 1389: extern volatile unsigned char CCPTMRS0 __at(0xF49);
"1391
[; ;pic18lf46k22.h: 1391: asm("CCPTMRS0 equ 0F49h");
[; <" CCPTMRS0 equ 0F49h ;# ">
[; ;pic18lf46k22.h: 1394: typedef union {
[; ;pic18lf46k22.h: 1395: struct {
[; ;pic18lf46k22.h: 1396: unsigned C1TSEL :2;
[; ;pic18lf46k22.h: 1397: unsigned :1;
[; ;pic18lf46k22.h: 1398: unsigned C2TSEL :2;
[; ;pic18lf46k22.h: 1399: unsigned :1;
[; ;pic18lf46k22.h: 1400: unsigned C3TSEL :2;
[; ;pic18lf46k22.h: 1401: };
[; ;pic18lf46k22.h: 1402: struct {
[; ;pic18lf46k22.h: 1403: unsigned C1TSEL0 :1;
[; ;pic18lf46k22.h: 1404: unsigned C1TSEL1 :1;
[; ;pic18lf46k22.h: 1405: unsigned :1;
[; ;pic18lf46k22.h: 1406: unsigned C2TSEL0 :1;
[; ;pic18lf46k22.h: 1407: unsigned C2TSEL1 :1;
[; ;pic18lf46k22.h: 1408: unsigned :1;
[; ;pic18lf46k22.h: 1409: unsigned C3TSEL0 :1;
[; ;pic18lf46k22.h: 1410: unsigned C3TSEL1 :1;
[; ;pic18lf46k22.h: 1411: };
[; ;pic18lf46k22.h: 1412: } CCPTMRS0bits_t;
[; ;pic18lf46k22.h: 1413: extern volatile CCPTMRS0bits_t CCPTMRS0bits __at(0xF49);
[; ;pic18lf46k22.h: 1463: extern volatile unsigned char T6CON __at(0xF4A);
"1465
[; ;pic18lf46k22.h: 1465: asm("T6CON equ 0F4Ah");
[; <" T6CON equ 0F4Ah ;# ">
[; ;pic18lf46k22.h: 1468: typedef union {
[; ;pic18lf46k22.h: 1469: struct {
[; ;pic18lf46k22.h: 1470: unsigned T6CKPS :2;
[; ;pic18lf46k22.h: 1471: unsigned TMR6ON :1;
[; ;pic18lf46k22.h: 1472: unsigned T6OUTPS :4;
[; ;pic18lf46k22.h: 1473: };
[; ;pic18lf46k22.h: 1474: struct {
[; ;pic18lf46k22.h: 1475: unsigned T6CKPS0 :1;
[; ;pic18lf46k22.h: 1476: unsigned T6CKPS1 :1;
[; ;pic18lf46k22.h: 1477: unsigned :1;
[; ;pic18lf46k22.h: 1478: unsigned T6OUTPS0 :1;
[; ;pic18lf46k22.h: 1479: unsigned T6OUTPS1 :1;
[; ;pic18lf46k22.h: 1480: unsigned T6OUTPS2 :1;
[; ;pic18lf46k22.h: 1481: unsigned T6OUTPS3 :1;
[; ;pic18lf46k22.h: 1482: };
[; ;pic18lf46k22.h: 1483: } T6CONbits_t;
[; ;pic18lf46k22.h: 1484: extern volatile T6CONbits_t T6CONbits __at(0xF4A);
[; ;pic18lf46k22.h: 1534: extern volatile unsigned char PR6 __at(0xF4B);
"1536
[; ;pic18lf46k22.h: 1536: asm("PR6 equ 0F4Bh");
[; <" PR6 equ 0F4Bh ;# ">
[; ;pic18lf46k22.h: 1539: typedef union {
[; ;pic18lf46k22.h: 1540: struct {
[; ;pic18lf46k22.h: 1541: unsigned PR6 :8;
[; ;pic18lf46k22.h: 1542: };
[; ;pic18lf46k22.h: 1543: } PR6bits_t;
[; ;pic18lf46k22.h: 1544: extern volatile PR6bits_t PR6bits __at(0xF4B);
[; ;pic18lf46k22.h: 1554: extern volatile unsigned char TMR6 __at(0xF4C);
"1556
[; ;pic18lf46k22.h: 1556: asm("TMR6 equ 0F4Ch");
[; <" TMR6 equ 0F4Ch ;# ">
[; ;pic18lf46k22.h: 1559: typedef union {
[; ;pic18lf46k22.h: 1560: struct {
[; ;pic18lf46k22.h: 1561: unsigned TMR6 :8;
[; ;pic18lf46k22.h: 1562: };
[; ;pic18lf46k22.h: 1563: } TMR6bits_t;
[; ;pic18lf46k22.h: 1564: extern volatile TMR6bits_t TMR6bits __at(0xF4C);
[; ;pic18lf46k22.h: 1574: extern volatile unsigned char T5GCON __at(0xF4D);
"1576
[; ;pic18lf46k22.h: 1576: asm("T5GCON equ 0F4Dh");
[; <" T5GCON equ 0F4Dh ;# ">
[; ;pic18lf46k22.h: 1579: typedef union {
[; ;pic18lf46k22.h: 1580: struct {
[; ;pic18lf46k22.h: 1581: unsigned :3;
[; ;pic18lf46k22.h: 1582: unsigned T5GGO_NOT_DONE :1;
[; ;pic18lf46k22.h: 1583: };
[; ;pic18lf46k22.h: 1584: struct {
[; ;pic18lf46k22.h: 1585: unsigned T5GSS :2;
[; ;pic18lf46k22.h: 1586: unsigned T5GVAL :1;
[; ;pic18lf46k22.h: 1587: unsigned T5GGO_nDONE :1;
[; ;pic18lf46k22.h: 1588: unsigned T5GSPM :1;
[; ;pic18lf46k22.h: 1589: unsigned T5GTM :1;
[; ;pic18lf46k22.h: 1590: unsigned T5GPOL :1;
[; ;pic18lf46k22.h: 1591: unsigned TMR5GE :1;
[; ;pic18lf46k22.h: 1592: };
[; ;pic18lf46k22.h: 1593: struct {
[; ;pic18lf46k22.h: 1594: unsigned T5GSS0 :1;
[; ;pic18lf46k22.h: 1595: unsigned T5GSS1 :1;
[; ;pic18lf46k22.h: 1596: unsigned :1;
[; ;pic18lf46k22.h: 1597: unsigned T5GGO :1;
[; ;pic18lf46k22.h: 1598: };
[; ;pic18lf46k22.h: 1599: struct {
[; ;pic18lf46k22.h: 1600: unsigned :3;
[; ;pic18lf46k22.h: 1601: unsigned T5G_DONE :1;
[; ;pic18lf46k22.h: 1602: };
[; ;pic18lf46k22.h: 1603: } T5GCONbits_t;
[; ;pic18lf46k22.h: 1604: extern volatile T5GCONbits_t T5GCONbits __at(0xF4D);
[; ;pic18lf46k22.h: 1669: extern volatile unsigned char T5CON __at(0xF4E);
"1671
[; ;pic18lf46k22.h: 1671: asm("T5CON equ 0F4Eh");
[; <" T5CON equ 0F4Eh ;# ">
[; ;pic18lf46k22.h: 1674: typedef union {
[; ;pic18lf46k22.h: 1675: struct {
[; ;pic18lf46k22.h: 1676: unsigned :2;
[; ;pic18lf46k22.h: 1677: unsigned NOT_T5SYNC :1;
[; ;pic18lf46k22.h: 1678: };
[; ;pic18lf46k22.h: 1679: struct {
[; ;pic18lf46k22.h: 1680: unsigned TMR5ON :1;
[; ;pic18lf46k22.h: 1681: unsigned T5RD16 :1;
[; ;pic18lf46k22.h: 1682: unsigned nT5SYNC :1;
[; ;pic18lf46k22.h: 1683: unsigned T5SOSCEN :1;
[; ;pic18lf46k22.h: 1684: unsigned T5CKPS :2;
[; ;pic18lf46k22.h: 1685: unsigned TMR5CS :2;
[; ;pic18lf46k22.h: 1686: };
[; ;pic18lf46k22.h: 1687: struct {
[; ;pic18lf46k22.h: 1688: unsigned :2;
[; ;pic18lf46k22.h: 1689: unsigned T5SYNC :1;
[; ;pic18lf46k22.h: 1690: unsigned :1;
[; ;pic18lf46k22.h: 1691: unsigned T5CKPS0 :1;
[; ;pic18lf46k22.h: 1692: unsigned T5CKPS1 :1;
[; ;pic18lf46k22.h: 1693: unsigned TMR5CS0 :1;
[; ;pic18lf46k22.h: 1694: unsigned TMR5CS1 :1;
[; ;pic18lf46k22.h: 1695: };
[; ;pic18lf46k22.h: 1696: struct {
[; ;pic18lf46k22.h: 1697: unsigned :1;
[; ;pic18lf46k22.h: 1698: unsigned RD165 :1;
[; ;pic18lf46k22.h: 1699: unsigned :1;
[; ;pic18lf46k22.h: 1700: unsigned SOSCEN5 :1;
[; ;pic18lf46k22.h: 1701: };
[; ;pic18lf46k22.h: 1702: } T5CONbits_t;
[; ;pic18lf46k22.h: 1703: extern volatile T5CONbits_t T5CONbits __at(0xF4E);
[; ;pic18lf46k22.h: 1778: extern volatile unsigned short TMR5 __at(0xF4F);
"1780
[; ;pic18lf46k22.h: 1780: asm("TMR5 equ 0F4Fh");
[; <" TMR5 equ 0F4Fh ;# ">
[; ;pic18lf46k22.h: 1785: extern volatile unsigned char TMR5L __at(0xF4F);
"1787
[; ;pic18lf46k22.h: 1787: asm("TMR5L equ 0F4Fh");
[; <" TMR5L equ 0F4Fh ;# ">
[; ;pic18lf46k22.h: 1790: typedef union {
[; ;pic18lf46k22.h: 1791: struct {
[; ;pic18lf46k22.h: 1792: unsigned TMR5L :8;
[; ;pic18lf46k22.h: 1793: };
[; ;pic18lf46k22.h: 1794: } TMR5Lbits_t;
[; ;pic18lf46k22.h: 1795: extern volatile TMR5Lbits_t TMR5Lbits __at(0xF4F);
[; ;pic18lf46k22.h: 1805: extern volatile unsigned char TMR5H __at(0xF50);
"1807
[; ;pic18lf46k22.h: 1807: asm("TMR5H equ 0F50h");
[; <" TMR5H equ 0F50h ;# ">
[; ;pic18lf46k22.h: 1810: typedef union {
[; ;pic18lf46k22.h: 1811: struct {
[; ;pic18lf46k22.h: 1812: unsigned TMR5H :8;
[; ;pic18lf46k22.h: 1813: };
[; ;pic18lf46k22.h: 1814: } TMR5Hbits_t;
[; ;pic18lf46k22.h: 1815: extern volatile TMR5Hbits_t TMR5Hbits __at(0xF50);
[; ;pic18lf46k22.h: 1825: extern volatile unsigned char T4CON __at(0xF51);
"1827
[; ;pic18lf46k22.h: 1827: asm("T4CON equ 0F51h");
[; <" T4CON equ 0F51h ;# ">
[; ;pic18lf46k22.h: 1830: typedef union {
[; ;pic18lf46k22.h: 1831: struct {
[; ;pic18lf46k22.h: 1832: unsigned T4CKPS :2;
[; ;pic18lf46k22.h: 1833: unsigned TMR4ON :1;
[; ;pic18lf46k22.h: 1834: unsigned T4OUTPS :4;
[; ;pic18lf46k22.h: 1835: };
[; ;pic18lf46k22.h: 1836: struct {
[; ;pic18lf46k22.h: 1837: unsigned T4CKPS0 :1;
[; ;pic18lf46k22.h: 1838: unsigned T4CKPS1 :1;
[; ;pic18lf46k22.h: 1839: unsigned :1;
[; ;pic18lf46k22.h: 1840: unsigned T4OUTPS0 :1;
[; ;pic18lf46k22.h: 1841: unsigned T4OUTPS1 :1;
[; ;pic18lf46k22.h: 1842: unsigned T4OUTPS2 :1;
[; ;pic18lf46k22.h: 1843: unsigned T4OUTPS3 :1;
[; ;pic18lf46k22.h: 1844: };
[; ;pic18lf46k22.h: 1845: } T4CONbits_t;
[; ;pic18lf46k22.h: 1846: extern volatile T4CONbits_t T4CONbits __at(0xF51);
[; ;pic18lf46k22.h: 1896: extern volatile unsigned char PR4 __at(0xF52);
"1898
[; ;pic18lf46k22.h: 1898: asm("PR4 equ 0F52h");
[; <" PR4 equ 0F52h ;# ">
[; ;pic18lf46k22.h: 1901: typedef union {
[; ;pic18lf46k22.h: 1902: struct {
[; ;pic18lf46k22.h: 1903: unsigned PR4 :8;
[; ;pic18lf46k22.h: 1904: };
[; ;pic18lf46k22.h: 1905: } PR4bits_t;
[; ;pic18lf46k22.h: 1906: extern volatile PR4bits_t PR4bits __at(0xF52);
[; ;pic18lf46k22.h: 1916: extern volatile unsigned char TMR4 __at(0xF53);
"1918
[; ;pic18lf46k22.h: 1918: asm("TMR4 equ 0F53h");
[; <" TMR4 equ 0F53h ;# ">
[; ;pic18lf46k22.h: 1921: typedef union {
[; ;pic18lf46k22.h: 1922: struct {
[; ;pic18lf46k22.h: 1923: unsigned TMR4 :8;
[; ;pic18lf46k22.h: 1924: };
[; ;pic18lf46k22.h: 1925: } TMR4bits_t;
[; ;pic18lf46k22.h: 1926: extern volatile TMR4bits_t TMR4bits __at(0xF53);
[; ;pic18lf46k22.h: 1936: extern volatile unsigned char CCP5CON __at(0xF54);
"1938
[; ;pic18lf46k22.h: 1938: asm("CCP5CON equ 0F54h");
[; <" CCP5CON equ 0F54h ;# ">
[; ;pic18lf46k22.h: 1941: typedef union {
[; ;pic18lf46k22.h: 1942: struct {
[; ;pic18lf46k22.h: 1943: unsigned CCP5M :4;
[; ;pic18lf46k22.h: 1944: unsigned DC5B :2;
[; ;pic18lf46k22.h: 1945: };
[; ;pic18lf46k22.h: 1946: struct {
[; ;pic18lf46k22.h: 1947: unsigned CCP5M0 :1;
[; ;pic18lf46k22.h: 1948: unsigned CCP5M1 :1;
[; ;pic18lf46k22.h: 1949: unsigned CCP5M2 :1;
[; ;pic18lf46k22.h: 1950: unsigned CCP5M3 :1;
[; ;pic18lf46k22.h: 1951: unsigned DC5B0 :1;
[; ;pic18lf46k22.h: 1952: unsigned DC5B1 :1;
[; ;pic18lf46k22.h: 1953: };
[; ;pic18lf46k22.h: 1954: } CCP5CONbits_t;
[; ;pic18lf46k22.h: 1955: extern volatile CCP5CONbits_t CCP5CONbits __at(0xF54);
[; ;pic18lf46k22.h: 2000: extern volatile unsigned short CCPR5 __at(0xF55);
"2002
[; ;pic18lf46k22.h: 2002: asm("CCPR5 equ 0F55h");
[; <" CCPR5 equ 0F55h ;# ">
[; ;pic18lf46k22.h: 2007: extern volatile unsigned char CCPR5L __at(0xF55);
"2009
[; ;pic18lf46k22.h: 2009: asm("CCPR5L equ 0F55h");
[; <" CCPR5L equ 0F55h ;# ">
[; ;pic18lf46k22.h: 2012: typedef union {
[; ;pic18lf46k22.h: 2013: struct {
[; ;pic18lf46k22.h: 2014: unsigned CCPR5L :8;
[; ;pic18lf46k22.h: 2015: };
[; ;pic18lf46k22.h: 2016: } CCPR5Lbits_t;
[; ;pic18lf46k22.h: 2017: extern volatile CCPR5Lbits_t CCPR5Lbits __at(0xF55);
[; ;pic18lf46k22.h: 2027: extern volatile unsigned char CCPR5H __at(0xF56);
"2029
[; ;pic18lf46k22.h: 2029: asm("CCPR5H equ 0F56h");
[; <" CCPR5H equ 0F56h ;# ">
[; ;pic18lf46k22.h: 2032: typedef union {
[; ;pic18lf46k22.h: 2033: struct {
[; ;pic18lf46k22.h: 2034: unsigned CCPR5H :8;
[; ;pic18lf46k22.h: 2035: };
[; ;pic18lf46k22.h: 2036: } CCPR5Hbits_t;
[; ;pic18lf46k22.h: 2037: extern volatile CCPR5Hbits_t CCPR5Hbits __at(0xF56);
[; ;pic18lf46k22.h: 2047: extern volatile unsigned char CCP4CON __at(0xF57);
"2049
[; ;pic18lf46k22.h: 2049: asm("CCP4CON equ 0F57h");
[; <" CCP4CON equ 0F57h ;# ">
[; ;pic18lf46k22.h: 2052: typedef union {
[; ;pic18lf46k22.h: 2053: struct {
[; ;pic18lf46k22.h: 2054: unsigned CCP4M :4;
[; ;pic18lf46k22.h: 2055: unsigned DC4B :2;
[; ;pic18lf46k22.h: 2056: };
[; ;pic18lf46k22.h: 2057: struct {
[; ;pic18lf46k22.h: 2058: unsigned CCP4M0 :1;
[; ;pic18lf46k22.h: 2059: unsigned CCP4M1 :1;
[; ;pic18lf46k22.h: 2060: unsigned CCP4M2 :1;
[; ;pic18lf46k22.h: 2061: unsigned CCP4M3 :1;
[; ;pic18lf46k22.h: 2062: unsigned DC4B0 :1;
[; ;pic18lf46k22.h: 2063: unsigned DC4B1 :1;
[; ;pic18lf46k22.h: 2064: };
[; ;pic18lf46k22.h: 2065: } CCP4CONbits_t;
[; ;pic18lf46k22.h: 2066: extern volatile CCP4CONbits_t CCP4CONbits __at(0xF57);
[; ;pic18lf46k22.h: 2111: extern volatile unsigned short CCPR4 __at(0xF58);
"2113
[; ;pic18lf46k22.h: 2113: asm("CCPR4 equ 0F58h");
[; <" CCPR4 equ 0F58h ;# ">
[; ;pic18lf46k22.h: 2118: extern volatile unsigned char CCPR4L __at(0xF58);
"2120
[; ;pic18lf46k22.h: 2120: asm("CCPR4L equ 0F58h");
[; <" CCPR4L equ 0F58h ;# ">
[; ;pic18lf46k22.h: 2123: typedef union {
[; ;pic18lf46k22.h: 2124: struct {
[; ;pic18lf46k22.h: 2125: unsigned CCPR4L :8;
[; ;pic18lf46k22.h: 2126: };
[; ;pic18lf46k22.h: 2127: } CCPR4Lbits_t;
[; ;pic18lf46k22.h: 2128: extern volatile CCPR4Lbits_t CCPR4Lbits __at(0xF58);
[; ;pic18lf46k22.h: 2138: extern volatile unsigned char CCPR4H __at(0xF59);
"2140
[; ;pic18lf46k22.h: 2140: asm("CCPR4H equ 0F59h");
[; <" CCPR4H equ 0F59h ;# ">
[; ;pic18lf46k22.h: 2143: typedef union {
[; ;pic18lf46k22.h: 2144: struct {
[; ;pic18lf46k22.h: 2145: unsigned CCPR4H :8;
[; ;pic18lf46k22.h: 2146: };
[; ;pic18lf46k22.h: 2147: } CCPR4Hbits_t;
[; ;pic18lf46k22.h: 2148: extern volatile CCPR4Hbits_t CCPR4Hbits __at(0xF59);
[; ;pic18lf46k22.h: 2158: extern volatile unsigned char PSTR3CON __at(0xF5A);
"2160
[; ;pic18lf46k22.h: 2160: asm("PSTR3CON equ 0F5Ah");
[; <" PSTR3CON equ 0F5Ah ;# ">
[; ;pic18lf46k22.h: 2163: typedef union {
[; ;pic18lf46k22.h: 2164: struct {
[; ;pic18lf46k22.h: 2165: unsigned STR3A :1;
[; ;pic18lf46k22.h: 2166: unsigned STR3B :1;
[; ;pic18lf46k22.h: 2167: unsigned STR3C :1;
[; ;pic18lf46k22.h: 2168: unsigned STR3D :1;
[; ;pic18lf46k22.h: 2169: unsigned STR3SYNC :1;
[; ;pic18lf46k22.h: 2170: };
[; ;pic18lf46k22.h: 2171: struct {
[; ;pic18lf46k22.h: 2172: unsigned STRA3 :1;
[; ;pic18lf46k22.h: 2173: unsigned STRB3 :1;
[; ;pic18lf46k22.h: 2174: unsigned STRC3 :1;
[; ;pic18lf46k22.h: 2175: unsigned STRD3 :1;
[; ;pic18lf46k22.h: 2176: unsigned STRSYNC3 :1;
[; ;pic18lf46k22.h: 2177: };
[; ;pic18lf46k22.h: 2178: } PSTR3CONbits_t;
[; ;pic18lf46k22.h: 2179: extern volatile PSTR3CONbits_t PSTR3CONbits __at(0xF5A);
[; ;pic18lf46k22.h: 2234: extern volatile unsigned char ECCP3AS __at(0xF5B);
"2236
[; ;pic18lf46k22.h: 2236: asm("ECCP3AS equ 0F5Bh");
[; <" ECCP3AS equ 0F5Bh ;# ">
[; ;pic18lf46k22.h: 2239: extern volatile unsigned char CCP3AS __at(0xF5B);
"2241
[; ;pic18lf46k22.h: 2241: asm("CCP3AS equ 0F5Bh");
[; <" CCP3AS equ 0F5Bh ;# ">
[; ;pic18lf46k22.h: 2244: typedef union {
[; ;pic18lf46k22.h: 2245: struct {
[; ;pic18lf46k22.h: 2246: unsigned P3SSBD :2;
[; ;pic18lf46k22.h: 2247: unsigned P3SSAC :2;
[; ;pic18lf46k22.h: 2248: unsigned CCP3AS :3;
[; ;pic18lf46k22.h: 2249: unsigned CCP3ASE :1;
[; ;pic18lf46k22.h: 2250: };
[; ;pic18lf46k22.h: 2251: struct {
[; ;pic18lf46k22.h: 2252: unsigned P3SSBD0 :1;
[; ;pic18lf46k22.h: 2253: unsigned P3SSBD1 :1;
[; ;pic18lf46k22.h: 2254: unsigned P3SSAC0 :1;
[; ;pic18lf46k22.h: 2255: unsigned P3SSAC1 :1;
[; ;pic18lf46k22.h: 2256: unsigned CCP3AS0 :1;
[; ;pic18lf46k22.h: 2257: unsigned CCP3AS1 :1;
[; ;pic18lf46k22.h: 2258: unsigned CCP3AS2 :1;
[; ;pic18lf46k22.h: 2259: };
[; ;pic18lf46k22.h: 2260: struct {
[; ;pic18lf46k22.h: 2261: unsigned PSS3BD :2;
[; ;pic18lf46k22.h: 2262: unsigned PSS3AC :2;
[; ;pic18lf46k22.h: 2263: };
[; ;pic18lf46k22.h: 2264: struct {
[; ;pic18lf46k22.h: 2265: unsigned PSS3BD0 :1;
[; ;pic18lf46k22.h: 2266: unsigned PSS3BD1 :1;
[; ;pic18lf46k22.h: 2267: unsigned PSS3AC0 :1;
[; ;pic18lf46k22.h: 2268: unsigned PSS3AC1 :1;
[; ;pic18lf46k22.h: 2269: };
[; ;pic18lf46k22.h: 2270: } ECCP3ASbits_t;
[; ;pic18lf46k22.h: 2271: extern volatile ECCP3ASbits_t ECCP3ASbits __at(0xF5B);
[; ;pic18lf46k22.h: 2359: typedef union {
[; ;pic18lf46k22.h: 2360: struct {
[; ;pic18lf46k22.h: 2361: unsigned P3SSBD :2;
[; ;pic18lf46k22.h: 2362: unsigned P3SSAC :2;
[; ;pic18lf46k22.h: 2363: unsigned CCP3AS :3;
[; ;pic18lf46k22.h: 2364: unsigned CCP3ASE :1;
[; ;pic18lf46k22.h: 2365: };
[; ;pic18lf46k22.h: 2366: struct {
[; ;pic18lf46k22.h: 2367: unsigned P3SSBD0 :1;
[; ;pic18lf46k22.h: 2368: unsigned P3SSBD1 :1;
[; ;pic18lf46k22.h: 2369: unsigned P3SSAC0 :1;
[; ;pic18lf46k22.h: 2370: unsigned P3SSAC1 :1;
[; ;pic18lf46k22.h: 2371: unsigned CCP3AS0 :1;
[; ;pic18lf46k22.h: 2372: unsigned CCP3AS1 :1;
[; ;pic18lf46k22.h: 2373: unsigned CCP3AS2 :1;
[; ;pic18lf46k22.h: 2374: };
[; ;pic18lf46k22.h: 2375: struct {
[; ;pic18lf46k22.h: 2376: unsigned PSS3BD :2;
[; ;pic18lf46k22.h: 2377: unsigned PSS3AC :2;
[; ;pic18lf46k22.h: 2378: };
[; ;pic18lf46k22.h: 2379: struct {
[; ;pic18lf46k22.h: 2380: unsigned PSS3BD0 :1;
[; ;pic18lf46k22.h: 2381: unsigned PSS3BD1 :1;
[; ;pic18lf46k22.h: 2382: unsigned PSS3AC0 :1;
[; ;pic18lf46k22.h: 2383: unsigned PSS3AC1 :1;
[; ;pic18lf46k22.h: 2384: };
[; ;pic18lf46k22.h: 2385: } CCP3ASbits_t;
[; ;pic18lf46k22.h: 2386: extern volatile CCP3ASbits_t CCP3ASbits __at(0xF5B);
[; ;pic18lf46k22.h: 2476: extern volatile unsigned char PWM3CON __at(0xF5C);
"2478
[; ;pic18lf46k22.h: 2478: asm("PWM3CON equ 0F5Ch");
[; <" PWM3CON equ 0F5Ch ;# ">
[; ;pic18lf46k22.h: 2481: typedef union {
[; ;pic18lf46k22.h: 2482: struct {
[; ;pic18lf46k22.h: 2483: unsigned P3DC :7;
[; ;pic18lf46k22.h: 2484: unsigned P3RSEN :1;
[; ;pic18lf46k22.h: 2485: };
[; ;pic18lf46k22.h: 2486: struct {
[; ;pic18lf46k22.h: 2487: unsigned P3DC0 :1;
[; ;pic18lf46k22.h: 2488: unsigned P3DC1 :1;
[; ;pic18lf46k22.h: 2489: unsigned P3DC2 :1;
[; ;pic18lf46k22.h: 2490: unsigned P3DC3 :1;
[; ;pic18lf46k22.h: 2491: unsigned P3DC4 :1;
[; ;pic18lf46k22.h: 2492: unsigned P3DC5 :1;
[; ;pic18lf46k22.h: 2493: unsigned P3DC6 :1;
[; ;pic18lf46k22.h: 2494: };
[; ;pic18lf46k22.h: 2495: } PWM3CONbits_t;
[; ;pic18lf46k22.h: 2496: extern volatile PWM3CONbits_t PWM3CONbits __at(0xF5C);
[; ;pic18lf46k22.h: 2546: extern volatile unsigned char CCP3CON __at(0xF5D);
"2548
[; ;pic18lf46k22.h: 2548: asm("CCP3CON equ 0F5Dh");
[; <" CCP3CON equ 0F5Dh ;# ">
[; ;pic18lf46k22.h: 2551: typedef union {
[; ;pic18lf46k22.h: 2552: struct {
[; ;pic18lf46k22.h: 2553: unsigned CCP3M :4;
[; ;pic18lf46k22.h: 2554: unsigned DC3B :2;
[; ;pic18lf46k22.h: 2555: unsigned P3M :2;
[; ;pic18lf46k22.h: 2556: };
[; ;pic18lf46k22.h: 2557: struct {
[; ;pic18lf46k22.h: 2558: unsigned CCP3M0 :1;
[; ;pic18lf46k22.h: 2559: unsigned CCP3M1 :1;
[; ;pic18lf46k22.h: 2560: unsigned CCP3M2 :1;
[; ;pic18lf46k22.h: 2561: unsigned CCP3M3 :1;
[; ;pic18lf46k22.h: 2562: unsigned DC3B0 :1;
[; ;pic18lf46k22.h: 2563: unsigned DC3B1 :1;
[; ;pic18lf46k22.h: 2564: unsigned P3M0 :1;
[; ;pic18lf46k22.h: 2565: unsigned P3M1 :1;
[; ;pic18lf46k22.h: 2566: };
[; ;pic18lf46k22.h: 2567: } CCP3CONbits_t;
[; ;pic18lf46k22.h: 2568: extern volatile CCP3CONbits_t CCP3CONbits __at(0xF5D);
[; ;pic18lf46k22.h: 2628: extern volatile unsigned short CCPR3 __at(0xF5E);
"2630
[; ;pic18lf46k22.h: 2630: asm("CCPR3 equ 0F5Eh");
[; <" CCPR3 equ 0F5Eh ;# ">
[; ;pic18lf46k22.h: 2635: extern volatile unsigned char CCPR3L __at(0xF5E);
"2637
[; ;pic18lf46k22.h: 2637: asm("CCPR3L equ 0F5Eh");
[; <" CCPR3L equ 0F5Eh ;# ">
[; ;pic18lf46k22.h: 2640: typedef union {
[; ;pic18lf46k22.h: 2641: struct {
[; ;pic18lf46k22.h: 2642: unsigned CCPR3L :8;
[; ;pic18lf46k22.h: 2643: };
[; ;pic18lf46k22.h: 2644: } CCPR3Lbits_t;
[; ;pic18lf46k22.h: 2645: extern volatile CCPR3Lbits_t CCPR3Lbits __at(0xF5E);
[; ;pic18lf46k22.h: 2655: extern volatile unsigned char CCPR3H __at(0xF5F);
"2657
[; ;pic18lf46k22.h: 2657: asm("CCPR3H equ 0F5Fh");
[; <" CCPR3H equ 0F5Fh ;# ">
[; ;pic18lf46k22.h: 2660: typedef union {
[; ;pic18lf46k22.h: 2661: struct {
[; ;pic18lf46k22.h: 2662: unsigned CCPR3H :8;
[; ;pic18lf46k22.h: 2663: };
[; ;pic18lf46k22.h: 2664: } CCPR3Hbits_t;
[; ;pic18lf46k22.h: 2665: extern volatile CCPR3Hbits_t CCPR3Hbits __at(0xF5F);
[; ;pic18lf46k22.h: 2675: extern volatile unsigned char SLRCON __at(0xF60);
"2677
[; ;pic18lf46k22.h: 2677: asm("SLRCON equ 0F60h");
[; <" SLRCON equ 0F60h ;# ">
[; ;pic18lf46k22.h: 2680: typedef union {
[; ;pic18lf46k22.h: 2681: struct {
[; ;pic18lf46k22.h: 2682: unsigned SLRA :1;
[; ;pic18lf46k22.h: 2683: unsigned SLRB :1;
[; ;pic18lf46k22.h: 2684: unsigned SLRC :1;
[; ;pic18lf46k22.h: 2685: unsigned SLRD :1;
[; ;pic18lf46k22.h: 2686: unsigned SLRE :1;
[; ;pic18lf46k22.h: 2687: };
[; ;pic18lf46k22.h: 2688: } SLRCONbits_t;
[; ;pic18lf46k22.h: 2689: extern volatile SLRCONbits_t SLRCONbits __at(0xF60);
[; ;pic18lf46k22.h: 2719: extern volatile unsigned char WPUB __at(0xF61);
"2721
[; ;pic18lf46k22.h: 2721: asm("WPUB equ 0F61h");
[; <" WPUB equ 0F61h ;# ">
[; ;pic18lf46k22.h: 2724: typedef union {
[; ;pic18lf46k22.h: 2725: struct {
[; ;pic18lf46k22.h: 2726: unsigned WPUB0 :1;
[; ;pic18lf46k22.h: 2727: unsigned WPUB1 :1;
[; ;pic18lf46k22.h: 2728: unsigned WPUB2 :1;
[; ;pic18lf46k22.h: 2729: unsigned WPUB3 :1;
[; ;pic18lf46k22.h: 2730: unsigned WPUB4 :1;
[; ;pic18lf46k22.h: 2731: unsigned WPUB5 :1;
[; ;pic18lf46k22.h: 2732: unsigned WPUB6 :1;
[; ;pic18lf46k22.h: 2733: unsigned WPUB7 :1;
[; ;pic18lf46k22.h: 2734: };
[; ;pic18lf46k22.h: 2735: } WPUBbits_t;
[; ;pic18lf46k22.h: 2736: extern volatile WPUBbits_t WPUBbits __at(0xF61);
[; ;pic18lf46k22.h: 2781: extern volatile unsigned char IOCB __at(0xF62);
"2783
[; ;pic18lf46k22.h: 2783: asm("IOCB equ 0F62h");
[; <" IOCB equ 0F62h ;# ">
[; ;pic18lf46k22.h: 2786: typedef union {
[; ;pic18lf46k22.h: 2787: struct {
[; ;pic18lf46k22.h: 2788: unsigned :4;
[; ;pic18lf46k22.h: 2789: unsigned IOCB4 :1;
[; ;pic18lf46k22.h: 2790: unsigned IOCB5 :1;
[; ;pic18lf46k22.h: 2791: unsigned IOCB6 :1;
[; ;pic18lf46k22.h: 2792: unsigned IOCB7 :1;
[; ;pic18lf46k22.h: 2793: };
[; ;pic18lf46k22.h: 2794: } IOCBbits_t;
[; ;pic18lf46k22.h: 2795: extern volatile IOCBbits_t IOCBbits __at(0xF62);
[; ;pic18lf46k22.h: 2820: extern volatile unsigned char PSTR2CON __at(0xF63);
"2822
[; ;pic18lf46k22.h: 2822: asm("PSTR2CON equ 0F63h");
[; <" PSTR2CON equ 0F63h ;# ">
[; ;pic18lf46k22.h: 2825: typedef union {
[; ;pic18lf46k22.h: 2826: struct {
[; ;pic18lf46k22.h: 2827: unsigned STR2A :1;
[; ;pic18lf46k22.h: 2828: unsigned STR2B :1;
[; ;pic18lf46k22.h: 2829: unsigned STR2C :1;
[; ;pic18lf46k22.h: 2830: unsigned STR2D :1;
[; ;pic18lf46k22.h: 2831: unsigned STR2SYNC :1;
[; ;pic18lf46k22.h: 2832: };
[; ;pic18lf46k22.h: 2833: struct {
[; ;pic18lf46k22.h: 2834: unsigned P2DC02 :1;
[; ;pic18lf46k22.h: 2835: unsigned P2DC12 :1;
[; ;pic18lf46k22.h: 2836: unsigned P2DC22 :1;
[; ;pic18lf46k22.h: 2837: unsigned P2DC32 :1;
[; ;pic18lf46k22.h: 2838: unsigned P2DC42 :1;
[; ;pic18lf46k22.h: 2839: };
[; ;pic18lf46k22.h: 2840: struct {
[; ;pic18lf46k22.h: 2841: unsigned P2DC0CON :1;
[; ;pic18lf46k22.h: 2842: unsigned P2DC1CON :1;
[; ;pic18lf46k22.h: 2843: unsigned P2DC2CON :1;
[; ;pic18lf46k22.h: 2844: unsigned P2DC3CON :1;
[; ;pic18lf46k22.h: 2845: unsigned P2DC4CON :1;
[; ;pic18lf46k22.h: 2846: };
[; ;pic18lf46k22.h: 2847: struct {
[; ;pic18lf46k22.h: 2848: unsigned STRA2 :1;
[; ;pic18lf46k22.h: 2849: unsigned STRB2 :1;
[; ;pic18lf46k22.h: 2850: unsigned STRC2 :1;
[; ;pic18lf46k22.h: 2851: unsigned STRD2 :1;
[; ;pic18lf46k22.h: 2852: unsigned STRSYNC2 :1;
[; ;pic18lf46k22.h: 2853: };
[; ;pic18lf46k22.h: 2854: } PSTR2CONbits_t;
[; ;pic18lf46k22.h: 2855: extern volatile PSTR2CONbits_t PSTR2CONbits __at(0xF63);
[; ;pic18lf46k22.h: 2960: extern volatile unsigned char ECCP2AS __at(0xF64);
"2962
[; ;pic18lf46k22.h: 2962: asm("ECCP2AS equ 0F64h");
[; <" ECCP2AS equ 0F64h ;# ">
[; ;pic18lf46k22.h: 2965: extern volatile unsigned char CCP2AS __at(0xF64);
"2967
[; ;pic18lf46k22.h: 2967: asm("CCP2AS equ 0F64h");
[; <" CCP2AS equ 0F64h ;# ">
[; ;pic18lf46k22.h: 2970: typedef union {
[; ;pic18lf46k22.h: 2971: struct {
[; ;pic18lf46k22.h: 2972: unsigned P2SSBD :2;
[; ;pic18lf46k22.h: 2973: unsigned P2SSAC :2;
[; ;pic18lf46k22.h: 2974: unsigned CCP2AS :3;
[; ;pic18lf46k22.h: 2975: unsigned CCP2ASE :1;
[; ;pic18lf46k22.h: 2976: };
[; ;pic18lf46k22.h: 2977: struct {
[; ;pic18lf46k22.h: 2978: unsigned P2SSBD0 :1;
[; ;pic18lf46k22.h: 2979: unsigned P2SSBD1 :1;
[; ;pic18lf46k22.h: 2980: unsigned P2SSAC0 :1;
[; ;pic18lf46k22.h: 2981: unsigned P2SSAC1 :1;
[; ;pic18lf46k22.h: 2982: unsigned CCP2AS0 :1;
[; ;pic18lf46k22.h: 2983: unsigned CCP2AS1 :1;
[; ;pic18lf46k22.h: 2984: unsigned CCP2AS2 :1;
[; ;pic18lf46k22.h: 2985: };
[; ;pic18lf46k22.h: 2986: struct {
[; ;pic18lf46k22.h: 2987: unsigned PSS2BD :2;
[; ;pic18lf46k22.h: 2988: unsigned PSS2AC :2;
[; ;pic18lf46k22.h: 2989: };
[; ;pic18lf46k22.h: 2990: struct {
[; ;pic18lf46k22.h: 2991: unsigned PSS2BD0 :1;
[; ;pic18lf46k22.h: 2992: unsigned PSS2BD1 :1;
[; ;pic18lf46k22.h: 2993: unsigned PSS2AC0 :1;
[; ;pic18lf46k22.h: 2994: unsigned PSS2AC1 :1;
[; ;pic18lf46k22.h: 2995: };
[; ;pic18lf46k22.h: 2996: } ECCP2ASbits_t;
[; ;pic18lf46k22.h: 2997: extern volatile ECCP2ASbits_t ECCP2ASbits __at(0xF64);
[; ;pic18lf46k22.h: 3085: typedef union {
[; ;pic18lf46k22.h: 3086: struct {
[; ;pic18lf46k22.h: 3087: unsigned P2SSBD :2;
[; ;pic18lf46k22.h: 3088: unsigned P2SSAC :2;
[; ;pic18lf46k22.h: 3089: unsigned CCP2AS :3;
[; ;pic18lf46k22.h: 3090: unsigned CCP2ASE :1;
[; ;pic18lf46k22.h: 3091: };
[; ;pic18lf46k22.h: 3092: struct {
[; ;pic18lf46k22.h: 3093: unsigned P2SSBD0 :1;
[; ;pic18lf46k22.h: 3094: unsigned P2SSBD1 :1;
[; ;pic18lf46k22.h: 3095: unsigned P2SSAC0 :1;
[; ;pic18lf46k22.h: 3096: unsigned P2SSAC1 :1;
[; ;pic18lf46k22.h: 3097: unsigned CCP2AS0 :1;
[; ;pic18lf46k22.h: 3098: unsigned CCP2AS1 :1;
[; ;pic18lf46k22.h: 3099: unsigned CCP2AS2 :1;
[; ;pic18lf46k22.h: 3100: };
[; ;pic18lf46k22.h: 3101: struct {
[; ;pic18lf46k22.h: 3102: unsigned PSS2BD :2;
[; ;pic18lf46k22.h: 3103: unsigned PSS2AC :2;
[; ;pic18lf46k22.h: 3104: };
[; ;pic18lf46k22.h: 3105: struct {
[; ;pic18lf46k22.h: 3106: unsigned PSS2BD0 :1;
[; ;pic18lf46k22.h: 3107: unsigned PSS2BD1 :1;
[; ;pic18lf46k22.h: 3108: unsigned PSS2AC0 :1;
[; ;pic18lf46k22.h: 3109: unsigned PSS2AC1 :1;
[; ;pic18lf46k22.h: 3110: };
[; ;pic18lf46k22.h: 3111: } CCP2ASbits_t;
[; ;pic18lf46k22.h: 3112: extern volatile CCP2ASbits_t CCP2ASbits __at(0xF64);
[; ;pic18lf46k22.h: 3202: extern volatile unsigned char PWM2CON __at(0xF65);
"3204
[; ;pic18lf46k22.h: 3204: asm("PWM2CON equ 0F65h");
[; <" PWM2CON equ 0F65h ;# ">
[; ;pic18lf46k22.h: 3207: typedef union {
[; ;pic18lf46k22.h: 3208: struct {
[; ;pic18lf46k22.h: 3209: unsigned P2DC :7;
[; ;pic18lf46k22.h: 3210: unsigned P2RSEN :1;
[; ;pic18lf46k22.h: 3211: };
[; ;pic18lf46k22.h: 3212: struct {
[; ;pic18lf46k22.h: 3213: unsigned P2DC0 :1;
[; ;pic18lf46k22.h: 3214: unsigned P2DC1 :1;
[; ;pic18lf46k22.h: 3215: unsigned P2DC2 :1;
[; ;pic18lf46k22.h: 3216: unsigned P2DC3 :1;
[; ;pic18lf46k22.h: 3217: unsigned P2DC4 :1;
[; ;pic18lf46k22.h: 3218: unsigned P2DC5 :1;
[; ;pic18lf46k22.h: 3219: unsigned P2DC6 :1;
[; ;pic18lf46k22.h: 3220: };
[; ;pic18lf46k22.h: 3221: } PWM2CONbits_t;
[; ;pic18lf46k22.h: 3222: extern volatile PWM2CONbits_t PWM2CONbits __at(0xF65);
[; ;pic18lf46k22.h: 3272: extern volatile unsigned char CCP2CON __at(0xF66);
"3274
[; ;pic18lf46k22.h: 3274: asm("CCP2CON equ 0F66h");
[; <" CCP2CON equ 0F66h ;# ">
[; ;pic18lf46k22.h: 3277: typedef union {
[; ;pic18lf46k22.h: 3278: struct {
[; ;pic18lf46k22.h: 3279: unsigned CCP2M :4;
[; ;pic18lf46k22.h: 3280: unsigned DC2B :2;
[; ;pic18lf46k22.h: 3281: unsigned P2M :2;
[; ;pic18lf46k22.h: 3282: };
[; ;pic18lf46k22.h: 3283: struct {
[; ;pic18lf46k22.h: 3284: unsigned CCP2M0 :1;
[; ;pic18lf46k22.h: 3285: unsigned CCP2M1 :1;
[; ;pic18lf46k22.h: 3286: unsigned CCP2M2 :1;
[; ;pic18lf46k22.h: 3287: unsigned CCP2M3 :1;
[; ;pic18lf46k22.h: 3288: unsigned DC2B0 :1;
[; ;pic18lf46k22.h: 3289: unsigned DC2B1 :1;
[; ;pic18lf46k22.h: 3290: unsigned P2M0 :1;
[; ;pic18lf46k22.h: 3291: unsigned P2M1 :1;
[; ;pic18lf46k22.h: 3292: };
[; ;pic18lf46k22.h: 3293: } CCP2CONbits_t;
[; ;pic18lf46k22.h: 3294: extern volatile CCP2CONbits_t CCP2CONbits __at(0xF66);
[; ;pic18lf46k22.h: 3354: extern volatile unsigned short CCPR2 __at(0xF67);
"3356
[; ;pic18lf46k22.h: 3356: asm("CCPR2 equ 0F67h");
[; <" CCPR2 equ 0F67h ;# ">
[; ;pic18lf46k22.h: 3361: extern volatile unsigned char CCPR2L __at(0xF67);
"3363
[; ;pic18lf46k22.h: 3363: asm("CCPR2L equ 0F67h");
[; <" CCPR2L equ 0F67h ;# ">
[; ;pic18lf46k22.h: 3366: typedef union {
[; ;pic18lf46k22.h: 3367: struct {
[; ;pic18lf46k22.h: 3368: unsigned CCPR2L :8;
[; ;pic18lf46k22.h: 3369: };
[; ;pic18lf46k22.h: 3370: } CCPR2Lbits_t;
[; ;pic18lf46k22.h: 3371: extern volatile CCPR2Lbits_t CCPR2Lbits __at(0xF67);
[; ;pic18lf46k22.h: 3381: extern volatile unsigned char CCPR2H __at(0xF68);
"3383
[; ;pic18lf46k22.h: 3383: asm("CCPR2H equ 0F68h");
[; <" CCPR2H equ 0F68h ;# ">
[; ;pic18lf46k22.h: 3386: typedef union {
[; ;pic18lf46k22.h: 3387: struct {
[; ;pic18lf46k22.h: 3388: unsigned CCPR2H :8;
[; ;pic18lf46k22.h: 3389: };
[; ;pic18lf46k22.h: 3390: } CCPR2Hbits_t;
[; ;pic18lf46k22.h: 3391: extern volatile CCPR2Hbits_t CCPR2Hbits __at(0xF68);
[; ;pic18lf46k22.h: 3401: extern volatile unsigned char SSP2CON3 __at(0xF69);
"3403
[; ;pic18lf46k22.h: 3403: asm("SSP2CON3 equ 0F69h");
[; <" SSP2CON3 equ 0F69h ;# ">
[; ;pic18lf46k22.h: 3406: typedef union {
[; ;pic18lf46k22.h: 3407: struct {
[; ;pic18lf46k22.h: 3408: unsigned DHEN :1;
[; ;pic18lf46k22.h: 3409: unsigned AHEN :1;
[; ;pic18lf46k22.h: 3410: unsigned SBCDE :1;
[; ;pic18lf46k22.h: 3411: unsigned SDAHT :1;
[; ;pic18lf46k22.h: 3412: unsigned BOEN :1;
[; ;pic18lf46k22.h: 3413: unsigned SCIE :1;
[; ;pic18lf46k22.h: 3414: unsigned PCIE :1;
[; ;pic18lf46k22.h: 3415: unsigned ACKTIM :1;
[; ;pic18lf46k22.h: 3416: };
[; ;pic18lf46k22.h: 3417: } SSP2CON3bits_t;
[; ;pic18lf46k22.h: 3418: extern volatile SSP2CON3bits_t SSP2CON3bits __at(0xF69);
[; ;pic18lf46k22.h: 3463: extern volatile unsigned char SSP2MSK __at(0xF6A);
"3465
[; ;pic18lf46k22.h: 3465: asm("SSP2MSK equ 0F6Ah");
[; <" SSP2MSK equ 0F6Ah ;# ">
[; ;pic18lf46k22.h: 3468: typedef union {
[; ;pic18lf46k22.h: 3469: struct {
[; ;pic18lf46k22.h: 3470: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 3471: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 3472: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 3473: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 3474: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 3475: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 3476: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 3477: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 3478: };
[; ;pic18lf46k22.h: 3479: struct {
[; ;pic18lf46k22.h: 3480: unsigned MSK :8;
[; ;pic18lf46k22.h: 3481: };
[; ;pic18lf46k22.h: 3482: } SSP2MSKbits_t;
[; ;pic18lf46k22.h: 3483: extern volatile SSP2MSKbits_t SSP2MSKbits __at(0xF6A);
[; ;pic18lf46k22.h: 3533: extern volatile unsigned char SSP2CON2 __at(0xF6B);
"3535
[; ;pic18lf46k22.h: 3535: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18lf46k22.h: 3538: typedef union {
[; ;pic18lf46k22.h: 3539: struct {
[; ;pic18lf46k22.h: 3540: unsigned SEN :1;
[; ;pic18lf46k22.h: 3541: unsigned RSEN :1;
[; ;pic18lf46k22.h: 3542: unsigned PEN :1;
[; ;pic18lf46k22.h: 3543: unsigned RCEN :1;
[; ;pic18lf46k22.h: 3544: unsigned ACKEN :1;
[; ;pic18lf46k22.h: 3545: unsigned ACKDT :1;
[; ;pic18lf46k22.h: 3546: unsigned ACKSTAT :1;
[; ;pic18lf46k22.h: 3547: unsigned GCEN :1;
[; ;pic18lf46k22.h: 3548: };
[; ;pic18lf46k22.h: 3549: struct {
[; ;pic18lf46k22.h: 3550: unsigned SEN2 :1;
[; ;pic18lf46k22.h: 3551: unsigned ADMSK12 :1;
[; ;pic18lf46k22.h: 3552: unsigned ADMSK22 :1;
[; ;pic18lf46k22.h: 3553: unsigned ADMSK32 :1;
[; ;pic18lf46k22.h: 3554: unsigned ACKEN2 :1;
[; ;pic18lf46k22.h: 3555: unsigned ACKDT2 :1;
[; ;pic18lf46k22.h: 3556: unsigned ACKSTAT2 :1;
[; ;pic18lf46k22.h: 3557: unsigned GCEN2 :1;
[; ;pic18lf46k22.h: 3558: };
[; ;pic18lf46k22.h: 3559: struct {
[; ;pic18lf46k22.h: 3560: unsigned :1;
[; ;pic18lf46k22.h: 3561: unsigned RSEN2 :1;
[; ;pic18lf46k22.h: 3562: unsigned PEN2 :1;
[; ;pic18lf46k22.h: 3563: unsigned RCEN2 :1;
[; ;pic18lf46k22.h: 3564: unsigned ADMSK42 :1;
[; ;pic18lf46k22.h: 3565: unsigned ADMSK52 :1;
[; ;pic18lf46k22.h: 3566: };
[; ;pic18lf46k22.h: 3567: } SSP2CON2bits_t;
[; ;pic18lf46k22.h: 3568: extern volatile SSP2CON2bits_t SSP2CON2bits __at(0xF6B);
[; ;pic18lf46k22.h: 3678: extern volatile unsigned char SSP2CON1 __at(0xF6C);
"3680
[; ;pic18lf46k22.h: 3680: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18lf46k22.h: 3683: typedef union {
[; ;pic18lf46k22.h: 3684: struct {
[; ;pic18lf46k22.h: 3685: unsigned SSPM :4;
[; ;pic18lf46k22.h: 3686: unsigned CKP :1;
[; ;pic18lf46k22.h: 3687: unsigned SSPEN :1;
[; ;pic18lf46k22.h: 3688: unsigned SSPOV :1;
[; ;pic18lf46k22.h: 3689: unsigned WCOL :1;
[; ;pic18lf46k22.h: 3690: };
[; ;pic18lf46k22.h: 3691: struct {
[; ;pic18lf46k22.h: 3692: unsigned SSPM0 :1;
[; ;pic18lf46k22.h: 3693: unsigned SSPM1 :1;
[; ;pic18lf46k22.h: 3694: unsigned SSPM2 :1;
[; ;pic18lf46k22.h: 3695: unsigned SSPM3 :1;
[; ;pic18lf46k22.h: 3696: };
[; ;pic18lf46k22.h: 3697: struct {
[; ;pic18lf46k22.h: 3698: unsigned SSPM02 :1;
[; ;pic18lf46k22.h: 3699: unsigned SSPM12 :1;
[; ;pic18lf46k22.h: 3700: unsigned SSPM22 :1;
[; ;pic18lf46k22.h: 3701: unsigned SSPM32 :1;
[; ;pic18lf46k22.h: 3702: unsigned CKP2 :1;
[; ;pic18lf46k22.h: 3703: unsigned SSPEN2 :1;
[; ;pic18lf46k22.h: 3704: unsigned SSPOV2 :1;
[; ;pic18lf46k22.h: 3705: unsigned WCOL2 :1;
[; ;pic18lf46k22.h: 3706: };
[; ;pic18lf46k22.h: 3707: } SSP2CON1bits_t;
[; ;pic18lf46k22.h: 3708: extern volatile SSP2CON1bits_t SSP2CON1bits __at(0xF6C);
[; ;pic18lf46k22.h: 3798: extern volatile unsigned char SSP2STAT __at(0xF6D);
"3800
[; ;pic18lf46k22.h: 3800: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18lf46k22.h: 3803: typedef union {
[; ;pic18lf46k22.h: 3804: struct {
[; ;pic18lf46k22.h: 3805: unsigned :2;
[; ;pic18lf46k22.h: 3806: unsigned R_NOT_W :1;
[; ;pic18lf46k22.h: 3807: };
[; ;pic18lf46k22.h: 3808: struct {
[; ;pic18lf46k22.h: 3809: unsigned :5;
[; ;pic18lf46k22.h: 3810: unsigned D_NOT_A :1;
[; ;pic18lf46k22.h: 3811: };
[; ;pic18lf46k22.h: 3812: struct {
[; ;pic18lf46k22.h: 3813: unsigned BF :1;
[; ;pic18lf46k22.h: 3814: unsigned UA :1;
[; ;pic18lf46k22.h: 3815: unsigned R_nW :1;
[; ;pic18lf46k22.h: 3816: unsigned S :1;
[; ;pic18lf46k22.h: 3817: unsigned P :1;
[; ;pic18lf46k22.h: 3818: unsigned D_nA :1;
[; ;pic18lf46k22.h: 3819: unsigned CKE :1;
[; ;pic18lf46k22.h: 3820: unsigned SMP :1;
[; ;pic18lf46k22.h: 3821: };
[; ;pic18lf46k22.h: 3822: struct {
[; ;pic18lf46k22.h: 3823: unsigned :2;
[; ;pic18lf46k22.h: 3824: unsigned R :1;
[; ;pic18lf46k22.h: 3825: unsigned :2;
[; ;pic18lf46k22.h: 3826: unsigned D :1;
[; ;pic18lf46k22.h: 3827: };
[; ;pic18lf46k22.h: 3828: struct {
[; ;pic18lf46k22.h: 3829: unsigned :2;
[; ;pic18lf46k22.h: 3830: unsigned W :1;
[; ;pic18lf46k22.h: 3831: unsigned :2;
[; ;pic18lf46k22.h: 3832: unsigned A :1;
[; ;pic18lf46k22.h: 3833: };
[; ;pic18lf46k22.h: 3834: struct {
[; ;pic18lf46k22.h: 3835: unsigned :2;
[; ;pic18lf46k22.h: 3836: unsigned nW :1;
[; ;pic18lf46k22.h: 3837: unsigned :2;
[; ;pic18lf46k22.h: 3838: unsigned nA :1;
[; ;pic18lf46k22.h: 3839: };
[; ;pic18lf46k22.h: 3840: struct {
[; ;pic18lf46k22.h: 3841: unsigned :2;
[; ;pic18lf46k22.h: 3842: unsigned R_W :1;
[; ;pic18lf46k22.h: 3843: unsigned :2;
[; ;pic18lf46k22.h: 3844: unsigned D_A :1;
[; ;pic18lf46k22.h: 3845: };
[; ;pic18lf46k22.h: 3846: struct {
[; ;pic18lf46k22.h: 3847: unsigned :2;
[; ;pic18lf46k22.h: 3848: unsigned NOT_WRITE :1;
[; ;pic18lf46k22.h: 3849: };
[; ;pic18lf46k22.h: 3850: struct {
[; ;pic18lf46k22.h: 3851: unsigned :5;
[; ;pic18lf46k22.h: 3852: unsigned NOT_ADDRESS :1;
[; ;pic18lf46k22.h: 3853: };
[; ;pic18lf46k22.h: 3854: struct {
[; ;pic18lf46k22.h: 3855: unsigned :2;
[; ;pic18lf46k22.h: 3856: unsigned nWRITE :1;
[; ;pic18lf46k22.h: 3857: unsigned :2;
[; ;pic18lf46k22.h: 3858: unsigned nADDRESS :1;
[; ;pic18lf46k22.h: 3859: };
[; ;pic18lf46k22.h: 3860: struct {
[; ;pic18lf46k22.h: 3861: unsigned BF2 :1;
[; ;pic18lf46k22.h: 3862: unsigned UA2 :1;
[; ;pic18lf46k22.h: 3863: unsigned I2C_READ2 :1;
[; ;pic18lf46k22.h: 3864: unsigned I2C_START2 :1;
[; ;pic18lf46k22.h: 3865: unsigned I2C_STOP2 :1;
[; ;pic18lf46k22.h: 3866: unsigned DA2 :1;
[; ;pic18lf46k22.h: 3867: unsigned CKE2 :1;
[; ;pic18lf46k22.h: 3868: unsigned SMP2 :1;
[; ;pic18lf46k22.h: 3869: };
[; ;pic18lf46k22.h: 3870: struct {
[; ;pic18lf46k22.h: 3871: unsigned :2;
[; ;pic18lf46k22.h: 3872: unsigned READ_WRITE2 :1;
[; ;pic18lf46k22.h: 3873: unsigned S2 :1;
[; ;pic18lf46k22.h: 3874: unsigned P2 :1;
[; ;pic18lf46k22.h: 3875: unsigned DATA_ADDRESS2 :1;
[; ;pic18lf46k22.h: 3876: };
[; ;pic18lf46k22.h: 3877: struct {
[; ;pic18lf46k22.h: 3878: unsigned :2;
[; ;pic18lf46k22.h: 3879: unsigned RW2 :1;
[; ;pic18lf46k22.h: 3880: unsigned START2 :1;
[; ;pic18lf46k22.h: 3881: unsigned STOP2 :1;
[; ;pic18lf46k22.h: 3882: unsigned D_A2 :1;
[; ;pic18lf46k22.h: 3883: };
[; ;pic18lf46k22.h: 3884: struct {
[; ;pic18lf46k22.h: 3885: unsigned :5;
[; ;pic18lf46k22.h: 3886: unsigned D_NOT_A2 :1;
[; ;pic18lf46k22.h: 3887: };
[; ;pic18lf46k22.h: 3888: struct {
[; ;pic18lf46k22.h: 3889: unsigned :2;
[; ;pic18lf46k22.h: 3890: unsigned R_W2 :1;
[; ;pic18lf46k22.h: 3891: unsigned :2;
[; ;pic18lf46k22.h: 3892: unsigned D_nA2 :1;
[; ;pic18lf46k22.h: 3893: };
[; ;pic18lf46k22.h: 3894: struct {
[; ;pic18lf46k22.h: 3895: unsigned :2;
[; ;pic18lf46k22.h: 3896: unsigned R_NOT_W2 :1;
[; ;pic18lf46k22.h: 3897: };
[; ;pic18lf46k22.h: 3898: struct {
[; ;pic18lf46k22.h: 3899: unsigned :2;
[; ;pic18lf46k22.h: 3900: unsigned R_nW2 :1;
[; ;pic18lf46k22.h: 3901: unsigned :2;
[; ;pic18lf46k22.h: 3902: unsigned I2C_DAT2 :1;
[; ;pic18lf46k22.h: 3903: };
[; ;pic18lf46k22.h: 3904: struct {
[; ;pic18lf46k22.h: 3905: unsigned :2;
[; ;pic18lf46k22.h: 3906: unsigned NOT_W2 :1;
[; ;pic18lf46k22.h: 3907: };
[; ;pic18lf46k22.h: 3908: struct {
[; ;pic18lf46k22.h: 3909: unsigned :5;
[; ;pic18lf46k22.h: 3910: unsigned NOT_A2 :1;
[; ;pic18lf46k22.h: 3911: };
[; ;pic18lf46k22.h: 3912: struct {
[; ;pic18lf46k22.h: 3913: unsigned :2;
[; ;pic18lf46k22.h: 3914: unsigned nW2 :1;
[; ;pic18lf46k22.h: 3915: unsigned :2;
[; ;pic18lf46k22.h: 3916: unsigned nA2 :1;
[; ;pic18lf46k22.h: 3917: };
[; ;pic18lf46k22.h: 3918: struct {
[; ;pic18lf46k22.h: 3919: unsigned :2;
[; ;pic18lf46k22.h: 3920: unsigned NOT_WRITE2 :1;
[; ;pic18lf46k22.h: 3921: };
[; ;pic18lf46k22.h: 3922: struct {
[; ;pic18lf46k22.h: 3923: unsigned :5;
[; ;pic18lf46k22.h: 3924: unsigned NOT_ADDRESS2 :1;
[; ;pic18lf46k22.h: 3925: };
[; ;pic18lf46k22.h: 3926: struct {
[; ;pic18lf46k22.h: 3927: unsigned :2;
[; ;pic18lf46k22.h: 3928: unsigned nWRITE2 :1;
[; ;pic18lf46k22.h: 3929: unsigned :2;
[; ;pic18lf46k22.h: 3930: unsigned nADDRESS2 :1;
[; ;pic18lf46k22.h: 3931: };
[; ;pic18lf46k22.h: 3932: } SSP2STATbits_t;
[; ;pic18lf46k22.h: 3933: extern volatile SSP2STATbits_t SSP2STATbits __at(0xF6D);
[; ;pic18lf46k22.h: 4198: extern volatile unsigned char SSP2ADD __at(0xF6E);
"4200
[; ;pic18lf46k22.h: 4200: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18lf46k22.h: 4203: typedef union {
[; ;pic18lf46k22.h: 4204: struct {
[; ;pic18lf46k22.h: 4205: unsigned SSPADD :8;
[; ;pic18lf46k22.h: 4206: };
[; ;pic18lf46k22.h: 4207: struct {
[; ;pic18lf46k22.h: 4208: unsigned MSK02 :1;
[; ;pic18lf46k22.h: 4209: unsigned MSK12 :1;
[; ;pic18lf46k22.h: 4210: unsigned MSK22 :1;
[; ;pic18lf46k22.h: 4211: unsigned MSK32 :1;
[; ;pic18lf46k22.h: 4212: unsigned MSK42 :1;
[; ;pic18lf46k22.h: 4213: unsigned MSK52 :1;
[; ;pic18lf46k22.h: 4214: unsigned MSK62 :1;
[; ;pic18lf46k22.h: 4215: unsigned MSK72 :1;
[; ;pic18lf46k22.h: 4216: };
[; ;pic18lf46k22.h: 4217: } SSP2ADDbits_t;
[; ;pic18lf46k22.h: 4218: extern volatile SSP2ADDbits_t SSP2ADDbits __at(0xF6E);
[; ;pic18lf46k22.h: 4268: extern volatile unsigned char SSP2BUF __at(0xF6F);
"4270
[; ;pic18lf46k22.h: 4270: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18lf46k22.h: 4273: typedef union {
[; ;pic18lf46k22.h: 4274: struct {
[; ;pic18lf46k22.h: 4275: unsigned SSPBUF :8;
[; ;pic18lf46k22.h: 4276: };
[; ;pic18lf46k22.h: 4277: } SSP2BUFbits_t;
[; ;pic18lf46k22.h: 4278: extern volatile SSP2BUFbits_t SSP2BUFbits __at(0xF6F);
[; ;pic18lf46k22.h: 4288: extern volatile unsigned char BAUDCON2 __at(0xF70);
"4290
[; ;pic18lf46k22.h: 4290: asm("BAUDCON2 equ 0F70h");
[; <" BAUDCON2 equ 0F70h ;# ">
[; ;pic18lf46k22.h: 4293: extern volatile unsigned char BAUD2CON __at(0xF70);
"4295
[; ;pic18lf46k22.h: 4295: asm("BAUD2CON equ 0F70h");
[; <" BAUD2CON equ 0F70h ;# ">
[; ;pic18lf46k22.h: 4298: typedef union {
[; ;pic18lf46k22.h: 4299: struct {
[; ;pic18lf46k22.h: 4300: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 4301: unsigned WUE :1;
[; ;pic18lf46k22.h: 4302: unsigned :1;
[; ;pic18lf46k22.h: 4303: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 4304: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 4305: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 4306: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 4307: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 4308: };
[; ;pic18lf46k22.h: 4309: struct {
[; ;pic18lf46k22.h: 4310: unsigned :4;
[; ;pic18lf46k22.h: 4311: unsigned SCKP :1;
[; ;pic18lf46k22.h: 4312: };
[; ;pic18lf46k22.h: 4313: struct {
[; ;pic18lf46k22.h: 4314: unsigned ABDEN2 :1;
[; ;pic18lf46k22.h: 4315: unsigned WUE2 :1;
[; ;pic18lf46k22.h: 4316: unsigned :1;
[; ;pic18lf46k22.h: 4317: unsigned BRG162 :1;
[; ;pic18lf46k22.h: 4318: unsigned SCKP2 :1;
[; ;pic18lf46k22.h: 4319: unsigned DTRXP2 :1;
[; ;pic18lf46k22.h: 4320: unsigned RCIDL2 :1;
[; ;pic18lf46k22.h: 4321: unsigned ABDOVF2 :1;
[; ;pic18lf46k22.h: 4322: };
[; ;pic18lf46k22.h: 4323: struct {
[; ;pic18lf46k22.h: 4324: unsigned :4;
[; ;pic18lf46k22.h: 4325: unsigned TXCKP2 :1;
[; ;pic18lf46k22.h: 4326: unsigned RXDTP2 :1;
[; ;pic18lf46k22.h: 4327: unsigned RCMT2 :1;
[; ;pic18lf46k22.h: 4328: };
[; ;pic18lf46k22.h: 4329: } BAUDCON2bits_t;
[; ;pic18lf46k22.h: 4330: extern volatile BAUDCON2bits_t BAUDCON2bits __at(0xF70);
[; ;pic18lf46k22.h: 4423: typedef union {
[; ;pic18lf46k22.h: 4424: struct {
[; ;pic18lf46k22.h: 4425: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 4426: unsigned WUE :1;
[; ;pic18lf46k22.h: 4427: unsigned :1;
[; ;pic18lf46k22.h: 4428: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 4429: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 4430: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 4431: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 4432: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 4433: };
[; ;pic18lf46k22.h: 4434: struct {
[; ;pic18lf46k22.h: 4435: unsigned :4;
[; ;pic18lf46k22.h: 4436: unsigned SCKP :1;
[; ;pic18lf46k22.h: 4437: };
[; ;pic18lf46k22.h: 4438: struct {
[; ;pic18lf46k22.h: 4439: unsigned ABDEN2 :1;
[; ;pic18lf46k22.h: 4440: unsigned WUE2 :1;
[; ;pic18lf46k22.h: 4441: unsigned :1;
[; ;pic18lf46k22.h: 4442: unsigned BRG162 :1;
[; ;pic18lf46k22.h: 4443: unsigned SCKP2 :1;
[; ;pic18lf46k22.h: 4444: unsigned DTRXP2 :1;
[; ;pic18lf46k22.h: 4445: unsigned RCIDL2 :1;
[; ;pic18lf46k22.h: 4446: unsigned ABDOVF2 :1;
[; ;pic18lf46k22.h: 4447: };
[; ;pic18lf46k22.h: 4448: struct {
[; ;pic18lf46k22.h: 4449: unsigned :4;
[; ;pic18lf46k22.h: 4450: unsigned TXCKP2 :1;
[; ;pic18lf46k22.h: 4451: unsigned RXDTP2 :1;
[; ;pic18lf46k22.h: 4452: unsigned RCMT2 :1;
[; ;pic18lf46k22.h: 4453: };
[; ;pic18lf46k22.h: 4454: } BAUD2CONbits_t;
[; ;pic18lf46k22.h: 4455: extern volatile BAUD2CONbits_t BAUD2CONbits __at(0xF70);
[; ;pic18lf46k22.h: 4550: extern volatile unsigned char RCSTA2 __at(0xF71);
"4552
[; ;pic18lf46k22.h: 4552: asm("RCSTA2 equ 0F71h");
[; <" RCSTA2 equ 0F71h ;# ">
[; ;pic18lf46k22.h: 4555: extern volatile unsigned char RC2STA __at(0xF71);
"4557
[; ;pic18lf46k22.h: 4557: asm("RC2STA equ 0F71h");
[; <" RC2STA equ 0F71h ;# ">
[; ;pic18lf46k22.h: 4560: typedef union {
[; ;pic18lf46k22.h: 4561: struct {
[; ;pic18lf46k22.h: 4562: unsigned RX9D :1;
[; ;pic18lf46k22.h: 4563: unsigned OERR :1;
[; ;pic18lf46k22.h: 4564: unsigned FERR :1;
[; ;pic18lf46k22.h: 4565: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 4566: unsigned CREN :1;
[; ;pic18lf46k22.h: 4567: unsigned SREN :1;
[; ;pic18lf46k22.h: 4568: unsigned RX9 :1;
[; ;pic18lf46k22.h: 4569: unsigned SPEN :1;
[; ;pic18lf46k22.h: 4570: };
[; ;pic18lf46k22.h: 4571: struct {
[; ;pic18lf46k22.h: 4572: unsigned :3;
[; ;pic18lf46k22.h: 4573: unsigned ADEN :1;
[; ;pic18lf46k22.h: 4574: };
[; ;pic18lf46k22.h: 4575: struct {
[; ;pic18lf46k22.h: 4576: unsigned RX9D2 :1;
[; ;pic18lf46k22.h: 4577: unsigned OERR2 :1;
[; ;pic18lf46k22.h: 4578: unsigned FERR2 :1;
[; ;pic18lf46k22.h: 4579: unsigned ADDEN2 :1;
[; ;pic18lf46k22.h: 4580: unsigned CREN2 :1;
[; ;pic18lf46k22.h: 4581: unsigned SREN2 :1;
[; ;pic18lf46k22.h: 4582: unsigned RX92 :1;
[; ;pic18lf46k22.h: 4583: unsigned SPEN2 :1;
[; ;pic18lf46k22.h: 4584: };
[; ;pic18lf46k22.h: 4585: struct {
[; ;pic18lf46k22.h: 4586: unsigned RCD82 :1;
[; ;pic18lf46k22.h: 4587: unsigned :5;
[; ;pic18lf46k22.h: 4588: unsigned RC8_92 :1;
[; ;pic18lf46k22.h: 4589: };
[; ;pic18lf46k22.h: 4590: struct {
[; ;pic18lf46k22.h: 4591: unsigned :6;
[; ;pic18lf46k22.h: 4592: unsigned RC92 :1;
[; ;pic18lf46k22.h: 4593: };
[; ;pic18lf46k22.h: 4594: } RCSTA2bits_t;
[; ;pic18lf46k22.h: 4595: extern volatile RCSTA2bits_t RCSTA2bits __at(0xF71);
[; ;pic18lf46k22.h: 4698: typedef union {
[; ;pic18lf46k22.h: 4699: struct {
[; ;pic18lf46k22.h: 4700: unsigned RX9D :1;
[; ;pic18lf46k22.h: 4701: unsigned OERR :1;
[; ;pic18lf46k22.h: 4702: unsigned FERR :1;
[; ;pic18lf46k22.h: 4703: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 4704: unsigned CREN :1;
[; ;pic18lf46k22.h: 4705: unsigned SREN :1;
[; ;pic18lf46k22.h: 4706: unsigned RX9 :1;
[; ;pic18lf46k22.h: 4707: unsigned SPEN :1;
[; ;pic18lf46k22.h: 4708: };
[; ;pic18lf46k22.h: 4709: struct {
[; ;pic18lf46k22.h: 4710: unsigned :3;
[; ;pic18lf46k22.h: 4711: unsigned ADEN :1;
[; ;pic18lf46k22.h: 4712: };
[; ;pic18lf46k22.h: 4713: struct {
[; ;pic18lf46k22.h: 4714: unsigned RX9D2 :1;
[; ;pic18lf46k22.h: 4715: unsigned OERR2 :1;
[; ;pic18lf46k22.h: 4716: unsigned FERR2 :1;
[; ;pic18lf46k22.h: 4717: unsigned ADDEN2 :1;
[; ;pic18lf46k22.h: 4718: unsigned CREN2 :1;
[; ;pic18lf46k22.h: 4719: unsigned SREN2 :1;
[; ;pic18lf46k22.h: 4720: unsigned RX92 :1;
[; ;pic18lf46k22.h: 4721: unsigned SPEN2 :1;
[; ;pic18lf46k22.h: 4722: };
[; ;pic18lf46k22.h: 4723: struct {
[; ;pic18lf46k22.h: 4724: unsigned RCD82 :1;
[; ;pic18lf46k22.h: 4725: unsigned :5;
[; ;pic18lf46k22.h: 4726: unsigned RC8_92 :1;
[; ;pic18lf46k22.h: 4727: };
[; ;pic18lf46k22.h: 4728: struct {
[; ;pic18lf46k22.h: 4729: unsigned :6;
[; ;pic18lf46k22.h: 4730: unsigned RC92 :1;
[; ;pic18lf46k22.h: 4731: };
[; ;pic18lf46k22.h: 4732: } RC2STAbits_t;
[; ;pic18lf46k22.h: 4733: extern volatile RC2STAbits_t RC2STAbits __at(0xF71);
[; ;pic18lf46k22.h: 4838: extern volatile unsigned char TXSTA2 __at(0xF72);
"4840
[; ;pic18lf46k22.h: 4840: asm("TXSTA2 equ 0F72h");
[; <" TXSTA2 equ 0F72h ;# ">
[; ;pic18lf46k22.h: 4843: extern volatile unsigned char TX2STA __at(0xF72);
"4845
[; ;pic18lf46k22.h: 4845: asm("TX2STA equ 0F72h");
[; <" TX2STA equ 0F72h ;# ">
[; ;pic18lf46k22.h: 4848: typedef union {
[; ;pic18lf46k22.h: 4849: struct {
[; ;pic18lf46k22.h: 4850: unsigned TX9D :1;
[; ;pic18lf46k22.h: 4851: unsigned TRMT :1;
[; ;pic18lf46k22.h: 4852: unsigned BRGH :1;
[; ;pic18lf46k22.h: 4853: unsigned SENDB :1;
[; ;pic18lf46k22.h: 4854: unsigned SYNC :1;
[; ;pic18lf46k22.h: 4855: unsigned TXEN :1;
[; ;pic18lf46k22.h: 4856: unsigned TX9 :1;
[; ;pic18lf46k22.h: 4857: unsigned CSRC :1;
[; ;pic18lf46k22.h: 4858: };
[; ;pic18lf46k22.h: 4859: struct {
[; ;pic18lf46k22.h: 4860: unsigned TX9D2 :1;
[; ;pic18lf46k22.h: 4861: unsigned TRMT2 :1;
[; ;pic18lf46k22.h: 4862: unsigned BRGH2 :1;
[; ;pic18lf46k22.h: 4863: unsigned SENDB2 :1;
[; ;pic18lf46k22.h: 4864: unsigned SYNC2 :1;
[; ;pic18lf46k22.h: 4865: unsigned TXEN2 :1;
[; ;pic18lf46k22.h: 4866: unsigned TX92 :1;
[; ;pic18lf46k22.h: 4867: unsigned CSRC2 :1;
[; ;pic18lf46k22.h: 4868: };
[; ;pic18lf46k22.h: 4869: struct {
[; ;pic18lf46k22.h: 4870: unsigned TXD82 :1;
[; ;pic18lf46k22.h: 4871: unsigned :5;
[; ;pic18lf46k22.h: 4872: unsigned TX8_92 :1;
[; ;pic18lf46k22.h: 4873: };
[; ;pic18lf46k22.h: 4874: } TXSTA2bits_t;
[; ;pic18lf46k22.h: 4875: extern volatile TXSTA2bits_t TXSTA2bits __at(0xF72);
[; ;pic18lf46k22.h: 4968: typedef union {
[; ;pic18lf46k22.h: 4969: struct {
[; ;pic18lf46k22.h: 4970: unsigned TX9D :1;
[; ;pic18lf46k22.h: 4971: unsigned TRMT :1;
[; ;pic18lf46k22.h: 4972: unsigned BRGH :1;
[; ;pic18lf46k22.h: 4973: unsigned SENDB :1;
[; ;pic18lf46k22.h: 4974: unsigned SYNC :1;
[; ;pic18lf46k22.h: 4975: unsigned TXEN :1;
[; ;pic18lf46k22.h: 4976: unsigned TX9 :1;
[; ;pic18lf46k22.h: 4977: unsigned CSRC :1;
[; ;pic18lf46k22.h: 4978: };
[; ;pic18lf46k22.h: 4979: struct {
[; ;pic18lf46k22.h: 4980: unsigned TX9D2 :1;
[; ;pic18lf46k22.h: 4981: unsigned TRMT2 :1;
[; ;pic18lf46k22.h: 4982: unsigned BRGH2 :1;
[; ;pic18lf46k22.h: 4983: unsigned SENDB2 :1;
[; ;pic18lf46k22.h: 4984: unsigned SYNC2 :1;
[; ;pic18lf46k22.h: 4985: unsigned TXEN2 :1;
[; ;pic18lf46k22.h: 4986: unsigned TX92 :1;
[; ;pic18lf46k22.h: 4987: unsigned CSRC2 :1;
[; ;pic18lf46k22.h: 4988: };
[; ;pic18lf46k22.h: 4989: struct {
[; ;pic18lf46k22.h: 4990: unsigned TXD82 :1;
[; ;pic18lf46k22.h: 4991: unsigned :5;
[; ;pic18lf46k22.h: 4992: unsigned TX8_92 :1;
[; ;pic18lf46k22.h: 4993: };
[; ;pic18lf46k22.h: 4994: } TX2STAbits_t;
[; ;pic18lf46k22.h: 4995: extern volatile TX2STAbits_t TX2STAbits __at(0xF72);
[; ;pic18lf46k22.h: 5090: extern volatile unsigned char TXREG2 __at(0xF73);
"5092
[; ;pic18lf46k22.h: 5092: asm("TXREG2 equ 0F73h");
[; <" TXREG2 equ 0F73h ;# ">
[; ;pic18lf46k22.h: 5095: extern volatile unsigned char TX2REG __at(0xF73);
"5097
[; ;pic18lf46k22.h: 5097: asm("TX2REG equ 0F73h");
[; <" TX2REG equ 0F73h ;# ">
[; ;pic18lf46k22.h: 5100: typedef union {
[; ;pic18lf46k22.h: 5101: struct {
[; ;pic18lf46k22.h: 5102: unsigned TX2REG :8;
[; ;pic18lf46k22.h: 5103: };
[; ;pic18lf46k22.h: 5104: } TXREG2bits_t;
[; ;pic18lf46k22.h: 5105: extern volatile TXREG2bits_t TXREG2bits __at(0xF73);
[; ;pic18lf46k22.h: 5113: typedef union {
[; ;pic18lf46k22.h: 5114: struct {
[; ;pic18lf46k22.h: 5115: unsigned TX2REG :8;
[; ;pic18lf46k22.h: 5116: };
[; ;pic18lf46k22.h: 5117: } TX2REGbits_t;
[; ;pic18lf46k22.h: 5118: extern volatile TX2REGbits_t TX2REGbits __at(0xF73);
[; ;pic18lf46k22.h: 5128: extern volatile unsigned char RCREG2 __at(0xF74);
"5130
[; ;pic18lf46k22.h: 5130: asm("RCREG2 equ 0F74h");
[; <" RCREG2 equ 0F74h ;# ">
[; ;pic18lf46k22.h: 5133: extern volatile unsigned char RC2REG __at(0xF74);
"5135
[; ;pic18lf46k22.h: 5135: asm("RC2REG equ 0F74h");
[; <" RC2REG equ 0F74h ;# ">
[; ;pic18lf46k22.h: 5138: typedef union {
[; ;pic18lf46k22.h: 5139: struct {
[; ;pic18lf46k22.h: 5140: unsigned RC2REG :8;
[; ;pic18lf46k22.h: 5141: };
[; ;pic18lf46k22.h: 5142: } RCREG2bits_t;
[; ;pic18lf46k22.h: 5143: extern volatile RCREG2bits_t RCREG2bits __at(0xF74);
[; ;pic18lf46k22.h: 5151: typedef union {
[; ;pic18lf46k22.h: 5152: struct {
[; ;pic18lf46k22.h: 5153: unsigned RC2REG :8;
[; ;pic18lf46k22.h: 5154: };
[; ;pic18lf46k22.h: 5155: } RC2REGbits_t;
[; ;pic18lf46k22.h: 5156: extern volatile RC2REGbits_t RC2REGbits __at(0xF74);
[; ;pic18lf46k22.h: 5166: extern volatile unsigned char SPBRG2 __at(0xF75);
"5168
[; ;pic18lf46k22.h: 5168: asm("SPBRG2 equ 0F75h");
[; <" SPBRG2 equ 0F75h ;# ">
[; ;pic18lf46k22.h: 5171: extern volatile unsigned char SP2BRG __at(0xF75);
"5173
[; ;pic18lf46k22.h: 5173: asm("SP2BRG equ 0F75h");
[; <" SP2BRG equ 0F75h ;# ">
[; ;pic18lf46k22.h: 5176: typedef union {
[; ;pic18lf46k22.h: 5177: struct {
[; ;pic18lf46k22.h: 5178: unsigned SP2BRG :8;
[; ;pic18lf46k22.h: 5179: };
[; ;pic18lf46k22.h: 5180: } SPBRG2bits_t;
[; ;pic18lf46k22.h: 5181: extern volatile SPBRG2bits_t SPBRG2bits __at(0xF75);
[; ;pic18lf46k22.h: 5189: typedef union {
[; ;pic18lf46k22.h: 5190: struct {
[; ;pic18lf46k22.h: 5191: unsigned SP2BRG :8;
[; ;pic18lf46k22.h: 5192: };
[; ;pic18lf46k22.h: 5193: } SP2BRGbits_t;
[; ;pic18lf46k22.h: 5194: extern volatile SP2BRGbits_t SP2BRGbits __at(0xF75);
[; ;pic18lf46k22.h: 5204: extern volatile unsigned char SPBRGH2 __at(0xF76);
"5206
[; ;pic18lf46k22.h: 5206: asm("SPBRGH2 equ 0F76h");
[; <" SPBRGH2 equ 0F76h ;# ">
[; ;pic18lf46k22.h: 5209: extern volatile unsigned char SP2BRGH __at(0xF76);
"5211
[; ;pic18lf46k22.h: 5211: asm("SP2BRGH equ 0F76h");
[; <" SP2BRGH equ 0F76h ;# ">
[; ;pic18lf46k22.h: 5214: typedef union {
[; ;pic18lf46k22.h: 5215: struct {
[; ;pic18lf46k22.h: 5216: unsigned SP2BRGH :8;
[; ;pic18lf46k22.h: 5217: };
[; ;pic18lf46k22.h: 5218: } SPBRGH2bits_t;
[; ;pic18lf46k22.h: 5219: extern volatile SPBRGH2bits_t SPBRGH2bits __at(0xF76);
[; ;pic18lf46k22.h: 5227: typedef union {
[; ;pic18lf46k22.h: 5228: struct {
[; ;pic18lf46k22.h: 5229: unsigned SP2BRGH :8;
[; ;pic18lf46k22.h: 5230: };
[; ;pic18lf46k22.h: 5231: } SP2BRGHbits_t;
[; ;pic18lf46k22.h: 5232: extern volatile SP2BRGHbits_t SP2BRGHbits __at(0xF76);
[; ;pic18lf46k22.h: 5242: extern volatile unsigned char CM2CON1 __at(0xF77);
"5244
[; ;pic18lf46k22.h: 5244: asm("CM2CON1 equ 0F77h");
[; <" CM2CON1 equ 0F77h ;# ">
[; ;pic18lf46k22.h: 5247: extern volatile unsigned char CM12CON __at(0xF77);
"5249
[; ;pic18lf46k22.h: 5249: asm("CM12CON equ 0F77h");
[; <" CM12CON equ 0F77h ;# ">
[; ;pic18lf46k22.h: 5252: typedef union {
[; ;pic18lf46k22.h: 5253: struct {
[; ;pic18lf46k22.h: 5254: unsigned C2SYNC :1;
[; ;pic18lf46k22.h: 5255: unsigned C1SYNC :1;
[; ;pic18lf46k22.h: 5256: unsigned C2HYS :1;
[; ;pic18lf46k22.h: 5257: unsigned C1HYS :1;
[; ;pic18lf46k22.h: 5258: unsigned C2RSEL :1;
[; ;pic18lf46k22.h: 5259: unsigned C1RSEL :1;
[; ;pic18lf46k22.h: 5260: unsigned MC2OUT :1;
[; ;pic18lf46k22.h: 5261: unsigned MC1OUT :1;
[; ;pic18lf46k22.h: 5262: };
[; ;pic18lf46k22.h: 5263: } CM2CON1bits_t;
[; ;pic18lf46k22.h: 5264: extern volatile CM2CON1bits_t CM2CON1bits __at(0xF77);
[; ;pic18lf46k22.h: 5307: typedef union {
[; ;pic18lf46k22.h: 5308: struct {
[; ;pic18lf46k22.h: 5309: unsigned C2SYNC :1;
[; ;pic18lf46k22.h: 5310: unsigned C1SYNC :1;
[; ;pic18lf46k22.h: 5311: unsigned C2HYS :1;
[; ;pic18lf46k22.h: 5312: unsigned C1HYS :1;
[; ;pic18lf46k22.h: 5313: unsigned C2RSEL :1;
[; ;pic18lf46k22.h: 5314: unsigned C1RSEL :1;
[; ;pic18lf46k22.h: 5315: unsigned MC2OUT :1;
[; ;pic18lf46k22.h: 5316: unsigned MC1OUT :1;
[; ;pic18lf46k22.h: 5317: };
[; ;pic18lf46k22.h: 5318: } CM12CONbits_t;
[; ;pic18lf46k22.h: 5319: extern volatile CM12CONbits_t CM12CONbits __at(0xF77);
[; ;pic18lf46k22.h: 5364: extern volatile unsigned char CM2CON0 __at(0xF78);
"5366
[; ;pic18lf46k22.h: 5366: asm("CM2CON0 equ 0F78h");
[; <" CM2CON0 equ 0F78h ;# ">
[; ;pic18lf46k22.h: 5369: extern volatile unsigned char CM2CON __at(0xF78);
"5371
[; ;pic18lf46k22.h: 5371: asm("CM2CON equ 0F78h");
[; <" CM2CON equ 0F78h ;# ">
[; ;pic18lf46k22.h: 5374: typedef union {
[; ;pic18lf46k22.h: 5375: struct {
[; ;pic18lf46k22.h: 5376: unsigned C2CH :2;
[; ;pic18lf46k22.h: 5377: unsigned C2R :1;
[; ;pic18lf46k22.h: 5378: unsigned C2SP :1;
[; ;pic18lf46k22.h: 5379: unsigned C2POL :1;
[; ;pic18lf46k22.h: 5380: unsigned C2OE :1;
[; ;pic18lf46k22.h: 5381: unsigned C2OUT :1;
[; ;pic18lf46k22.h: 5382: unsigned C2ON :1;
[; ;pic18lf46k22.h: 5383: };
[; ;pic18lf46k22.h: 5384: struct {
[; ;pic18lf46k22.h: 5385: unsigned C2CH0 :1;
[; ;pic18lf46k22.h: 5386: unsigned C2CH1 :1;
[; ;pic18lf46k22.h: 5387: };
[; ;pic18lf46k22.h: 5388: struct {
[; ;pic18lf46k22.h: 5389: unsigned CCH02 :1;
[; ;pic18lf46k22.h: 5390: };
[; ;pic18lf46k22.h: 5391: struct {
[; ;pic18lf46k22.h: 5392: unsigned :1;
[; ;pic18lf46k22.h: 5393: unsigned CCH12 :1;
[; ;pic18lf46k22.h: 5394: };
[; ;pic18lf46k22.h: 5395: struct {
[; ;pic18lf46k22.h: 5396: unsigned :6;
[; ;pic18lf46k22.h: 5397: unsigned COE2 :1;
[; ;pic18lf46k22.h: 5398: };
[; ;pic18lf46k22.h: 5399: struct {
[; ;pic18lf46k22.h: 5400: unsigned :7;
[; ;pic18lf46k22.h: 5401: unsigned CON2 :1;
[; ;pic18lf46k22.h: 5402: };
[; ;pic18lf46k22.h: 5403: struct {
[; ;pic18lf46k22.h: 5404: unsigned :5;
[; ;pic18lf46k22.h: 5405: unsigned CPOL2 :1;
[; ;pic18lf46k22.h: 5406: };
[; ;pic18lf46k22.h: 5407: struct {
[; ;pic18lf46k22.h: 5408: unsigned :2;
[; ;pic18lf46k22.h: 5409: unsigned CREF2 :1;
[; ;pic18lf46k22.h: 5410: };
[; ;pic18lf46k22.h: 5411: struct {
[; ;pic18lf46k22.h: 5412: unsigned :3;
[; ;pic18lf46k22.h: 5413: unsigned EVPOL02 :1;
[; ;pic18lf46k22.h: 5414: };
[; ;pic18lf46k22.h: 5415: struct {
[; ;pic18lf46k22.h: 5416: unsigned :4;
[; ;pic18lf46k22.h: 5417: unsigned EVPOL12 :1;
[; ;pic18lf46k22.h: 5418: };
[; ;pic18lf46k22.h: 5419: } CM2CON0bits_t;
[; ;pic18lf46k22.h: 5420: extern volatile CM2CON0bits_t CM2CON0bits __at(0xF78);
[; ;pic18lf46k22.h: 5508: typedef union {
[; ;pic18lf46k22.h: 5509: struct {
[; ;pic18lf46k22.h: 5510: unsigned C2CH :2;
[; ;pic18lf46k22.h: 5511: unsigned C2R :1;
[; ;pic18lf46k22.h: 5512: unsigned C2SP :1;
[; ;pic18lf46k22.h: 5513: unsigned C2POL :1;
[; ;pic18lf46k22.h: 5514: unsigned C2OE :1;
[; ;pic18lf46k22.h: 5515: unsigned C2OUT :1;
[; ;pic18lf46k22.h: 5516: unsigned C2ON :1;
[; ;pic18lf46k22.h: 5517: };
[; ;pic18lf46k22.h: 5518: struct {
[; ;pic18lf46k22.h: 5519: unsigned C2CH0 :1;
[; ;pic18lf46k22.h: 5520: unsigned C2CH1 :1;
[; ;pic18lf46k22.h: 5521: };
[; ;pic18lf46k22.h: 5522: struct {
[; ;pic18lf46k22.h: 5523: unsigned CCH02 :1;
[; ;pic18lf46k22.h: 5524: };
[; ;pic18lf46k22.h: 5525: struct {
[; ;pic18lf46k22.h: 5526: unsigned :1;
[; ;pic18lf46k22.h: 5527: unsigned CCH12 :1;
[; ;pic18lf46k22.h: 5528: };
[; ;pic18lf46k22.h: 5529: struct {
[; ;pic18lf46k22.h: 5530: unsigned :6;
[; ;pic18lf46k22.h: 5531: unsigned COE2 :1;
[; ;pic18lf46k22.h: 5532: };
[; ;pic18lf46k22.h: 5533: struct {
[; ;pic18lf46k22.h: 5534: unsigned :7;
[; ;pic18lf46k22.h: 5535: unsigned CON2 :1;
[; ;pic18lf46k22.h: 5536: };
[; ;pic18lf46k22.h: 5537: struct {
[; ;pic18lf46k22.h: 5538: unsigned :5;
[; ;pic18lf46k22.h: 5539: unsigned CPOL2 :1;
[; ;pic18lf46k22.h: 5540: };
[; ;pic18lf46k22.h: 5541: struct {
[; ;pic18lf46k22.h: 5542: unsigned :2;
[; ;pic18lf46k22.h: 5543: unsigned CREF2 :1;
[; ;pic18lf46k22.h: 5544: };
[; ;pic18lf46k22.h: 5545: struct {
[; ;pic18lf46k22.h: 5546: unsigned :3;
[; ;pic18lf46k22.h: 5547: unsigned EVPOL02 :1;
[; ;pic18lf46k22.h: 5548: };
[; ;pic18lf46k22.h: 5549: struct {
[; ;pic18lf46k22.h: 5550: unsigned :4;
[; ;pic18lf46k22.h: 5551: unsigned EVPOL12 :1;
[; ;pic18lf46k22.h: 5552: };
[; ;pic18lf46k22.h: 5553: } CM2CONbits_t;
[; ;pic18lf46k22.h: 5554: extern volatile CM2CONbits_t CM2CONbits __at(0xF78);
[; ;pic18lf46k22.h: 5644: extern volatile unsigned char CM1CON0 __at(0xF79);
"5646
[; ;pic18lf46k22.h: 5646: asm("CM1CON0 equ 0F79h");
[; <" CM1CON0 equ 0F79h ;# ">
[; ;pic18lf46k22.h: 5649: extern volatile unsigned char CM1CON __at(0xF79);
"5651
[; ;pic18lf46k22.h: 5651: asm("CM1CON equ 0F79h");
[; <" CM1CON equ 0F79h ;# ">
[; ;pic18lf46k22.h: 5654: typedef union {
[; ;pic18lf46k22.h: 5655: struct {
[; ;pic18lf46k22.h: 5656: unsigned C1CH :2;
[; ;pic18lf46k22.h: 5657: unsigned C1R :1;
[; ;pic18lf46k22.h: 5658: unsigned C1SP :1;
[; ;pic18lf46k22.h: 5659: unsigned C1POL :1;
[; ;pic18lf46k22.h: 5660: unsigned C1OE :1;
[; ;pic18lf46k22.h: 5661: unsigned C1OUT :1;
[; ;pic18lf46k22.h: 5662: unsigned C1ON :1;
[; ;pic18lf46k22.h: 5663: };
[; ;pic18lf46k22.h: 5664: struct {
[; ;pic18lf46k22.h: 5665: unsigned C1CH0 :1;
[; ;pic18lf46k22.h: 5666: unsigned C1CH1 :1;
[; ;pic18lf46k22.h: 5667: };
[; ;pic18lf46k22.h: 5668: struct {
[; ;pic18lf46k22.h: 5669: unsigned CCH0 :1;
[; ;pic18lf46k22.h: 5670: };
[; ;pic18lf46k22.h: 5671: struct {
[; ;pic18lf46k22.h: 5672: unsigned CCH01 :1;
[; ;pic18lf46k22.h: 5673: };
[; ;pic18lf46k22.h: 5674: struct {
[; ;pic18lf46k22.h: 5675: unsigned :1;
[; ;pic18lf46k22.h: 5676: unsigned CCH1 :1;
[; ;pic18lf46k22.h: 5677: };
[; ;pic18lf46k22.h: 5678: struct {
[; ;pic18lf46k22.h: 5679: unsigned :1;
[; ;pic18lf46k22.h: 5680: unsigned CCH11 :1;
[; ;pic18lf46k22.h: 5681: };
[; ;pic18lf46k22.h: 5682: struct {
[; ;pic18lf46k22.h: 5683: unsigned :6;
[; ;pic18lf46k22.h: 5684: unsigned COE :1;
[; ;pic18lf46k22.h: 5685: };
[; ;pic18lf46k22.h: 5686: struct {
[; ;pic18lf46k22.h: 5687: unsigned :6;
[; ;pic18lf46k22.h: 5688: unsigned COE1 :1;
[; ;pic18lf46k22.h: 5689: };
[; ;pic18lf46k22.h: 5690: struct {
[; ;pic18lf46k22.h: 5691: unsigned :7;
[; ;pic18lf46k22.h: 5692: unsigned CON :1;
[; ;pic18lf46k22.h: 5693: };
[; ;pic18lf46k22.h: 5694: struct {
[; ;pic18lf46k22.h: 5695: unsigned :7;
[; ;pic18lf46k22.h: 5696: unsigned CON1 :1;
[; ;pic18lf46k22.h: 5697: };
[; ;pic18lf46k22.h: 5698: struct {
[; ;pic18lf46k22.h: 5699: unsigned :5;
[; ;pic18lf46k22.h: 5700: unsigned CPOL :1;
[; ;pic18lf46k22.h: 5701: };
[; ;pic18lf46k22.h: 5702: struct {
[; ;pic18lf46k22.h: 5703: unsigned :5;
[; ;pic18lf46k22.h: 5704: unsigned CPOL1 :1;
[; ;pic18lf46k22.h: 5705: };
[; ;pic18lf46k22.h: 5706: struct {
[; ;pic18lf46k22.h: 5707: unsigned :2;
[; ;pic18lf46k22.h: 5708: unsigned CREF :1;
[; ;pic18lf46k22.h: 5709: };
[; ;pic18lf46k22.h: 5710: struct {
[; ;pic18lf46k22.h: 5711: unsigned :2;
[; ;pic18lf46k22.h: 5712: unsigned CREF1 :1;
[; ;pic18lf46k22.h: 5713: };
[; ;pic18lf46k22.h: 5714: struct {
[; ;pic18lf46k22.h: 5715: unsigned :3;
[; ;pic18lf46k22.h: 5716: unsigned EVPOL0 :1;
[; ;pic18lf46k22.h: 5717: };
[; ;pic18lf46k22.h: 5718: struct {
[; ;pic18lf46k22.h: 5719: unsigned :3;
[; ;pic18lf46k22.h: 5720: unsigned EVPOL01 :1;
[; ;pic18lf46k22.h: 5721: };
[; ;pic18lf46k22.h: 5722: struct {
[; ;pic18lf46k22.h: 5723: unsigned :4;
[; ;pic18lf46k22.h: 5724: unsigned EVPOL1 :1;
[; ;pic18lf46k22.h: 5725: };
[; ;pic18lf46k22.h: 5726: struct {
[; ;pic18lf46k22.h: 5727: unsigned :4;
[; ;pic18lf46k22.h: 5728: unsigned EVPOL11 :1;
[; ;pic18lf46k22.h: 5729: };
[; ;pic18lf46k22.h: 5730: } CM1CON0bits_t;
[; ;pic18lf46k22.h: 5731: extern volatile CM1CON0bits_t CM1CON0bits __at(0xF79);
[; ;pic18lf46k22.h: 5859: typedef union {
[; ;pic18lf46k22.h: 5860: struct {
[; ;pic18lf46k22.h: 5861: unsigned C1CH :2;
[; ;pic18lf46k22.h: 5862: unsigned C1R :1;
[; ;pic18lf46k22.h: 5863: unsigned C1SP :1;
[; ;pic18lf46k22.h: 5864: unsigned C1POL :1;
[; ;pic18lf46k22.h: 5865: unsigned C1OE :1;
[; ;pic18lf46k22.h: 5866: unsigned C1OUT :1;
[; ;pic18lf46k22.h: 5867: unsigned C1ON :1;
[; ;pic18lf46k22.h: 5868: };
[; ;pic18lf46k22.h: 5869: struct {
[; ;pic18lf46k22.h: 5870: unsigned C1CH0 :1;
[; ;pic18lf46k22.h: 5871: unsigned C1CH1 :1;
[; ;pic18lf46k22.h: 5872: };
[; ;pic18lf46k22.h: 5873: struct {
[; ;pic18lf46k22.h: 5874: unsigned CCH0 :1;
[; ;pic18lf46k22.h: 5875: };
[; ;pic18lf46k22.h: 5876: struct {
[; ;pic18lf46k22.h: 5877: unsigned CCH01 :1;
[; ;pic18lf46k22.h: 5878: };
[; ;pic18lf46k22.h: 5879: struct {
[; ;pic18lf46k22.h: 5880: unsigned :1;
[; ;pic18lf46k22.h: 5881: unsigned CCH1 :1;
[; ;pic18lf46k22.h: 5882: };
[; ;pic18lf46k22.h: 5883: struct {
[; ;pic18lf46k22.h: 5884: unsigned :1;
[; ;pic18lf46k22.h: 5885: unsigned CCH11 :1;
[; ;pic18lf46k22.h: 5886: };
[; ;pic18lf46k22.h: 5887: struct {
[; ;pic18lf46k22.h: 5888: unsigned :6;
[; ;pic18lf46k22.h: 5889: unsigned COE :1;
[; ;pic18lf46k22.h: 5890: };
[; ;pic18lf46k22.h: 5891: struct {
[; ;pic18lf46k22.h: 5892: unsigned :6;
[; ;pic18lf46k22.h: 5893: unsigned COE1 :1;
[; ;pic18lf46k22.h: 5894: };
[; ;pic18lf46k22.h: 5895: struct {
[; ;pic18lf46k22.h: 5896: unsigned :7;
[; ;pic18lf46k22.h: 5897: unsigned CON :1;
[; ;pic18lf46k22.h: 5898: };
[; ;pic18lf46k22.h: 5899: struct {
[; ;pic18lf46k22.h: 5900: unsigned :7;
[; ;pic18lf46k22.h: 5901: unsigned CON1 :1;
[; ;pic18lf46k22.h: 5902: };
[; ;pic18lf46k22.h: 5903: struct {
[; ;pic18lf46k22.h: 5904: unsigned :5;
[; ;pic18lf46k22.h: 5905: unsigned CPOL :1;
[; ;pic18lf46k22.h: 5906: };
[; ;pic18lf46k22.h: 5907: struct {
[; ;pic18lf46k22.h: 5908: unsigned :5;
[; ;pic18lf46k22.h: 5909: unsigned CPOL1 :1;
[; ;pic18lf46k22.h: 5910: };
[; ;pic18lf46k22.h: 5911: struct {
[; ;pic18lf46k22.h: 5912: unsigned :2;
[; ;pic18lf46k22.h: 5913: unsigned CREF :1;
[; ;pic18lf46k22.h: 5914: };
[; ;pic18lf46k22.h: 5915: struct {
[; ;pic18lf46k22.h: 5916: unsigned :2;
[; ;pic18lf46k22.h: 5917: unsigned CREF1 :1;
[; ;pic18lf46k22.h: 5918: };
[; ;pic18lf46k22.h: 5919: struct {
[; ;pic18lf46k22.h: 5920: unsigned :3;
[; ;pic18lf46k22.h: 5921: unsigned EVPOL0 :1;
[; ;pic18lf46k22.h: 5922: };
[; ;pic18lf46k22.h: 5923: struct {
[; ;pic18lf46k22.h: 5924: unsigned :3;
[; ;pic18lf46k22.h: 5925: unsigned EVPOL01 :1;
[; ;pic18lf46k22.h: 5926: };
[; ;pic18lf46k22.h: 5927: struct {
[; ;pic18lf46k22.h: 5928: unsigned :4;
[; ;pic18lf46k22.h: 5929: unsigned EVPOL1 :1;
[; ;pic18lf46k22.h: 5930: };
[; ;pic18lf46k22.h: 5931: struct {
[; ;pic18lf46k22.h: 5932: unsigned :4;
[; ;pic18lf46k22.h: 5933: unsigned EVPOL11 :1;
[; ;pic18lf46k22.h: 5934: };
[; ;pic18lf46k22.h: 5935: } CM1CONbits_t;
[; ;pic18lf46k22.h: 5936: extern volatile CM1CONbits_t CM1CONbits __at(0xF79);
[; ;pic18lf46k22.h: 6066: extern volatile unsigned char PIE4 __at(0xF7A);
"6068
[; ;pic18lf46k22.h: 6068: asm("PIE4 equ 0F7Ah");
[; <" PIE4 equ 0F7Ah ;# ">
[; ;pic18lf46k22.h: 6071: typedef union {
[; ;pic18lf46k22.h: 6072: struct {
[; ;pic18lf46k22.h: 6073: unsigned CCP3IE :1;
[; ;pic18lf46k22.h: 6074: unsigned CCP4IE :1;
[; ;pic18lf46k22.h: 6075: unsigned CCP5IE :1;
[; ;pic18lf46k22.h: 6076: };
[; ;pic18lf46k22.h: 6077: } PIE4bits_t;
[; ;pic18lf46k22.h: 6078: extern volatile PIE4bits_t PIE4bits __at(0xF7A);
[; ;pic18lf46k22.h: 6098: extern volatile unsigned char PIR4 __at(0xF7B);
"6100
[; ;pic18lf46k22.h: 6100: asm("PIR4 equ 0F7Bh");
[; <" PIR4 equ 0F7Bh ;# ">
[; ;pic18lf46k22.h: 6103: typedef union {
[; ;pic18lf46k22.h: 6104: struct {
[; ;pic18lf46k22.h: 6105: unsigned CCP3IF :1;
[; ;pic18lf46k22.h: 6106: unsigned CCP4IF :1;
[; ;pic18lf46k22.h: 6107: unsigned CCP5IF :1;
[; ;pic18lf46k22.h: 6108: };
[; ;pic18lf46k22.h: 6109: } PIR4bits_t;
[; ;pic18lf46k22.h: 6110: extern volatile PIR4bits_t PIR4bits __at(0xF7B);
[; ;pic18lf46k22.h: 6130: extern volatile unsigned char IPR4 __at(0xF7C);
"6132
[; ;pic18lf46k22.h: 6132: asm("IPR4 equ 0F7Ch");
[; <" IPR4 equ 0F7Ch ;# ">
[; ;pic18lf46k22.h: 6135: typedef union {
[; ;pic18lf46k22.h: 6136: struct {
[; ;pic18lf46k22.h: 6137: unsigned CCP3IP :1;
[; ;pic18lf46k22.h: 6138: unsigned CCP4IP :1;
[; ;pic18lf46k22.h: 6139: unsigned CCP5IP :1;
[; ;pic18lf46k22.h: 6140: };
[; ;pic18lf46k22.h: 6141: struct {
[; ;pic18lf46k22.h: 6142: unsigned CCIP3IP :1;
[; ;pic18lf46k22.h: 6143: };
[; ;pic18lf46k22.h: 6144: } IPR4bits_t;
[; ;pic18lf46k22.h: 6145: extern volatile IPR4bits_t IPR4bits __at(0xF7C);
[; ;pic18lf46k22.h: 6170: extern volatile unsigned char PIE5 __at(0xF7D);
"6172
[; ;pic18lf46k22.h: 6172: asm("PIE5 equ 0F7Dh");
[; <" PIE5 equ 0F7Dh ;# ">
[; ;pic18lf46k22.h: 6175: typedef union {
[; ;pic18lf46k22.h: 6176: struct {
[; ;pic18lf46k22.h: 6177: unsigned TMR4IE :1;
[; ;pic18lf46k22.h: 6178: unsigned TMR5IE :1;
[; ;pic18lf46k22.h: 6179: unsigned TMR6IE :1;
[; ;pic18lf46k22.h: 6180: };
[; ;pic18lf46k22.h: 6181: } PIE5bits_t;
[; ;pic18lf46k22.h: 6182: extern volatile PIE5bits_t PIE5bits __at(0xF7D);
[; ;pic18lf46k22.h: 6202: extern volatile unsigned char PIR5 __at(0xF7E);
"6204
[; ;pic18lf46k22.h: 6204: asm("PIR5 equ 0F7Eh");
[; <" PIR5 equ 0F7Eh ;# ">
[; ;pic18lf46k22.h: 6207: typedef union {
[; ;pic18lf46k22.h: 6208: struct {
[; ;pic18lf46k22.h: 6209: unsigned TMR4IF :1;
[; ;pic18lf46k22.h: 6210: unsigned TMR5IF :1;
[; ;pic18lf46k22.h: 6211: unsigned TMR6IF :1;
[; ;pic18lf46k22.h: 6212: };
[; ;pic18lf46k22.h: 6213: } PIR5bits_t;
[; ;pic18lf46k22.h: 6214: extern volatile PIR5bits_t PIR5bits __at(0xF7E);
[; ;pic18lf46k22.h: 6234: extern volatile unsigned char IPR5 __at(0xF7F);
"6236
[; ;pic18lf46k22.h: 6236: asm("IPR5 equ 0F7Fh");
[; <" IPR5 equ 0F7Fh ;# ">
[; ;pic18lf46k22.h: 6239: typedef union {
[; ;pic18lf46k22.h: 6240: struct {
[; ;pic18lf46k22.h: 6241: unsigned TMR4IP :1;
[; ;pic18lf46k22.h: 6242: unsigned TMR5IP :1;
[; ;pic18lf46k22.h: 6243: unsigned TMR6IP :1;
[; ;pic18lf46k22.h: 6244: };
[; ;pic18lf46k22.h: 6245: struct {
[; ;pic18lf46k22.h: 6246: unsigned CCH05 :1;
[; ;pic18lf46k22.h: 6247: unsigned CCH15 :1;
[; ;pic18lf46k22.h: 6248: };
[; ;pic18lf46k22.h: 6249: } IPR5bits_t;
[; ;pic18lf46k22.h: 6250: extern volatile IPR5bits_t IPR5bits __at(0xF7F);
[; ;pic18lf46k22.h: 6280: extern volatile unsigned char PORTA __at(0xF80);
"6282
[; ;pic18lf46k22.h: 6282: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18lf46k22.h: 6285: typedef union {
[; ;pic18lf46k22.h: 6286: struct {
[; ;pic18lf46k22.h: 6287: unsigned RA0 :1;
[; ;pic18lf46k22.h: 6288: unsigned RA1 :1;
[; ;pic18lf46k22.h: 6289: unsigned RA2 :1;
[; ;pic18lf46k22.h: 6290: unsigned RA3 :1;
[; ;pic18lf46k22.h: 6291: unsigned RA4 :1;
[; ;pic18lf46k22.h: 6292: unsigned RA5 :1;
[; ;pic18lf46k22.h: 6293: unsigned RA6 :1;
[; ;pic18lf46k22.h: 6294: unsigned RA7 :1;
[; ;pic18lf46k22.h: 6295: };
[; ;pic18lf46k22.h: 6296: struct {
[; ;pic18lf46k22.h: 6297: unsigned AN0 :1;
[; ;pic18lf46k22.h: 6298: unsigned AN1 :1;
[; ;pic18lf46k22.h: 6299: unsigned AN2 :1;
[; ;pic18lf46k22.h: 6300: unsigned AN3 :1;
[; ;pic18lf46k22.h: 6301: unsigned :1;
[; ;pic18lf46k22.h: 6302: unsigned AN4 :1;
[; ;pic18lf46k22.h: 6303: };
[; ;pic18lf46k22.h: 6304: struct {
[; ;pic18lf46k22.h: 6305: unsigned C12IN0M :1;
[; ;pic18lf46k22.h: 6306: unsigned C12IN1M :1;
[; ;pic18lf46k22.h: 6307: unsigned C2INP :1;
[; ;pic18lf46k22.h: 6308: unsigned C1INP :1;
[; ;pic18lf46k22.h: 6309: unsigned C1OUT :1;
[; ;pic18lf46k22.h: 6310: unsigned C2OUT :1;
[; ;pic18lf46k22.h: 6311: };
[; ;pic18lf46k22.h: 6312: struct {
[; ;pic18lf46k22.h: 6313: unsigned C12IN0N :1;
[; ;pic18lf46k22.h: 6314: unsigned C12IN1N :1;
[; ;pic18lf46k22.h: 6315: unsigned VREFM :1;
[; ;pic18lf46k22.h: 6316: unsigned VREFP :1;
[; ;pic18lf46k22.h: 6317: unsigned T0CKI :1;
[; ;pic18lf46k22.h: 6318: unsigned SS :1;
[; ;pic18lf46k22.h: 6319: };
[; ;pic18lf46k22.h: 6320: struct {
[; ;pic18lf46k22.h: 6321: unsigned :5;
[; ;pic18lf46k22.h: 6322: unsigned NOT_SS :1;
[; ;pic18lf46k22.h: 6323: };
[; ;pic18lf46k22.h: 6324: struct {
[; ;pic18lf46k22.h: 6325: unsigned :2;
[; ;pic18lf46k22.h: 6326: unsigned VREFN :1;
[; ;pic18lf46k22.h: 6327: unsigned :1;
[; ;pic18lf46k22.h: 6328: unsigned SRQ :1;
[; ;pic18lf46k22.h: 6329: unsigned nSS :1;
[; ;pic18lf46k22.h: 6330: };
[; ;pic18lf46k22.h: 6331: struct {
[; ;pic18lf46k22.h: 6332: unsigned :2;
[; ;pic18lf46k22.h: 6333: unsigned CVREF :1;
[; ;pic18lf46k22.h: 6334: unsigned :2;
[; ;pic18lf46k22.h: 6335: unsigned LVDIN :1;
[; ;pic18lf46k22.h: 6336: };
[; ;pic18lf46k22.h: 6337: struct {
[; ;pic18lf46k22.h: 6338: unsigned :2;
[; ;pic18lf46k22.h: 6339: unsigned DACOUT :1;
[; ;pic18lf46k22.h: 6340: unsigned :2;
[; ;pic18lf46k22.h: 6341: unsigned HLVDIN :1;
[; ;pic18lf46k22.h: 6342: };
[; ;pic18lf46k22.h: 6343: struct {
[; ;pic18lf46k22.h: 6344: unsigned :5;
[; ;pic18lf46k22.h: 6345: unsigned SS1 :1;
[; ;pic18lf46k22.h: 6346: };
[; ;pic18lf46k22.h: 6347: struct {
[; ;pic18lf46k22.h: 6348: unsigned :5;
[; ;pic18lf46k22.h: 6349: unsigned NOT_SS1 :1;
[; ;pic18lf46k22.h: 6350: };
[; ;pic18lf46k22.h: 6351: struct {
[; ;pic18lf46k22.h: 6352: unsigned :5;
[; ;pic18lf46k22.h: 6353: unsigned nSS1 :1;
[; ;pic18lf46k22.h: 6354: };
[; ;pic18lf46k22.h: 6355: struct {
[; ;pic18lf46k22.h: 6356: unsigned :5;
[; ;pic18lf46k22.h: 6357: unsigned SRNQ :1;
[; ;pic18lf46k22.h: 6358: };
[; ;pic18lf46k22.h: 6359: struct {
[; ;pic18lf46k22.h: 6360: unsigned ULPWUIN :1;
[; ;pic18lf46k22.h: 6361: unsigned :6;
[; ;pic18lf46k22.h: 6362: unsigned RJPU :1;
[; ;pic18lf46k22.h: 6363: };
[; ;pic18lf46k22.h: 6364: } PORTAbits_t;
[; ;pic18lf46k22.h: 6365: extern volatile PORTAbits_t PORTAbits __at(0xF80);
[; ;pic18lf46k22.h: 6565: extern volatile unsigned char PORTB __at(0xF81);
"6567
[; ;pic18lf46k22.h: 6567: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18lf46k22.h: 6570: typedef union {
[; ;pic18lf46k22.h: 6571: struct {
[; ;pic18lf46k22.h: 6572: unsigned RB0 :1;
[; ;pic18lf46k22.h: 6573: unsigned RB1 :1;
[; ;pic18lf46k22.h: 6574: unsigned RB2 :1;
[; ;pic18lf46k22.h: 6575: unsigned RB3 :1;
[; ;pic18lf46k22.h: 6576: unsigned RB4 :1;
[; ;pic18lf46k22.h: 6577: unsigned RB5 :1;
[; ;pic18lf46k22.h: 6578: unsigned RB6 :1;
[; ;pic18lf46k22.h: 6579: unsigned RB7 :1;
[; ;pic18lf46k22.h: 6580: };
[; ;pic18lf46k22.h: 6581: struct {
[; ;pic18lf46k22.h: 6582: unsigned INT0 :1;
[; ;pic18lf46k22.h: 6583: unsigned INT1 :1;
[; ;pic18lf46k22.h: 6584: unsigned INT2 :1;
[; ;pic18lf46k22.h: 6585: unsigned CCP2 :1;
[; ;pic18lf46k22.h: 6586: unsigned KBI0 :1;
[; ;pic18lf46k22.h: 6587: unsigned KBI1 :1;
[; ;pic18lf46k22.h: 6588: unsigned KBI2 :1;
[; ;pic18lf46k22.h: 6589: unsigned KBI3 :1;
[; ;pic18lf46k22.h: 6590: };
[; ;pic18lf46k22.h: 6591: struct {
[; ;pic18lf46k22.h: 6592: unsigned AN12 :1;
[; ;pic18lf46k22.h: 6593: unsigned AN10 :1;
[; ;pic18lf46k22.h: 6594: unsigned AN8 :1;
[; ;pic18lf46k22.h: 6595: unsigned AN9 :1;
[; ;pic18lf46k22.h: 6596: unsigned AN11 :1;
[; ;pic18lf46k22.h: 6597: unsigned AN13 :1;
[; ;pic18lf46k22.h: 6598: unsigned PGC :1;
[; ;pic18lf46k22.h: 6599: unsigned PGD :1;
[; ;pic18lf46k22.h: 6600: };
[; ;pic18lf46k22.h: 6601: struct {
[; ;pic18lf46k22.h: 6602: unsigned FLT0 :1;
[; ;pic18lf46k22.h: 6603: unsigned C12IN3M :1;
[; ;pic18lf46k22.h: 6604: unsigned :1;
[; ;pic18lf46k22.h: 6605: unsigned C12IN2M :1;
[; ;pic18lf46k22.h: 6606: unsigned T5G :1;
[; ;pic18lf46k22.h: 6607: unsigned T1G :1;
[; ;pic18lf46k22.h: 6608: };
[; ;pic18lf46k22.h: 6609: struct {
[; ;pic18lf46k22.h: 6610: unsigned SRI :1;
[; ;pic18lf46k22.h: 6611: unsigned C12IN3N :1;
[; ;pic18lf46k22.h: 6612: unsigned :1;
[; ;pic18lf46k22.h: 6613: unsigned C12IN2N :1;
[; ;pic18lf46k22.h: 6614: unsigned :1;
[; ;pic18lf46k22.h: 6615: unsigned CCP3 :1;
[; ;pic18lf46k22.h: 6616: };
[; ;pic18lf46k22.h: 6617: struct {
[; ;pic18lf46k22.h: 6618: unsigned :2;
[; ;pic18lf46k22.h: 6619: unsigned CTED1 :1;
[; ;pic18lf46k22.h: 6620: unsigned CTED2 :1;
[; ;pic18lf46k22.h: 6621: unsigned :1;
[; ;pic18lf46k22.h: 6622: unsigned T3CKI :1;
[; ;pic18lf46k22.h: 6623: };
[; ;pic18lf46k22.h: 6624: struct {
[; ;pic18lf46k22.h: 6625: unsigned :3;
[; ;pic18lf46k22.h: 6626: unsigned P2A :1;
[; ;pic18lf46k22.h: 6627: unsigned :1;
[; ;pic18lf46k22.h: 6628: unsigned P3A :1;
[; ;pic18lf46k22.h: 6629: };
[; ;pic18lf46k22.h: 6630: struct {
[; ;pic18lf46k22.h: 6631: unsigned :3;
[; ;pic18lf46k22.h: 6632: unsigned CCP2_PA2 :1;
[; ;pic18lf46k22.h: 6633: };
[; ;pic18lf46k22.h: 6634: } PORTBbits_t;
[; ;pic18lf46k22.h: 6635: extern volatile PORTBbits_t PORTBbits __at(0xF81);
[; ;pic18lf46k22.h: 6835: extern volatile unsigned char PORTC __at(0xF82);
"6837
[; ;pic18lf46k22.h: 6837: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18lf46k22.h: 6840: typedef union {
[; ;pic18lf46k22.h: 6841: struct {
[; ;pic18lf46k22.h: 6842: unsigned RC0 :1;
[; ;pic18lf46k22.h: 6843: unsigned RC1 :1;
[; ;pic18lf46k22.h: 6844: unsigned RC2 :1;
[; ;pic18lf46k22.h: 6845: unsigned RC3 :1;
[; ;pic18lf46k22.h: 6846: unsigned RC4 :1;
[; ;pic18lf46k22.h: 6847: unsigned RC5 :1;
[; ;pic18lf46k22.h: 6848: unsigned RC6 :1;
[; ;pic18lf46k22.h: 6849: unsigned RC7 :1;
[; ;pic18lf46k22.h: 6850: };
[; ;pic18lf46k22.h: 6851: struct {
[; ;pic18lf46k22.h: 6852: unsigned T1OSO :1;
[; ;pic18lf46k22.h: 6853: unsigned T1OSI :1;
[; ;pic18lf46k22.h: 6854: unsigned T5CKI :1;
[; ;pic18lf46k22.h: 6855: unsigned SCK :1;
[; ;pic18lf46k22.h: 6856: unsigned SDI :1;
[; ;pic18lf46k22.h: 6857: unsigned SDO :1;
[; ;pic18lf46k22.h: 6858: unsigned TX :1;
[; ;pic18lf46k22.h: 6859: unsigned RX :1;
[; ;pic18lf46k22.h: 6860: };
[; ;pic18lf46k22.h: 6861: struct {
[; ;pic18lf46k22.h: 6862: unsigned P2B :1;
[; ;pic18lf46k22.h: 6863: unsigned P2A :1;
[; ;pic18lf46k22.h: 6864: unsigned P1A :1;
[; ;pic18lf46k22.h: 6865: unsigned SCL :1;
[; ;pic18lf46k22.h: 6866: unsigned SDA :1;
[; ;pic18lf46k22.h: 6867: unsigned :1;
[; ;pic18lf46k22.h: 6868: unsigned CK :1;
[; ;pic18lf46k22.h: 6869: unsigned DT :1;
[; ;pic18lf46k22.h: 6870: };
[; ;pic18lf46k22.h: 6871: struct {
[; ;pic18lf46k22.h: 6872: unsigned T1CKI :1;
[; ;pic18lf46k22.h: 6873: unsigned CCP2 :1;
[; ;pic18lf46k22.h: 6874: unsigned CCP1 :1;
[; ;pic18lf46k22.h: 6875: unsigned SCK1 :1;
[; ;pic18lf46k22.h: 6876: unsigned SDI1 :1;
[; ;pic18lf46k22.h: 6877: unsigned SDO1 :1;
[; ;pic18lf46k22.h: 6878: unsigned TX1 :1;
[; ;pic18lf46k22.h: 6879: unsigned RX1 :1;
[; ;pic18lf46k22.h: 6880: };
[; ;pic18lf46k22.h: 6881: struct {
[; ;pic18lf46k22.h: 6882: unsigned T3CKI :1;
[; ;pic18lf46k22.h: 6883: unsigned :1;
[; ;pic18lf46k22.h: 6884: unsigned CTPLS :1;
[; ;pic18lf46k22.h: 6885: unsigned SCL1 :1;
[; ;pic18lf46k22.h: 6886: unsigned SDA1 :1;
[; ;pic18lf46k22.h: 6887: unsigned :1;
[; ;pic18lf46k22.h: 6888: unsigned CK1 :1;
[; ;pic18lf46k22.h: 6889: unsigned DT1 :1;
[; ;pic18lf46k22.h: 6890: };
[; ;pic18lf46k22.h: 6891: struct {
[; ;pic18lf46k22.h: 6892: unsigned T3G :1;
[; ;pic18lf46k22.h: 6893: unsigned :1;
[; ;pic18lf46k22.h: 6894: unsigned AN14 :1;
[; ;pic18lf46k22.h: 6895: unsigned AN15 :1;
[; ;pic18lf46k22.h: 6896: unsigned AN16 :1;
[; ;pic18lf46k22.h: 6897: unsigned AN17 :1;
[; ;pic18lf46k22.h: 6898: unsigned AN18 :1;
[; ;pic18lf46k22.h: 6899: unsigned AN19 :1;
[; ;pic18lf46k22.h: 6900: };
[; ;pic18lf46k22.h: 6901: struct {
[; ;pic18lf46k22.h: 6902: unsigned :1;
[; ;pic18lf46k22.h: 6903: unsigned PA2 :1;
[; ;pic18lf46k22.h: 6904: unsigned PA1 :1;
[; ;pic18lf46k22.h: 6905: };
[; ;pic18lf46k22.h: 6906: } PORTCbits_t;
[; ;pic18lf46k22.h: 6907: extern volatile PORTCbits_t PORTCbits __at(0xF82);
[; ;pic18lf46k22.h: 7142: extern volatile unsigned char PORTD __at(0xF83);
"7144
[; ;pic18lf46k22.h: 7144: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18lf46k22.h: 7147: typedef union {
[; ;pic18lf46k22.h: 7148: struct {
[; ;pic18lf46k22.h: 7149: unsigned RD0 :1;
[; ;pic18lf46k22.h: 7150: unsigned RD1 :1;
[; ;pic18lf46k22.h: 7151: unsigned RD2 :1;
[; ;pic18lf46k22.h: 7152: unsigned RD3 :1;
[; ;pic18lf46k22.h: 7153: unsigned RD4 :1;
[; ;pic18lf46k22.h: 7154: unsigned RD5 :1;
[; ;pic18lf46k22.h: 7155: unsigned RD6 :1;
[; ;pic18lf46k22.h: 7156: unsigned RD7 :1;
[; ;pic18lf46k22.h: 7157: };
[; ;pic18lf46k22.h: 7158: struct {
[; ;pic18lf46k22.h: 7159: unsigned :2;
[; ;pic18lf46k22.h: 7160: unsigned P2B :1;
[; ;pic18lf46k22.h: 7161: unsigned P2C :1;
[; ;pic18lf46k22.h: 7162: unsigned P2D :1;
[; ;pic18lf46k22.h: 7163: unsigned P1B :1;
[; ;pic18lf46k22.h: 7164: unsigned P1C :1;
[; ;pic18lf46k22.h: 7165: unsigned P1D :1;
[; ;pic18lf46k22.h: 7166: };
[; ;pic18lf46k22.h: 7167: struct {
[; ;pic18lf46k22.h: 7168: unsigned :1;
[; ;pic18lf46k22.h: 7169: unsigned CCP4 :1;
[; ;pic18lf46k22.h: 7170: unsigned :4;
[; ;pic18lf46k22.h: 7171: unsigned TX2 :1;
[; ;pic18lf46k22.h: 7172: unsigned RX2 :1;
[; ;pic18lf46k22.h: 7173: };
[; ;pic18lf46k22.h: 7174: struct {
[; ;pic18lf46k22.h: 7175: unsigned :3;
[; ;pic18lf46k22.h: 7176: unsigned NOT_SS2 :1;
[; ;pic18lf46k22.h: 7177: };
[; ;pic18lf46k22.h: 7178: struct {
[; ;pic18lf46k22.h: 7179: unsigned SCK2 :1;
[; ;pic18lf46k22.h: 7180: unsigned SDI2 :1;
[; ;pic18lf46k22.h: 7181: unsigned :1;
[; ;pic18lf46k22.h: 7182: unsigned nSS2 :1;
[; ;pic18lf46k22.h: 7183: unsigned SDO2 :1;
[; ;pic18lf46k22.h: 7184: unsigned :1;
[; ;pic18lf46k22.h: 7185: unsigned CK2 :1;
[; ;pic18lf46k22.h: 7186: unsigned DT2 :1;
[; ;pic18lf46k22.h: 7187: };
[; ;pic18lf46k22.h: 7188: struct {
[; ;pic18lf46k22.h: 7189: unsigned SCL2 :1;
[; ;pic18lf46k22.h: 7190: unsigned SDA2 :1;
[; ;pic18lf46k22.h: 7191: unsigned :1;
[; ;pic18lf46k22.h: 7192: unsigned SS2 :1;
[; ;pic18lf46k22.h: 7193: };
[; ;pic18lf46k22.h: 7194: struct {
[; ;pic18lf46k22.h: 7195: unsigned AN20 :1;
[; ;pic18lf46k22.h: 7196: unsigned AN21 :1;
[; ;pic18lf46k22.h: 7197: unsigned AN22 :1;
[; ;pic18lf46k22.h: 7198: unsigned AN23 :1;
[; ;pic18lf46k22.h: 7199: unsigned AN24 :1;
[; ;pic18lf46k22.h: 7200: unsigned AN25 :1;
[; ;pic18lf46k22.h: 7201: unsigned AN26 :1;
[; ;pic18lf46k22.h: 7202: unsigned AN27 :1;
[; ;pic18lf46k22.h: 7203: };
[; ;pic18lf46k22.h: 7204: } PORTDbits_t;
[; ;pic18lf46k22.h: 7205: extern volatile PORTDbits_t PORTDbits __at(0xF83);
[; ;pic18lf46k22.h: 7385: extern volatile unsigned char PORTE __at(0xF84);
"7387
[; ;pic18lf46k22.h: 7387: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18lf46k22.h: 7390: typedef union {
[; ;pic18lf46k22.h: 7391: struct {
[; ;pic18lf46k22.h: 7392: unsigned RE0 :1;
[; ;pic18lf46k22.h: 7393: unsigned RE1 :1;
[; ;pic18lf46k22.h: 7394: unsigned RE2 :1;
[; ;pic18lf46k22.h: 7395: unsigned RE3 :1;
[; ;pic18lf46k22.h: 7396: };
[; ;pic18lf46k22.h: 7397: struct {
[; ;pic18lf46k22.h: 7398: unsigned AN5 :1;
[; ;pic18lf46k22.h: 7399: unsigned AN6 :1;
[; ;pic18lf46k22.h: 7400: unsigned AN7 :1;
[; ;pic18lf46k22.h: 7401: unsigned MCLR :1;
[; ;pic18lf46k22.h: 7402: };
[; ;pic18lf46k22.h: 7403: struct {
[; ;pic18lf46k22.h: 7404: unsigned :3;
[; ;pic18lf46k22.h: 7405: unsigned NOT_MCLR :1;
[; ;pic18lf46k22.h: 7406: };
[; ;pic18lf46k22.h: 7407: struct {
[; ;pic18lf46k22.h: 7408: unsigned P3A :1;
[; ;pic18lf46k22.h: 7409: unsigned P3B :1;
[; ;pic18lf46k22.h: 7410: unsigned CCP5 :1;
[; ;pic18lf46k22.h: 7411: unsigned nMCLR :1;
[; ;pic18lf46k22.h: 7412: };
[; ;pic18lf46k22.h: 7413: struct {
[; ;pic18lf46k22.h: 7414: unsigned CCP3 :1;
[; ;pic18lf46k22.h: 7415: unsigned :2;
[; ;pic18lf46k22.h: 7416: unsigned VPP :1;
[; ;pic18lf46k22.h: 7417: };
[; ;pic18lf46k22.h: 7418: struct {
[; ;pic18lf46k22.h: 7419: unsigned PD2 :1;
[; ;pic18lf46k22.h: 7420: unsigned PC2 :1;
[; ;pic18lf46k22.h: 7421: unsigned CCP10 :1;
[; ;pic18lf46k22.h: 7422: unsigned CCP9E :1;
[; ;pic18lf46k22.h: 7423: };
[; ;pic18lf46k22.h: 7424: struct {
[; ;pic18lf46k22.h: 7425: unsigned RDE :1;
[; ;pic18lf46k22.h: 7426: unsigned WRE :1;
[; ;pic18lf46k22.h: 7427: unsigned CS :1;
[; ;pic18lf46k22.h: 7428: unsigned PC3E :1;
[; ;pic18lf46k22.h: 7429: };
[; ;pic18lf46k22.h: 7430: struct {
[; ;pic18lf46k22.h: 7431: unsigned :2;
[; ;pic18lf46k22.h: 7432: unsigned PB2 :1;
[; ;pic18lf46k22.h: 7433: };
[; ;pic18lf46k22.h: 7434: } PORTEbits_t;
[; ;pic18lf46k22.h: 7435: extern volatile PORTEbits_t PORTEbits __at(0xF84);
[; ;pic18lf46k22.h: 7560: extern volatile unsigned char LATA __at(0xF89);
"7562
[; ;pic18lf46k22.h: 7562: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18lf46k22.h: 7565: typedef union {
[; ;pic18lf46k22.h: 7566: struct {
[; ;pic18lf46k22.h: 7567: unsigned LATA0 :1;
[; ;pic18lf46k22.h: 7568: unsigned LATA1 :1;
[; ;pic18lf46k22.h: 7569: unsigned LATA2 :1;
[; ;pic18lf46k22.h: 7570: unsigned LATA3 :1;
[; ;pic18lf46k22.h: 7571: unsigned LATA4 :1;
[; ;pic18lf46k22.h: 7572: unsigned LATA5 :1;
[; ;pic18lf46k22.h: 7573: unsigned LATA6 :1;
[; ;pic18lf46k22.h: 7574: unsigned LATA7 :1;
[; ;pic18lf46k22.h: 7575: };
[; ;pic18lf46k22.h: 7576: struct {
[; ;pic18lf46k22.h: 7577: unsigned LA0 :1;
[; ;pic18lf46k22.h: 7578: unsigned LA1 :1;
[; ;pic18lf46k22.h: 7579: unsigned LA2 :1;
[; ;pic18lf46k22.h: 7580: unsigned LA3 :1;
[; ;pic18lf46k22.h: 7581: unsigned LA4 :1;
[; ;pic18lf46k22.h: 7582: unsigned LA5 :1;
[; ;pic18lf46k22.h: 7583: unsigned LA6 :1;
[; ;pic18lf46k22.h: 7584: unsigned LA7 :1;
[; ;pic18lf46k22.h: 7585: };
[; ;pic18lf46k22.h: 7586: } LATAbits_t;
[; ;pic18lf46k22.h: 7587: extern volatile LATAbits_t LATAbits __at(0xF89);
[; ;pic18lf46k22.h: 7672: extern volatile unsigned char LATB __at(0xF8A);
"7674
[; ;pic18lf46k22.h: 7674: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18lf46k22.h: 7677: typedef union {
[; ;pic18lf46k22.h: 7678: struct {
[; ;pic18lf46k22.h: 7679: unsigned LATB0 :1;
[; ;pic18lf46k22.h: 7680: unsigned LATB1 :1;
[; ;pic18lf46k22.h: 7681: unsigned LATB2 :1;
[; ;pic18lf46k22.h: 7682: unsigned LATB3 :1;
[; ;pic18lf46k22.h: 7683: unsigned LATB4 :1;
[; ;pic18lf46k22.h: 7684: unsigned LATB5 :1;
[; ;pic18lf46k22.h: 7685: unsigned LATB6 :1;
[; ;pic18lf46k22.h: 7686: unsigned LATB7 :1;
[; ;pic18lf46k22.h: 7687: };
[; ;pic18lf46k22.h: 7688: struct {
[; ;pic18lf46k22.h: 7689: unsigned LB0 :1;
[; ;pic18lf46k22.h: 7690: unsigned LB1 :1;
[; ;pic18lf46k22.h: 7691: unsigned LB2 :1;
[; ;pic18lf46k22.h: 7692: unsigned LB3 :1;
[; ;pic18lf46k22.h: 7693: unsigned LB4 :1;
[; ;pic18lf46k22.h: 7694: unsigned LB5 :1;
[; ;pic18lf46k22.h: 7695: unsigned LB6 :1;
[; ;pic18lf46k22.h: 7696: unsigned LB7 :1;
[; ;pic18lf46k22.h: 7697: };
[; ;pic18lf46k22.h: 7698: } LATBbits_t;
[; ;pic18lf46k22.h: 7699: extern volatile LATBbits_t LATBbits __at(0xF8A);
[; ;pic18lf46k22.h: 7784: extern volatile unsigned char LATC __at(0xF8B);
"7786
[; ;pic18lf46k22.h: 7786: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18lf46k22.h: 7789: typedef union {
[; ;pic18lf46k22.h: 7790: struct {
[; ;pic18lf46k22.h: 7791: unsigned LATC0 :1;
[; ;pic18lf46k22.h: 7792: unsigned LATC1 :1;
[; ;pic18lf46k22.h: 7793: unsigned LATC2 :1;
[; ;pic18lf46k22.h: 7794: unsigned LATC3 :1;
[; ;pic18lf46k22.h: 7795: unsigned LATC4 :1;
[; ;pic18lf46k22.h: 7796: unsigned LATC5 :1;
[; ;pic18lf46k22.h: 7797: unsigned LATC6 :1;
[; ;pic18lf46k22.h: 7798: unsigned LATC7 :1;
[; ;pic18lf46k22.h: 7799: };
[; ;pic18lf46k22.h: 7800: struct {
[; ;pic18lf46k22.h: 7801: unsigned LC0 :1;
[; ;pic18lf46k22.h: 7802: unsigned LC1 :1;
[; ;pic18lf46k22.h: 7803: unsigned LC2 :1;
[; ;pic18lf46k22.h: 7804: unsigned LC3 :1;
[; ;pic18lf46k22.h: 7805: unsigned LC4 :1;
[; ;pic18lf46k22.h: 7806: unsigned LC5 :1;
[; ;pic18lf46k22.h: 7807: unsigned LC6 :1;
[; ;pic18lf46k22.h: 7808: unsigned LC7 :1;
[; ;pic18lf46k22.h: 7809: };
[; ;pic18lf46k22.h: 7810: } LATCbits_t;
[; ;pic18lf46k22.h: 7811: extern volatile LATCbits_t LATCbits __at(0xF8B);
[; ;pic18lf46k22.h: 7896: extern volatile unsigned char LATD __at(0xF8C);
"7898
[; ;pic18lf46k22.h: 7898: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18lf46k22.h: 7901: typedef union {
[; ;pic18lf46k22.h: 7902: struct {
[; ;pic18lf46k22.h: 7903: unsigned LATD0 :1;
[; ;pic18lf46k22.h: 7904: unsigned LATD1 :1;
[; ;pic18lf46k22.h: 7905: unsigned LATD2 :1;
[; ;pic18lf46k22.h: 7906: unsigned LATD3 :1;
[; ;pic18lf46k22.h: 7907: unsigned LATD4 :1;
[; ;pic18lf46k22.h: 7908: unsigned LATD5 :1;
[; ;pic18lf46k22.h: 7909: unsigned LATD6 :1;
[; ;pic18lf46k22.h: 7910: unsigned LATD7 :1;
[; ;pic18lf46k22.h: 7911: };
[; ;pic18lf46k22.h: 7912: struct {
[; ;pic18lf46k22.h: 7913: unsigned LD0 :1;
[; ;pic18lf46k22.h: 7914: unsigned LD1 :1;
[; ;pic18lf46k22.h: 7915: unsigned LD2 :1;
[; ;pic18lf46k22.h: 7916: unsigned LD3 :1;
[; ;pic18lf46k22.h: 7917: unsigned LD4 :1;
[; ;pic18lf46k22.h: 7918: unsigned LD5 :1;
[; ;pic18lf46k22.h: 7919: unsigned LD6 :1;
[; ;pic18lf46k22.h: 7920: unsigned LD7 :1;
[; ;pic18lf46k22.h: 7921: };
[; ;pic18lf46k22.h: 7922: } LATDbits_t;
[; ;pic18lf46k22.h: 7923: extern volatile LATDbits_t LATDbits __at(0xF8C);
[; ;pic18lf46k22.h: 8008: extern volatile unsigned char LATE __at(0xF8D);
"8010
[; ;pic18lf46k22.h: 8010: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18lf46k22.h: 8013: typedef union {
[; ;pic18lf46k22.h: 8014: struct {
[; ;pic18lf46k22.h: 8015: unsigned LATE0 :1;
[; ;pic18lf46k22.h: 8016: unsigned LATE1 :1;
[; ;pic18lf46k22.h: 8017: unsigned LATE2 :1;
[; ;pic18lf46k22.h: 8018: };
[; ;pic18lf46k22.h: 8019: struct {
[; ;pic18lf46k22.h: 8020: unsigned LE0 :1;
[; ;pic18lf46k22.h: 8021: unsigned LE1 :1;
[; ;pic18lf46k22.h: 8022: unsigned LE2 :1;
[; ;pic18lf46k22.h: 8023: };
[; ;pic18lf46k22.h: 8024: } LATEbits_t;
[; ;pic18lf46k22.h: 8025: extern volatile LATEbits_t LATEbits __at(0xF8D);
[; ;pic18lf46k22.h: 8060: extern volatile unsigned char TRISA __at(0xF92);
"8062
[; ;pic18lf46k22.h: 8062: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18lf46k22.h: 8065: extern volatile unsigned char DDRA __at(0xF92);
"8067
[; ;pic18lf46k22.h: 8067: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18lf46k22.h: 8070: typedef union {
[; ;pic18lf46k22.h: 8071: struct {
[; ;pic18lf46k22.h: 8072: unsigned TRISA0 :1;
[; ;pic18lf46k22.h: 8073: unsigned TRISA1 :1;
[; ;pic18lf46k22.h: 8074: unsigned TRISA2 :1;
[; ;pic18lf46k22.h: 8075: unsigned TRISA3 :1;
[; ;pic18lf46k22.h: 8076: unsigned TRISA4 :1;
[; ;pic18lf46k22.h: 8077: unsigned TRISA5 :1;
[; ;pic18lf46k22.h: 8078: unsigned TRISA6 :1;
[; ;pic18lf46k22.h: 8079: unsigned TRISA7 :1;
[; ;pic18lf46k22.h: 8080: };
[; ;pic18lf46k22.h: 8081: struct {
[; ;pic18lf46k22.h: 8082: unsigned RA0 :1;
[; ;pic18lf46k22.h: 8083: unsigned RA1 :1;
[; ;pic18lf46k22.h: 8084: unsigned RA2 :1;
[; ;pic18lf46k22.h: 8085: unsigned RA3 :1;
[; ;pic18lf46k22.h: 8086: unsigned RA4 :1;
[; ;pic18lf46k22.h: 8087: unsigned RA5 :1;
[; ;pic18lf46k22.h: 8088: unsigned RA6 :1;
[; ;pic18lf46k22.h: 8089: unsigned RA7 :1;
[; ;pic18lf46k22.h: 8090: };
[; ;pic18lf46k22.h: 8091: } TRISAbits_t;
[; ;pic18lf46k22.h: 8092: extern volatile TRISAbits_t TRISAbits __at(0xF92);
[; ;pic18lf46k22.h: 8175: typedef union {
[; ;pic18lf46k22.h: 8176: struct {
[; ;pic18lf46k22.h: 8177: unsigned TRISA0 :1;
[; ;pic18lf46k22.h: 8178: unsigned TRISA1 :1;
[; ;pic18lf46k22.h: 8179: unsigned TRISA2 :1;
[; ;pic18lf46k22.h: 8180: unsigned TRISA3 :1;
[; ;pic18lf46k22.h: 8181: unsigned TRISA4 :1;
[; ;pic18lf46k22.h: 8182: unsigned TRISA5 :1;
[; ;pic18lf46k22.h: 8183: unsigned TRISA6 :1;
[; ;pic18lf46k22.h: 8184: unsigned TRISA7 :1;
[; ;pic18lf46k22.h: 8185: };
[; ;pic18lf46k22.h: 8186: struct {
[; ;pic18lf46k22.h: 8187: unsigned RA0 :1;
[; ;pic18lf46k22.h: 8188: unsigned RA1 :1;
[; ;pic18lf46k22.h: 8189: unsigned RA2 :1;
[; ;pic18lf46k22.h: 8190: unsigned RA3 :1;
[; ;pic18lf46k22.h: 8191: unsigned RA4 :1;
[; ;pic18lf46k22.h: 8192: unsigned RA5 :1;
[; ;pic18lf46k22.h: 8193: unsigned RA6 :1;
[; ;pic18lf46k22.h: 8194: unsigned RA7 :1;
[; ;pic18lf46k22.h: 8195: };
[; ;pic18lf46k22.h: 8196: } DDRAbits_t;
[; ;pic18lf46k22.h: 8197: extern volatile DDRAbits_t DDRAbits __at(0xF92);
[; ;pic18lf46k22.h: 8282: extern volatile unsigned char TRISB __at(0xF93);
"8284
[; ;pic18lf46k22.h: 8284: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18lf46k22.h: 8287: extern volatile unsigned char DDRB __at(0xF93);
"8289
[; ;pic18lf46k22.h: 8289: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18lf46k22.h: 8292: typedef union {
[; ;pic18lf46k22.h: 8293: struct {
[; ;pic18lf46k22.h: 8294: unsigned TRISB0 :1;
[; ;pic18lf46k22.h: 8295: unsigned TRISB1 :1;
[; ;pic18lf46k22.h: 8296: unsigned TRISB2 :1;
[; ;pic18lf46k22.h: 8297: unsigned TRISB3 :1;
[; ;pic18lf46k22.h: 8298: unsigned TRISB4 :1;
[; ;pic18lf46k22.h: 8299: unsigned TRISB5 :1;
[; ;pic18lf46k22.h: 8300: unsigned TRISB6 :1;
[; ;pic18lf46k22.h: 8301: unsigned TRISB7 :1;
[; ;pic18lf46k22.h: 8302: };
[; ;pic18lf46k22.h: 8303: struct {
[; ;pic18lf46k22.h: 8304: unsigned RB0 :1;
[; ;pic18lf46k22.h: 8305: unsigned RB1 :1;
[; ;pic18lf46k22.h: 8306: unsigned RB2 :1;
[; ;pic18lf46k22.h: 8307: unsigned RB3 :1;
[; ;pic18lf46k22.h: 8308: unsigned RB4 :1;
[; ;pic18lf46k22.h: 8309: unsigned RB5 :1;
[; ;pic18lf46k22.h: 8310: unsigned RB6 :1;
[; ;pic18lf46k22.h: 8311: unsigned RB7 :1;
[; ;pic18lf46k22.h: 8312: };
[; ;pic18lf46k22.h: 8313: } TRISBbits_t;
[; ;pic18lf46k22.h: 8314: extern volatile TRISBbits_t TRISBbits __at(0xF93);
[; ;pic18lf46k22.h: 8397: typedef union {
[; ;pic18lf46k22.h: 8398: struct {
[; ;pic18lf46k22.h: 8399: unsigned TRISB0 :1;
[; ;pic18lf46k22.h: 8400: unsigned TRISB1 :1;
[; ;pic18lf46k22.h: 8401: unsigned TRISB2 :1;
[; ;pic18lf46k22.h: 8402: unsigned TRISB3 :1;
[; ;pic18lf46k22.h: 8403: unsigned TRISB4 :1;
[; ;pic18lf46k22.h: 8404: unsigned TRISB5 :1;
[; ;pic18lf46k22.h: 8405: unsigned TRISB6 :1;
[; ;pic18lf46k22.h: 8406: unsigned TRISB7 :1;
[; ;pic18lf46k22.h: 8407: };
[; ;pic18lf46k22.h: 8408: struct {
[; ;pic18lf46k22.h: 8409: unsigned RB0 :1;
[; ;pic18lf46k22.h: 8410: unsigned RB1 :1;
[; ;pic18lf46k22.h: 8411: unsigned RB2 :1;
[; ;pic18lf46k22.h: 8412: unsigned RB3 :1;
[; ;pic18lf46k22.h: 8413: unsigned RB4 :1;
[; ;pic18lf46k22.h: 8414: unsigned RB5 :1;
[; ;pic18lf46k22.h: 8415: unsigned RB6 :1;
[; ;pic18lf46k22.h: 8416: unsigned RB7 :1;
[; ;pic18lf46k22.h: 8417: };
[; ;pic18lf46k22.h: 8418: } DDRBbits_t;
[; ;pic18lf46k22.h: 8419: extern volatile DDRBbits_t DDRBbits __at(0xF93);
[; ;pic18lf46k22.h: 8504: extern volatile unsigned char TRISC __at(0xF94);
"8506
[; ;pic18lf46k22.h: 8506: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18lf46k22.h: 8509: extern volatile unsigned char DDRC __at(0xF94);
"8511
[; ;pic18lf46k22.h: 8511: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18lf46k22.h: 8514: typedef union {
[; ;pic18lf46k22.h: 8515: struct {
[; ;pic18lf46k22.h: 8516: unsigned TRISC0 :1;
[; ;pic18lf46k22.h: 8517: unsigned TRISC1 :1;
[; ;pic18lf46k22.h: 8518: unsigned TRISC2 :1;
[; ;pic18lf46k22.h: 8519: unsigned TRISC3 :1;
[; ;pic18lf46k22.h: 8520: unsigned TRISC4 :1;
[; ;pic18lf46k22.h: 8521: unsigned TRISC5 :1;
[; ;pic18lf46k22.h: 8522: unsigned TRISC6 :1;
[; ;pic18lf46k22.h: 8523: unsigned TRISC7 :1;
[; ;pic18lf46k22.h: 8524: };
[; ;pic18lf46k22.h: 8525: struct {
[; ;pic18lf46k22.h: 8526: unsigned RC0 :1;
[; ;pic18lf46k22.h: 8527: unsigned RC1 :1;
[; ;pic18lf46k22.h: 8528: unsigned RC2 :1;
[; ;pic18lf46k22.h: 8529: unsigned RC3 :1;
[; ;pic18lf46k22.h: 8530: unsigned RC4 :1;
[; ;pic18lf46k22.h: 8531: unsigned RC5 :1;
[; ;pic18lf46k22.h: 8532: unsigned RC6 :1;
[; ;pic18lf46k22.h: 8533: unsigned RC7 :1;
[; ;pic18lf46k22.h: 8534: };
[; ;pic18lf46k22.h: 8535: } TRISCbits_t;
[; ;pic18lf46k22.h: 8536: extern volatile TRISCbits_t TRISCbits __at(0xF94);
[; ;pic18lf46k22.h: 8619: typedef union {
[; ;pic18lf46k22.h: 8620: struct {
[; ;pic18lf46k22.h: 8621: unsigned TRISC0 :1;
[; ;pic18lf46k22.h: 8622: unsigned TRISC1 :1;
[; ;pic18lf46k22.h: 8623: unsigned TRISC2 :1;
[; ;pic18lf46k22.h: 8624: unsigned TRISC3 :1;
[; ;pic18lf46k22.h: 8625: unsigned TRISC4 :1;
[; ;pic18lf46k22.h: 8626: unsigned TRISC5 :1;
[; ;pic18lf46k22.h: 8627: unsigned TRISC6 :1;
[; ;pic18lf46k22.h: 8628: unsigned TRISC7 :1;
[; ;pic18lf46k22.h: 8629: };
[; ;pic18lf46k22.h: 8630: struct {
[; ;pic18lf46k22.h: 8631: unsigned RC0 :1;
[; ;pic18lf46k22.h: 8632: unsigned RC1 :1;
[; ;pic18lf46k22.h: 8633: unsigned RC2 :1;
[; ;pic18lf46k22.h: 8634: unsigned RC3 :1;
[; ;pic18lf46k22.h: 8635: unsigned RC4 :1;
[; ;pic18lf46k22.h: 8636: unsigned RC5 :1;
[; ;pic18lf46k22.h: 8637: unsigned RC6 :1;
[; ;pic18lf46k22.h: 8638: unsigned RC7 :1;
[; ;pic18lf46k22.h: 8639: };
[; ;pic18lf46k22.h: 8640: } DDRCbits_t;
[; ;pic18lf46k22.h: 8641: extern volatile DDRCbits_t DDRCbits __at(0xF94);
[; ;pic18lf46k22.h: 8726: extern volatile unsigned char TRISD __at(0xF95);
"8728
[; ;pic18lf46k22.h: 8728: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18lf46k22.h: 8731: extern volatile unsigned char DDRD __at(0xF95);
"8733
[; ;pic18lf46k22.h: 8733: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18lf46k22.h: 8736: typedef union {
[; ;pic18lf46k22.h: 8737: struct {
[; ;pic18lf46k22.h: 8738: unsigned TRISD0 :1;
[; ;pic18lf46k22.h: 8739: unsigned TRISD1 :1;
[; ;pic18lf46k22.h: 8740: unsigned TRISD2 :1;
[; ;pic18lf46k22.h: 8741: unsigned TRISD3 :1;
[; ;pic18lf46k22.h: 8742: unsigned TRISD4 :1;
[; ;pic18lf46k22.h: 8743: unsigned TRISD5 :1;
[; ;pic18lf46k22.h: 8744: unsigned TRISD6 :1;
[; ;pic18lf46k22.h: 8745: unsigned TRISD7 :1;
[; ;pic18lf46k22.h: 8746: };
[; ;pic18lf46k22.h: 8747: struct {
[; ;pic18lf46k22.h: 8748: unsigned RD0 :1;
[; ;pic18lf46k22.h: 8749: unsigned RD1 :1;
[; ;pic18lf46k22.h: 8750: unsigned RD2 :1;
[; ;pic18lf46k22.h: 8751: unsigned RD3 :1;
[; ;pic18lf46k22.h: 8752: unsigned RD4 :1;
[; ;pic18lf46k22.h: 8753: unsigned RD5 :1;
[; ;pic18lf46k22.h: 8754: unsigned RD6 :1;
[; ;pic18lf46k22.h: 8755: unsigned RD7 :1;
[; ;pic18lf46k22.h: 8756: };
[; ;pic18lf46k22.h: 8757: } TRISDbits_t;
[; ;pic18lf46k22.h: 8758: extern volatile TRISDbits_t TRISDbits __at(0xF95);
[; ;pic18lf46k22.h: 8841: typedef union {
[; ;pic18lf46k22.h: 8842: struct {
[; ;pic18lf46k22.h: 8843: unsigned TRISD0 :1;
[; ;pic18lf46k22.h: 8844: unsigned TRISD1 :1;
[; ;pic18lf46k22.h: 8845: unsigned TRISD2 :1;
[; ;pic18lf46k22.h: 8846: unsigned TRISD3 :1;
[; ;pic18lf46k22.h: 8847: unsigned TRISD4 :1;
[; ;pic18lf46k22.h: 8848: unsigned TRISD5 :1;
[; ;pic18lf46k22.h: 8849: unsigned TRISD6 :1;
[; ;pic18lf46k22.h: 8850: unsigned TRISD7 :1;
[; ;pic18lf46k22.h: 8851: };
[; ;pic18lf46k22.h: 8852: struct {
[; ;pic18lf46k22.h: 8853: unsigned RD0 :1;
[; ;pic18lf46k22.h: 8854: unsigned RD1 :1;
[; ;pic18lf46k22.h: 8855: unsigned RD2 :1;
[; ;pic18lf46k22.h: 8856: unsigned RD3 :1;
[; ;pic18lf46k22.h: 8857: unsigned RD4 :1;
[; ;pic18lf46k22.h: 8858: unsigned RD5 :1;
[; ;pic18lf46k22.h: 8859: unsigned RD6 :1;
[; ;pic18lf46k22.h: 8860: unsigned RD7 :1;
[; ;pic18lf46k22.h: 8861: };
[; ;pic18lf46k22.h: 8862: } DDRDbits_t;
[; ;pic18lf46k22.h: 8863: extern volatile DDRDbits_t DDRDbits __at(0xF95);
[; ;pic18lf46k22.h: 8948: extern volatile unsigned char TRISE __at(0xF96);
"8950
[; ;pic18lf46k22.h: 8950: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18lf46k22.h: 8953: extern volatile unsigned char DDRE __at(0xF96);
"8955
[; ;pic18lf46k22.h: 8955: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18lf46k22.h: 8958: typedef union {
[; ;pic18lf46k22.h: 8959: struct {
[; ;pic18lf46k22.h: 8960: unsigned TRISE0 :1;
[; ;pic18lf46k22.h: 8961: unsigned TRISE1 :1;
[; ;pic18lf46k22.h: 8962: unsigned TRISE2 :1;
[; ;pic18lf46k22.h: 8963: unsigned :4;
[; ;pic18lf46k22.h: 8964: unsigned WPUE3 :1;
[; ;pic18lf46k22.h: 8965: };
[; ;pic18lf46k22.h: 8966: struct {
[; ;pic18lf46k22.h: 8967: unsigned RE0 :1;
[; ;pic18lf46k22.h: 8968: unsigned RE1 :1;
[; ;pic18lf46k22.h: 8969: unsigned RE2 :1;
[; ;pic18lf46k22.h: 8970: };
[; ;pic18lf46k22.h: 8971: } TRISEbits_t;
[; ;pic18lf46k22.h: 8972: extern volatile TRISEbits_t TRISEbits __at(0xF96);
[; ;pic18lf46k22.h: 9010: typedef union {
[; ;pic18lf46k22.h: 9011: struct {
[; ;pic18lf46k22.h: 9012: unsigned TRISE0 :1;
[; ;pic18lf46k22.h: 9013: unsigned TRISE1 :1;
[; ;pic18lf46k22.h: 9014: unsigned TRISE2 :1;
[; ;pic18lf46k22.h: 9015: unsigned :4;
[; ;pic18lf46k22.h: 9016: unsigned WPUE3 :1;
[; ;pic18lf46k22.h: 9017: };
[; ;pic18lf46k22.h: 9018: struct {
[; ;pic18lf46k22.h: 9019: unsigned RE0 :1;
[; ;pic18lf46k22.h: 9020: unsigned RE1 :1;
[; ;pic18lf46k22.h: 9021: unsigned RE2 :1;
[; ;pic18lf46k22.h: 9022: };
[; ;pic18lf46k22.h: 9023: } DDREbits_t;
[; ;pic18lf46k22.h: 9024: extern volatile DDREbits_t DDREbits __at(0xF96);
[; ;pic18lf46k22.h: 9064: extern volatile unsigned char OSCTUNE __at(0xF9B);
"9066
[; ;pic18lf46k22.h: 9066: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18lf46k22.h: 9069: typedef union {
[; ;pic18lf46k22.h: 9070: struct {
[; ;pic18lf46k22.h: 9071: unsigned TUN :6;
[; ;pic18lf46k22.h: 9072: unsigned PLLEN :1;
[; ;pic18lf46k22.h: 9073: unsigned INTSRC :1;
[; ;pic18lf46k22.h: 9074: };
[; ;pic18lf46k22.h: 9075: struct {
[; ;pic18lf46k22.h: 9076: unsigned TUN0 :1;
[; ;pic18lf46k22.h: 9077: unsigned TUN1 :1;
[; ;pic18lf46k22.h: 9078: unsigned TUN2 :1;
[; ;pic18lf46k22.h: 9079: unsigned TUN3 :1;
[; ;pic18lf46k22.h: 9080: unsigned TUN4 :1;
[; ;pic18lf46k22.h: 9081: unsigned TUN5 :1;
[; ;pic18lf46k22.h: 9082: };
[; ;pic18lf46k22.h: 9083: } OSCTUNEbits_t;
[; ;pic18lf46k22.h: 9084: extern volatile OSCTUNEbits_t OSCTUNEbits __at(0xF9B);
[; ;pic18lf46k22.h: 9134: extern volatile unsigned char HLVDCON __at(0xF9C);
"9136
[; ;pic18lf46k22.h: 9136: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18lf46k22.h: 9139: extern volatile unsigned char LVDCON __at(0xF9C);
"9141
[; ;pic18lf46k22.h: 9141: asm("LVDCON equ 0F9Ch");
[; <" LVDCON equ 0F9Ch ;# ">
[; ;pic18lf46k22.h: 9144: typedef union {
[; ;pic18lf46k22.h: 9145: struct {
[; ;pic18lf46k22.h: 9146: unsigned HLVDL :4;
[; ;pic18lf46k22.h: 9147: unsigned HLVDEN :1;
[; ;pic18lf46k22.h: 9148: unsigned IRVST :1;
[; ;pic18lf46k22.h: 9149: unsigned BGVST :1;
[; ;pic18lf46k22.h: 9150: unsigned VDIRMAG :1;
[; ;pic18lf46k22.h: 9151: };
[; ;pic18lf46k22.h: 9152: struct {
[; ;pic18lf46k22.h: 9153: unsigned HLVDL0 :1;
[; ;pic18lf46k22.h: 9154: unsigned HLVDL1 :1;
[; ;pic18lf46k22.h: 9155: unsigned HLVDL2 :1;
[; ;pic18lf46k22.h: 9156: unsigned HLVDL3 :1;
[; ;pic18lf46k22.h: 9157: };
[; ;pic18lf46k22.h: 9158: struct {
[; ;pic18lf46k22.h: 9159: unsigned LVDL0 :1;
[; ;pic18lf46k22.h: 9160: unsigned LVDL1 :1;
[; ;pic18lf46k22.h: 9161: unsigned LVDL2 :1;
[; ;pic18lf46k22.h: 9162: unsigned LVDL3 :1;
[; ;pic18lf46k22.h: 9163: unsigned LVDEN :1;
[; ;pic18lf46k22.h: 9164: unsigned IVRST :1;
[; ;pic18lf46k22.h: 9165: };
[; ;pic18lf46k22.h: 9166: struct {
[; ;pic18lf46k22.h: 9167: unsigned LVV0 :1;
[; ;pic18lf46k22.h: 9168: unsigned LVV1 :1;
[; ;pic18lf46k22.h: 9169: unsigned LVV2 :1;
[; ;pic18lf46k22.h: 9170: unsigned LVV3 :1;
[; ;pic18lf46k22.h: 9171: unsigned :1;
[; ;pic18lf46k22.h: 9172: unsigned BGST :1;
[; ;pic18lf46k22.h: 9173: };
[; ;pic18lf46k22.h: 9174: } HLVDCONbits_t;
[; ;pic18lf46k22.h: 9175: extern volatile HLVDCONbits_t HLVDCONbits __at(0xF9C);
[; ;pic18lf46k22.h: 9278: typedef union {
[; ;pic18lf46k22.h: 9279: struct {
[; ;pic18lf46k22.h: 9280: unsigned HLVDL :4;
[; ;pic18lf46k22.h: 9281: unsigned HLVDEN :1;
[; ;pic18lf46k22.h: 9282: unsigned IRVST :1;
[; ;pic18lf46k22.h: 9283: unsigned BGVST :1;
[; ;pic18lf46k22.h: 9284: unsigned VDIRMAG :1;
[; ;pic18lf46k22.h: 9285: };
[; ;pic18lf46k22.h: 9286: struct {
[; ;pic18lf46k22.h: 9287: unsigned HLVDL0 :1;
[; ;pic18lf46k22.h: 9288: unsigned HLVDL1 :1;
[; ;pic18lf46k22.h: 9289: unsigned HLVDL2 :1;
[; ;pic18lf46k22.h: 9290: unsigned HLVDL3 :1;
[; ;pic18lf46k22.h: 9291: };
[; ;pic18lf46k22.h: 9292: struct {
[; ;pic18lf46k22.h: 9293: unsigned LVDL0 :1;
[; ;pic18lf46k22.h: 9294: unsigned LVDL1 :1;
[; ;pic18lf46k22.h: 9295: unsigned LVDL2 :1;
[; ;pic18lf46k22.h: 9296: unsigned LVDL3 :1;
[; ;pic18lf46k22.h: 9297: unsigned LVDEN :1;
[; ;pic18lf46k22.h: 9298: unsigned IVRST :1;
[; ;pic18lf46k22.h: 9299: };
[; ;pic18lf46k22.h: 9300: struct {
[; ;pic18lf46k22.h: 9301: unsigned LVV0 :1;
[; ;pic18lf46k22.h: 9302: unsigned LVV1 :1;
[; ;pic18lf46k22.h: 9303: unsigned LVV2 :1;
[; ;pic18lf46k22.h: 9304: unsigned LVV3 :1;
[; ;pic18lf46k22.h: 9305: unsigned :1;
[; ;pic18lf46k22.h: 9306: unsigned BGST :1;
[; ;pic18lf46k22.h: 9307: };
[; ;pic18lf46k22.h: 9308: } LVDCONbits_t;
[; ;pic18lf46k22.h: 9309: extern volatile LVDCONbits_t LVDCONbits __at(0xF9C);
[; ;pic18lf46k22.h: 9414: extern volatile unsigned char PIE1 __at(0xF9D);
"9416
[; ;pic18lf46k22.h: 9416: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18lf46k22.h: 9419: typedef union {
[; ;pic18lf46k22.h: 9420: struct {
[; ;pic18lf46k22.h: 9421: unsigned TMR1IE :1;
[; ;pic18lf46k22.h: 9422: unsigned TMR2IE :1;
[; ;pic18lf46k22.h: 9423: unsigned CCP1IE :1;
[; ;pic18lf46k22.h: 9424: unsigned SSP1IE :1;
[; ;pic18lf46k22.h: 9425: unsigned TX1IE :1;
[; ;pic18lf46k22.h: 9426: unsigned RC1IE :1;
[; ;pic18lf46k22.h: 9427: unsigned ADIE :1;
[; ;pic18lf46k22.h: 9428: };
[; ;pic18lf46k22.h: 9429: struct {
[; ;pic18lf46k22.h: 9430: unsigned :3;
[; ;pic18lf46k22.h: 9431: unsigned SSPIE :1;
[; ;pic18lf46k22.h: 9432: unsigned TXIE :1;
[; ;pic18lf46k22.h: 9433: unsigned RCIE :1;
[; ;pic18lf46k22.h: 9434: };
[; ;pic18lf46k22.h: 9435: } PIE1bits_t;
[; ;pic18lf46k22.h: 9436: extern volatile PIE1bits_t PIE1bits __at(0xF9D);
[; ;pic18lf46k22.h: 9491: extern volatile unsigned char PIR1 __at(0xF9E);
"9493
[; ;pic18lf46k22.h: 9493: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18lf46k22.h: 9496: typedef union {
[; ;pic18lf46k22.h: 9497: struct {
[; ;pic18lf46k22.h: 9498: unsigned TMR1IF :1;
[; ;pic18lf46k22.h: 9499: unsigned TMR2IF :1;
[; ;pic18lf46k22.h: 9500: unsigned CCP1IF :1;
[; ;pic18lf46k22.h: 9501: unsigned SSP1IF :1;
[; ;pic18lf46k22.h: 9502: unsigned TX1IF :1;
[; ;pic18lf46k22.h: 9503: unsigned RC1IF :1;
[; ;pic18lf46k22.h: 9504: unsigned ADIF :1;
[; ;pic18lf46k22.h: 9505: };
[; ;pic18lf46k22.h: 9506: struct {
[; ;pic18lf46k22.h: 9507: unsigned :3;
[; ;pic18lf46k22.h: 9508: unsigned SSPIF :1;
[; ;pic18lf46k22.h: 9509: unsigned TXIF :1;
[; ;pic18lf46k22.h: 9510: unsigned RCIF :1;
[; ;pic18lf46k22.h: 9511: };
[; ;pic18lf46k22.h: 9512: } PIR1bits_t;
[; ;pic18lf46k22.h: 9513: extern volatile PIR1bits_t PIR1bits __at(0xF9E);
[; ;pic18lf46k22.h: 9568: extern volatile unsigned char IPR1 __at(0xF9F);
"9570
[; ;pic18lf46k22.h: 9570: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18lf46k22.h: 9573: typedef union {
[; ;pic18lf46k22.h: 9574: struct {
[; ;pic18lf46k22.h: 9575: unsigned TMR1IP :1;
[; ;pic18lf46k22.h: 9576: unsigned TMR2IP :1;
[; ;pic18lf46k22.h: 9577: unsigned CCP1IP :1;
[; ;pic18lf46k22.h: 9578: unsigned SSP1IP :1;
[; ;pic18lf46k22.h: 9579: unsigned TX1IP :1;
[; ;pic18lf46k22.h: 9580: unsigned RC1IP :1;
[; ;pic18lf46k22.h: 9581: unsigned ADIP :1;
[; ;pic18lf46k22.h: 9582: };
[; ;pic18lf46k22.h: 9583: struct {
[; ;pic18lf46k22.h: 9584: unsigned :3;
[; ;pic18lf46k22.h: 9585: unsigned SSPIP :1;
[; ;pic18lf46k22.h: 9586: unsigned TXIP :1;
[; ;pic18lf46k22.h: 9587: unsigned RCIP :1;
[; ;pic18lf46k22.h: 9588: };
[; ;pic18lf46k22.h: 9589: } IPR1bits_t;
[; ;pic18lf46k22.h: 9590: extern volatile IPR1bits_t IPR1bits __at(0xF9F);
[; ;pic18lf46k22.h: 9645: extern volatile unsigned char PIE2 __at(0xFA0);
"9647
[; ;pic18lf46k22.h: 9647: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18lf46k22.h: 9650: typedef union {
[; ;pic18lf46k22.h: 9651: struct {
[; ;pic18lf46k22.h: 9652: unsigned CCP2IE :1;
[; ;pic18lf46k22.h: 9653: unsigned TMR3IE :1;
[; ;pic18lf46k22.h: 9654: unsigned HLVDIE :1;
[; ;pic18lf46k22.h: 9655: unsigned BCL1IE :1;
[; ;pic18lf46k22.h: 9656: unsigned EEIE :1;
[; ;pic18lf46k22.h: 9657: unsigned C2IE :1;
[; ;pic18lf46k22.h: 9658: unsigned C1IE :1;
[; ;pic18lf46k22.h: 9659: unsigned OSCFIE :1;
[; ;pic18lf46k22.h: 9660: };
[; ;pic18lf46k22.h: 9661: struct {
[; ;pic18lf46k22.h: 9662: unsigned :2;
[; ;pic18lf46k22.h: 9663: unsigned LVDIE :1;
[; ;pic18lf46k22.h: 9664: unsigned BCLIE :1;
[; ;pic18lf46k22.h: 9665: };
[; ;pic18lf46k22.h: 9666: struct {
[; ;pic18lf46k22.h: 9667: unsigned :6;
[; ;pic18lf46k22.h: 9668: unsigned CMIE :1;
[; ;pic18lf46k22.h: 9669: };
[; ;pic18lf46k22.h: 9670: } PIE2bits_t;
[; ;pic18lf46k22.h: 9671: extern volatile PIE2bits_t PIE2bits __at(0xFA0);
[; ;pic18lf46k22.h: 9731: extern volatile unsigned char PIR2 __at(0xFA1);
"9733
[; ;pic18lf46k22.h: 9733: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18lf46k22.h: 9736: typedef union {
[; ;pic18lf46k22.h: 9737: struct {
[; ;pic18lf46k22.h: 9738: unsigned CCP2IF :1;
[; ;pic18lf46k22.h: 9739: unsigned TMR3IF :1;
[; ;pic18lf46k22.h: 9740: unsigned HLVDIF :1;
[; ;pic18lf46k22.h: 9741: unsigned BCL1IF :1;
[; ;pic18lf46k22.h: 9742: unsigned EEIF :1;
[; ;pic18lf46k22.h: 9743: unsigned C2IF :1;
[; ;pic18lf46k22.h: 9744: unsigned C1IF :1;
[; ;pic18lf46k22.h: 9745: unsigned OSCFIF :1;
[; ;pic18lf46k22.h: 9746: };
[; ;pic18lf46k22.h: 9747: struct {
[; ;pic18lf46k22.h: 9748: unsigned :2;
[; ;pic18lf46k22.h: 9749: unsigned LVDIF :1;
[; ;pic18lf46k22.h: 9750: unsigned BCLIF :1;
[; ;pic18lf46k22.h: 9751: };
[; ;pic18lf46k22.h: 9752: struct {
[; ;pic18lf46k22.h: 9753: unsigned :6;
[; ;pic18lf46k22.h: 9754: unsigned CMIF :1;
[; ;pic18lf46k22.h: 9755: };
[; ;pic18lf46k22.h: 9756: } PIR2bits_t;
[; ;pic18lf46k22.h: 9757: extern volatile PIR2bits_t PIR2bits __at(0xFA1);
[; ;pic18lf46k22.h: 9817: extern volatile unsigned char IPR2 __at(0xFA2);
"9819
[; ;pic18lf46k22.h: 9819: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18lf46k22.h: 9822: typedef union {
[; ;pic18lf46k22.h: 9823: struct {
[; ;pic18lf46k22.h: 9824: unsigned CCP2IP :1;
[; ;pic18lf46k22.h: 9825: unsigned TMR3IP :1;
[; ;pic18lf46k22.h: 9826: unsigned HLVDIP :1;
[; ;pic18lf46k22.h: 9827: unsigned BCL1IP :1;
[; ;pic18lf46k22.h: 9828: unsigned EEIP :1;
[; ;pic18lf46k22.h: 9829: unsigned C2IP :1;
[; ;pic18lf46k22.h: 9830: unsigned C1IP :1;
[; ;pic18lf46k22.h: 9831: unsigned OSCFIP :1;
[; ;pic18lf46k22.h: 9832: };
[; ;pic18lf46k22.h: 9833: struct {
[; ;pic18lf46k22.h: 9834: unsigned :2;
[; ;pic18lf46k22.h: 9835: unsigned LVDIP :1;
[; ;pic18lf46k22.h: 9836: unsigned BCLIP :1;
[; ;pic18lf46k22.h: 9837: };
[; ;pic18lf46k22.h: 9838: struct {
[; ;pic18lf46k22.h: 9839: unsigned :6;
[; ;pic18lf46k22.h: 9840: unsigned CMIP :1;
[; ;pic18lf46k22.h: 9841: };
[; ;pic18lf46k22.h: 9842: } IPR2bits_t;
[; ;pic18lf46k22.h: 9843: extern volatile IPR2bits_t IPR2bits __at(0xFA2);
[; ;pic18lf46k22.h: 9903: extern volatile unsigned char PIE3 __at(0xFA3);
"9905
[; ;pic18lf46k22.h: 9905: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18lf46k22.h: 9908: typedef union {
[; ;pic18lf46k22.h: 9909: struct {
[; ;pic18lf46k22.h: 9910: unsigned TMR1GIE :1;
[; ;pic18lf46k22.h: 9911: unsigned TMR3GIE :1;
[; ;pic18lf46k22.h: 9912: unsigned TMR5GIE :1;
[; ;pic18lf46k22.h: 9913: unsigned CTMUIE :1;
[; ;pic18lf46k22.h: 9914: unsigned TX2IE :1;
[; ;pic18lf46k22.h: 9915: unsigned RC2IE :1;
[; ;pic18lf46k22.h: 9916: unsigned BCL2IE :1;
[; ;pic18lf46k22.h: 9917: unsigned SSP2IE :1;
[; ;pic18lf46k22.h: 9918: };
[; ;pic18lf46k22.h: 9919: struct {
[; ;pic18lf46k22.h: 9920: unsigned RXB0IE :1;
[; ;pic18lf46k22.h: 9921: unsigned RXB1IE :1;
[; ;pic18lf46k22.h: 9922: unsigned TXB0IE :1;
[; ;pic18lf46k22.h: 9923: unsigned TXB1IE :1;
[; ;pic18lf46k22.h: 9924: unsigned TXB2IE :1;
[; ;pic18lf46k22.h: 9925: };
[; ;pic18lf46k22.h: 9926: struct {
[; ;pic18lf46k22.h: 9927: unsigned :1;
[; ;pic18lf46k22.h: 9928: unsigned RXBNIE :1;
[; ;pic18lf46k22.h: 9929: unsigned :2;
[; ;pic18lf46k22.h: 9930: unsigned TXBNIE :1;
[; ;pic18lf46k22.h: 9931: };
[; ;pic18lf46k22.h: 9932: } PIE3bits_t;
[; ;pic18lf46k22.h: 9933: extern volatile PIE3bits_t PIE3bits __at(0xFA3);
[; ;pic18lf46k22.h: 10013: extern volatile unsigned char PIR3 __at(0xFA4);
"10015
[; ;pic18lf46k22.h: 10015: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18lf46k22.h: 10018: typedef union {
[; ;pic18lf46k22.h: 10019: struct {
[; ;pic18lf46k22.h: 10020: unsigned TMR1GIF :1;
[; ;pic18lf46k22.h: 10021: unsigned TMR3GIF :1;
[; ;pic18lf46k22.h: 10022: unsigned TMR5GIF :1;
[; ;pic18lf46k22.h: 10023: unsigned CTMUIF :1;
[; ;pic18lf46k22.h: 10024: unsigned TX2IF :1;
[; ;pic18lf46k22.h: 10025: unsigned RC2IF :1;
[; ;pic18lf46k22.h: 10026: unsigned BCL2IF :1;
[; ;pic18lf46k22.h: 10027: unsigned SSP2IF :1;
[; ;pic18lf46k22.h: 10028: };
[; ;pic18lf46k22.h: 10029: struct {
[; ;pic18lf46k22.h: 10030: unsigned :1;
[; ;pic18lf46k22.h: 10031: unsigned RXBNIF :1;
[; ;pic18lf46k22.h: 10032: unsigned :2;
[; ;pic18lf46k22.h: 10033: unsigned TXBNIF :1;
[; ;pic18lf46k22.h: 10034: };
[; ;pic18lf46k22.h: 10035: } PIR3bits_t;
[; ;pic18lf46k22.h: 10036: extern volatile PIR3bits_t PIR3bits __at(0xFA4);
[; ;pic18lf46k22.h: 10091: extern volatile unsigned char IPR3 __at(0xFA5);
"10093
[; ;pic18lf46k22.h: 10093: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18lf46k22.h: 10096: typedef union {
[; ;pic18lf46k22.h: 10097: struct {
[; ;pic18lf46k22.h: 10098: unsigned TMR1GIP :1;
[; ;pic18lf46k22.h: 10099: unsigned TMR3GIP :1;
[; ;pic18lf46k22.h: 10100: unsigned TMR5GIP :1;
[; ;pic18lf46k22.h: 10101: unsigned CTMUIP :1;
[; ;pic18lf46k22.h: 10102: unsigned TX2IP :1;
[; ;pic18lf46k22.h: 10103: unsigned RC2IP :1;
[; ;pic18lf46k22.h: 10104: unsigned BCL2IP :1;
[; ;pic18lf46k22.h: 10105: unsigned SSP2IP :1;
[; ;pic18lf46k22.h: 10106: };
[; ;pic18lf46k22.h: 10107: struct {
[; ;pic18lf46k22.h: 10108: unsigned :1;
[; ;pic18lf46k22.h: 10109: unsigned RXBNIP :1;
[; ;pic18lf46k22.h: 10110: unsigned :2;
[; ;pic18lf46k22.h: 10111: unsigned TXBNIP :1;
[; ;pic18lf46k22.h: 10112: };
[; ;pic18lf46k22.h: 10113: } IPR3bits_t;
[; ;pic18lf46k22.h: 10114: extern volatile IPR3bits_t IPR3bits __at(0xFA5);
[; ;pic18lf46k22.h: 10169: extern volatile unsigned char EECON1 __at(0xFA6);
"10171
[; ;pic18lf46k22.h: 10171: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18lf46k22.h: 10174: typedef union {
[; ;pic18lf46k22.h: 10175: struct {
[; ;pic18lf46k22.h: 10176: unsigned RD :1;
[; ;pic18lf46k22.h: 10177: unsigned WR :1;
[; ;pic18lf46k22.h: 10178: unsigned WREN :1;
[; ;pic18lf46k22.h: 10179: unsigned WRERR :1;
[; ;pic18lf46k22.h: 10180: unsigned FREE :1;
[; ;pic18lf46k22.h: 10181: unsigned :1;
[; ;pic18lf46k22.h: 10182: unsigned CFGS :1;
[; ;pic18lf46k22.h: 10183: unsigned EEPGD :1;
[; ;pic18lf46k22.h: 10184: };
[; ;pic18lf46k22.h: 10185: struct {
[; ;pic18lf46k22.h: 10186: unsigned :6;
[; ;pic18lf46k22.h: 10187: unsigned EEFS :1;
[; ;pic18lf46k22.h: 10188: };
[; ;pic18lf46k22.h: 10189: } EECON1bits_t;
[; ;pic18lf46k22.h: 10190: extern volatile EECON1bits_t EECON1bits __at(0xFA6);
[; ;pic18lf46k22.h: 10235: extern volatile unsigned char EECON2 __at(0xFA7);
"10237
[; ;pic18lf46k22.h: 10237: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18lf46k22.h: 10240: typedef union {
[; ;pic18lf46k22.h: 10241: struct {
[; ;pic18lf46k22.h: 10242: unsigned EECON2 :8;
[; ;pic18lf46k22.h: 10243: };
[; ;pic18lf46k22.h: 10244: } EECON2bits_t;
[; ;pic18lf46k22.h: 10245: extern volatile EECON2bits_t EECON2bits __at(0xFA7);
[; ;pic18lf46k22.h: 10255: extern volatile unsigned char EEDATA __at(0xFA8);
"10257
[; ;pic18lf46k22.h: 10257: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18lf46k22.h: 10260: typedef union {
[; ;pic18lf46k22.h: 10261: struct {
[; ;pic18lf46k22.h: 10262: unsigned EEDATA :8;
[; ;pic18lf46k22.h: 10263: };
[; ;pic18lf46k22.h: 10264: } EEDATAbits_t;
[; ;pic18lf46k22.h: 10265: extern volatile EEDATAbits_t EEDATAbits __at(0xFA8);
[; ;pic18lf46k22.h: 10275: extern volatile unsigned char EEADR __at(0xFA9);
"10277
[; ;pic18lf46k22.h: 10277: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18lf46k22.h: 10280: typedef union {
[; ;pic18lf46k22.h: 10281: struct {
[; ;pic18lf46k22.h: 10282: unsigned EEADR :8;
[; ;pic18lf46k22.h: 10283: };
[; ;pic18lf46k22.h: 10284: struct {
[; ;pic18lf46k22.h: 10285: unsigned EEADR0 :1;
[; ;pic18lf46k22.h: 10286: unsigned EEADR1 :1;
[; ;pic18lf46k22.h: 10287: unsigned EEADR2 :1;
[; ;pic18lf46k22.h: 10288: unsigned EEADR3 :1;
[; ;pic18lf46k22.h: 10289: unsigned EEADR4 :1;
[; ;pic18lf46k22.h: 10290: unsigned EEADR5 :1;
[; ;pic18lf46k22.h: 10291: unsigned EEADR6 :1;
[; ;pic18lf46k22.h: 10292: unsigned EEADR7 :1;
[; ;pic18lf46k22.h: 10293: };
[; ;pic18lf46k22.h: 10294: } EEADRbits_t;
[; ;pic18lf46k22.h: 10295: extern volatile EEADRbits_t EEADRbits __at(0xFA9);
[; ;pic18lf46k22.h: 10345: extern volatile unsigned char EEADRH __at(0xFAA);
"10347
[; ;pic18lf46k22.h: 10347: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18lf46k22.h: 10350: typedef union {
[; ;pic18lf46k22.h: 10351: struct {
[; ;pic18lf46k22.h: 10352: unsigned EEADRH :2;
[; ;pic18lf46k22.h: 10353: };
[; ;pic18lf46k22.h: 10354: struct {
[; ;pic18lf46k22.h: 10355: unsigned EEADR8 :1;
[; ;pic18lf46k22.h: 10356: unsigned EEADR9 :1;
[; ;pic18lf46k22.h: 10357: };
[; ;pic18lf46k22.h: 10358: } EEADRHbits_t;
[; ;pic18lf46k22.h: 10359: extern volatile EEADRHbits_t EEADRHbits __at(0xFAA);
[; ;pic18lf46k22.h: 10379: extern volatile unsigned char RCSTA1 __at(0xFAB);
"10381
[; ;pic18lf46k22.h: 10381: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18lf46k22.h: 10384: extern volatile unsigned char RCSTA __at(0xFAB);
"10386
[; ;pic18lf46k22.h: 10386: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18lf46k22.h: 10388: extern volatile unsigned char RC1STA __at(0xFAB);
"10390
[; ;pic18lf46k22.h: 10390: asm("RC1STA equ 0FABh");
[; <" RC1STA equ 0FABh ;# ">
[; ;pic18lf46k22.h: 10393: typedef union {
[; ;pic18lf46k22.h: 10394: struct {
[; ;pic18lf46k22.h: 10395: unsigned RX9D :1;
[; ;pic18lf46k22.h: 10396: unsigned OERR :1;
[; ;pic18lf46k22.h: 10397: unsigned FERR :1;
[; ;pic18lf46k22.h: 10398: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 10399: unsigned CREN :1;
[; ;pic18lf46k22.h: 10400: unsigned SREN :1;
[; ;pic18lf46k22.h: 10401: unsigned RX9 :1;
[; ;pic18lf46k22.h: 10402: unsigned SPEN :1;
[; ;pic18lf46k22.h: 10403: };
[; ;pic18lf46k22.h: 10404: struct {
[; ;pic18lf46k22.h: 10405: unsigned :3;
[; ;pic18lf46k22.h: 10406: unsigned ADEN :1;
[; ;pic18lf46k22.h: 10407: };
[; ;pic18lf46k22.h: 10408: struct {
[; ;pic18lf46k22.h: 10409: unsigned RX9D1 :1;
[; ;pic18lf46k22.h: 10410: unsigned OERR1 :1;
[; ;pic18lf46k22.h: 10411: unsigned FERR1 :1;
[; ;pic18lf46k22.h: 10412: unsigned ADDEN1 :1;
[; ;pic18lf46k22.h: 10413: unsigned CREN1 :1;
[; ;pic18lf46k22.h: 10414: unsigned SREN1 :1;
[; ;pic18lf46k22.h: 10415: unsigned RX91 :1;
[; ;pic18lf46k22.h: 10416: unsigned SPEN1 :1;
[; ;pic18lf46k22.h: 10417: };
[; ;pic18lf46k22.h: 10418: struct {
[; ;pic18lf46k22.h: 10419: unsigned RCD8 :1;
[; ;pic18lf46k22.h: 10420: unsigned :5;
[; ;pic18lf46k22.h: 10421: unsigned RC8_9 :1;
[; ;pic18lf46k22.h: 10422: };
[; ;pic18lf46k22.h: 10423: struct {
[; ;pic18lf46k22.h: 10424: unsigned :6;
[; ;pic18lf46k22.h: 10425: unsigned RC9 :1;
[; ;pic18lf46k22.h: 10426: };
[; ;pic18lf46k22.h: 10427: struct {
[; ;pic18lf46k22.h: 10428: unsigned :5;
[; ;pic18lf46k22.h: 10429: unsigned SRENA :1;
[; ;pic18lf46k22.h: 10430: };
[; ;pic18lf46k22.h: 10431: } RCSTA1bits_t;
[; ;pic18lf46k22.h: 10432: extern volatile RCSTA1bits_t RCSTA1bits __at(0xFAB);
[; ;pic18lf46k22.h: 10540: typedef union {
[; ;pic18lf46k22.h: 10541: struct {
[; ;pic18lf46k22.h: 10542: unsigned RX9D :1;
[; ;pic18lf46k22.h: 10543: unsigned OERR :1;
[; ;pic18lf46k22.h: 10544: unsigned FERR :1;
[; ;pic18lf46k22.h: 10545: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 10546: unsigned CREN :1;
[; ;pic18lf46k22.h: 10547: unsigned SREN :1;
[; ;pic18lf46k22.h: 10548: unsigned RX9 :1;
[; ;pic18lf46k22.h: 10549: unsigned SPEN :1;
[; ;pic18lf46k22.h: 10550: };
[; ;pic18lf46k22.h: 10551: struct {
[; ;pic18lf46k22.h: 10552: unsigned :3;
[; ;pic18lf46k22.h: 10553: unsigned ADEN :1;
[; ;pic18lf46k22.h: 10554: };
[; ;pic18lf46k22.h: 10555: struct {
[; ;pic18lf46k22.h: 10556: unsigned RX9D1 :1;
[; ;pic18lf46k22.h: 10557: unsigned OERR1 :1;
[; ;pic18lf46k22.h: 10558: unsigned FERR1 :1;
[; ;pic18lf46k22.h: 10559: unsigned ADDEN1 :1;
[; ;pic18lf46k22.h: 10560: unsigned CREN1 :1;
[; ;pic18lf46k22.h: 10561: unsigned SREN1 :1;
[; ;pic18lf46k22.h: 10562: unsigned RX91 :1;
[; ;pic18lf46k22.h: 10563: unsigned SPEN1 :1;
[; ;pic18lf46k22.h: 10564: };
[; ;pic18lf46k22.h: 10565: struct {
[; ;pic18lf46k22.h: 10566: unsigned RCD8 :1;
[; ;pic18lf46k22.h: 10567: unsigned :5;
[; ;pic18lf46k22.h: 10568: unsigned RC8_9 :1;
[; ;pic18lf46k22.h: 10569: };
[; ;pic18lf46k22.h: 10570: struct {
[; ;pic18lf46k22.h: 10571: unsigned :6;
[; ;pic18lf46k22.h: 10572: unsigned RC9 :1;
[; ;pic18lf46k22.h: 10573: };
[; ;pic18lf46k22.h: 10574: struct {
[; ;pic18lf46k22.h: 10575: unsigned :5;
[; ;pic18lf46k22.h: 10576: unsigned SRENA :1;
[; ;pic18lf46k22.h: 10577: };
[; ;pic18lf46k22.h: 10578: } RCSTAbits_t;
[; ;pic18lf46k22.h: 10579: extern volatile RCSTAbits_t RCSTAbits __at(0xFAB);
[; ;pic18lf46k22.h: 10686: typedef union {
[; ;pic18lf46k22.h: 10687: struct {
[; ;pic18lf46k22.h: 10688: unsigned RX9D :1;
[; ;pic18lf46k22.h: 10689: unsigned OERR :1;
[; ;pic18lf46k22.h: 10690: unsigned FERR :1;
[; ;pic18lf46k22.h: 10691: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 10692: unsigned CREN :1;
[; ;pic18lf46k22.h: 10693: unsigned SREN :1;
[; ;pic18lf46k22.h: 10694: unsigned RX9 :1;
[; ;pic18lf46k22.h: 10695: unsigned SPEN :1;
[; ;pic18lf46k22.h: 10696: };
[; ;pic18lf46k22.h: 10697: struct {
[; ;pic18lf46k22.h: 10698: unsigned :3;
[; ;pic18lf46k22.h: 10699: unsigned ADEN :1;
[; ;pic18lf46k22.h: 10700: };
[; ;pic18lf46k22.h: 10701: struct {
[; ;pic18lf46k22.h: 10702: unsigned RX9D1 :1;
[; ;pic18lf46k22.h: 10703: unsigned OERR1 :1;
[; ;pic18lf46k22.h: 10704: unsigned FERR1 :1;
[; ;pic18lf46k22.h: 10705: unsigned ADDEN1 :1;
[; ;pic18lf46k22.h: 10706: unsigned CREN1 :1;
[; ;pic18lf46k22.h: 10707: unsigned SREN1 :1;
[; ;pic18lf46k22.h: 10708: unsigned RX91 :1;
[; ;pic18lf46k22.h: 10709: unsigned SPEN1 :1;
[; ;pic18lf46k22.h: 10710: };
[; ;pic18lf46k22.h: 10711: struct {
[; ;pic18lf46k22.h: 10712: unsigned RCD8 :1;
[; ;pic18lf46k22.h: 10713: unsigned :5;
[; ;pic18lf46k22.h: 10714: unsigned RC8_9 :1;
[; ;pic18lf46k22.h: 10715: };
[; ;pic18lf46k22.h: 10716: struct {
[; ;pic18lf46k22.h: 10717: unsigned :6;
[; ;pic18lf46k22.h: 10718: unsigned RC9 :1;
[; ;pic18lf46k22.h: 10719: };
[; ;pic18lf46k22.h: 10720: struct {
[; ;pic18lf46k22.h: 10721: unsigned :5;
[; ;pic18lf46k22.h: 10722: unsigned SRENA :1;
[; ;pic18lf46k22.h: 10723: };
[; ;pic18lf46k22.h: 10724: } RC1STAbits_t;
[; ;pic18lf46k22.h: 10725: extern volatile RC1STAbits_t RC1STAbits __at(0xFAB);
[; ;pic18lf46k22.h: 10835: extern volatile unsigned char TXSTA1 __at(0xFAC);
"10837
[; ;pic18lf46k22.h: 10837: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18lf46k22.h: 10840: extern volatile unsigned char TXSTA __at(0xFAC);
"10842
[; ;pic18lf46k22.h: 10842: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18lf46k22.h: 10844: extern volatile unsigned char TX1STA __at(0xFAC);
"10846
[; ;pic18lf46k22.h: 10846: asm("TX1STA equ 0FACh");
[; <" TX1STA equ 0FACh ;# ">
[; ;pic18lf46k22.h: 10849: typedef union {
[; ;pic18lf46k22.h: 10850: struct {
[; ;pic18lf46k22.h: 10851: unsigned TX9D :1;
[; ;pic18lf46k22.h: 10852: unsigned TRMT :1;
[; ;pic18lf46k22.h: 10853: unsigned BRGH :1;
[; ;pic18lf46k22.h: 10854: unsigned SENDB :1;
[; ;pic18lf46k22.h: 10855: unsigned SYNC :1;
[; ;pic18lf46k22.h: 10856: unsigned TXEN :1;
[; ;pic18lf46k22.h: 10857: unsigned TX9 :1;
[; ;pic18lf46k22.h: 10858: unsigned CSRC :1;
[; ;pic18lf46k22.h: 10859: };
[; ;pic18lf46k22.h: 10860: struct {
[; ;pic18lf46k22.h: 10861: unsigned TX9D1 :1;
[; ;pic18lf46k22.h: 10862: unsigned TRMT1 :1;
[; ;pic18lf46k22.h: 10863: unsigned BRGH1 :1;
[; ;pic18lf46k22.h: 10864: unsigned SENDB1 :1;
[; ;pic18lf46k22.h: 10865: unsigned SYNC1 :1;
[; ;pic18lf46k22.h: 10866: unsigned TXEN1 :1;
[; ;pic18lf46k22.h: 10867: unsigned TX91 :1;
[; ;pic18lf46k22.h: 10868: unsigned CSRC1 :1;
[; ;pic18lf46k22.h: 10869: };
[; ;pic18lf46k22.h: 10870: struct {
[; ;pic18lf46k22.h: 10871: unsigned TXD8 :1;
[; ;pic18lf46k22.h: 10872: unsigned :5;
[; ;pic18lf46k22.h: 10873: unsigned TX8_9 :1;
[; ;pic18lf46k22.h: 10874: };
[; ;pic18lf46k22.h: 10875: } TXSTA1bits_t;
[; ;pic18lf46k22.h: 10876: extern volatile TXSTA1bits_t TXSTA1bits __at(0xFAC);
[; ;pic18lf46k22.h: 10969: typedef union {
[; ;pic18lf46k22.h: 10970: struct {
[; ;pic18lf46k22.h: 10971: unsigned TX9D :1;
[; ;pic18lf46k22.h: 10972: unsigned TRMT :1;
[; ;pic18lf46k22.h: 10973: unsigned BRGH :1;
[; ;pic18lf46k22.h: 10974: unsigned SENDB :1;
[; ;pic18lf46k22.h: 10975: unsigned SYNC :1;
[; ;pic18lf46k22.h: 10976: unsigned TXEN :1;
[; ;pic18lf46k22.h: 10977: unsigned TX9 :1;
[; ;pic18lf46k22.h: 10978: unsigned CSRC :1;
[; ;pic18lf46k22.h: 10979: };
[; ;pic18lf46k22.h: 10980: struct {
[; ;pic18lf46k22.h: 10981: unsigned TX9D1 :1;
[; ;pic18lf46k22.h: 10982: unsigned TRMT1 :1;
[; ;pic18lf46k22.h: 10983: unsigned BRGH1 :1;
[; ;pic18lf46k22.h: 10984: unsigned SENDB1 :1;
[; ;pic18lf46k22.h: 10985: unsigned SYNC1 :1;
[; ;pic18lf46k22.h: 10986: unsigned TXEN1 :1;
[; ;pic18lf46k22.h: 10987: unsigned TX91 :1;
[; ;pic18lf46k22.h: 10988: unsigned CSRC1 :1;
[; ;pic18lf46k22.h: 10989: };
[; ;pic18lf46k22.h: 10990: struct {
[; ;pic18lf46k22.h: 10991: unsigned TXD8 :1;
[; ;pic18lf46k22.h: 10992: unsigned :5;
[; ;pic18lf46k22.h: 10993: unsigned TX8_9 :1;
[; ;pic18lf46k22.h: 10994: };
[; ;pic18lf46k22.h: 10995: } TXSTAbits_t;
[; ;pic18lf46k22.h: 10996: extern volatile TXSTAbits_t TXSTAbits __at(0xFAC);
[; ;pic18lf46k22.h: 11088: typedef union {
[; ;pic18lf46k22.h: 11089: struct {
[; ;pic18lf46k22.h: 11090: unsigned TX9D :1;
[; ;pic18lf46k22.h: 11091: unsigned TRMT :1;
[; ;pic18lf46k22.h: 11092: unsigned BRGH :1;
[; ;pic18lf46k22.h: 11093: unsigned SENDB :1;
[; ;pic18lf46k22.h: 11094: unsigned SYNC :1;
[; ;pic18lf46k22.h: 11095: unsigned TXEN :1;
[; ;pic18lf46k22.h: 11096: unsigned TX9 :1;
[; ;pic18lf46k22.h: 11097: unsigned CSRC :1;
[; ;pic18lf46k22.h: 11098: };
[; ;pic18lf46k22.h: 11099: struct {
[; ;pic18lf46k22.h: 11100: unsigned TX9D1 :1;
[; ;pic18lf46k22.h: 11101: unsigned TRMT1 :1;
[; ;pic18lf46k22.h: 11102: unsigned BRGH1 :1;
[; ;pic18lf46k22.h: 11103: unsigned SENDB1 :1;
[; ;pic18lf46k22.h: 11104: unsigned SYNC1 :1;
[; ;pic18lf46k22.h: 11105: unsigned TXEN1 :1;
[; ;pic18lf46k22.h: 11106: unsigned TX91 :1;
[; ;pic18lf46k22.h: 11107: unsigned CSRC1 :1;
[; ;pic18lf46k22.h: 11108: };
[; ;pic18lf46k22.h: 11109: struct {
[; ;pic18lf46k22.h: 11110: unsigned TXD8 :1;
[; ;pic18lf46k22.h: 11111: unsigned :5;
[; ;pic18lf46k22.h: 11112: unsigned TX8_9 :1;
[; ;pic18lf46k22.h: 11113: };
[; ;pic18lf46k22.h: 11114: } TX1STAbits_t;
[; ;pic18lf46k22.h: 11115: extern volatile TX1STAbits_t TX1STAbits __at(0xFAC);
[; ;pic18lf46k22.h: 11210: extern volatile unsigned char TXREG1 __at(0xFAD);
"11212
[; ;pic18lf46k22.h: 11212: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18lf46k22.h: 11215: extern volatile unsigned char TXREG __at(0xFAD);
"11217
[; ;pic18lf46k22.h: 11217: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18lf46k22.h: 11219: extern volatile unsigned char TX1REG __at(0xFAD);
"11221
[; ;pic18lf46k22.h: 11221: asm("TX1REG equ 0FADh");
[; <" TX1REG equ 0FADh ;# ">
[; ;pic18lf46k22.h: 11224: typedef union {
[; ;pic18lf46k22.h: 11225: struct {
[; ;pic18lf46k22.h: 11226: unsigned TX1REG :8;
[; ;pic18lf46k22.h: 11227: };
[; ;pic18lf46k22.h: 11228: struct {
[; ;pic18lf46k22.h: 11229: unsigned TXREG :8;
[; ;pic18lf46k22.h: 11230: };
[; ;pic18lf46k22.h: 11231: } TXREG1bits_t;
[; ;pic18lf46k22.h: 11232: extern volatile TXREG1bits_t TXREG1bits __at(0xFAD);
[; ;pic18lf46k22.h: 11245: typedef union {
[; ;pic18lf46k22.h: 11246: struct {
[; ;pic18lf46k22.h: 11247: unsigned TX1REG :8;
[; ;pic18lf46k22.h: 11248: };
[; ;pic18lf46k22.h: 11249: struct {
[; ;pic18lf46k22.h: 11250: unsigned TXREG :8;
[; ;pic18lf46k22.h: 11251: };
[; ;pic18lf46k22.h: 11252: } TXREGbits_t;
[; ;pic18lf46k22.h: 11253: extern volatile TXREGbits_t TXREGbits __at(0xFAD);
[; ;pic18lf46k22.h: 11265: typedef union {
[; ;pic18lf46k22.h: 11266: struct {
[; ;pic18lf46k22.h: 11267: unsigned TX1REG :8;
[; ;pic18lf46k22.h: 11268: };
[; ;pic18lf46k22.h: 11269: struct {
[; ;pic18lf46k22.h: 11270: unsigned TXREG :8;
[; ;pic18lf46k22.h: 11271: };
[; ;pic18lf46k22.h: 11272: } TX1REGbits_t;
[; ;pic18lf46k22.h: 11273: extern volatile TX1REGbits_t TX1REGbits __at(0xFAD);
[; ;pic18lf46k22.h: 11288: extern volatile unsigned char RCREG1 __at(0xFAE);
"11290
[; ;pic18lf46k22.h: 11290: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18lf46k22.h: 11293: extern volatile unsigned char RCREG __at(0xFAE);
"11295
[; ;pic18lf46k22.h: 11295: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18lf46k22.h: 11297: extern volatile unsigned char RC1REG __at(0xFAE);
"11299
[; ;pic18lf46k22.h: 11299: asm("RC1REG equ 0FAEh");
[; <" RC1REG equ 0FAEh ;# ">
[; ;pic18lf46k22.h: 11302: typedef union {
[; ;pic18lf46k22.h: 11303: struct {
[; ;pic18lf46k22.h: 11304: unsigned RC1REG :8;
[; ;pic18lf46k22.h: 11305: };
[; ;pic18lf46k22.h: 11306: struct {
[; ;pic18lf46k22.h: 11307: unsigned RCREG :8;
[; ;pic18lf46k22.h: 11308: };
[; ;pic18lf46k22.h: 11309: } RCREG1bits_t;
[; ;pic18lf46k22.h: 11310: extern volatile RCREG1bits_t RCREG1bits __at(0xFAE);
[; ;pic18lf46k22.h: 11323: typedef union {
[; ;pic18lf46k22.h: 11324: struct {
[; ;pic18lf46k22.h: 11325: unsigned RC1REG :8;
[; ;pic18lf46k22.h: 11326: };
[; ;pic18lf46k22.h: 11327: struct {
[; ;pic18lf46k22.h: 11328: unsigned RCREG :8;
[; ;pic18lf46k22.h: 11329: };
[; ;pic18lf46k22.h: 11330: } RCREGbits_t;
[; ;pic18lf46k22.h: 11331: extern volatile RCREGbits_t RCREGbits __at(0xFAE);
[; ;pic18lf46k22.h: 11343: typedef union {
[; ;pic18lf46k22.h: 11344: struct {
[; ;pic18lf46k22.h: 11345: unsigned RC1REG :8;
[; ;pic18lf46k22.h: 11346: };
[; ;pic18lf46k22.h: 11347: struct {
[; ;pic18lf46k22.h: 11348: unsigned RCREG :8;
[; ;pic18lf46k22.h: 11349: };
[; ;pic18lf46k22.h: 11350: } RC1REGbits_t;
[; ;pic18lf46k22.h: 11351: extern volatile RC1REGbits_t RC1REGbits __at(0xFAE);
[; ;pic18lf46k22.h: 11366: extern volatile unsigned char SPBRG1 __at(0xFAF);
"11368
[; ;pic18lf46k22.h: 11368: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18lf46k22.h: 11371: extern volatile unsigned char SPBRG __at(0xFAF);
"11373
[; ;pic18lf46k22.h: 11373: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18lf46k22.h: 11375: extern volatile unsigned char SP1BRG __at(0xFAF);
"11377
[; ;pic18lf46k22.h: 11377: asm("SP1BRG equ 0FAFh");
[; <" SP1BRG equ 0FAFh ;# ">
[; ;pic18lf46k22.h: 11380: typedef union {
[; ;pic18lf46k22.h: 11381: struct {
[; ;pic18lf46k22.h: 11382: unsigned SP1BRG :8;
[; ;pic18lf46k22.h: 11383: };
[; ;pic18lf46k22.h: 11384: struct {
[; ;pic18lf46k22.h: 11385: unsigned SPBRG :8;
[; ;pic18lf46k22.h: 11386: };
[; ;pic18lf46k22.h: 11387: } SPBRG1bits_t;
[; ;pic18lf46k22.h: 11388: extern volatile SPBRG1bits_t SPBRG1bits __at(0xFAF);
[; ;pic18lf46k22.h: 11401: typedef union {
[; ;pic18lf46k22.h: 11402: struct {
[; ;pic18lf46k22.h: 11403: unsigned SP1BRG :8;
[; ;pic18lf46k22.h: 11404: };
[; ;pic18lf46k22.h: 11405: struct {
[; ;pic18lf46k22.h: 11406: unsigned SPBRG :8;
[; ;pic18lf46k22.h: 11407: };
[; ;pic18lf46k22.h: 11408: } SPBRGbits_t;
[; ;pic18lf46k22.h: 11409: extern volatile SPBRGbits_t SPBRGbits __at(0xFAF);
[; ;pic18lf46k22.h: 11421: typedef union {
[; ;pic18lf46k22.h: 11422: struct {
[; ;pic18lf46k22.h: 11423: unsigned SP1BRG :8;
[; ;pic18lf46k22.h: 11424: };
[; ;pic18lf46k22.h: 11425: struct {
[; ;pic18lf46k22.h: 11426: unsigned SPBRG :8;
[; ;pic18lf46k22.h: 11427: };
[; ;pic18lf46k22.h: 11428: } SP1BRGbits_t;
[; ;pic18lf46k22.h: 11429: extern volatile SP1BRGbits_t SP1BRGbits __at(0xFAF);
[; ;pic18lf46k22.h: 11444: extern volatile unsigned char SPBRGH1 __at(0xFB0);
"11446
[; ;pic18lf46k22.h: 11446: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18lf46k22.h: 11449: extern volatile unsigned char SPBRGH __at(0xFB0);
"11451
[; ;pic18lf46k22.h: 11451: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18lf46k22.h: 11453: extern volatile unsigned char SP1BRGH __at(0xFB0);
"11455
[; ;pic18lf46k22.h: 11455: asm("SP1BRGH equ 0FB0h");
[; <" SP1BRGH equ 0FB0h ;# ">
[; ;pic18lf46k22.h: 11458: typedef union {
[; ;pic18lf46k22.h: 11459: struct {
[; ;pic18lf46k22.h: 11460: unsigned SP1BRGH :8;
[; ;pic18lf46k22.h: 11461: };
[; ;pic18lf46k22.h: 11462: struct {
[; ;pic18lf46k22.h: 11463: unsigned SPBRGH :8;
[; ;pic18lf46k22.h: 11464: };
[; ;pic18lf46k22.h: 11465: } SPBRGH1bits_t;
[; ;pic18lf46k22.h: 11466: extern volatile SPBRGH1bits_t SPBRGH1bits __at(0xFB0);
[; ;pic18lf46k22.h: 11479: typedef union {
[; ;pic18lf46k22.h: 11480: struct {
[; ;pic18lf46k22.h: 11481: unsigned SP1BRGH :8;
[; ;pic18lf46k22.h: 11482: };
[; ;pic18lf46k22.h: 11483: struct {
[; ;pic18lf46k22.h: 11484: unsigned SPBRGH :8;
[; ;pic18lf46k22.h: 11485: };
[; ;pic18lf46k22.h: 11486: } SPBRGHbits_t;
[; ;pic18lf46k22.h: 11487: extern volatile SPBRGHbits_t SPBRGHbits __at(0xFB0);
[; ;pic18lf46k22.h: 11499: typedef union {
[; ;pic18lf46k22.h: 11500: struct {
[; ;pic18lf46k22.h: 11501: unsigned SP1BRGH :8;
[; ;pic18lf46k22.h: 11502: };
[; ;pic18lf46k22.h: 11503: struct {
[; ;pic18lf46k22.h: 11504: unsigned SPBRGH :8;
[; ;pic18lf46k22.h: 11505: };
[; ;pic18lf46k22.h: 11506: } SP1BRGHbits_t;
[; ;pic18lf46k22.h: 11507: extern volatile SP1BRGHbits_t SP1BRGHbits __at(0xFB0);
[; ;pic18lf46k22.h: 11522: extern volatile unsigned char T3CON __at(0xFB1);
"11524
[; ;pic18lf46k22.h: 11524: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18lf46k22.h: 11527: typedef union {
[; ;pic18lf46k22.h: 11528: struct {
[; ;pic18lf46k22.h: 11529: unsigned :2;
[; ;pic18lf46k22.h: 11530: unsigned NOT_T3SYNC :1;
[; ;pic18lf46k22.h: 11531: };
[; ;pic18lf46k22.h: 11532: struct {
[; ;pic18lf46k22.h: 11533: unsigned TMR3ON :1;
[; ;pic18lf46k22.h: 11534: unsigned T3RD16 :1;
[; ;pic18lf46k22.h: 11535: unsigned nT3SYNC :1;
[; ;pic18lf46k22.h: 11536: unsigned T3SOSCEN :1;
[; ;pic18lf46k22.h: 11537: unsigned T3CKPS :2;
[; ;pic18lf46k22.h: 11538: unsigned TMR3CS :2;
[; ;pic18lf46k22.h: 11539: };
[; ;pic18lf46k22.h: 11540: struct {
[; ;pic18lf46k22.h: 11541: unsigned :3;
[; ;pic18lf46k22.h: 11542: unsigned T3OSCEN :1;
[; ;pic18lf46k22.h: 11543: unsigned T3CKPS0 :1;
[; ;pic18lf46k22.h: 11544: unsigned T3CKPS1 :1;
[; ;pic18lf46k22.h: 11545: unsigned TMR3CS0 :1;
[; ;pic18lf46k22.h: 11546: unsigned TMR3CS1 :1;
[; ;pic18lf46k22.h: 11547: };
[; ;pic18lf46k22.h: 11548: struct {
[; ;pic18lf46k22.h: 11549: unsigned :3;
[; ;pic18lf46k22.h: 11550: unsigned SOSCEN3 :1;
[; ;pic18lf46k22.h: 11551: unsigned :3;
[; ;pic18lf46k22.h: 11552: unsigned RD163 :1;
[; ;pic18lf46k22.h: 11553: };
[; ;pic18lf46k22.h: 11554: } T3CONbits_t;
[; ;pic18lf46k22.h: 11555: extern volatile T3CONbits_t T3CONbits __at(0xFB1);
[; ;pic18lf46k22.h: 11630: extern volatile unsigned short TMR3 __at(0xFB2);
"11632
[; ;pic18lf46k22.h: 11632: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18lf46k22.h: 11637: extern volatile unsigned char TMR3L __at(0xFB2);
"11639
[; ;pic18lf46k22.h: 11639: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18lf46k22.h: 11642: typedef union {
[; ;pic18lf46k22.h: 11643: struct {
[; ;pic18lf46k22.h: 11644: unsigned TMR3L :8;
[; ;pic18lf46k22.h: 11645: };
[; ;pic18lf46k22.h: 11646: } TMR3Lbits_t;
[; ;pic18lf46k22.h: 11647: extern volatile TMR3Lbits_t TMR3Lbits __at(0xFB2);
[; ;pic18lf46k22.h: 11657: extern volatile unsigned char TMR3H __at(0xFB3);
"11659
[; ;pic18lf46k22.h: 11659: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18lf46k22.h: 11662: typedef union {
[; ;pic18lf46k22.h: 11663: struct {
[; ;pic18lf46k22.h: 11664: unsigned TMR3H :8;
[; ;pic18lf46k22.h: 11665: };
[; ;pic18lf46k22.h: 11666: } TMR3Hbits_t;
[; ;pic18lf46k22.h: 11667: extern volatile TMR3Hbits_t TMR3Hbits __at(0xFB3);
[; ;pic18lf46k22.h: 11677: extern volatile unsigned char T3GCON __at(0xFB4);
"11679
[; ;pic18lf46k22.h: 11679: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18lf46k22.h: 11682: typedef union {
[; ;pic18lf46k22.h: 11683: struct {
[; ;pic18lf46k22.h: 11684: unsigned :3;
[; ;pic18lf46k22.h: 11685: unsigned T3GGO_NOT_DONE :1;
[; ;pic18lf46k22.h: 11686: };
[; ;pic18lf46k22.h: 11687: struct {
[; ;pic18lf46k22.h: 11688: unsigned T3GSS :2;
[; ;pic18lf46k22.h: 11689: unsigned T3GVAL :1;
[; ;pic18lf46k22.h: 11690: unsigned T3GGO_nDONE :1;
[; ;pic18lf46k22.h: 11691: unsigned T3GSPM :1;
[; ;pic18lf46k22.h: 11692: unsigned T3GTM :1;
[; ;pic18lf46k22.h: 11693: unsigned T3GPOL :1;
[; ;pic18lf46k22.h: 11694: unsigned TMR3GE :1;
[; ;pic18lf46k22.h: 11695: };
[; ;pic18lf46k22.h: 11696: struct {
[; ;pic18lf46k22.h: 11697: unsigned T3GSS0 :1;
[; ;pic18lf46k22.h: 11698: unsigned T3GSS1 :1;
[; ;pic18lf46k22.h: 11699: unsigned :1;
[; ;pic18lf46k22.h: 11700: unsigned T3G_DONE :1;
[; ;pic18lf46k22.h: 11701: };
[; ;pic18lf46k22.h: 11702: struct {
[; ;pic18lf46k22.h: 11703: unsigned :3;
[; ;pic18lf46k22.h: 11704: unsigned T3GGO :1;
[; ;pic18lf46k22.h: 11705: };
[; ;pic18lf46k22.h: 11706: } T3GCONbits_t;
[; ;pic18lf46k22.h: 11707: extern volatile T3GCONbits_t T3GCONbits __at(0xFB4);
[; ;pic18lf46k22.h: 11772: extern volatile unsigned char ECCP1AS __at(0xFB6);
"11774
[; ;pic18lf46k22.h: 11774: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18lf46k22.h: 11777: extern volatile unsigned char ECCPAS __at(0xFB6);
"11779
[; ;pic18lf46k22.h: 11779: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18lf46k22.h: 11782: typedef union {
[; ;pic18lf46k22.h: 11783: struct {
[; ;pic18lf46k22.h: 11784: unsigned P1SSBD :2;
[; ;pic18lf46k22.h: 11785: unsigned P1SSAC :2;
[; ;pic18lf46k22.h: 11786: unsigned CCP1AS :3;
[; ;pic18lf46k22.h: 11787: unsigned CCP1ASE :1;
[; ;pic18lf46k22.h: 11788: };
[; ;pic18lf46k22.h: 11789: struct {
[; ;pic18lf46k22.h: 11790: unsigned P1SSBD0 :1;
[; ;pic18lf46k22.h: 11791: unsigned P1SSBD1 :1;
[; ;pic18lf46k22.h: 11792: unsigned P1SSAC0 :1;
[; ;pic18lf46k22.h: 11793: unsigned P1SSAC1 :1;
[; ;pic18lf46k22.h: 11794: unsigned CCP1AS0 :1;
[; ;pic18lf46k22.h: 11795: unsigned CCP1AS1 :1;
[; ;pic18lf46k22.h: 11796: unsigned CCP1AS2 :1;
[; ;pic18lf46k22.h: 11797: };
[; ;pic18lf46k22.h: 11798: struct {
[; ;pic18lf46k22.h: 11799: unsigned PSS1BD :2;
[; ;pic18lf46k22.h: 11800: unsigned PSS1AC :2;
[; ;pic18lf46k22.h: 11801: };
[; ;pic18lf46k22.h: 11802: struct {
[; ;pic18lf46k22.h: 11803: unsigned PSS1BD0 :1;
[; ;pic18lf46k22.h: 11804: unsigned PSS1BD1 :1;
[; ;pic18lf46k22.h: 11805: unsigned PSS1AC0 :1;
[; ;pic18lf46k22.h: 11806: unsigned PSS1AC1 :1;
[; ;pic18lf46k22.h: 11807: };
[; ;pic18lf46k22.h: 11808: struct {
[; ;pic18lf46k22.h: 11809: unsigned PSSBD :2;
[; ;pic18lf46k22.h: 11810: unsigned PSSAC :2;
[; ;pic18lf46k22.h: 11811: unsigned ECCPAS :3;
[; ;pic18lf46k22.h: 11812: unsigned ECCPASE :1;
[; ;pic18lf46k22.h: 11813: };
[; ;pic18lf46k22.h: 11814: struct {
[; ;pic18lf46k22.h: 11815: unsigned PSSBD0 :1;
[; ;pic18lf46k22.h: 11816: unsigned PSSBD1 :1;
[; ;pic18lf46k22.h: 11817: unsigned PSSAC0 :1;
[; ;pic18lf46k22.h: 11818: unsigned PSSAC1 :1;
[; ;pic18lf46k22.h: 11819: unsigned ECCPAS0 :1;
[; ;pic18lf46k22.h: 11820: unsigned ECCPAS1 :1;
[; ;pic18lf46k22.h: 11821: unsigned ECCPAS2 :1;
[; ;pic18lf46k22.h: 11822: };
[; ;pic18lf46k22.h: 11823: } ECCP1ASbits_t;
[; ;pic18lf46k22.h: 11824: extern volatile ECCP1ASbits_t ECCP1ASbits __at(0xFB6);
[; ;pic18lf46k22.h: 11967: typedef union {
[; ;pic18lf46k22.h: 11968: struct {
[; ;pic18lf46k22.h: 11969: unsigned P1SSBD :2;
[; ;pic18lf46k22.h: 11970: unsigned P1SSAC :2;
[; ;pic18lf46k22.h: 11971: unsigned CCP1AS :3;
[; ;pic18lf46k22.h: 11972: unsigned CCP1ASE :1;
[; ;pic18lf46k22.h: 11973: };
[; ;pic18lf46k22.h: 11974: struct {
[; ;pic18lf46k22.h: 11975: unsigned P1SSBD0 :1;
[; ;pic18lf46k22.h: 11976: unsigned P1SSBD1 :1;
[; ;pic18lf46k22.h: 11977: unsigned P1SSAC0 :1;
[; ;pic18lf46k22.h: 11978: unsigned P1SSAC1 :1;
[; ;pic18lf46k22.h: 11979: unsigned CCP1AS0 :1;
[; ;pic18lf46k22.h: 11980: unsigned CCP1AS1 :1;
[; ;pic18lf46k22.h: 11981: unsigned CCP1AS2 :1;
[; ;pic18lf46k22.h: 11982: };
[; ;pic18lf46k22.h: 11983: struct {
[; ;pic18lf46k22.h: 11984: unsigned PSS1BD :2;
[; ;pic18lf46k22.h: 11985: unsigned PSS1AC :2;
[; ;pic18lf46k22.h: 11986: };
[; ;pic18lf46k22.h: 11987: struct {
[; ;pic18lf46k22.h: 11988: unsigned PSS1BD0 :1;
[; ;pic18lf46k22.h: 11989: unsigned PSS1BD1 :1;
[; ;pic18lf46k22.h: 11990: unsigned PSS1AC0 :1;
[; ;pic18lf46k22.h: 11991: unsigned PSS1AC1 :1;
[; ;pic18lf46k22.h: 11992: };
[; ;pic18lf46k22.h: 11993: struct {
[; ;pic18lf46k22.h: 11994: unsigned PSSBD :2;
[; ;pic18lf46k22.h: 11995: unsigned PSSAC :2;
[; ;pic18lf46k22.h: 11996: unsigned ECCPAS :3;
[; ;pic18lf46k22.h: 11997: unsigned ECCPASE :1;
[; ;pic18lf46k22.h: 11998: };
[; ;pic18lf46k22.h: 11999: struct {
[; ;pic18lf46k22.h: 12000: unsigned PSSBD0 :1;
[; ;pic18lf46k22.h: 12001: unsigned PSSBD1 :1;
[; ;pic18lf46k22.h: 12002: unsigned PSSAC0 :1;
[; ;pic18lf46k22.h: 12003: unsigned PSSAC1 :1;
[; ;pic18lf46k22.h: 12004: unsigned ECCPAS0 :1;
[; ;pic18lf46k22.h: 12005: unsigned ECCPAS1 :1;
[; ;pic18lf46k22.h: 12006: unsigned ECCPAS2 :1;
[; ;pic18lf46k22.h: 12007: };
[; ;pic18lf46k22.h: 12008: } ECCPASbits_t;
[; ;pic18lf46k22.h: 12009: extern volatile ECCPASbits_t ECCPASbits __at(0xFB6);
[; ;pic18lf46k22.h: 12154: extern volatile unsigned char PWM1CON __at(0xFB7);
"12156
[; ;pic18lf46k22.h: 12156: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18lf46k22.h: 12159: extern volatile unsigned char PWMCON __at(0xFB7);
"12161
[; ;pic18lf46k22.h: 12161: asm("PWMCON equ 0FB7h");
[; <" PWMCON equ 0FB7h ;# ">
[; ;pic18lf46k22.h: 12164: typedef union {
[; ;pic18lf46k22.h: 12165: struct {
[; ;pic18lf46k22.h: 12166: unsigned P1DC :7;
[; ;pic18lf46k22.h: 12167: unsigned P1RSEN :1;
[; ;pic18lf46k22.h: 12168: };
[; ;pic18lf46k22.h: 12169: struct {
[; ;pic18lf46k22.h: 12170: unsigned P1DC0 :1;
[; ;pic18lf46k22.h: 12171: unsigned P1DC1 :1;
[; ;pic18lf46k22.h: 12172: unsigned P1DC2 :1;
[; ;pic18lf46k22.h: 12173: unsigned P1DC3 :1;
[; ;pic18lf46k22.h: 12174: unsigned P1DC4 :1;
[; ;pic18lf46k22.h: 12175: unsigned P1DC5 :1;
[; ;pic18lf46k22.h: 12176: unsigned P1DC6 :1;
[; ;pic18lf46k22.h: 12177: };
[; ;pic18lf46k22.h: 12178: struct {
[; ;pic18lf46k22.h: 12179: unsigned PDC :7;
[; ;pic18lf46k22.h: 12180: unsigned PRSEN :1;
[; ;pic18lf46k22.h: 12181: };
[; ;pic18lf46k22.h: 12182: struct {
[; ;pic18lf46k22.h: 12183: unsigned PDC0 :1;
[; ;pic18lf46k22.h: 12184: unsigned PDC1 :1;
[; ;pic18lf46k22.h: 12185: unsigned PDC2 :1;
[; ;pic18lf46k22.h: 12186: unsigned PDC3 :1;
[; ;pic18lf46k22.h: 12187: unsigned PDC4 :1;
[; ;pic18lf46k22.h: 12188: unsigned PDC5 :1;
[; ;pic18lf46k22.h: 12189: unsigned PDC6 :1;
[; ;pic18lf46k22.h: 12190: };
[; ;pic18lf46k22.h: 12191: } PWM1CONbits_t;
[; ;pic18lf46k22.h: 12192: extern volatile PWM1CONbits_t PWM1CONbits __at(0xFB7);
[; ;pic18lf46k22.h: 12285: typedef union {
[; ;pic18lf46k22.h: 12286: struct {
[; ;pic18lf46k22.h: 12287: unsigned P1DC :7;
[; ;pic18lf46k22.h: 12288: unsigned P1RSEN :1;
[; ;pic18lf46k22.h: 12289: };
[; ;pic18lf46k22.h: 12290: struct {
[; ;pic18lf46k22.h: 12291: unsigned P1DC0 :1;
[; ;pic18lf46k22.h: 12292: unsigned P1DC1 :1;
[; ;pic18lf46k22.h: 12293: unsigned P1DC2 :1;
[; ;pic18lf46k22.h: 12294: unsigned P1DC3 :1;
[; ;pic18lf46k22.h: 12295: unsigned P1DC4 :1;
[; ;pic18lf46k22.h: 12296: unsigned P1DC5 :1;
[; ;pic18lf46k22.h: 12297: unsigned P1DC6 :1;
[; ;pic18lf46k22.h: 12298: };
[; ;pic18lf46k22.h: 12299: struct {
[; ;pic18lf46k22.h: 12300: unsigned PDC :7;
[; ;pic18lf46k22.h: 12301: unsigned PRSEN :1;
[; ;pic18lf46k22.h: 12302: };
[; ;pic18lf46k22.h: 12303: struct {
[; ;pic18lf46k22.h: 12304: unsigned PDC0 :1;
[; ;pic18lf46k22.h: 12305: unsigned PDC1 :1;
[; ;pic18lf46k22.h: 12306: unsigned PDC2 :1;
[; ;pic18lf46k22.h: 12307: unsigned PDC3 :1;
[; ;pic18lf46k22.h: 12308: unsigned PDC4 :1;
[; ;pic18lf46k22.h: 12309: unsigned PDC5 :1;
[; ;pic18lf46k22.h: 12310: unsigned PDC6 :1;
[; ;pic18lf46k22.h: 12311: };
[; ;pic18lf46k22.h: 12312: } PWMCONbits_t;
[; ;pic18lf46k22.h: 12313: extern volatile PWMCONbits_t PWMCONbits __at(0xFB7);
[; ;pic18lf46k22.h: 12408: extern volatile unsigned char BAUDCON1 __at(0xFB8);
"12410
[; ;pic18lf46k22.h: 12410: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18lf46k22.h: 12413: extern volatile unsigned char BAUDCON __at(0xFB8);
"12415
[; ;pic18lf46k22.h: 12415: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18lf46k22.h: 12417: extern volatile unsigned char BAUDCTL __at(0xFB8);
"12419
[; ;pic18lf46k22.h: 12419: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18lf46k22.h: 12421: extern volatile unsigned char BAUD1CON __at(0xFB8);
"12423
[; ;pic18lf46k22.h: 12423: asm("BAUD1CON equ 0FB8h");
[; <" BAUD1CON equ 0FB8h ;# ">
[; ;pic18lf46k22.h: 12426: typedef union {
[; ;pic18lf46k22.h: 12427: struct {
[; ;pic18lf46k22.h: 12428: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 12429: unsigned WUE :1;
[; ;pic18lf46k22.h: 12430: unsigned :1;
[; ;pic18lf46k22.h: 12431: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 12432: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 12433: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 12434: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 12435: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 12436: };
[; ;pic18lf46k22.h: 12437: struct {
[; ;pic18lf46k22.h: 12438: unsigned :4;
[; ;pic18lf46k22.h: 12439: unsigned SCKP :1;
[; ;pic18lf46k22.h: 12440: };
[; ;pic18lf46k22.h: 12441: struct {
[; ;pic18lf46k22.h: 12442: unsigned ABDEN1 :1;
[; ;pic18lf46k22.h: 12443: unsigned WUE1 :1;
[; ;pic18lf46k22.h: 12444: unsigned :1;
[; ;pic18lf46k22.h: 12445: unsigned BRG161 :1;
[; ;pic18lf46k22.h: 12446: unsigned SCKP1 :1;
[; ;pic18lf46k22.h: 12447: unsigned DTRXP1 :1;
[; ;pic18lf46k22.h: 12448: unsigned RCIDL1 :1;
[; ;pic18lf46k22.h: 12449: unsigned ABDOVF1 :1;
[; ;pic18lf46k22.h: 12450: };
[; ;pic18lf46k22.h: 12451: struct {
[; ;pic18lf46k22.h: 12452: unsigned :4;
[; ;pic18lf46k22.h: 12453: unsigned TXCKP :1;
[; ;pic18lf46k22.h: 12454: unsigned RXDTP :1;
[; ;pic18lf46k22.h: 12455: unsigned RCMT :1;
[; ;pic18lf46k22.h: 12456: };
[; ;pic18lf46k22.h: 12457: struct {
[; ;pic18lf46k22.h: 12458: unsigned :4;
[; ;pic18lf46k22.h: 12459: unsigned TXCKP1 :1;
[; ;pic18lf46k22.h: 12460: unsigned RXDTP1 :1;
[; ;pic18lf46k22.h: 12461: unsigned RCMT1 :1;
[; ;pic18lf46k22.h: 12462: };
[; ;pic18lf46k22.h: 12463: struct {
[; ;pic18lf46k22.h: 12464: unsigned :5;
[; ;pic18lf46k22.h: 12465: unsigned RXCKP :1;
[; ;pic18lf46k22.h: 12466: };
[; ;pic18lf46k22.h: 12467: struct {
[; ;pic18lf46k22.h: 12468: unsigned :1;
[; ;pic18lf46k22.h: 12469: unsigned W4E :1;
[; ;pic18lf46k22.h: 12470: };
[; ;pic18lf46k22.h: 12471: } BAUDCON1bits_t;
[; ;pic18lf46k22.h: 12472: extern volatile BAUDCON1bits_t BAUDCON1bits __at(0xFB8);
[; ;pic18lf46k22.h: 12590: typedef union {
[; ;pic18lf46k22.h: 12591: struct {
[; ;pic18lf46k22.h: 12592: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 12593: unsigned WUE :1;
[; ;pic18lf46k22.h: 12594: unsigned :1;
[; ;pic18lf46k22.h: 12595: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 12596: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 12597: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 12598: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 12599: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 12600: };
[; ;pic18lf46k22.h: 12601: struct {
[; ;pic18lf46k22.h: 12602: unsigned :4;
[; ;pic18lf46k22.h: 12603: unsigned SCKP :1;
[; ;pic18lf46k22.h: 12604: };
[; ;pic18lf46k22.h: 12605: struct {
[; ;pic18lf46k22.h: 12606: unsigned ABDEN1 :1;
[; ;pic18lf46k22.h: 12607: unsigned WUE1 :1;
[; ;pic18lf46k22.h: 12608: unsigned :1;
[; ;pic18lf46k22.h: 12609: unsigned BRG161 :1;
[; ;pic18lf46k22.h: 12610: unsigned SCKP1 :1;
[; ;pic18lf46k22.h: 12611: unsigned DTRXP1 :1;
[; ;pic18lf46k22.h: 12612: unsigned RCIDL1 :1;
[; ;pic18lf46k22.h: 12613: unsigned ABDOVF1 :1;
[; ;pic18lf46k22.h: 12614: };
[; ;pic18lf46k22.h: 12615: struct {
[; ;pic18lf46k22.h: 12616: unsigned :4;
[; ;pic18lf46k22.h: 12617: unsigned TXCKP :1;
[; ;pic18lf46k22.h: 12618: unsigned RXDTP :1;
[; ;pic18lf46k22.h: 12619: unsigned RCMT :1;
[; ;pic18lf46k22.h: 12620: };
[; ;pic18lf46k22.h: 12621: struct {
[; ;pic18lf46k22.h: 12622: unsigned :4;
[; ;pic18lf46k22.h: 12623: unsigned TXCKP1 :1;
[; ;pic18lf46k22.h: 12624: unsigned RXDTP1 :1;
[; ;pic18lf46k22.h: 12625: unsigned RCMT1 :1;
[; ;pic18lf46k22.h: 12626: };
[; ;pic18lf46k22.h: 12627: struct {
[; ;pic18lf46k22.h: 12628: unsigned :5;
[; ;pic18lf46k22.h: 12629: unsigned RXCKP :1;
[; ;pic18lf46k22.h: 12630: };
[; ;pic18lf46k22.h: 12631: struct {
[; ;pic18lf46k22.h: 12632: unsigned :1;
[; ;pic18lf46k22.h: 12633: unsigned W4E :1;
[; ;pic18lf46k22.h: 12634: };
[; ;pic18lf46k22.h: 12635: } BAUDCONbits_t;
[; ;pic18lf46k22.h: 12636: extern volatile BAUDCONbits_t BAUDCONbits __at(0xFB8);
[; ;pic18lf46k22.h: 12753: typedef union {
[; ;pic18lf46k22.h: 12754: struct {
[; ;pic18lf46k22.h: 12755: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 12756: unsigned WUE :1;
[; ;pic18lf46k22.h: 12757: unsigned :1;
[; ;pic18lf46k22.h: 12758: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 12759: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 12760: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 12761: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 12762: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 12763: };
[; ;pic18lf46k22.h: 12764: struct {
[; ;pic18lf46k22.h: 12765: unsigned :4;
[; ;pic18lf46k22.h: 12766: unsigned SCKP :1;
[; ;pic18lf46k22.h: 12767: };
[; ;pic18lf46k22.h: 12768: struct {
[; ;pic18lf46k22.h: 12769: unsigned ABDEN1 :1;
[; ;pic18lf46k22.h: 12770: unsigned WUE1 :1;
[; ;pic18lf46k22.h: 12771: unsigned :1;
[; ;pic18lf46k22.h: 12772: unsigned BRG161 :1;
[; ;pic18lf46k22.h: 12773: unsigned SCKP1 :1;
[; ;pic18lf46k22.h: 12774: unsigned DTRXP1 :1;
[; ;pic18lf46k22.h: 12775: unsigned RCIDL1 :1;
[; ;pic18lf46k22.h: 12776: unsigned ABDOVF1 :1;
[; ;pic18lf46k22.h: 12777: };
[; ;pic18lf46k22.h: 12778: struct {
[; ;pic18lf46k22.h: 12779: unsigned :4;
[; ;pic18lf46k22.h: 12780: unsigned TXCKP :1;
[; ;pic18lf46k22.h: 12781: unsigned RXDTP :1;
[; ;pic18lf46k22.h: 12782: unsigned RCMT :1;
[; ;pic18lf46k22.h: 12783: };
[; ;pic18lf46k22.h: 12784: struct {
[; ;pic18lf46k22.h: 12785: unsigned :4;
[; ;pic18lf46k22.h: 12786: unsigned TXCKP1 :1;
[; ;pic18lf46k22.h: 12787: unsigned RXDTP1 :1;
[; ;pic18lf46k22.h: 12788: unsigned RCMT1 :1;
[; ;pic18lf46k22.h: 12789: };
[; ;pic18lf46k22.h: 12790: struct {
[; ;pic18lf46k22.h: 12791: unsigned :5;
[; ;pic18lf46k22.h: 12792: unsigned RXCKP :1;
[; ;pic18lf46k22.h: 12793: };
[; ;pic18lf46k22.h: 12794: struct {
[; ;pic18lf46k22.h: 12795: unsigned :1;
[; ;pic18lf46k22.h: 12796: unsigned W4E :1;
[; ;pic18lf46k22.h: 12797: };
[; ;pic18lf46k22.h: 12798: } BAUDCTLbits_t;
[; ;pic18lf46k22.h: 12799: extern volatile BAUDCTLbits_t BAUDCTLbits __at(0xFB8);
[; ;pic18lf46k22.h: 12916: typedef union {
[; ;pic18lf46k22.h: 12917: struct {
[; ;pic18lf46k22.h: 12918: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 12919: unsigned WUE :1;
[; ;pic18lf46k22.h: 12920: unsigned :1;
[; ;pic18lf46k22.h: 12921: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 12922: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 12923: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 12924: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 12925: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 12926: };
[; ;pic18lf46k22.h: 12927: struct {
[; ;pic18lf46k22.h: 12928: unsigned :4;
[; ;pic18lf46k22.h: 12929: unsigned SCKP :1;
[; ;pic18lf46k22.h: 12930: };
[; ;pic18lf46k22.h: 12931: struct {
[; ;pic18lf46k22.h: 12932: unsigned ABDEN1 :1;
[; ;pic18lf46k22.h: 12933: unsigned WUE1 :1;
[; ;pic18lf46k22.h: 12934: unsigned :1;
[; ;pic18lf46k22.h: 12935: unsigned BRG161 :1;
[; ;pic18lf46k22.h: 12936: unsigned SCKP1 :1;
[; ;pic18lf46k22.h: 12937: unsigned DTRXP1 :1;
[; ;pic18lf46k22.h: 12938: unsigned RCIDL1 :1;
[; ;pic18lf46k22.h: 12939: unsigned ABDOVF1 :1;
[; ;pic18lf46k22.h: 12940: };
[; ;pic18lf46k22.h: 12941: struct {
[; ;pic18lf46k22.h: 12942: unsigned :4;
[; ;pic18lf46k22.h: 12943: unsigned TXCKP :1;
[; ;pic18lf46k22.h: 12944: unsigned RXDTP :1;
[; ;pic18lf46k22.h: 12945: unsigned RCMT :1;
[; ;pic18lf46k22.h: 12946: };
[; ;pic18lf46k22.h: 12947: struct {
[; ;pic18lf46k22.h: 12948: unsigned :4;
[; ;pic18lf46k22.h: 12949: unsigned TXCKP1 :1;
[; ;pic18lf46k22.h: 12950: unsigned RXDTP1 :1;
[; ;pic18lf46k22.h: 12951: unsigned RCMT1 :1;
[; ;pic18lf46k22.h: 12952: };
[; ;pic18lf46k22.h: 12953: struct {
[; ;pic18lf46k22.h: 12954: unsigned :5;
[; ;pic18lf46k22.h: 12955: unsigned RXCKP :1;
[; ;pic18lf46k22.h: 12956: };
[; ;pic18lf46k22.h: 12957: struct {
[; ;pic18lf46k22.h: 12958: unsigned :1;
[; ;pic18lf46k22.h: 12959: unsigned W4E :1;
[; ;pic18lf46k22.h: 12960: };
[; ;pic18lf46k22.h: 12961: } BAUD1CONbits_t;
[; ;pic18lf46k22.h: 12962: extern volatile BAUD1CONbits_t BAUD1CONbits __at(0xFB8);
[; ;pic18lf46k22.h: 13082: extern volatile unsigned char PSTR1CON __at(0xFB9);
"13084
[; ;pic18lf46k22.h: 13084: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18lf46k22.h: 13087: extern volatile unsigned char PSTRCON __at(0xFB9);
"13089
[; ;pic18lf46k22.h: 13089: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18lf46k22.h: 13092: typedef union {
[; ;pic18lf46k22.h: 13093: struct {
[; ;pic18lf46k22.h: 13094: unsigned STR1A :1;
[; ;pic18lf46k22.h: 13095: unsigned STR1B :1;
[; ;pic18lf46k22.h: 13096: unsigned STR1C :1;
[; ;pic18lf46k22.h: 13097: unsigned STR1D :1;
[; ;pic18lf46k22.h: 13098: unsigned STR1SYNC :1;
[; ;pic18lf46k22.h: 13099: };
[; ;pic18lf46k22.h: 13100: struct {
[; ;pic18lf46k22.h: 13101: unsigned STRA :1;
[; ;pic18lf46k22.h: 13102: unsigned STRB :1;
[; ;pic18lf46k22.h: 13103: unsigned STRC :1;
[; ;pic18lf46k22.h: 13104: unsigned STRD :1;
[; ;pic18lf46k22.h: 13105: unsigned STRSYNC :1;
[; ;pic18lf46k22.h: 13106: };
[; ;pic18lf46k22.h: 13107: } PSTR1CONbits_t;
[; ;pic18lf46k22.h: 13108: extern volatile PSTR1CONbits_t PSTR1CONbits __at(0xFB9);
[; ;pic18lf46k22.h: 13161: typedef union {
[; ;pic18lf46k22.h: 13162: struct {
[; ;pic18lf46k22.h: 13163: unsigned STR1A :1;
[; ;pic18lf46k22.h: 13164: unsigned STR1B :1;
[; ;pic18lf46k22.h: 13165: unsigned STR1C :1;
[; ;pic18lf46k22.h: 13166: unsigned STR1D :1;
[; ;pic18lf46k22.h: 13167: unsigned STR1SYNC :1;
[; ;pic18lf46k22.h: 13168: };
[; ;pic18lf46k22.h: 13169: struct {
[; ;pic18lf46k22.h: 13170: unsigned STRA :1;
[; ;pic18lf46k22.h: 13171: unsigned STRB :1;
[; ;pic18lf46k22.h: 13172: unsigned STRC :1;
[; ;pic18lf46k22.h: 13173: unsigned STRD :1;
[; ;pic18lf46k22.h: 13174: unsigned STRSYNC :1;
[; ;pic18lf46k22.h: 13175: };
[; ;pic18lf46k22.h: 13176: } PSTRCONbits_t;
[; ;pic18lf46k22.h: 13177: extern volatile PSTRCONbits_t PSTRCONbits __at(0xFB9);
[; ;pic18lf46k22.h: 13232: extern volatile unsigned char T2CON __at(0xFBA);
"13234
[; ;pic18lf46k22.h: 13234: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18lf46k22.h: 13237: typedef union {
[; ;pic18lf46k22.h: 13238: struct {
[; ;pic18lf46k22.h: 13239: unsigned T2CKPS :2;
[; ;pic18lf46k22.h: 13240: unsigned TMR2ON :1;
[; ;pic18lf46k22.h: 13241: unsigned T2OUTPS :4;
[; ;pic18lf46k22.h: 13242: };
[; ;pic18lf46k22.h: 13243: struct {
[; ;pic18lf46k22.h: 13244: unsigned T2CKPS0 :1;
[; ;pic18lf46k22.h: 13245: unsigned T2CKPS1 :1;
[; ;pic18lf46k22.h: 13246: unsigned :1;
[; ;pic18lf46k22.h: 13247: unsigned T2OUTPS0 :1;
[; ;pic18lf46k22.h: 13248: unsigned T2OUTPS1 :1;
[; ;pic18lf46k22.h: 13249: unsigned T2OUTPS2 :1;
[; ;pic18lf46k22.h: 13250: unsigned T2OUTPS3 :1;
[; ;pic18lf46k22.h: 13251: };
[; ;pic18lf46k22.h: 13252: } T2CONbits_t;
[; ;pic18lf46k22.h: 13253: extern volatile T2CONbits_t T2CONbits __at(0xFBA);
[; ;pic18lf46k22.h: 13303: extern volatile unsigned char PR2 __at(0xFBB);
"13305
[; ;pic18lf46k22.h: 13305: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18lf46k22.h: 13308: typedef union {
[; ;pic18lf46k22.h: 13309: struct {
[; ;pic18lf46k22.h: 13310: unsigned PR2 :8;
[; ;pic18lf46k22.h: 13311: };
[; ;pic18lf46k22.h: 13312: } PR2bits_t;
[; ;pic18lf46k22.h: 13313: extern volatile PR2bits_t PR2bits __at(0xFBB);
[; ;pic18lf46k22.h: 13323: extern volatile unsigned char TMR2 __at(0xFBC);
"13325
[; ;pic18lf46k22.h: 13325: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18lf46k22.h: 13328: typedef union {
[; ;pic18lf46k22.h: 13329: struct {
[; ;pic18lf46k22.h: 13330: unsigned TMR2 :8;
[; ;pic18lf46k22.h: 13331: };
[; ;pic18lf46k22.h: 13332: } TMR2bits_t;
[; ;pic18lf46k22.h: 13333: extern volatile TMR2bits_t TMR2bits __at(0xFBC);
[; ;pic18lf46k22.h: 13343: extern volatile unsigned char CCP1CON __at(0xFBD);
"13345
[; ;pic18lf46k22.h: 13345: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18lf46k22.h: 13348: typedef union {
[; ;pic18lf46k22.h: 13349: struct {
[; ;pic18lf46k22.h: 13350: unsigned CCP1M :4;
[; ;pic18lf46k22.h: 13351: unsigned DC1B :2;
[; ;pic18lf46k22.h: 13352: unsigned P1M :2;
[; ;pic18lf46k22.h: 13353: };
[; ;pic18lf46k22.h: 13354: struct {
[; ;pic18lf46k22.h: 13355: unsigned CCP1M0 :1;
[; ;pic18lf46k22.h: 13356: unsigned CCP1M1 :1;
[; ;pic18lf46k22.h: 13357: unsigned CCP1M2 :1;
[; ;pic18lf46k22.h: 13358: unsigned CCP1M3 :1;
[; ;pic18lf46k22.h: 13359: unsigned DC1B0 :1;
[; ;pic18lf46k22.h: 13360: unsigned DC1B1 :1;
[; ;pic18lf46k22.h: 13361: unsigned P1M0 :1;
[; ;pic18lf46k22.h: 13362: unsigned P1M1 :1;
[; ;pic18lf46k22.h: 13363: };
[; ;pic18lf46k22.h: 13364: } CCP1CONbits_t;
[; ;pic18lf46k22.h: 13365: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFBD);
[; ;pic18lf46k22.h: 13425: extern volatile unsigned short CCPR1 __at(0xFBE);
"13427
[; ;pic18lf46k22.h: 13427: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18lf46k22.h: 13432: extern volatile unsigned char CCPR1L __at(0xFBE);
"13434
[; ;pic18lf46k22.h: 13434: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18lf46k22.h: 13437: typedef union {
[; ;pic18lf46k22.h: 13438: struct {
[; ;pic18lf46k22.h: 13439: unsigned CCPR1L :8;
[; ;pic18lf46k22.h: 13440: };
[; ;pic18lf46k22.h: 13441: } CCPR1Lbits_t;
[; ;pic18lf46k22.h: 13442: extern volatile CCPR1Lbits_t CCPR1Lbits __at(0xFBE);
[; ;pic18lf46k22.h: 13452: extern volatile unsigned char CCPR1H __at(0xFBF);
"13454
[; ;pic18lf46k22.h: 13454: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18lf46k22.h: 13457: typedef union {
[; ;pic18lf46k22.h: 13458: struct {
[; ;pic18lf46k22.h: 13459: unsigned CCPR1H :8;
[; ;pic18lf46k22.h: 13460: };
[; ;pic18lf46k22.h: 13461: } CCPR1Hbits_t;
[; ;pic18lf46k22.h: 13462: extern volatile CCPR1Hbits_t CCPR1Hbits __at(0xFBF);
[; ;pic18lf46k22.h: 13472: extern volatile unsigned char ADCON2 __at(0xFC0);
"13474
[; ;pic18lf46k22.h: 13474: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18lf46k22.h: 13477: typedef union {
[; ;pic18lf46k22.h: 13478: struct {
[; ;pic18lf46k22.h: 13479: unsigned ADCS :3;
[; ;pic18lf46k22.h: 13480: unsigned ACQT :3;
[; ;pic18lf46k22.h: 13481: unsigned :1;
[; ;pic18lf46k22.h: 13482: unsigned ADFM :1;
[; ;pic18lf46k22.h: 13483: };
[; ;pic18lf46k22.h: 13484: struct {
[; ;pic18lf46k22.h: 13485: unsigned ADCS0 :1;
[; ;pic18lf46k22.h: 13486: unsigned ADCS1 :1;
[; ;pic18lf46k22.h: 13487: unsigned ADCS2 :1;
[; ;pic18lf46k22.h: 13488: unsigned ACQT0 :1;
[; ;pic18lf46k22.h: 13489: unsigned ACQT1 :1;
[; ;pic18lf46k22.h: 13490: unsigned ACQT2 :1;
[; ;pic18lf46k22.h: 13491: };
[; ;pic18lf46k22.h: 13492: } ADCON2bits_t;
[; ;pic18lf46k22.h: 13493: extern volatile ADCON2bits_t ADCON2bits __at(0xFC0);
[; ;pic18lf46k22.h: 13543: extern volatile unsigned char ADCON1 __at(0xFC1);
"13545
[; ;pic18lf46k22.h: 13545: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18lf46k22.h: 13548: typedef union {
[; ;pic18lf46k22.h: 13549: struct {
[; ;pic18lf46k22.h: 13550: unsigned NVCFG :2;
[; ;pic18lf46k22.h: 13551: unsigned PVCFG :2;
[; ;pic18lf46k22.h: 13552: unsigned :3;
[; ;pic18lf46k22.h: 13553: unsigned TRIGSEL :1;
[; ;pic18lf46k22.h: 13554: };
[; ;pic18lf46k22.h: 13555: struct {
[; ;pic18lf46k22.h: 13556: unsigned NVCFG0 :1;
[; ;pic18lf46k22.h: 13557: unsigned NVCFG1 :1;
[; ;pic18lf46k22.h: 13558: unsigned PVCFG0 :1;
[; ;pic18lf46k22.h: 13559: unsigned PVCFG1 :1;
[; ;pic18lf46k22.h: 13560: };
[; ;pic18lf46k22.h: 13561: struct {
[; ;pic18lf46k22.h: 13562: unsigned :3;
[; ;pic18lf46k22.h: 13563: unsigned CHSN3 :1;
[; ;pic18lf46k22.h: 13564: };
[; ;pic18lf46k22.h: 13565: } ADCON1bits_t;
[; ;pic18lf46k22.h: 13566: extern volatile ADCON1bits_t ADCON1bits __at(0xFC1);
[; ;pic18lf46k22.h: 13611: extern volatile unsigned char ADCON0 __at(0xFC2);
"13613
[; ;pic18lf46k22.h: 13613: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18lf46k22.h: 13616: typedef union {
[; ;pic18lf46k22.h: 13617: struct {
[; ;pic18lf46k22.h: 13618: unsigned :1;
[; ;pic18lf46k22.h: 13619: unsigned GO_NOT_DONE :1;
[; ;pic18lf46k22.h: 13620: };
[; ;pic18lf46k22.h: 13621: struct {
[; ;pic18lf46k22.h: 13622: unsigned ADON :1;
[; ;pic18lf46k22.h: 13623: unsigned GO_nDONE :1;
[; ;pic18lf46k22.h: 13624: unsigned CHS :5;
[; ;pic18lf46k22.h: 13625: };
[; ;pic18lf46k22.h: 13626: struct {
[; ;pic18lf46k22.h: 13627: unsigned :1;
[; ;pic18lf46k22.h: 13628: unsigned GO :1;
[; ;pic18lf46k22.h: 13629: unsigned CHS0 :1;
[; ;pic18lf46k22.h: 13630: unsigned CHS1 :1;
[; ;pic18lf46k22.h: 13631: unsigned CHS2 :1;
[; ;pic18lf46k22.h: 13632: unsigned CHS3 :1;
[; ;pic18lf46k22.h: 13633: unsigned CHS4 :1;
[; ;pic18lf46k22.h: 13634: };
[; ;pic18lf46k22.h: 13635: struct {
[; ;pic18lf46k22.h: 13636: unsigned :1;
[; ;pic18lf46k22.h: 13637: unsigned DONE :1;
[; ;pic18lf46k22.h: 13638: };
[; ;pic18lf46k22.h: 13639: struct {
[; ;pic18lf46k22.h: 13640: unsigned :1;
[; ;pic18lf46k22.h: 13641: unsigned NOT_DONE :1;
[; ;pic18lf46k22.h: 13642: };
[; ;pic18lf46k22.h: 13643: struct {
[; ;pic18lf46k22.h: 13644: unsigned :1;
[; ;pic18lf46k22.h: 13645: unsigned nDONE :1;
[; ;pic18lf46k22.h: 13646: };
[; ;pic18lf46k22.h: 13647: struct {
[; ;pic18lf46k22.h: 13648: unsigned :1;
[; ;pic18lf46k22.h: 13649: unsigned GO_DONE :1;
[; ;pic18lf46k22.h: 13650: };
[; ;pic18lf46k22.h: 13651: struct {
[; ;pic18lf46k22.h: 13652: unsigned :1;
[; ;pic18lf46k22.h: 13653: unsigned GODONE :1;
[; ;pic18lf46k22.h: 13654: };
[; ;pic18lf46k22.h: 13655: } ADCON0bits_t;
[; ;pic18lf46k22.h: 13656: extern volatile ADCON0bits_t ADCON0bits __at(0xFC2);
[; ;pic18lf46k22.h: 13736: extern volatile unsigned short ADRES __at(0xFC3);
"13738
[; ;pic18lf46k22.h: 13738: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18lf46k22.h: 13743: extern volatile unsigned char ADRESL __at(0xFC3);
"13745
[; ;pic18lf46k22.h: 13745: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18lf46k22.h: 13748: typedef union {
[; ;pic18lf46k22.h: 13749: struct {
[; ;pic18lf46k22.h: 13750: unsigned ADRESL :8;
[; ;pic18lf46k22.h: 13751: };
[; ;pic18lf46k22.h: 13752: } ADRESLbits_t;
[; ;pic18lf46k22.h: 13753: extern volatile ADRESLbits_t ADRESLbits __at(0xFC3);
[; ;pic18lf46k22.h: 13763: extern volatile unsigned char ADRESH __at(0xFC4);
"13765
[; ;pic18lf46k22.h: 13765: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18lf46k22.h: 13768: typedef union {
[; ;pic18lf46k22.h: 13769: struct {
[; ;pic18lf46k22.h: 13770: unsigned ADRESH :8;
[; ;pic18lf46k22.h: 13771: };
[; ;pic18lf46k22.h: 13772: } ADRESHbits_t;
[; ;pic18lf46k22.h: 13773: extern volatile ADRESHbits_t ADRESHbits __at(0xFC4);
[; ;pic18lf46k22.h: 13783: extern volatile unsigned char SSP1CON2 __at(0xFC5);
"13785
[; ;pic18lf46k22.h: 13785: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18lf46k22.h: 13788: extern volatile unsigned char SSPCON2 __at(0xFC5);
"13790
[; ;pic18lf46k22.h: 13790: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18lf46k22.h: 13793: typedef union {
[; ;pic18lf46k22.h: 13794: struct {
[; ;pic18lf46k22.h: 13795: unsigned SEN :1;
[; ;pic18lf46k22.h: 13796: unsigned RSEN :1;
[; ;pic18lf46k22.h: 13797: unsigned PEN :1;
[; ;pic18lf46k22.h: 13798: unsigned RCEN :1;
[; ;pic18lf46k22.h: 13799: unsigned ACKEN :1;
[; ;pic18lf46k22.h: 13800: unsigned ACKDT :1;
[; ;pic18lf46k22.h: 13801: unsigned ACKSTAT :1;
[; ;pic18lf46k22.h: 13802: unsigned GCEN :1;
[; ;pic18lf46k22.h: 13803: };
[; ;pic18lf46k22.h: 13804: struct {
[; ;pic18lf46k22.h: 13805: unsigned SEN1 :1;
[; ;pic18lf46k22.h: 13806: unsigned ADMSK1 :1;
[; ;pic18lf46k22.h: 13807: unsigned ADMSK2 :1;
[; ;pic18lf46k22.h: 13808: unsigned ADMSK3 :1;
[; ;pic18lf46k22.h: 13809: unsigned ACKEN1 :1;
[; ;pic18lf46k22.h: 13810: unsigned ACKDT1 :1;
[; ;pic18lf46k22.h: 13811: unsigned ACKSTAT1 :1;
[; ;pic18lf46k22.h: 13812: unsigned GCEN1 :1;
[; ;pic18lf46k22.h: 13813: };
[; ;pic18lf46k22.h: 13814: struct {
[; ;pic18lf46k22.h: 13815: unsigned :1;
[; ;pic18lf46k22.h: 13816: unsigned ADMSK11 :1;
[; ;pic18lf46k22.h: 13817: unsigned ADMSK21 :1;
[; ;pic18lf46k22.h: 13818: unsigned ADMSK31 :1;
[; ;pic18lf46k22.h: 13819: unsigned ADMSK4 :1;
[; ;pic18lf46k22.h: 13820: unsigned ADMSK5 :1;
[; ;pic18lf46k22.h: 13821: };
[; ;pic18lf46k22.h: 13822: struct {
[; ;pic18lf46k22.h: 13823: unsigned :1;
[; ;pic18lf46k22.h: 13824: unsigned RSEN1 :1;
[; ;pic18lf46k22.h: 13825: unsigned PEN1 :1;
[; ;pic18lf46k22.h: 13826: unsigned RCEN1 :1;
[; ;pic18lf46k22.h: 13827: unsigned ADMSK41 :1;
[; ;pic18lf46k22.h: 13828: unsigned ADMSK51 :1;
[; ;pic18lf46k22.h: 13829: };
[; ;pic18lf46k22.h: 13830: } SSP1CON2bits_t;
[; ;pic18lf46k22.h: 13831: extern volatile SSP1CON2bits_t SSP1CON2bits __at(0xFC5);
[; ;pic18lf46k22.h: 13964: typedef union {
[; ;pic18lf46k22.h: 13965: struct {
[; ;pic18lf46k22.h: 13966: unsigned SEN :1;
[; ;pic18lf46k22.h: 13967: unsigned RSEN :1;
[; ;pic18lf46k22.h: 13968: unsigned PEN :1;
[; ;pic18lf46k22.h: 13969: unsigned RCEN :1;
[; ;pic18lf46k22.h: 13970: unsigned ACKEN :1;
[; ;pic18lf46k22.h: 13971: unsigned ACKDT :1;
[; ;pic18lf46k22.h: 13972: unsigned ACKSTAT :1;
[; ;pic18lf46k22.h: 13973: unsigned GCEN :1;
[; ;pic18lf46k22.h: 13974: };
[; ;pic18lf46k22.h: 13975: struct {
[; ;pic18lf46k22.h: 13976: unsigned SEN1 :1;
[; ;pic18lf46k22.h: 13977: unsigned ADMSK1 :1;
[; ;pic18lf46k22.h: 13978: unsigned ADMSK2 :1;
[; ;pic18lf46k22.h: 13979: unsigned ADMSK3 :1;
[; ;pic18lf46k22.h: 13980: unsigned ACKEN1 :1;
[; ;pic18lf46k22.h: 13981: unsigned ACKDT1 :1;
[; ;pic18lf46k22.h: 13982: unsigned ACKSTAT1 :1;
[; ;pic18lf46k22.h: 13983: unsigned GCEN1 :1;
[; ;pic18lf46k22.h: 13984: };
[; ;pic18lf46k22.h: 13985: struct {
[; ;pic18lf46k22.h: 13986: unsigned :1;
[; ;pic18lf46k22.h: 13987: unsigned ADMSK11 :1;
[; ;pic18lf46k22.h: 13988: unsigned ADMSK21 :1;
[; ;pic18lf46k22.h: 13989: unsigned ADMSK31 :1;
[; ;pic18lf46k22.h: 13990: unsigned ADMSK4 :1;
[; ;pic18lf46k22.h: 13991: unsigned ADMSK5 :1;
[; ;pic18lf46k22.h: 13992: };
[; ;pic18lf46k22.h: 13993: struct {
[; ;pic18lf46k22.h: 13994: unsigned :1;
[; ;pic18lf46k22.h: 13995: unsigned RSEN1 :1;
[; ;pic18lf46k22.h: 13996: unsigned PEN1 :1;
[; ;pic18lf46k22.h: 13997: unsigned RCEN1 :1;
[; ;pic18lf46k22.h: 13998: unsigned ADMSK41 :1;
[; ;pic18lf46k22.h: 13999: unsigned ADMSK51 :1;
[; ;pic18lf46k22.h: 14000: };
[; ;pic18lf46k22.h: 14001: } SSPCON2bits_t;
[; ;pic18lf46k22.h: 14002: extern volatile SSPCON2bits_t SSPCON2bits __at(0xFC5);
[; ;pic18lf46k22.h: 14137: extern volatile unsigned char SSP1CON1 __at(0xFC6);
"14139
[; ;pic18lf46k22.h: 14139: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18lf46k22.h: 14142: extern volatile unsigned char SSPCON1 __at(0xFC6);
"14144
[; ;pic18lf46k22.h: 14144: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18lf46k22.h: 14147: typedef union {
[; ;pic18lf46k22.h: 14148: struct {
[; ;pic18lf46k22.h: 14149: unsigned SSPM :4;
[; ;pic18lf46k22.h: 14150: unsigned CKP :1;
[; ;pic18lf46k22.h: 14151: unsigned SSPEN :1;
[; ;pic18lf46k22.h: 14152: unsigned SSPOV :1;
[; ;pic18lf46k22.h: 14153: unsigned WCOL :1;
[; ;pic18lf46k22.h: 14154: };
[; ;pic18lf46k22.h: 14155: struct {
[; ;pic18lf46k22.h: 14156: unsigned SSPM0 :1;
[; ;pic18lf46k22.h: 14157: unsigned SSPM1 :1;
[; ;pic18lf46k22.h: 14158: unsigned SSPM2 :1;
[; ;pic18lf46k22.h: 14159: unsigned SSPM3 :1;
[; ;pic18lf46k22.h: 14160: };
[; ;pic18lf46k22.h: 14161: struct {
[; ;pic18lf46k22.h: 14162: unsigned SSPM01 :1;
[; ;pic18lf46k22.h: 14163: unsigned SSPM11 :1;
[; ;pic18lf46k22.h: 14164: unsigned SSPM21 :1;
[; ;pic18lf46k22.h: 14165: unsigned SSPM31 :1;
[; ;pic18lf46k22.h: 14166: unsigned CKP1 :1;
[; ;pic18lf46k22.h: 14167: unsigned SSPEN1 :1;
[; ;pic18lf46k22.h: 14168: unsigned SSPOV1 :1;
[; ;pic18lf46k22.h: 14169: unsigned WCOL1 :1;
[; ;pic18lf46k22.h: 14170: };
[; ;pic18lf46k22.h: 14171: } SSP1CON1bits_t;
[; ;pic18lf46k22.h: 14172: extern volatile SSP1CON1bits_t SSP1CON1bits __at(0xFC6);
[; ;pic18lf46k22.h: 14260: typedef union {
[; ;pic18lf46k22.h: 14261: struct {
[; ;pic18lf46k22.h: 14262: unsigned SSPM :4;
[; ;pic18lf46k22.h: 14263: unsigned CKP :1;
[; ;pic18lf46k22.h: 14264: unsigned SSPEN :1;
[; ;pic18lf46k22.h: 14265: unsigned SSPOV :1;
[; ;pic18lf46k22.h: 14266: unsigned WCOL :1;
[; ;pic18lf46k22.h: 14267: };
[; ;pic18lf46k22.h: 14268: struct {
[; ;pic18lf46k22.h: 14269: unsigned SSPM0 :1;
[; ;pic18lf46k22.h: 14270: unsigned SSPM1 :1;
[; ;pic18lf46k22.h: 14271: unsigned SSPM2 :1;
[; ;pic18lf46k22.h: 14272: unsigned SSPM3 :1;
[; ;pic18lf46k22.h: 14273: };
[; ;pic18lf46k22.h: 14274: struct {
[; ;pic18lf46k22.h: 14275: unsigned SSPM01 :1;
[; ;pic18lf46k22.h: 14276: unsigned SSPM11 :1;
[; ;pic18lf46k22.h: 14277: unsigned SSPM21 :1;
[; ;pic18lf46k22.h: 14278: unsigned SSPM31 :1;
[; ;pic18lf46k22.h: 14279: unsigned CKP1 :1;
[; ;pic18lf46k22.h: 14280: unsigned SSPEN1 :1;
[; ;pic18lf46k22.h: 14281: unsigned SSPOV1 :1;
[; ;pic18lf46k22.h: 14282: unsigned WCOL1 :1;
[; ;pic18lf46k22.h: 14283: };
[; ;pic18lf46k22.h: 14284: } SSPCON1bits_t;
[; ;pic18lf46k22.h: 14285: extern volatile SSPCON1bits_t SSPCON1bits __at(0xFC6);
[; ;pic18lf46k22.h: 14375: extern volatile unsigned char SSP1STAT __at(0xFC7);
"14377
[; ;pic18lf46k22.h: 14377: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18lf46k22.h: 14380: extern volatile unsigned char SSPSTAT __at(0xFC7);
"14382
[; ;pic18lf46k22.h: 14382: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18lf46k22.h: 14385: typedef union {
[; ;pic18lf46k22.h: 14386: struct {
[; ;pic18lf46k22.h: 14387: unsigned :2;
[; ;pic18lf46k22.h: 14388: unsigned R_NOT_W :1;
[; ;pic18lf46k22.h: 14389: };
[; ;pic18lf46k22.h: 14390: struct {
[; ;pic18lf46k22.h: 14391: unsigned :5;
[; ;pic18lf46k22.h: 14392: unsigned D_NOT_A :1;
[; ;pic18lf46k22.h: 14393: };
[; ;pic18lf46k22.h: 14394: struct {
[; ;pic18lf46k22.h: 14395: unsigned BF :1;
[; ;pic18lf46k22.h: 14396: unsigned UA :1;
[; ;pic18lf46k22.h: 14397: unsigned R_nW :1;
[; ;pic18lf46k22.h: 14398: unsigned S :1;
[; ;pic18lf46k22.h: 14399: unsigned P :1;
[; ;pic18lf46k22.h: 14400: unsigned D_nA :1;
[; ;pic18lf46k22.h: 14401: unsigned CKE :1;
[; ;pic18lf46k22.h: 14402: unsigned SMP :1;
[; ;pic18lf46k22.h: 14403: };
[; ;pic18lf46k22.h: 14404: struct {
[; ;pic18lf46k22.h: 14405: unsigned :2;
[; ;pic18lf46k22.h: 14406: unsigned R :1;
[; ;pic18lf46k22.h: 14407: unsigned :2;
[; ;pic18lf46k22.h: 14408: unsigned D :1;
[; ;pic18lf46k22.h: 14409: };
[; ;pic18lf46k22.h: 14410: struct {
[; ;pic18lf46k22.h: 14411: unsigned :2;
[; ;pic18lf46k22.h: 14412: unsigned W :1;
[; ;pic18lf46k22.h: 14413: unsigned :2;
[; ;pic18lf46k22.h: 14414: unsigned A :1;
[; ;pic18lf46k22.h: 14415: };
[; ;pic18lf46k22.h: 14416: struct {
[; ;pic18lf46k22.h: 14417: unsigned :2;
[; ;pic18lf46k22.h: 14418: unsigned nW :1;
[; ;pic18lf46k22.h: 14419: unsigned :2;
[; ;pic18lf46k22.h: 14420: unsigned nA :1;
[; ;pic18lf46k22.h: 14421: };
[; ;pic18lf46k22.h: 14422: struct {
[; ;pic18lf46k22.h: 14423: unsigned :2;
[; ;pic18lf46k22.h: 14424: unsigned R_W :1;
[; ;pic18lf46k22.h: 14425: unsigned :2;
[; ;pic18lf46k22.h: 14426: unsigned D_A :1;
[; ;pic18lf46k22.h: 14427: };
[; ;pic18lf46k22.h: 14428: struct {
[; ;pic18lf46k22.h: 14429: unsigned :2;
[; ;pic18lf46k22.h: 14430: unsigned NOT_WRITE :1;
[; ;pic18lf46k22.h: 14431: };
[; ;pic18lf46k22.h: 14432: struct {
[; ;pic18lf46k22.h: 14433: unsigned :5;
[; ;pic18lf46k22.h: 14434: unsigned NOT_ADDRESS :1;
[; ;pic18lf46k22.h: 14435: };
[; ;pic18lf46k22.h: 14436: struct {
[; ;pic18lf46k22.h: 14437: unsigned :2;
[; ;pic18lf46k22.h: 14438: unsigned nWRITE :1;
[; ;pic18lf46k22.h: 14439: unsigned :2;
[; ;pic18lf46k22.h: 14440: unsigned nADDRESS :1;
[; ;pic18lf46k22.h: 14441: };
[; ;pic18lf46k22.h: 14442: struct {
[; ;pic18lf46k22.h: 14443: unsigned BF1 :1;
[; ;pic18lf46k22.h: 14444: unsigned UA1 :1;
[; ;pic18lf46k22.h: 14445: unsigned I2C_READ :1;
[; ;pic18lf46k22.h: 14446: unsigned I2C_START :1;
[; ;pic18lf46k22.h: 14447: unsigned I2C_STOP :1;
[; ;pic18lf46k22.h: 14448: unsigned DA :1;
[; ;pic18lf46k22.h: 14449: unsigned CKE1 :1;
[; ;pic18lf46k22.h: 14450: unsigned SMP1 :1;
[; ;pic18lf46k22.h: 14451: };
[; ;pic18lf46k22.h: 14452: struct {
[; ;pic18lf46k22.h: 14453: unsigned :2;
[; ;pic18lf46k22.h: 14454: unsigned READ_WRITE :1;
[; ;pic18lf46k22.h: 14455: unsigned START :1;
[; ;pic18lf46k22.h: 14456: unsigned STOP :1;
[; ;pic18lf46k22.h: 14457: unsigned DA1 :1;
[; ;pic18lf46k22.h: 14458: };
[; ;pic18lf46k22.h: 14459: struct {
[; ;pic18lf46k22.h: 14460: unsigned :2;
[; ;pic18lf46k22.h: 14461: unsigned RW :1;
[; ;pic18lf46k22.h: 14462: unsigned START1 :1;
[; ;pic18lf46k22.h: 14463: unsigned STOP1 :1;
[; ;pic18lf46k22.h: 14464: unsigned DATA_ADDRESS :1;
[; ;pic18lf46k22.h: 14465: };
[; ;pic18lf46k22.h: 14466: struct {
[; ;pic18lf46k22.h: 14467: unsigned :2;
[; ;pic18lf46k22.h: 14468: unsigned RW1 :1;
[; ;pic18lf46k22.h: 14469: unsigned :2;
[; ;pic18lf46k22.h: 14470: unsigned I2C_DAT :1;
[; ;pic18lf46k22.h: 14471: };
[; ;pic18lf46k22.h: 14472: struct {
[; ;pic18lf46k22.h: 14473: unsigned :2;
[; ;pic18lf46k22.h: 14474: unsigned NOT_W :1;
[; ;pic18lf46k22.h: 14475: };
[; ;pic18lf46k22.h: 14476: struct {
[; ;pic18lf46k22.h: 14477: unsigned :5;
[; ;pic18lf46k22.h: 14478: unsigned NOT_A :1;
[; ;pic18lf46k22.h: 14479: };
[; ;pic18lf46k22.h: 14480: } SSP1STATbits_t;
[; ;pic18lf46k22.h: 14481: extern volatile SSP1STATbits_t SSP1STATbits __at(0xFC7);
[; ;pic18lf46k22.h: 14694: typedef union {
[; ;pic18lf46k22.h: 14695: struct {
[; ;pic18lf46k22.h: 14696: unsigned :2;
[; ;pic18lf46k22.h: 14697: unsigned R_NOT_W :1;
[; ;pic18lf46k22.h: 14698: };
[; ;pic18lf46k22.h: 14699: struct {
[; ;pic18lf46k22.h: 14700: unsigned :5;
[; ;pic18lf46k22.h: 14701: unsigned D_NOT_A :1;
[; ;pic18lf46k22.h: 14702: };
[; ;pic18lf46k22.h: 14703: struct {
[; ;pic18lf46k22.h: 14704: unsigned BF :1;
[; ;pic18lf46k22.h: 14705: unsigned UA :1;
[; ;pic18lf46k22.h: 14706: unsigned R_nW :1;
[; ;pic18lf46k22.h: 14707: unsigned S :1;
[; ;pic18lf46k22.h: 14708: unsigned P :1;
[; ;pic18lf46k22.h: 14709: unsigned D_nA :1;
[; ;pic18lf46k22.h: 14710: unsigned CKE :1;
[; ;pic18lf46k22.h: 14711: unsigned SMP :1;
[; ;pic18lf46k22.h: 14712: };
[; ;pic18lf46k22.h: 14713: struct {
[; ;pic18lf46k22.h: 14714: unsigned :2;
[; ;pic18lf46k22.h: 14715: unsigned R :1;
[; ;pic18lf46k22.h: 14716: unsigned :2;
[; ;pic18lf46k22.h: 14717: unsigned D :1;
[; ;pic18lf46k22.h: 14718: };
[; ;pic18lf46k22.h: 14719: struct {
[; ;pic18lf46k22.h: 14720: unsigned :2;
[; ;pic18lf46k22.h: 14721: unsigned W :1;
[; ;pic18lf46k22.h: 14722: unsigned :2;
[; ;pic18lf46k22.h: 14723: unsigned A :1;
[; ;pic18lf46k22.h: 14724: };
[; ;pic18lf46k22.h: 14725: struct {
[; ;pic18lf46k22.h: 14726: unsigned :2;
[; ;pic18lf46k22.h: 14727: unsigned nW :1;
[; ;pic18lf46k22.h: 14728: unsigned :2;
[; ;pic18lf46k22.h: 14729: unsigned nA :1;
[; ;pic18lf46k22.h: 14730: };
[; ;pic18lf46k22.h: 14731: struct {
[; ;pic18lf46k22.h: 14732: unsigned :2;
[; ;pic18lf46k22.h: 14733: unsigned R_W :1;
[; ;pic18lf46k22.h: 14734: unsigned :2;
[; ;pic18lf46k22.h: 14735: unsigned D_A :1;
[; ;pic18lf46k22.h: 14736: };
[; ;pic18lf46k22.h: 14737: struct {
[; ;pic18lf46k22.h: 14738: unsigned :2;
[; ;pic18lf46k22.h: 14739: unsigned NOT_WRITE :1;
[; ;pic18lf46k22.h: 14740: };
[; ;pic18lf46k22.h: 14741: struct {
[; ;pic18lf46k22.h: 14742: unsigned :5;
[; ;pic18lf46k22.h: 14743: unsigned NOT_ADDRESS :1;
[; ;pic18lf46k22.h: 14744: };
[; ;pic18lf46k22.h: 14745: struct {
[; ;pic18lf46k22.h: 14746: unsigned :2;
[; ;pic18lf46k22.h: 14747: unsigned nWRITE :1;
[; ;pic18lf46k22.h: 14748: unsigned :2;
[; ;pic18lf46k22.h: 14749: unsigned nADDRESS :1;
[; ;pic18lf46k22.h: 14750: };
[; ;pic18lf46k22.h: 14751: struct {
[; ;pic18lf46k22.h: 14752: unsigned BF1 :1;
[; ;pic18lf46k22.h: 14753: unsigned UA1 :1;
[; ;pic18lf46k22.h: 14754: unsigned I2C_READ :1;
[; ;pic18lf46k22.h: 14755: unsigned I2C_START :1;
[; ;pic18lf46k22.h: 14756: unsigned I2C_STOP :1;
[; ;pic18lf46k22.h: 14757: unsigned DA :1;
[; ;pic18lf46k22.h: 14758: unsigned CKE1 :1;
[; ;pic18lf46k22.h: 14759: unsigned SMP1 :1;
[; ;pic18lf46k22.h: 14760: };
[; ;pic18lf46k22.h: 14761: struct {
[; ;pic18lf46k22.h: 14762: unsigned :2;
[; ;pic18lf46k22.h: 14763: unsigned READ_WRITE :1;
[; ;pic18lf46k22.h: 14764: unsigned START :1;
[; ;pic18lf46k22.h: 14765: unsigned STOP :1;
[; ;pic18lf46k22.h: 14766: unsigned DA1 :1;
[; ;pic18lf46k22.h: 14767: };
[; ;pic18lf46k22.h: 14768: struct {
[; ;pic18lf46k22.h: 14769: unsigned :2;
[; ;pic18lf46k22.h: 14770: unsigned RW :1;
[; ;pic18lf46k22.h: 14771: unsigned START1 :1;
[; ;pic18lf46k22.h: 14772: unsigned STOP1 :1;
[; ;pic18lf46k22.h: 14773: unsigned DATA_ADDRESS :1;
[; ;pic18lf46k22.h: 14774: };
[; ;pic18lf46k22.h: 14775: struct {
[; ;pic18lf46k22.h: 14776: unsigned :2;
[; ;pic18lf46k22.h: 14777: unsigned RW1 :1;
[; ;pic18lf46k22.h: 14778: unsigned :2;
[; ;pic18lf46k22.h: 14779: unsigned I2C_DAT :1;
[; ;pic18lf46k22.h: 14780: };
[; ;pic18lf46k22.h: 14781: struct {
[; ;pic18lf46k22.h: 14782: unsigned :2;
[; ;pic18lf46k22.h: 14783: unsigned NOT_W :1;
[; ;pic18lf46k22.h: 14784: };
[; ;pic18lf46k22.h: 14785: struct {
[; ;pic18lf46k22.h: 14786: unsigned :5;
[; ;pic18lf46k22.h: 14787: unsigned NOT_A :1;
[; ;pic18lf46k22.h: 14788: };
[; ;pic18lf46k22.h: 14789: } SSPSTATbits_t;
[; ;pic18lf46k22.h: 14790: extern volatile SSPSTATbits_t SSPSTATbits __at(0xFC7);
[; ;pic18lf46k22.h: 15005: extern volatile unsigned char SSP1ADD __at(0xFC8);
"15007
[; ;pic18lf46k22.h: 15007: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18lf46k22.h: 15010: extern volatile unsigned char SSPADD __at(0xFC8);
"15012
[; ;pic18lf46k22.h: 15012: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18lf46k22.h: 15015: typedef union {
[; ;pic18lf46k22.h: 15016: struct {
[; ;pic18lf46k22.h: 15017: unsigned SSPADD :8;
[; ;pic18lf46k22.h: 15018: };
[; ;pic18lf46k22.h: 15019: struct {
[; ;pic18lf46k22.h: 15020: unsigned SSP1ADD :8;
[; ;pic18lf46k22.h: 15021: };
[; ;pic18lf46k22.h: 15022: struct {
[; ;pic18lf46k22.h: 15023: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 15024: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 15025: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 15026: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 15027: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 15028: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 15029: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 15030: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 15031: };
[; ;pic18lf46k22.h: 15032: struct {
[; ;pic18lf46k22.h: 15033: unsigned MSK01 :1;
[; ;pic18lf46k22.h: 15034: unsigned MSK11 :1;
[; ;pic18lf46k22.h: 15035: unsigned MSK21 :1;
[; ;pic18lf46k22.h: 15036: unsigned MSK31 :1;
[; ;pic18lf46k22.h: 15037: unsigned MSK41 :1;
[; ;pic18lf46k22.h: 15038: unsigned MSK51 :1;
[; ;pic18lf46k22.h: 15039: unsigned MSK61 :1;
[; ;pic18lf46k22.h: 15040: unsigned MSK71 :1;
[; ;pic18lf46k22.h: 15041: };
[; ;pic18lf46k22.h: 15042: } SSP1ADDbits_t;
[; ;pic18lf46k22.h: 15043: extern volatile SSP1ADDbits_t SSP1ADDbits __at(0xFC8);
[; ;pic18lf46k22.h: 15136: typedef union {
[; ;pic18lf46k22.h: 15137: struct {
[; ;pic18lf46k22.h: 15138: unsigned SSPADD :8;
[; ;pic18lf46k22.h: 15139: };
[; ;pic18lf46k22.h: 15140: struct {
[; ;pic18lf46k22.h: 15141: unsigned SSP1ADD :8;
[; ;pic18lf46k22.h: 15142: };
[; ;pic18lf46k22.h: 15143: struct {
[; ;pic18lf46k22.h: 15144: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 15145: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 15146: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 15147: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 15148: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 15149: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 15150: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 15151: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 15152: };
[; ;pic18lf46k22.h: 15153: struct {
[; ;pic18lf46k22.h: 15154: unsigned MSK01 :1;
[; ;pic18lf46k22.h: 15155: unsigned MSK11 :1;
[; ;pic18lf46k22.h: 15156: unsigned MSK21 :1;
[; ;pic18lf46k22.h: 15157: unsigned MSK31 :1;
[; ;pic18lf46k22.h: 15158: unsigned MSK41 :1;
[; ;pic18lf46k22.h: 15159: unsigned MSK51 :1;
[; ;pic18lf46k22.h: 15160: unsigned MSK61 :1;
[; ;pic18lf46k22.h: 15161: unsigned MSK71 :1;
[; ;pic18lf46k22.h: 15162: };
[; ;pic18lf46k22.h: 15163: } SSPADDbits_t;
[; ;pic18lf46k22.h: 15164: extern volatile SSPADDbits_t SSPADDbits __at(0xFC8);
[; ;pic18lf46k22.h: 15259: extern volatile unsigned char SSP1BUF __at(0xFC9);
"15261
[; ;pic18lf46k22.h: 15261: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18lf46k22.h: 15264: extern volatile unsigned char SSPBUF __at(0xFC9);
"15266
[; ;pic18lf46k22.h: 15266: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18lf46k22.h: 15269: typedef union {
[; ;pic18lf46k22.h: 15270: struct {
[; ;pic18lf46k22.h: 15271: unsigned SSPBUF :8;
[; ;pic18lf46k22.h: 15272: };
[; ;pic18lf46k22.h: 15273: struct {
[; ;pic18lf46k22.h: 15274: unsigned SSP1BUF :8;
[; ;pic18lf46k22.h: 15275: };
[; ;pic18lf46k22.h: 15276: } SSP1BUFbits_t;
[; ;pic18lf46k22.h: 15277: extern volatile SSP1BUFbits_t SSP1BUFbits __at(0xFC9);
[; ;pic18lf46k22.h: 15290: typedef union {
[; ;pic18lf46k22.h: 15291: struct {
[; ;pic18lf46k22.h: 15292: unsigned SSPBUF :8;
[; ;pic18lf46k22.h: 15293: };
[; ;pic18lf46k22.h: 15294: struct {
[; ;pic18lf46k22.h: 15295: unsigned SSP1BUF :8;
[; ;pic18lf46k22.h: 15296: };
[; ;pic18lf46k22.h: 15297: } SSPBUFbits_t;
[; ;pic18lf46k22.h: 15298: extern volatile SSPBUFbits_t SSPBUFbits __at(0xFC9);
[; ;pic18lf46k22.h: 15313: extern volatile unsigned char SSP1MSK __at(0xFCA);
"15315
[; ;pic18lf46k22.h: 15315: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18lf46k22.h: 15318: extern volatile unsigned char SSPMSK __at(0xFCA);
"15320
[; ;pic18lf46k22.h: 15320: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18lf46k22.h: 15323: typedef union {
[; ;pic18lf46k22.h: 15324: struct {
[; ;pic18lf46k22.h: 15325: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 15326: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 15327: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 15328: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 15329: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 15330: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 15331: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 15332: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 15333: };
[; ;pic18lf46k22.h: 15334: struct {
[; ;pic18lf46k22.h: 15335: unsigned MSK :8;
[; ;pic18lf46k22.h: 15336: };
[; ;pic18lf46k22.h: 15337: } SSP1MSKbits_t;
[; ;pic18lf46k22.h: 15338: extern volatile SSP1MSKbits_t SSP1MSKbits __at(0xFCA);
[; ;pic18lf46k22.h: 15386: typedef union {
[; ;pic18lf46k22.h: 15387: struct {
[; ;pic18lf46k22.h: 15388: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 15389: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 15390: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 15391: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 15392: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 15393: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 15394: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 15395: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 15396: };
[; ;pic18lf46k22.h: 15397: struct {
[; ;pic18lf46k22.h: 15398: unsigned MSK :8;
[; ;pic18lf46k22.h: 15399: };
[; ;pic18lf46k22.h: 15400: } SSPMSKbits_t;
[; ;pic18lf46k22.h: 15401: extern volatile SSPMSKbits_t SSPMSKbits __at(0xFCA);
[; ;pic18lf46k22.h: 15451: extern volatile unsigned char SSP1CON3 __at(0xFCB);
"15453
[; ;pic18lf46k22.h: 15453: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18lf46k22.h: 15456: extern volatile unsigned char SSPCON3 __at(0xFCB);
"15458
[; ;pic18lf46k22.h: 15458: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18lf46k22.h: 15461: typedef union {
[; ;pic18lf46k22.h: 15462: struct {
[; ;pic18lf46k22.h: 15463: unsigned DHEN :1;
[; ;pic18lf46k22.h: 15464: unsigned AHEN :1;
[; ;pic18lf46k22.h: 15465: unsigned SBCDE :1;
[; ;pic18lf46k22.h: 15466: unsigned SDAHT :1;
[; ;pic18lf46k22.h: 15467: unsigned BOEN :1;
[; ;pic18lf46k22.h: 15468: unsigned SCIE :1;
[; ;pic18lf46k22.h: 15469: unsigned PCIE :1;
[; ;pic18lf46k22.h: 15470: unsigned ACKTIM :1;
[; ;pic18lf46k22.h: 15471: };
[; ;pic18lf46k22.h: 15472: } SSP1CON3bits_t;
[; ;pic18lf46k22.h: 15473: extern volatile SSP1CON3bits_t SSP1CON3bits __at(0xFCB);
[; ;pic18lf46k22.h: 15516: typedef union {
[; ;pic18lf46k22.h: 15517: struct {
[; ;pic18lf46k22.h: 15518: unsigned DHEN :1;
[; ;pic18lf46k22.h: 15519: unsigned AHEN :1;
[; ;pic18lf46k22.h: 15520: unsigned SBCDE :1;
[; ;pic18lf46k22.h: 15521: unsigned SDAHT :1;
[; ;pic18lf46k22.h: 15522: unsigned BOEN :1;
[; ;pic18lf46k22.h: 15523: unsigned SCIE :1;
[; ;pic18lf46k22.h: 15524: unsigned PCIE :1;
[; ;pic18lf46k22.h: 15525: unsigned ACKTIM :1;
[; ;pic18lf46k22.h: 15526: };
[; ;pic18lf46k22.h: 15527: } SSPCON3bits_t;
[; ;pic18lf46k22.h: 15528: extern volatile SSPCON3bits_t SSPCON3bits __at(0xFCB);
[; ;pic18lf46k22.h: 15573: extern volatile unsigned char T1GCON __at(0xFCC);
"15575
[; ;pic18lf46k22.h: 15575: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18lf46k22.h: 15578: typedef union {
[; ;pic18lf46k22.h: 15579: struct {
[; ;pic18lf46k22.h: 15580: unsigned :3;
[; ;pic18lf46k22.h: 15581: unsigned T1GGO_NOT_DONE :1;
[; ;pic18lf46k22.h: 15582: };
[; ;pic18lf46k22.h: 15583: struct {
[; ;pic18lf46k22.h: 15584: unsigned T1GSS :2;
[; ;pic18lf46k22.h: 15585: unsigned T1GVAL :1;
[; ;pic18lf46k22.h: 15586: unsigned T1GGO_nDONE :1;
[; ;pic18lf46k22.h: 15587: unsigned T1GSPM :1;
[; ;pic18lf46k22.h: 15588: unsigned T1GTM :1;
[; ;pic18lf46k22.h: 15589: unsigned T1GPOL :1;
[; ;pic18lf46k22.h: 15590: unsigned TMR1GE :1;
[; ;pic18lf46k22.h: 15591: };
[; ;pic18lf46k22.h: 15592: struct {
[; ;pic18lf46k22.h: 15593: unsigned T1GSS0 :1;
[; ;pic18lf46k22.h: 15594: unsigned T1GSS1 :1;
[; ;pic18lf46k22.h: 15595: unsigned :1;
[; ;pic18lf46k22.h: 15596: unsigned T1G_DONE :1;
[; ;pic18lf46k22.h: 15597: };
[; ;pic18lf46k22.h: 15598: struct {
[; ;pic18lf46k22.h: 15599: unsigned :3;
[; ;pic18lf46k22.h: 15600: unsigned T1GGO :1;
[; ;pic18lf46k22.h: 15601: };
[; ;pic18lf46k22.h: 15602: } T1GCONbits_t;
[; ;pic18lf46k22.h: 15603: extern volatile T1GCONbits_t T1GCONbits __at(0xFCC);
[; ;pic18lf46k22.h: 15668: extern volatile unsigned char T1CON __at(0xFCD);
"15670
[; ;pic18lf46k22.h: 15670: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18lf46k22.h: 15673: typedef union {
[; ;pic18lf46k22.h: 15674: struct {
[; ;pic18lf46k22.h: 15675: unsigned :2;
[; ;pic18lf46k22.h: 15676: unsigned NOT_T1SYNC :1;
[; ;pic18lf46k22.h: 15677: };
[; ;pic18lf46k22.h: 15678: struct {
[; ;pic18lf46k22.h: 15679: unsigned TMR1ON :1;
[; ;pic18lf46k22.h: 15680: unsigned T1RD16 :1;
[; ;pic18lf46k22.h: 15681: unsigned nT1SYNC :1;
[; ;pic18lf46k22.h: 15682: unsigned T1SOSCEN :1;
[; ;pic18lf46k22.h: 15683: unsigned T1CKPS :2;
[; ;pic18lf46k22.h: 15684: unsigned TMR1CS :2;
[; ;pic18lf46k22.h: 15685: };
[; ;pic18lf46k22.h: 15686: struct {
[; ;pic18lf46k22.h: 15687: unsigned :1;
[; ;pic18lf46k22.h: 15688: unsigned RD16 :1;
[; ;pic18lf46k22.h: 15689: unsigned T1SYNC :1;
[; ;pic18lf46k22.h: 15690: unsigned T1OSCEN :1;
[; ;pic18lf46k22.h: 15691: unsigned T1CKPS0 :1;
[; ;pic18lf46k22.h: 15692: unsigned T1CKPS1 :1;
[; ;pic18lf46k22.h: 15693: unsigned TMR1CS0 :1;
[; ;pic18lf46k22.h: 15694: unsigned TMR1CS1 :1;
[; ;pic18lf46k22.h: 15695: };
[; ;pic18lf46k22.h: 15696: struct {
[; ;pic18lf46k22.h: 15697: unsigned :3;
[; ;pic18lf46k22.h: 15698: unsigned SOSCEN :1;
[; ;pic18lf46k22.h: 15699: };
[; ;pic18lf46k22.h: 15700: } T1CONbits_t;
[; ;pic18lf46k22.h: 15701: extern volatile T1CONbits_t T1CONbits __at(0xFCD);
[; ;pic18lf46k22.h: 15781: extern volatile unsigned short TMR1 __at(0xFCE);
"15783
[; ;pic18lf46k22.h: 15783: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18lf46k22.h: 15788: extern volatile unsigned char TMR1L __at(0xFCE);
"15790
[; ;pic18lf46k22.h: 15790: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18lf46k22.h: 15793: typedef union {
[; ;pic18lf46k22.h: 15794: struct {
[; ;pic18lf46k22.h: 15795: unsigned TMR1L :8;
[; ;pic18lf46k22.h: 15796: };
[; ;pic18lf46k22.h: 15797: } TMR1Lbits_t;
[; ;pic18lf46k22.h: 15798: extern volatile TMR1Lbits_t TMR1Lbits __at(0xFCE);
[; ;pic18lf46k22.h: 15808: extern volatile unsigned char TMR1H __at(0xFCF);
"15810
[; ;pic18lf46k22.h: 15810: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18lf46k22.h: 15813: typedef union {
[; ;pic18lf46k22.h: 15814: struct {
[; ;pic18lf46k22.h: 15815: unsigned TMR1H :8;
[; ;pic18lf46k22.h: 15816: };
[; ;pic18lf46k22.h: 15817: } TMR1Hbits_t;
[; ;pic18lf46k22.h: 15818: extern volatile TMR1Hbits_t TMR1Hbits __at(0xFCF);
[; ;pic18lf46k22.h: 15828: extern volatile unsigned char RCON __at(0xFD0);
"15830
[; ;pic18lf46k22.h: 15830: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18lf46k22.h: 15833: typedef union {
[; ;pic18lf46k22.h: 15834: struct {
[; ;pic18lf46k22.h: 15835: unsigned NOT_BOR :1;
[; ;pic18lf46k22.h: 15836: };
[; ;pic18lf46k22.h: 15837: struct {
[; ;pic18lf46k22.h: 15838: unsigned :1;
[; ;pic18lf46k22.h: 15839: unsigned NOT_POR :1;
[; ;pic18lf46k22.h: 15840: };
[; ;pic18lf46k22.h: 15841: struct {
[; ;pic18lf46k22.h: 15842: unsigned :2;
[; ;pic18lf46k22.h: 15843: unsigned NOT_PD :1;
[; ;pic18lf46k22.h: 15844: };
[; ;pic18lf46k22.h: 15845: struct {
[; ;pic18lf46k22.h: 15846: unsigned :3;
[; ;pic18lf46k22.h: 15847: unsigned NOT_TO :1;
[; ;pic18lf46k22.h: 15848: };
[; ;pic18lf46k22.h: 15849: struct {
[; ;pic18lf46k22.h: 15850: unsigned :4;
[; ;pic18lf46k22.h: 15851: unsigned NOT_RI :1;
[; ;pic18lf46k22.h: 15852: };
[; ;pic18lf46k22.h: 15853: struct {
[; ;pic18lf46k22.h: 15854: unsigned nBOR :1;
[; ;pic18lf46k22.h: 15855: unsigned nPOR :1;
[; ;pic18lf46k22.h: 15856: unsigned nPD :1;
[; ;pic18lf46k22.h: 15857: unsigned nTO :1;
[; ;pic18lf46k22.h: 15858: unsigned nRI :1;
[; ;pic18lf46k22.h: 15859: unsigned :1;
[; ;pic18lf46k22.h: 15860: unsigned SBOREN :1;
[; ;pic18lf46k22.h: 15861: unsigned IPEN :1;
[; ;pic18lf46k22.h: 15862: };
[; ;pic18lf46k22.h: 15863: struct {
[; ;pic18lf46k22.h: 15864: unsigned BOR :1;
[; ;pic18lf46k22.h: 15865: unsigned POR :1;
[; ;pic18lf46k22.h: 15866: unsigned PD :1;
[; ;pic18lf46k22.h: 15867: unsigned TO :1;
[; ;pic18lf46k22.h: 15868: unsigned RI :1;
[; ;pic18lf46k22.h: 15869: };
[; ;pic18lf46k22.h: 15870: } RCONbits_t;
[; ;pic18lf46k22.h: 15871: extern volatile RCONbits_t RCONbits __at(0xFD0);
[; ;pic18lf46k22.h: 15961: extern volatile unsigned char WDTCON __at(0xFD1);
"15963
[; ;pic18lf46k22.h: 15963: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18lf46k22.h: 15966: typedef union {
[; ;pic18lf46k22.h: 15967: struct {
[; ;pic18lf46k22.h: 15968: unsigned SWDTEN :1;
[; ;pic18lf46k22.h: 15969: };
[; ;pic18lf46k22.h: 15970: struct {
[; ;pic18lf46k22.h: 15971: unsigned SWDTE :1;
[; ;pic18lf46k22.h: 15972: };
[; ;pic18lf46k22.h: 15973: } WDTCONbits_t;
[; ;pic18lf46k22.h: 15974: extern volatile WDTCONbits_t WDTCONbits __at(0xFD1);
[; ;pic18lf46k22.h: 15989: extern volatile unsigned char OSCCON2 __at(0xFD2);
"15991
[; ;pic18lf46k22.h: 15991: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18lf46k22.h: 15994: typedef union {
[; ;pic18lf46k22.h: 15995: struct {
[; ;pic18lf46k22.h: 15996: unsigned LFIOFS :1;
[; ;pic18lf46k22.h: 15997: unsigned MFIOFS :1;
[; ;pic18lf46k22.h: 15998: unsigned PRISD :1;
[; ;pic18lf46k22.h: 15999: unsigned SOSCGO :1;
[; ;pic18lf46k22.h: 16000: unsigned MFIOSEL :1;
[; ;pic18lf46k22.h: 16001: unsigned :1;
[; ;pic18lf46k22.h: 16002: unsigned SOSCRUN :1;
[; ;pic18lf46k22.h: 16003: unsigned PLLRDY :1;
[; ;pic18lf46k22.h: 16004: };
[; ;pic18lf46k22.h: 16005: } OSCCON2bits_t;
[; ;pic18lf46k22.h: 16006: extern volatile OSCCON2bits_t OSCCON2bits __at(0xFD2);
[; ;pic18lf46k22.h: 16046: extern volatile unsigned char OSCCON __at(0xFD3);
"16048
[; ;pic18lf46k22.h: 16048: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18lf46k22.h: 16051: typedef union {
[; ;pic18lf46k22.h: 16052: struct {
[; ;pic18lf46k22.h: 16053: unsigned SCS :2;
[; ;pic18lf46k22.h: 16054: unsigned HFIOFS :1;
[; ;pic18lf46k22.h: 16055: unsigned OSTS :1;
[; ;pic18lf46k22.h: 16056: unsigned IRCF :3;
[; ;pic18lf46k22.h: 16057: unsigned IDLEN :1;
[; ;pic18lf46k22.h: 16058: };
[; ;pic18lf46k22.h: 16059: struct {
[; ;pic18lf46k22.h: 16060: unsigned SCS0 :1;
[; ;pic18lf46k22.h: 16061: unsigned SCS1 :1;
[; ;pic18lf46k22.h: 16062: unsigned IOFS :1;
[; ;pic18lf46k22.h: 16063: unsigned :1;
[; ;pic18lf46k22.h: 16064: unsigned IRCF0 :1;
[; ;pic18lf46k22.h: 16065: unsigned IRCF1 :1;
[; ;pic18lf46k22.h: 16066: unsigned IRCF2 :1;
[; ;pic18lf46k22.h: 16067: };
[; ;pic18lf46k22.h: 16068: } OSCCONbits_t;
[; ;pic18lf46k22.h: 16069: extern volatile OSCCONbits_t OSCCONbits __at(0xFD3);
[; ;pic18lf46k22.h: 16129: extern volatile unsigned char T0CON __at(0xFD5);
"16131
[; ;pic18lf46k22.h: 16131: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18lf46k22.h: 16134: typedef union {
[; ;pic18lf46k22.h: 16135: struct {
[; ;pic18lf46k22.h: 16136: unsigned T0PS :3;
[; ;pic18lf46k22.h: 16137: unsigned PSA :1;
[; ;pic18lf46k22.h: 16138: unsigned T0SE :1;
[; ;pic18lf46k22.h: 16139: unsigned T0CS :1;
[; ;pic18lf46k22.h: 16140: unsigned T08BIT :1;
[; ;pic18lf46k22.h: 16141: unsigned TMR0ON :1;
[; ;pic18lf46k22.h: 16142: };
[; ;pic18lf46k22.h: 16143: struct {
[; ;pic18lf46k22.h: 16144: unsigned T0PS0 :1;
[; ;pic18lf46k22.h: 16145: unsigned T0PS1 :1;
[; ;pic18lf46k22.h: 16146: unsigned T0PS2 :1;
[; ;pic18lf46k22.h: 16147: };
[; ;pic18lf46k22.h: 16148: } T0CONbits_t;
[; ;pic18lf46k22.h: 16149: extern volatile T0CONbits_t T0CONbits __at(0xFD5);
[; ;pic18lf46k22.h: 16199: extern volatile unsigned short TMR0 __at(0xFD6);
"16201
[; ;pic18lf46k22.h: 16201: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18lf46k22.h: 16206: extern volatile unsigned char TMR0L __at(0xFD6);
"16208
[; ;pic18lf46k22.h: 16208: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18lf46k22.h: 16211: typedef union {
[; ;pic18lf46k22.h: 16212: struct {
[; ;pic18lf46k22.h: 16213: unsigned TMR0L :8;
[; ;pic18lf46k22.h: 16214: };
[; ;pic18lf46k22.h: 16215: } TMR0Lbits_t;
[; ;pic18lf46k22.h: 16216: extern volatile TMR0Lbits_t TMR0Lbits __at(0xFD6);
[; ;pic18lf46k22.h: 16226: extern volatile unsigned char TMR0H __at(0xFD7);
"16228
[; ;pic18lf46k22.h: 16228: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18lf46k22.h: 16231: typedef union {
[; ;pic18lf46k22.h: 16232: struct {
[; ;pic18lf46k22.h: 16233: unsigned TMR0H :8;
[; ;pic18lf46k22.h: 16234: };
[; ;pic18lf46k22.h: 16235: } TMR0Hbits_t;
[; ;pic18lf46k22.h: 16236: extern volatile TMR0Hbits_t TMR0Hbits __at(0xFD7);
[; ;pic18lf46k22.h: 16246: extern volatile unsigned char STATUS __at(0xFD8);
"16248
[; ;pic18lf46k22.h: 16248: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18lf46k22.h: 16251: typedef union {
[; ;pic18lf46k22.h: 16252: struct {
[; ;pic18lf46k22.h: 16253: unsigned C :1;
[; ;pic18lf46k22.h: 16254: unsigned DC :1;
[; ;pic18lf46k22.h: 16255: unsigned Z :1;
[; ;pic18lf46k22.h: 16256: unsigned OV :1;
[; ;pic18lf46k22.h: 16257: unsigned N :1;
[; ;pic18lf46k22.h: 16258: };
[; ;pic18lf46k22.h: 16259: struct {
[; ;pic18lf46k22.h: 16260: unsigned CARRY :1;
[; ;pic18lf46k22.h: 16261: unsigned :1;
[; ;pic18lf46k22.h: 16262: unsigned ZERO :1;
[; ;pic18lf46k22.h: 16263: unsigned OVERFLOW :1;
[; ;pic18lf46k22.h: 16264: unsigned NEGATIVE :1;
[; ;pic18lf46k22.h: 16265: };
[; ;pic18lf46k22.h: 16266: } STATUSbits_t;
[; ;pic18lf46k22.h: 16267: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18lf46k22.h: 16317: extern volatile unsigned short FSR2 __at(0xFD9);
"16319
[; ;pic18lf46k22.h: 16319: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18lf46k22.h: 16324: extern volatile unsigned char FSR2L __at(0xFD9);
"16326
[; ;pic18lf46k22.h: 16326: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18lf46k22.h: 16329: typedef union {
[; ;pic18lf46k22.h: 16330: struct {
[; ;pic18lf46k22.h: 16331: unsigned FSR2L :8;
[; ;pic18lf46k22.h: 16332: };
[; ;pic18lf46k22.h: 16333: } FSR2Lbits_t;
[; ;pic18lf46k22.h: 16334: extern volatile FSR2Lbits_t FSR2Lbits __at(0xFD9);
[; ;pic18lf46k22.h: 16344: extern volatile unsigned char FSR2H __at(0xFDA);
"16346
[; ;pic18lf46k22.h: 16346: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18lf46k22.h: 16351: extern volatile unsigned char PLUSW2 __at(0xFDB);
"16353
[; ;pic18lf46k22.h: 16353: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18lf46k22.h: 16356: typedef union {
[; ;pic18lf46k22.h: 16357: struct {
[; ;pic18lf46k22.h: 16358: unsigned PLUSW2 :8;
[; ;pic18lf46k22.h: 16359: };
[; ;pic18lf46k22.h: 16360: } PLUSW2bits_t;
[; ;pic18lf46k22.h: 16361: extern volatile PLUSW2bits_t PLUSW2bits __at(0xFDB);
[; ;pic18lf46k22.h: 16371: extern volatile unsigned char PREINC2 __at(0xFDC);
"16373
[; ;pic18lf46k22.h: 16373: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18lf46k22.h: 16376: typedef union {
[; ;pic18lf46k22.h: 16377: struct {
[; ;pic18lf46k22.h: 16378: unsigned PREINC2 :8;
[; ;pic18lf46k22.h: 16379: };
[; ;pic18lf46k22.h: 16380: } PREINC2bits_t;
[; ;pic18lf46k22.h: 16381: extern volatile PREINC2bits_t PREINC2bits __at(0xFDC);
[; ;pic18lf46k22.h: 16391: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"16393
[; ;pic18lf46k22.h: 16393: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18lf46k22.h: 16396: typedef union {
[; ;pic18lf46k22.h: 16397: struct {
[; ;pic18lf46k22.h: 16398: unsigned POSTDEC2 :8;
[; ;pic18lf46k22.h: 16399: };
[; ;pic18lf46k22.h: 16400: } POSTDEC2bits_t;
[; ;pic18lf46k22.h: 16401: extern volatile POSTDEC2bits_t POSTDEC2bits __at(0xFDD);
[; ;pic18lf46k22.h: 16411: extern volatile unsigned char POSTINC2 __at(0xFDE);
"16413
[; ;pic18lf46k22.h: 16413: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18lf46k22.h: 16416: typedef union {
[; ;pic18lf46k22.h: 16417: struct {
[; ;pic18lf46k22.h: 16418: unsigned POSTINC2 :8;
[; ;pic18lf46k22.h: 16419: };
[; ;pic18lf46k22.h: 16420: } POSTINC2bits_t;
[; ;pic18lf46k22.h: 16421: extern volatile POSTINC2bits_t POSTINC2bits __at(0xFDE);
[; ;pic18lf46k22.h: 16431: extern volatile unsigned char INDF2 __at(0xFDF);
"16433
[; ;pic18lf46k22.h: 16433: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18lf46k22.h: 16436: typedef union {
[; ;pic18lf46k22.h: 16437: struct {
[; ;pic18lf46k22.h: 16438: unsigned INDF2 :8;
[; ;pic18lf46k22.h: 16439: };
[; ;pic18lf46k22.h: 16440: } INDF2bits_t;
[; ;pic18lf46k22.h: 16441: extern volatile INDF2bits_t INDF2bits __at(0xFDF);
[; ;pic18lf46k22.h: 16451: extern volatile unsigned char BSR __at(0xFE0);
"16453
[; ;pic18lf46k22.h: 16453: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18lf46k22.h: 16458: extern volatile unsigned short FSR1 __at(0xFE1);
"16460
[; ;pic18lf46k22.h: 16460: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18lf46k22.h: 16465: extern volatile unsigned char FSR1L __at(0xFE1);
"16467
[; ;pic18lf46k22.h: 16467: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18lf46k22.h: 16470: typedef union {
[; ;pic18lf46k22.h: 16471: struct {
[; ;pic18lf46k22.h: 16472: unsigned FSR1L :8;
[; ;pic18lf46k22.h: 16473: };
[; ;pic18lf46k22.h: 16474: } FSR1Lbits_t;
[; ;pic18lf46k22.h: 16475: extern volatile FSR1Lbits_t FSR1Lbits __at(0xFE1);
[; ;pic18lf46k22.h: 16485: extern volatile unsigned char FSR1H __at(0xFE2);
"16487
[; ;pic18lf46k22.h: 16487: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18lf46k22.h: 16492: extern volatile unsigned char PLUSW1 __at(0xFE3);
"16494
[; ;pic18lf46k22.h: 16494: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18lf46k22.h: 16497: typedef union {
[; ;pic18lf46k22.h: 16498: struct {
[; ;pic18lf46k22.h: 16499: unsigned PLUSW1 :8;
[; ;pic18lf46k22.h: 16500: };
[; ;pic18lf46k22.h: 16501: } PLUSW1bits_t;
[; ;pic18lf46k22.h: 16502: extern volatile PLUSW1bits_t PLUSW1bits __at(0xFE3);
[; ;pic18lf46k22.h: 16512: extern volatile unsigned char PREINC1 __at(0xFE4);
"16514
[; ;pic18lf46k22.h: 16514: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18lf46k22.h: 16517: typedef union {
[; ;pic18lf46k22.h: 16518: struct {
[; ;pic18lf46k22.h: 16519: unsigned PREINC1 :8;
[; ;pic18lf46k22.h: 16520: };
[; ;pic18lf46k22.h: 16521: } PREINC1bits_t;
[; ;pic18lf46k22.h: 16522: extern volatile PREINC1bits_t PREINC1bits __at(0xFE4);
[; ;pic18lf46k22.h: 16532: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"16534
[; ;pic18lf46k22.h: 16534: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18lf46k22.h: 16537: typedef union {
[; ;pic18lf46k22.h: 16538: struct {
[; ;pic18lf46k22.h: 16539: unsigned POSTDEC1 :8;
[; ;pic18lf46k22.h: 16540: };
[; ;pic18lf46k22.h: 16541: } POSTDEC1bits_t;
[; ;pic18lf46k22.h: 16542: extern volatile POSTDEC1bits_t POSTDEC1bits __at(0xFE5);
[; ;pic18lf46k22.h: 16552: extern volatile unsigned char POSTINC1 __at(0xFE6);
"16554
[; ;pic18lf46k22.h: 16554: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18lf46k22.h: 16557: typedef union {
[; ;pic18lf46k22.h: 16558: struct {
[; ;pic18lf46k22.h: 16559: unsigned POSTINC1 :8;
[; ;pic18lf46k22.h: 16560: };
[; ;pic18lf46k22.h: 16561: } POSTINC1bits_t;
[; ;pic18lf46k22.h: 16562: extern volatile POSTINC1bits_t POSTINC1bits __at(0xFE6);
[; ;pic18lf46k22.h: 16572: extern volatile unsigned char INDF1 __at(0xFE7);
"16574
[; ;pic18lf46k22.h: 16574: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18lf46k22.h: 16577: typedef union {
[; ;pic18lf46k22.h: 16578: struct {
[; ;pic18lf46k22.h: 16579: unsigned INDF1 :8;
[; ;pic18lf46k22.h: 16580: };
[; ;pic18lf46k22.h: 16581: } INDF1bits_t;
[; ;pic18lf46k22.h: 16582: extern volatile INDF1bits_t INDF1bits __at(0xFE7);
[; ;pic18lf46k22.h: 16592: extern volatile unsigned char WREG __at(0xFE8);
"16594
[; ;pic18lf46k22.h: 16594: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18lf46k22.h: 16602: typedef union {
[; ;pic18lf46k22.h: 16603: struct {
[; ;pic18lf46k22.h: 16604: unsigned WREG :8;
[; ;pic18lf46k22.h: 16605: };
[; ;pic18lf46k22.h: 16606: } WREGbits_t;
[; ;pic18lf46k22.h: 16607: extern volatile WREGbits_t WREGbits __at(0xFE8);
[; ;pic18lf46k22.h: 16615: typedef union {
[; ;pic18lf46k22.h: 16616: struct {
[; ;pic18lf46k22.h: 16617: unsigned WREG :8;
[; ;pic18lf46k22.h: 16618: };
[; ;pic18lf46k22.h: 16619: } Wbits_t;
[; ;pic18lf46k22.h: 16620: extern volatile Wbits_t Wbits __at(0xFE8);
[; ;pic18lf46k22.h: 16630: extern volatile unsigned short FSR0 __at(0xFE9);
"16632
[; ;pic18lf46k22.h: 16632: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18lf46k22.h: 16637: extern volatile unsigned char FSR0L __at(0xFE9);
"16639
[; ;pic18lf46k22.h: 16639: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18lf46k22.h: 16642: typedef union {
[; ;pic18lf46k22.h: 16643: struct {
[; ;pic18lf46k22.h: 16644: unsigned FSR0L :8;
[; ;pic18lf46k22.h: 16645: };
[; ;pic18lf46k22.h: 16646: } FSR0Lbits_t;
[; ;pic18lf46k22.h: 16647: extern volatile FSR0Lbits_t FSR0Lbits __at(0xFE9);
[; ;pic18lf46k22.h: 16657: extern volatile unsigned char FSR0H __at(0xFEA);
"16659
[; ;pic18lf46k22.h: 16659: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18lf46k22.h: 16664: extern volatile unsigned char PLUSW0 __at(0xFEB);
"16666
[; ;pic18lf46k22.h: 16666: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18lf46k22.h: 16669: typedef union {
[; ;pic18lf46k22.h: 16670: struct {
[; ;pic18lf46k22.h: 16671: unsigned PLUSW0 :8;
[; ;pic18lf46k22.h: 16672: };
[; ;pic18lf46k22.h: 16673: } PLUSW0bits_t;
[; ;pic18lf46k22.h: 16674: extern volatile PLUSW0bits_t PLUSW0bits __at(0xFEB);
[; ;pic18lf46k22.h: 16684: extern volatile unsigned char PREINC0 __at(0xFEC);
"16686
[; ;pic18lf46k22.h: 16686: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18lf46k22.h: 16689: typedef union {
[; ;pic18lf46k22.h: 16690: struct {
[; ;pic18lf46k22.h: 16691: unsigned PREINC0 :8;
[; ;pic18lf46k22.h: 16692: };
[; ;pic18lf46k22.h: 16693: } PREINC0bits_t;
[; ;pic18lf46k22.h: 16694: extern volatile PREINC0bits_t PREINC0bits __at(0xFEC);
[; ;pic18lf46k22.h: 16704: extern volatile unsigned char POSTDEC0 __at(0xFED);
"16706
[; ;pic18lf46k22.h: 16706: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18lf46k22.h: 16709: typedef union {
[; ;pic18lf46k22.h: 16710: struct {
[; ;pic18lf46k22.h: 16711: unsigned POSTDEC0 :8;
[; ;pic18lf46k22.h: 16712: };
[; ;pic18lf46k22.h: 16713: } POSTDEC0bits_t;
[; ;pic18lf46k22.h: 16714: extern volatile POSTDEC0bits_t POSTDEC0bits __at(0xFED);
[; ;pic18lf46k22.h: 16724: extern volatile unsigned char POSTINC0 __at(0xFEE);
"16726
[; ;pic18lf46k22.h: 16726: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18lf46k22.h: 16729: typedef union {
[; ;pic18lf46k22.h: 16730: struct {
[; ;pic18lf46k22.h: 16731: unsigned POSTINC0 :8;
[; ;pic18lf46k22.h: 16732: };
[; ;pic18lf46k22.h: 16733: } POSTINC0bits_t;
[; ;pic18lf46k22.h: 16734: extern volatile POSTINC0bits_t POSTINC0bits __at(0xFEE);
[; ;pic18lf46k22.h: 16744: extern volatile unsigned char INDF0 __at(0xFEF);
"16746
[; ;pic18lf46k22.h: 16746: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18lf46k22.h: 16749: typedef union {
[; ;pic18lf46k22.h: 16750: struct {
[; ;pic18lf46k22.h: 16751: unsigned INDF0 :8;
[; ;pic18lf46k22.h: 16752: };
[; ;pic18lf46k22.h: 16753: } INDF0bits_t;
[; ;pic18lf46k22.h: 16754: extern volatile INDF0bits_t INDF0bits __at(0xFEF);
[; ;pic18lf46k22.h: 16764: extern volatile unsigned char INTCON3 __at(0xFF0);
"16766
[; ;pic18lf46k22.h: 16766: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18lf46k22.h: 16769: typedef union {
[; ;pic18lf46k22.h: 16770: struct {
[; ;pic18lf46k22.h: 16771: unsigned INT1IF :1;
[; ;pic18lf46k22.h: 16772: unsigned INT2IF :1;
[; ;pic18lf46k22.h: 16773: unsigned :1;
[; ;pic18lf46k22.h: 16774: unsigned INT1IE :1;
[; ;pic18lf46k22.h: 16775: unsigned INT2IE :1;
[; ;pic18lf46k22.h: 16776: unsigned :1;
[; ;pic18lf46k22.h: 16777: unsigned INT1IP :1;
[; ;pic18lf46k22.h: 16778: unsigned INT2IP :1;
[; ;pic18lf46k22.h: 16779: };
[; ;pic18lf46k22.h: 16780: struct {
[; ;pic18lf46k22.h: 16781: unsigned INT1F :1;
[; ;pic18lf46k22.h: 16782: unsigned INT2F :1;
[; ;pic18lf46k22.h: 16783: unsigned :1;
[; ;pic18lf46k22.h: 16784: unsigned INT1E :1;
[; ;pic18lf46k22.h: 16785: unsigned INT2E :1;
[; ;pic18lf46k22.h: 16786: unsigned :1;
[; ;pic18lf46k22.h: 16787: unsigned INT1P :1;
[; ;pic18lf46k22.h: 16788: unsigned INT2P :1;
[; ;pic18lf46k22.h: 16789: };
[; ;pic18lf46k22.h: 16790: } INTCON3bits_t;
[; ;pic18lf46k22.h: 16791: extern volatile INTCON3bits_t INTCON3bits __at(0xFF0);
[; ;pic18lf46k22.h: 16856: extern volatile unsigned char INTCON2 __at(0xFF1);
"16858
[; ;pic18lf46k22.h: 16858: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18lf46k22.h: 16861: typedef union {
[; ;pic18lf46k22.h: 16862: struct {
[; ;pic18lf46k22.h: 16863: unsigned :7;
[; ;pic18lf46k22.h: 16864: unsigned NOT_RBPU :1;
[; ;pic18lf46k22.h: 16865: };
[; ;pic18lf46k22.h: 16866: struct {
[; ;pic18lf46k22.h: 16867: unsigned RBIP :1;
[; ;pic18lf46k22.h: 16868: unsigned :1;
[; ;pic18lf46k22.h: 16869: unsigned TMR0IP :1;
[; ;pic18lf46k22.h: 16870: unsigned :1;
[; ;pic18lf46k22.h: 16871: unsigned INTEDG2 :1;
[; ;pic18lf46k22.h: 16872: unsigned INTEDG1 :1;
[; ;pic18lf46k22.h: 16873: unsigned INTEDG0 :1;
[; ;pic18lf46k22.h: 16874: unsigned nRBPU :1;
[; ;pic18lf46k22.h: 16875: };
[; ;pic18lf46k22.h: 16876: struct {
[; ;pic18lf46k22.h: 16877: unsigned :7;
[; ;pic18lf46k22.h: 16878: unsigned RBPU :1;
[; ;pic18lf46k22.h: 16879: };
[; ;pic18lf46k22.h: 16880: } INTCON2bits_t;
[; ;pic18lf46k22.h: 16881: extern volatile INTCON2bits_t INTCON2bits __at(0xFF1);
[; ;pic18lf46k22.h: 16926: extern volatile unsigned char INTCON __at(0xFF2);
"16928
[; ;pic18lf46k22.h: 16928: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18lf46k22.h: 16931: typedef union {
[; ;pic18lf46k22.h: 16932: struct {
[; ;pic18lf46k22.h: 16933: unsigned RBIF :1;
[; ;pic18lf46k22.h: 16934: unsigned INT0IF :1;
[; ;pic18lf46k22.h: 16935: unsigned TMR0IF :1;
[; ;pic18lf46k22.h: 16936: unsigned RBIE :1;
[; ;pic18lf46k22.h: 16937: unsigned INT0IE :1;
[; ;pic18lf46k22.h: 16938: unsigned TMR0IE :1;
[; ;pic18lf46k22.h: 16939: unsigned PEIE_GIEL :1;
[; ;pic18lf46k22.h: 16940: unsigned GIE_GIEH :1;
[; ;pic18lf46k22.h: 16941: };
[; ;pic18lf46k22.h: 16942: struct {
[; ;pic18lf46k22.h: 16943: unsigned :1;
[; ;pic18lf46k22.h: 16944: unsigned INT0F :1;
[; ;pic18lf46k22.h: 16945: unsigned T0IF :1;
[; ;pic18lf46k22.h: 16946: unsigned :1;
[; ;pic18lf46k22.h: 16947: unsigned INT0E :1;
[; ;pic18lf46k22.h: 16948: unsigned T0IE :1;
[; ;pic18lf46k22.h: 16949: unsigned PEIE :1;
[; ;pic18lf46k22.h: 16950: unsigned GIE :1;
[; ;pic18lf46k22.h: 16951: };
[; ;pic18lf46k22.h: 16952: struct {
[; ;pic18lf46k22.h: 16953: unsigned :6;
[; ;pic18lf46k22.h: 16954: unsigned GIEL :1;
[; ;pic18lf46k22.h: 16955: unsigned GIEH :1;
[; ;pic18lf46k22.h: 16956: };
[; ;pic18lf46k22.h: 16957: } INTCONbits_t;
[; ;pic18lf46k22.h: 16958: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18lf46k22.h: 17043: extern volatile unsigned short PROD __at(0xFF3);
"17045
[; ;pic18lf46k22.h: 17045: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18lf46k22.h: 17050: extern volatile unsigned char PRODL __at(0xFF3);
"17052
[; ;pic18lf46k22.h: 17052: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18lf46k22.h: 17055: typedef union {
[; ;pic18lf46k22.h: 17056: struct {
[; ;pic18lf46k22.h: 17057: unsigned PRODL :8;
[; ;pic18lf46k22.h: 17058: };
[; ;pic18lf46k22.h: 17059: } PRODLbits_t;
[; ;pic18lf46k22.h: 17060: extern volatile PRODLbits_t PRODLbits __at(0xFF3);
[; ;pic18lf46k22.h: 17070: extern volatile unsigned char PRODH __at(0xFF4);
"17072
[; ;pic18lf46k22.h: 17072: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18lf46k22.h: 17075: typedef union {
[; ;pic18lf46k22.h: 17076: struct {
[; ;pic18lf46k22.h: 17077: unsigned PRODH :8;
[; ;pic18lf46k22.h: 17078: };
[; ;pic18lf46k22.h: 17079: } PRODHbits_t;
[; ;pic18lf46k22.h: 17080: extern volatile PRODHbits_t PRODHbits __at(0xFF4);
[; ;pic18lf46k22.h: 17090: extern volatile unsigned char TABLAT __at(0xFF5);
"17092
[; ;pic18lf46k22.h: 17092: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18lf46k22.h: 17095: typedef union {
[; ;pic18lf46k22.h: 17096: struct {
[; ;pic18lf46k22.h: 17097: unsigned TABLAT :8;
[; ;pic18lf46k22.h: 17098: };
[; ;pic18lf46k22.h: 17099: } TABLATbits_t;
[; ;pic18lf46k22.h: 17100: extern volatile TABLATbits_t TABLATbits __at(0xFF5);
[; ;pic18lf46k22.h: 17111: extern volatile __uint24 TBLPTR __at(0xFF6);
"17114
[; ;pic18lf46k22.h: 17114: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18lf46k22.h: 17119: extern volatile unsigned char TBLPTRL __at(0xFF6);
"17121
[; ;pic18lf46k22.h: 17121: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18lf46k22.h: 17124: typedef union {
[; ;pic18lf46k22.h: 17125: struct {
[; ;pic18lf46k22.h: 17126: unsigned TBLPTRL :8;
[; ;pic18lf46k22.h: 17127: };
[; ;pic18lf46k22.h: 17128: } TBLPTRLbits_t;
[; ;pic18lf46k22.h: 17129: extern volatile TBLPTRLbits_t TBLPTRLbits __at(0xFF6);
[; ;pic18lf46k22.h: 17139: extern volatile unsigned char TBLPTRH __at(0xFF7);
"17141
[; ;pic18lf46k22.h: 17141: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18lf46k22.h: 17144: typedef union {
[; ;pic18lf46k22.h: 17145: struct {
[; ;pic18lf46k22.h: 17146: unsigned TBLPTRH :8;
[; ;pic18lf46k22.h: 17147: };
[; ;pic18lf46k22.h: 17148: } TBLPTRHbits_t;
[; ;pic18lf46k22.h: 17149: extern volatile TBLPTRHbits_t TBLPTRHbits __at(0xFF7);
[; ;pic18lf46k22.h: 17159: extern volatile unsigned char TBLPTRU __at(0xFF8);
"17161
[; ;pic18lf46k22.h: 17161: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18lf46k22.h: 17164: typedef union {
[; ;pic18lf46k22.h: 17165: struct {
[; ;pic18lf46k22.h: 17166: unsigned TBLPTRU :6;
[; ;pic18lf46k22.h: 17167: };
[; ;pic18lf46k22.h: 17168: struct {
[; ;pic18lf46k22.h: 17169: unsigned :5;
[; ;pic18lf46k22.h: 17170: unsigned ACSS :1;
[; ;pic18lf46k22.h: 17171: };
[; ;pic18lf46k22.h: 17172: } TBLPTRUbits_t;
[; ;pic18lf46k22.h: 17173: extern volatile TBLPTRUbits_t TBLPTRUbits __at(0xFF8);
[; ;pic18lf46k22.h: 17189: extern volatile __uint24 PCLAT __at(0xFF9);
"17192
[; ;pic18lf46k22.h: 17192: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18lf46k22.h: 17196: extern volatile __uint24 PC __at(0xFF9);
"17199
[; ;pic18lf46k22.h: 17199: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18lf46k22.h: 17204: extern volatile unsigned char PCL __at(0xFF9);
"17206
[; ;pic18lf46k22.h: 17206: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18lf46k22.h: 17209: typedef union {
[; ;pic18lf46k22.h: 17210: struct {
[; ;pic18lf46k22.h: 17211: unsigned PCL :8;
[; ;pic18lf46k22.h: 17212: };
[; ;pic18lf46k22.h: 17213: } PCLbits_t;
[; ;pic18lf46k22.h: 17214: extern volatile PCLbits_t PCLbits __at(0xFF9);
[; ;pic18lf46k22.h: 17224: extern volatile unsigned char PCLATH __at(0xFFA);
"17226
[; ;pic18lf46k22.h: 17226: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18lf46k22.h: 17229: typedef union {
[; ;pic18lf46k22.h: 17230: struct {
[; ;pic18lf46k22.h: 17231: unsigned PCH :8;
[; ;pic18lf46k22.h: 17232: };
[; ;pic18lf46k22.h: 17233: } PCLATHbits_t;
[; ;pic18lf46k22.h: 17234: extern volatile PCLATHbits_t PCLATHbits __at(0xFFA);
[; ;pic18lf46k22.h: 17244: extern volatile unsigned char PCLATU __at(0xFFB);
"17246
[; ;pic18lf46k22.h: 17246: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18lf46k22.h: 17251: extern volatile unsigned char STKPTR __at(0xFFC);
"17253
[; ;pic18lf46k22.h: 17253: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18lf46k22.h: 17256: typedef union {
[; ;pic18lf46k22.h: 17257: struct {
[; ;pic18lf46k22.h: 17258: unsigned STKPTR :5;
[; ;pic18lf46k22.h: 17259: unsigned :1;
[; ;pic18lf46k22.h: 17260: unsigned STKUNF :1;
[; ;pic18lf46k22.h: 17261: unsigned STKFUL :1;
[; ;pic18lf46k22.h: 17262: };
[; ;pic18lf46k22.h: 17263: struct {
[; ;pic18lf46k22.h: 17264: unsigned STKPTR0 :1;
[; ;pic18lf46k22.h: 17265: unsigned STKPTR1 :1;
[; ;pic18lf46k22.h: 17266: unsigned STKPTR2 :1;
[; ;pic18lf46k22.h: 17267: unsigned STKPTR3 :1;
[; ;pic18lf46k22.h: 17268: unsigned STKPTR4 :1;
[; ;pic18lf46k22.h: 17269: unsigned :2;
[; ;pic18lf46k22.h: 17270: unsigned STKOVF :1;
[; ;pic18lf46k22.h: 17271: };
[; ;pic18lf46k22.h: 17272: struct {
[; ;pic18lf46k22.h: 17273: unsigned SP0 :1;
[; ;pic18lf46k22.h: 17274: unsigned SP1 :1;
[; ;pic18lf46k22.h: 17275: unsigned SP2 :1;
[; ;pic18lf46k22.h: 17276: unsigned SP3 :1;
[; ;pic18lf46k22.h: 17277: unsigned SP4 :1;
[; ;pic18lf46k22.h: 17278: };
[; ;pic18lf46k22.h: 17279: } STKPTRbits_t;
[; ;pic18lf46k22.h: 17280: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18lf46k22.h: 17356: extern volatile __uint24 TOS __at(0xFFD);
"17359
[; ;pic18lf46k22.h: 17359: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18lf46k22.h: 17364: extern volatile unsigned char TOSL __at(0xFFD);
"17366
[; ;pic18lf46k22.h: 17366: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18lf46k22.h: 17369: typedef union {
[; ;pic18lf46k22.h: 17370: struct {
[; ;pic18lf46k22.h: 17371: unsigned TOSL :8;
[; ;pic18lf46k22.h: 17372: };
[; ;pic18lf46k22.h: 17373: } TOSLbits_t;
[; ;pic18lf46k22.h: 17374: extern volatile TOSLbits_t TOSLbits __at(0xFFD);
[; ;pic18lf46k22.h: 17384: extern volatile unsigned char TOSH __at(0xFFE);
"17386
[; ;pic18lf46k22.h: 17386: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18lf46k22.h: 17389: typedef union {
[; ;pic18lf46k22.h: 17390: struct {
[; ;pic18lf46k22.h: 17391: unsigned TOSH :8;
[; ;pic18lf46k22.h: 17392: };
[; ;pic18lf46k22.h: 17393: } TOSHbits_t;
[; ;pic18lf46k22.h: 17394: extern volatile TOSHbits_t TOSHbits __at(0xFFE);
[; ;pic18lf46k22.h: 17404: extern volatile unsigned char TOSU __at(0xFFF);
"17406
[; ;pic18lf46k22.h: 17406: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18lf46k22.h: 17417: extern volatile __bit ABDEN1 __at(0x7DC0);
[; ;pic18lf46k22.h: 17420: extern volatile __bit ABDEN2 __at(0x7B80);
[; ;pic18lf46k22.h: 17423: extern volatile __bit ABDOVF1 __at(0x7DC7);
[; ;pic18lf46k22.h: 17426: extern volatile __bit ABDOVF2 __at(0x7B87);
[; ;pic18lf46k22.h: 17429: extern volatile __bit ACKDT1 __at(0x7E2D);
[; ;pic18lf46k22.h: 17432: extern volatile __bit ACKDT2 __at(0x7B5D);
[; ;pic18lf46k22.h: 17435: extern volatile __bit ACKEN1 __at(0x7E2C);
[; ;pic18lf46k22.h: 17438: extern volatile __bit ACKEN2 __at(0x7B5C);
[; ;pic18lf46k22.h: 17441: extern volatile __bit ACKSTAT1 __at(0x7E2E);
[; ;pic18lf46k22.h: 17444: extern volatile __bit ACKSTAT2 __at(0x7B5E);
[; ;pic18lf46k22.h: 17447: extern volatile __bit ACQT0 __at(0x7E03);
[; ;pic18lf46k22.h: 17450: extern volatile __bit ACQT1 __at(0x7E04);
[; ;pic18lf46k22.h: 17453: extern volatile __bit ACQT2 __at(0x7E05);
[; ;pic18lf46k22.h: 17456: extern volatile __bit ACSS __at(0x7FC5);
[; ;pic18lf46k22.h: 17459: extern volatile __bit ADCMD __at(0x79E8);
[; ;pic18lf46k22.h: 17462: extern volatile __bit ADCS0 __at(0x7E00);
[; ;pic18lf46k22.h: 17465: extern volatile __bit ADCS1 __at(0x7E01);
[; ;pic18lf46k22.h: 17468: extern volatile __bit ADCS2 __at(0x7E02);
[; ;pic18lf46k22.h: 17471: extern volatile __bit ADDEN1 __at(0x7D5B);
[; ;pic18lf46k22.h: 17474: extern volatile __bit ADDEN2 __at(0x7B8B);
[; ;pic18lf46k22.h: 17477: extern volatile __bit ADFM __at(0x7E07);
[; ;pic18lf46k22.h: 17480: extern volatile __bit ADIE __at(0x7CEE);
[; ;pic18lf46k22.h: 17483: extern volatile __bit ADIF __at(0x7CF6);
[; ;pic18lf46k22.h: 17486: extern volatile __bit ADIP __at(0x7CFE);
[; ;pic18lf46k22.h: 17489: extern volatile __bit ADMSK1 __at(0x7E29);
[; ;pic18lf46k22.h: 17492: extern volatile __bit ADMSK11 __at(0x7E29);
[; ;pic18lf46k22.h: 17495: extern volatile __bit ADMSK12 __at(0x7B59);
[; ;pic18lf46k22.h: 17498: extern volatile __bit ADMSK2 __at(0x7E2A);
[; ;pic18lf46k22.h: 17501: extern volatile __bit ADMSK21 __at(0x7E2A);
[; ;pic18lf46k22.h: 17504: extern volatile __bit ADMSK22 __at(0x7B5A);
[; ;pic18lf46k22.h: 17507: extern volatile __bit ADMSK3 __at(0x7E2B);
[; ;pic18lf46k22.h: 17510: extern volatile __bit ADMSK31 __at(0x7E2B);
[; ;pic18lf46k22.h: 17513: extern volatile __bit ADMSK32 __at(0x7B5B);
[; ;pic18lf46k22.h: 17516: extern volatile __bit ADMSK4 __at(0x7E2C);
[; ;pic18lf46k22.h: 17519: extern volatile __bit ADMSK41 __at(0x7E2C);
[; ;pic18lf46k22.h: 17522: extern volatile __bit ADMSK42 __at(0x7B5C);
[; ;pic18lf46k22.h: 17525: extern volatile __bit ADMSK5 __at(0x7E2D);
[; ;pic18lf46k22.h: 17528: extern volatile __bit ADMSK51 __at(0x7E2D);
[; ;pic18lf46k22.h: 17531: extern volatile __bit ADMSK52 __at(0x7B5D);
[; ;pic18lf46k22.h: 17534: extern volatile __bit ADON __at(0x7E10);
[; ;pic18lf46k22.h: 17537: extern volatile __bit AN0 __at(0x7C00);
[; ;pic18lf46k22.h: 17540: extern volatile __bit AN1 __at(0x7C01);
[; ;pic18lf46k22.h: 17543: extern volatile __bit AN10 __at(0x7C09);
[; ;pic18lf46k22.h: 17546: extern volatile __bit AN11 __at(0x7C0C);
[; ;pic18lf46k22.h: 17549: extern volatile __bit AN12 __at(0x7C08);
[; ;pic18lf46k22.h: 17552: extern volatile __bit AN13 __at(0x7C0D);
[; ;pic18lf46k22.h: 17555: extern volatile __bit AN14 __at(0x7C12);
[; ;pic18lf46k22.h: 17558: extern volatile __bit AN15 __at(0x7C13);
[; ;pic18lf46k22.h: 17561: extern volatile __bit AN16 __at(0x7C14);
[; ;pic18lf46k22.h: 17564: extern volatile __bit AN17 __at(0x7C15);
[; ;pic18lf46k22.h: 17567: extern volatile __bit AN18 __at(0x7C16);
[; ;pic18lf46k22.h: 17570: extern volatile __bit AN19 __at(0x7C17);
[; ;pic18lf46k22.h: 17573: extern volatile __bit AN2 __at(0x7C02);
[; ;pic18lf46k22.h: 17576: extern volatile __bit AN20 __at(0x7C18);
[; ;pic18lf46k22.h: 17579: extern volatile __bit AN21 __at(0x7C19);
[; ;pic18lf46k22.h: 17582: extern volatile __bit AN22 __at(0x7C1A);
[; ;pic18lf46k22.h: 17585: extern volatile __bit AN23 __at(0x7C1B);
[; ;pic18lf46k22.h: 17588: extern volatile __bit AN24 __at(0x7C1C);
[; ;pic18lf46k22.h: 17591: extern volatile __bit AN25 __at(0x7C1D);
[; ;pic18lf46k22.h: 17594: extern volatile __bit AN26 __at(0x7C1E);
[; ;pic18lf46k22.h: 17597: extern volatile __bit AN27 __at(0x7C1F);
[; ;pic18lf46k22.h: 17600: extern volatile __bit AN3 __at(0x7C03);
[; ;pic18lf46k22.h: 17603: extern volatile __bit AN4 __at(0x7C05);
[; ;pic18lf46k22.h: 17606: extern volatile __bit AN5 __at(0x7C20);
[; ;pic18lf46k22.h: 17609: extern volatile __bit AN6 __at(0x7C21);
[; ;pic18lf46k22.h: 17612: extern volatile __bit AN7 __at(0x7C22);
[; ;pic18lf46k22.h: 17615: extern volatile __bit AN8 __at(0x7C0A);
[; ;pic18lf46k22.h: 17618: extern volatile __bit AN9 __at(0x7C0B);
[; ;pic18lf46k22.h: 17621: extern volatile __bit ANSA0 __at(0x79C0);
[; ;pic18lf46k22.h: 17624: extern volatile __bit ANSA1 __at(0x79C1);
[; ;pic18lf46k22.h: 17627: extern volatile __bit ANSA2 __at(0x79C2);
[; ;pic18lf46k22.h: 17630: extern volatile __bit ANSA3 __at(0x79C3);
[; ;pic18lf46k22.h: 17633: extern volatile __bit ANSA5 __at(0x79C5);
[; ;pic18lf46k22.h: 17636: extern volatile __bit ANSB0 __at(0x79C8);
[; ;pic18lf46k22.h: 17639: extern volatile __bit ANSB1 __at(0x79C9);
[; ;pic18lf46k22.h: 17642: extern volatile __bit ANSB2 __at(0x79CA);
[; ;pic18lf46k22.h: 17645: extern volatile __bit ANSB3 __at(0x79CB);
[; ;pic18lf46k22.h: 17648: extern volatile __bit ANSB4 __at(0x79CC);
[; ;pic18lf46k22.h: 17651: extern volatile __bit ANSB5 __at(0x79CD);
[; ;pic18lf46k22.h: 17654: extern volatile __bit ANSC2 __at(0x79D2);
[; ;pic18lf46k22.h: 17657: extern volatile __bit ANSC3 __at(0x79D3);
[; ;pic18lf46k22.h: 17660: extern volatile __bit ANSC4 __at(0x79D4);
[; ;pic18lf46k22.h: 17663: extern volatile __bit ANSC5 __at(0x79D5);
[; ;pic18lf46k22.h: 17666: extern volatile __bit ANSC6 __at(0x79D6);
[; ;pic18lf46k22.h: 17669: extern volatile __bit ANSC7 __at(0x79D7);
[; ;pic18lf46k22.h: 17672: extern volatile __bit ANSD0 __at(0x79D8);
[; ;pic18lf46k22.h: 17675: extern volatile __bit ANSD1 __at(0x79D9);
[; ;pic18lf46k22.h: 17678: extern volatile __bit ANSD2 __at(0x79DA);
[; ;pic18lf46k22.h: 17681: extern volatile __bit ANSD3 __at(0x79DB);
[; ;pic18lf46k22.h: 17684: extern volatile __bit ANSD4 __at(0x79DC);
[; ;pic18lf46k22.h: 17687: extern volatile __bit ANSD5 __at(0x79DD);
[; ;pic18lf46k22.h: 17690: extern volatile __bit ANSD6 __at(0x79DE);
[; ;pic18lf46k22.h: 17693: extern volatile __bit ANSD7 __at(0x79DF);
[; ;pic18lf46k22.h: 17696: extern volatile __bit ANSE0 __at(0x79E0);
[; ;pic18lf46k22.h: 17699: extern volatile __bit ANSE1 __at(0x79E1);
[; ;pic18lf46k22.h: 17702: extern volatile __bit ANSE2 __at(0x79E2);
[; ;pic18lf46k22.h: 17705: extern volatile __bit BCL1IE __at(0x7D03);
[; ;pic18lf46k22.h: 17708: extern volatile __bit BCL1IF __at(0x7D0B);
[; ;pic18lf46k22.h: 17711: extern volatile __bit BCL1IP __at(0x7D13);
[; ;pic18lf46k22.h: 17714: extern volatile __bit BCL2IE __at(0x7D1E);
[; ;pic18lf46k22.h: 17717: extern volatile __bit BCL2IF __at(0x7D26);
[; ;pic18lf46k22.h: 17720: extern volatile __bit BCL2IP __at(0x7D2E);
[; ;pic18lf46k22.h: 17723: extern volatile __bit BCLIE __at(0x7D03);
[; ;pic18lf46k22.h: 17726: extern volatile __bit BCLIF __at(0x7D0B);
[; ;pic18lf46k22.h: 17729: extern volatile __bit BCLIP __at(0x7D13);
[; ;pic18lf46k22.h: 17732: extern volatile __bit BF1 __at(0x7E38);
[; ;pic18lf46k22.h: 17735: extern volatile __bit BF2 __at(0x7B68);
[; ;pic18lf46k22.h: 17738: extern volatile __bit BGST __at(0x7CE5);
[; ;pic18lf46k22.h: 17741: extern volatile __bit BGVST __at(0x7CE6);
[; ;pic18lf46k22.h: 17744: extern volatile __bit BOR __at(0x7E80);
[; ;pic18lf46k22.h: 17747: extern volatile __bit BRG161 __at(0x7DC3);
[; ;pic18lf46k22.h: 17750: extern volatile __bit BRG162 __at(0x7B83);
[; ;pic18lf46k22.h: 17753: extern volatile __bit BRGH1 __at(0x7D62);
[; ;pic18lf46k22.h: 17756: extern volatile __bit BRGH2 __at(0x7B92);
[; ;pic18lf46k22.h: 17759: extern volatile __bit C12IN0M __at(0x7C00);
[; ;pic18lf46k22.h: 17762: extern volatile __bit C12IN0N __at(0x7C00);
[; ;pic18lf46k22.h: 17765: extern volatile __bit C12IN1M __at(0x7C01);
[; ;pic18lf46k22.h: 17768: extern volatile __bit C12IN1N __at(0x7C01);
[; ;pic18lf46k22.h: 17771: extern volatile __bit C12IN2M __at(0x7C0B);
[; ;pic18lf46k22.h: 17774: extern volatile __bit C12IN2N __at(0x7C0B);
[; ;pic18lf46k22.h: 17777: extern volatile __bit C12IN3M __at(0x7C09);
[; ;pic18lf46k22.h: 17780: extern volatile __bit C12IN3N __at(0x7C09);
[; ;pic18lf46k22.h: 17783: extern volatile __bit C1CH0 __at(0x7BC8);
[; ;pic18lf46k22.h: 17786: extern volatile __bit C1CH1 __at(0x7BC9);
[; ;pic18lf46k22.h: 17789: extern volatile __bit C1HYS __at(0x7BBB);
[; ;pic18lf46k22.h: 17792: extern volatile __bit C1IE __at(0x7D06);
[; ;pic18lf46k22.h: 17795: extern volatile __bit C1IF __at(0x7D0E);
[; ;pic18lf46k22.h: 17798: extern volatile __bit C1INP __at(0x7C03);
[; ;pic18lf46k22.h: 17801: extern volatile __bit C1IP __at(0x7D16);
[; ;pic18lf46k22.h: 17804: extern volatile __bit C1OE __at(0x7BCD);
[; ;pic18lf46k22.h: 17807: extern volatile __bit C1ON __at(0x7BCF);
[; ;pic18lf46k22.h: 17810: extern volatile __bit C1POL __at(0x7BCC);
[; ;pic18lf46k22.h: 17813: extern volatile __bit C1R __at(0x7BCA);
[; ;pic18lf46k22.h: 17816: extern volatile __bit C1RSEL __at(0x7BBD);
[; ;pic18lf46k22.h: 17819: extern volatile __bit C1SP __at(0x7BCB);
[; ;pic18lf46k22.h: 17822: extern volatile __bit C1SYNC __at(0x7BB9);
[; ;pic18lf46k22.h: 17825: extern volatile __bit C1TSEL0 __at(0x7A48);
[; ;pic18lf46k22.h: 17828: extern volatile __bit C1TSEL1 __at(0x7A49);
[; ;pic18lf46k22.h: 17831: extern volatile __bit C2CH0 __at(0x7BC0);
[; ;pic18lf46k22.h: 17834: extern volatile __bit C2CH1 __at(0x7BC1);
[; ;pic18lf46k22.h: 17837: extern volatile __bit C2HYS __at(0x7BBA);
[; ;pic18lf46k22.h: 17840: extern volatile __bit C2IE __at(0x7D05);
[; ;pic18lf46k22.h: 17843: extern volatile __bit C2IF __at(0x7D0D);
[; ;pic18lf46k22.h: 17846: extern volatile __bit C2INP __at(0x7C02);
[; ;pic18lf46k22.h: 17849: extern volatile __bit C2IP __at(0x7D15);
[; ;pic18lf46k22.h: 17852: extern volatile __bit C2OE __at(0x7BC5);
[; ;pic18lf46k22.h: 17855: extern volatile __bit C2ON __at(0x7BC7);
[; ;pic18lf46k22.h: 17858: extern volatile __bit C2POL __at(0x7BC4);
[; ;pic18lf46k22.h: 17861: extern volatile __bit C2R __at(0x7BC2);
[; ;pic18lf46k22.h: 17864: extern volatile __bit C2RSEL __at(0x7BBC);
[; ;pic18lf46k22.h: 17867: extern volatile __bit C2SP __at(0x7BC3);
[; ;pic18lf46k22.h: 17870: extern volatile __bit C2SYNC __at(0x7BB8);
[; ;pic18lf46k22.h: 17873: extern volatile __bit C2TSEL0 __at(0x7A4B);
[; ;pic18lf46k22.h: 17876: extern volatile __bit C2TSEL1 __at(0x7A4C);
[; ;pic18lf46k22.h: 17879: extern volatile __bit C3TSEL0 __at(0x7A4E);
[; ;pic18lf46k22.h: 17882: extern volatile __bit C3TSEL1 __at(0x7A4F);
[; ;pic18lf46k22.h: 17885: extern volatile __bit C4TSEL0 __at(0x7A40);
[; ;pic18lf46k22.h: 17888: extern volatile __bit C4TSEL1 __at(0x7A41);
[; ;pic18lf46k22.h: 17891: extern volatile __bit C5TSEL0 __at(0x7A42);
[; ;pic18lf46k22.h: 17894: extern volatile __bit C5TSEL1 __at(0x7A43);
[; ;pic18lf46k22.h: 17897: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18lf46k22.h: 17900: extern volatile __bit CCH0 __at(0x7BC8);
[; ;pic18lf46k22.h: 17903: extern volatile __bit CCH01 __at(0x7BC8);
[; ;pic18lf46k22.h: 17906: extern volatile __bit CCH02 __at(0x7BC0);
[; ;pic18lf46k22.h: 17909: extern volatile __bit CCH05 __at(0x7BF8);
[; ;pic18lf46k22.h: 17912: extern volatile __bit CCH1 __at(0x7BC9);
[; ;pic18lf46k22.h: 17915: extern volatile __bit CCH11 __at(0x7BC9);
[; ;pic18lf46k22.h: 17918: extern volatile __bit CCH12 __at(0x7BC1);
[; ;pic18lf46k22.h: 17921: extern volatile __bit CCH15 __at(0x7BF9);
[; ;pic18lf46k22.h: 17924: extern volatile __bit CCIP3IP __at(0x7BE0);
[; ;pic18lf46k22.h: 17927: extern volatile __bit CCP1 __at(0x7C12);
[; ;pic18lf46k22.h: 17930: extern volatile __bit CCP10 __at(0x7C22);
[; ;pic18lf46k22.h: 17933: extern volatile __bit CCP1AS0 __at(0x7DB4);
[; ;pic18lf46k22.h: 17936: extern volatile __bit CCP1AS1 __at(0x7DB5);
[; ;pic18lf46k22.h: 17939: extern volatile __bit CCP1AS2 __at(0x7DB6);
[; ;pic18lf46k22.h: 17942: extern volatile __bit CCP1ASE __at(0x7DB7);
[; ;pic18lf46k22.h: 17945: extern volatile __bit CCP1IE __at(0x7CEA);
[; ;pic18lf46k22.h: 17948: extern volatile __bit CCP1IF __at(0x7CF2);
[; ;pic18lf46k22.h: 17951: extern volatile __bit CCP1IP __at(0x7CFA);
[; ;pic18lf46k22.h: 17954: extern volatile __bit CCP1M0 __at(0x7DE8);
[; ;pic18lf46k22.h: 17957: extern volatile __bit CCP1M1 __at(0x7DE9);
[; ;pic18lf46k22.h: 17960: extern volatile __bit CCP1M2 __at(0x7DEA);
[; ;pic18lf46k22.h: 17963: extern volatile __bit CCP1M3 __at(0x7DEB);
[; ;pic18lf46k22.h: 17966: extern volatile __bit CCP1MD __at(0x79F0);
[; ;pic18lf46k22.h: 17969: extern volatile __bit CCP2AS0 __at(0x7B24);
[; ;pic18lf46k22.h: 17972: extern volatile __bit CCP2AS1 __at(0x7B25);
[; ;pic18lf46k22.h: 17975: extern volatile __bit CCP2AS2 __at(0x7B26);
[; ;pic18lf46k22.h: 17978: extern volatile __bit CCP2ASE __at(0x7B27);
[; ;pic18lf46k22.h: 17981: extern volatile __bit CCP2IE __at(0x7D00);
[; ;pic18lf46k22.h: 17984: extern volatile __bit CCP2IF __at(0x7D08);
[; ;pic18lf46k22.h: 17987: extern volatile __bit CCP2IP __at(0x7D10);
[; ;pic18lf46k22.h: 17990: extern volatile __bit CCP2M0 __at(0x7B30);
[; ;pic18lf46k22.h: 17993: extern volatile __bit CCP2M1 __at(0x7B31);
[; ;pic18lf46k22.h: 17996: extern volatile __bit CCP2M2 __at(0x7B32);
[; ;pic18lf46k22.h: 17999: extern volatile __bit CCP2M3 __at(0x7B33);
[; ;pic18lf46k22.h: 18002: extern volatile __bit CCP2MD __at(0x79F1);
[; ;pic18lf46k22.h: 18005: extern volatile __bit CCP2_PA2 __at(0x7C0B);
[; ;pic18lf46k22.h: 18008: extern volatile __bit CCP3AS0 __at(0x7ADC);
[; ;pic18lf46k22.h: 18011: extern volatile __bit CCP3AS1 __at(0x7ADD);
[; ;pic18lf46k22.h: 18014: extern volatile __bit CCP3AS2 __at(0x7ADE);
[; ;pic18lf46k22.h: 18017: extern volatile __bit CCP3ASE __at(0x7ADF);
[; ;pic18lf46k22.h: 18020: extern volatile __bit CCP3IE __at(0x7BD0);
[; ;pic18lf46k22.h: 18023: extern volatile __bit CCP3IF __at(0x7BD8);
[; ;pic18lf46k22.h: 18026: extern volatile __bit CCP3IP __at(0x7BE0);
[; ;pic18lf46k22.h: 18029: extern volatile __bit CCP3M0 __at(0x7AE8);
[; ;pic18lf46k22.h: 18032: extern volatile __bit CCP3M1 __at(0x7AE9);
[; ;pic18lf46k22.h: 18035: extern volatile __bit CCP3M2 __at(0x7AEA);
[; ;pic18lf46k22.h: 18038: extern volatile __bit CCP3M3 __at(0x7AEB);
[; ;pic18lf46k22.h: 18041: extern volatile __bit CCP3MD __at(0x79F2);
[; ;pic18lf46k22.h: 18044: extern volatile __bit CCP4 __at(0x7C19);
[; ;pic18lf46k22.h: 18047: extern volatile __bit CCP4IE __at(0x7BD1);
[; ;pic18lf46k22.h: 18050: extern volatile __bit CCP4IF __at(0x7BD9);
[; ;pic18lf46k22.h: 18053: extern volatile __bit CCP4IP __at(0x7BE1);
[; ;pic18lf46k22.h: 18056: extern volatile __bit CCP4M0 __at(0x7AB8);
[; ;pic18lf46k22.h: 18059: extern volatile __bit CCP4M1 __at(0x7AB9);
[; ;pic18lf46k22.h: 18062: extern volatile __bit CCP4M2 __at(0x7ABA);
[; ;pic18lf46k22.h: 18065: extern volatile __bit CCP4M3 __at(0x7ABB);
[; ;pic18lf46k22.h: 18068: extern volatile __bit CCP4MD __at(0x79F3);
[; ;pic18lf46k22.h: 18071: extern volatile __bit CCP5 __at(0x7C22);
[; ;pic18lf46k22.h: 18074: extern volatile __bit CCP5IE __at(0x7BD2);
[; ;pic18lf46k22.h: 18077: extern volatile __bit CCP5IF __at(0x7BDA);
[; ;pic18lf46k22.h: 18080: extern volatile __bit CCP5IP __at(0x7BE2);
[; ;pic18lf46k22.h: 18083: extern volatile __bit CCP5M0 __at(0x7AA0);
[; ;pic18lf46k22.h: 18086: extern volatile __bit CCP5M1 __at(0x7AA1);
[; ;pic18lf46k22.h: 18089: extern volatile __bit CCP5M2 __at(0x7AA2);
[; ;pic18lf46k22.h: 18092: extern volatile __bit CCP5M3 __at(0x7AA3);
[; ;pic18lf46k22.h: 18095: extern volatile __bit CCP5MD __at(0x79F4);
[; ;pic18lf46k22.h: 18098: extern volatile __bit CCP9E __at(0x7C23);
[; ;pic18lf46k22.h: 18101: extern volatile __bit CFGS __at(0x7D36);
[; ;pic18lf46k22.h: 18104: extern volatile __bit CHS0 __at(0x7E12);
[; ;pic18lf46k22.h: 18107: extern volatile __bit CHS1 __at(0x7E13);
[; ;pic18lf46k22.h: 18110: extern volatile __bit CHS2 __at(0x7E14);
[; ;pic18lf46k22.h: 18113: extern volatile __bit CHS3 __at(0x7E15);
[; ;pic18lf46k22.h: 18116: extern volatile __bit CHS4 __at(0x7E16);
[; ;pic18lf46k22.h: 18119: extern volatile __bit CHSN3 __at(0x7E0B);
[; ;pic18lf46k22.h: 18122: extern volatile __bit CK __at(0x7C16);
[; ;pic18lf46k22.h: 18125: extern volatile __bit CK1 __at(0x7C16);
[; ;pic18lf46k22.h: 18128: extern volatile __bit CK2 __at(0x7C1E);
[; ;pic18lf46k22.h: 18131: extern volatile __bit CKE1 __at(0x7E3E);
[; ;pic18lf46k22.h: 18134: extern volatile __bit CKE2 __at(0x7B6E);
[; ;pic18lf46k22.h: 18137: extern volatile __bit CKP1 __at(0x7E34);
[; ;pic18lf46k22.h: 18140: extern volatile __bit CKP2 __at(0x7B64);
[; ;pic18lf46k22.h: 18143: extern volatile __bit CMIE __at(0x7D06);
[; ;pic18lf46k22.h: 18146: extern volatile __bit CMIF __at(0x7D0E);
[; ;pic18lf46k22.h: 18149: extern volatile __bit CMIP __at(0x7D16);
[; ;pic18lf46k22.h: 18152: extern volatile __bit CMP1MD __at(0x79E9);
[; ;pic18lf46k22.h: 18155: extern volatile __bit CMP2MD __at(0x79EA);
[; ;pic18lf46k22.h: 18158: extern volatile __bit COE __at(0x7BCE);
[; ;pic18lf46k22.h: 18161: extern volatile __bit COE1 __at(0x7BCE);
[; ;pic18lf46k22.h: 18164: extern volatile __bit COE2 __at(0x7BC6);
[; ;pic18lf46k22.h: 18167: extern volatile __bit CON __at(0x7BCF);
[; ;pic18lf46k22.h: 18170: extern volatile __bit CON1 __at(0x7BCF);
[; ;pic18lf46k22.h: 18173: extern volatile __bit CON2 __at(0x7BC7);
[; ;pic18lf46k22.h: 18176: extern volatile __bit CPOL __at(0x7BCD);
[; ;pic18lf46k22.h: 18179: extern volatile __bit CPOL1 __at(0x7BCD);
[; ;pic18lf46k22.h: 18182: extern volatile __bit CPOL2 __at(0x7BC5);
[; ;pic18lf46k22.h: 18185: extern volatile __bit CREF __at(0x7BCA);
[; ;pic18lf46k22.h: 18188: extern volatile __bit CREF1 __at(0x7BCA);
[; ;pic18lf46k22.h: 18191: extern volatile __bit CREF2 __at(0x7BC2);
[; ;pic18lf46k22.h: 18194: extern volatile __bit CREN1 __at(0x7D5C);
[; ;pic18lf46k22.h: 18197: extern volatile __bit CREN2 __at(0x7B8C);
[; ;pic18lf46k22.h: 18200: extern volatile __bit CS __at(0x7C22);
[; ;pic18lf46k22.h: 18203: extern volatile __bit CSRC1 __at(0x7D67);
[; ;pic18lf46k22.h: 18206: extern volatile __bit CSRC2 __at(0x7B97);
[; ;pic18lf46k22.h: 18209: extern volatile __bit CTED1 __at(0x7C0A);
[; ;pic18lf46k22.h: 18212: extern volatile __bit CTED2 __at(0x7C0B);
[; ;pic18lf46k22.h: 18215: extern volatile __bit CTMUEN __at(0x7A2F);
[; ;pic18lf46k22.h: 18218: extern volatile __bit CTMUIE __at(0x7D1B);
[; ;pic18lf46k22.h: 18221: extern volatile __bit CTMUIF __at(0x7D23);
[; ;pic18lf46k22.h: 18224: extern volatile __bit CTMUIP __at(0x7D2B);
[; ;pic18lf46k22.h: 18227: extern volatile __bit CTMUMD __at(0x79EB);
[; ;pic18lf46k22.h: 18230: extern volatile __bit CTMUSIDL __at(0x7A2D);
[; ;pic18lf46k22.h: 18233: extern volatile __bit CTPLS __at(0x7C12);
[; ;pic18lf46k22.h: 18236: extern volatile __bit CTTRIG __at(0x7A28);
[; ;pic18lf46k22.h: 18239: extern volatile __bit CVREF __at(0x7C02);
[; ;pic18lf46k22.h: 18242: extern volatile __bit DA __at(0x7E3D);
[; ;pic18lf46k22.h: 18245: extern volatile __bit DA1 __at(0x7E3D);
[; ;pic18lf46k22.h: 18248: extern volatile __bit DA2 __at(0x7B6D);
[; ;pic18lf46k22.h: 18251: extern volatile __bit DACEN __at(0x7A0F);
[; ;pic18lf46k22.h: 18254: extern volatile __bit DACLPS __at(0x7A0E);
[; ;pic18lf46k22.h: 18257: extern volatile __bit DACNSS __at(0x7A08);
[; ;pic18lf46k22.h: 18260: extern volatile __bit DACOE __at(0x7A0D);
[; ;pic18lf46k22.h: 18263: extern volatile __bit DACOUT __at(0x7C02);
[; ;pic18lf46k22.h: 18266: extern volatile __bit DACPSS0 __at(0x7A0A);
[; ;pic18lf46k22.h: 18269: extern volatile __bit DACPSS1 __at(0x7A0B);
[; ;pic18lf46k22.h: 18272: extern volatile __bit DACR0 __at(0x7A00);
[; ;pic18lf46k22.h: 18275: extern volatile __bit DACR1 __at(0x7A01);
[; ;pic18lf46k22.h: 18278: extern volatile __bit DACR2 __at(0x7A02);
[; ;pic18lf46k22.h: 18281: extern volatile __bit DACR3 __at(0x7A03);
[; ;pic18lf46k22.h: 18284: extern volatile __bit DACR4 __at(0x7A04);
[; ;pic18lf46k22.h: 18287: extern volatile __bit DATA_ADDRESS __at(0x7E3D);
[; ;pic18lf46k22.h: 18290: extern volatile __bit DATA_ADDRESS2 __at(0x7B6D);
[; ;pic18lf46k22.h: 18293: extern volatile __bit DC __at(0x7EC1);
[; ;pic18lf46k22.h: 18296: extern volatile __bit DC1B0 __at(0x7DEC);
[; ;pic18lf46k22.h: 18299: extern volatile __bit DC1B1 __at(0x7DED);
[; ;pic18lf46k22.h: 18302: extern volatile __bit DC2B0 __at(0x7B34);
[; ;pic18lf46k22.h: 18305: extern volatile __bit DC2B1 __at(0x7B35);
[; ;pic18lf46k22.h: 18308: extern volatile __bit DC3B0 __at(0x7AEC);
[; ;pic18lf46k22.h: 18311: extern volatile __bit DC3B1 __at(0x7AED);
[; ;pic18lf46k22.h: 18314: extern volatile __bit DC4B0 __at(0x7ABC);
[; ;pic18lf46k22.h: 18317: extern volatile __bit DC4B1 __at(0x7ABD);
[; ;pic18lf46k22.h: 18320: extern volatile __bit DC5B0 __at(0x7AA4);
[; ;pic18lf46k22.h: 18323: extern volatile __bit DC5B1 __at(0x7AA5);
[; ;pic18lf46k22.h: 18326: extern volatile __bit DONE __at(0x7E11);
[; ;pic18lf46k22.h: 18329: extern volatile __bit DT __at(0x7C17);
[; ;pic18lf46k22.h: 18332: extern volatile __bit DT1 __at(0x7C17);
[; ;pic18lf46k22.h: 18335: extern volatile __bit DT2 __at(0x7C1F);
[; ;pic18lf46k22.h: 18338: extern volatile __bit DTRXP1 __at(0x7DC5);
[; ;pic18lf46k22.h: 18341: extern volatile __bit DTRXP2 __at(0x7B85);
[; ;pic18lf46k22.h: 18344: extern volatile __bit D_A2 __at(0x7B6D);
[; ;pic18lf46k22.h: 18347: extern volatile __bit D_NOT_A2 __at(0x7B6D);
[; ;pic18lf46k22.h: 18350: extern volatile __bit D_nA2 __at(0x7B6D);
[; ;pic18lf46k22.h: 18353: extern volatile __bit ECCPAS0 __at(0x7DB4);
[; ;pic18lf46k22.h: 18356: extern volatile __bit ECCPAS1 __at(0x7DB5);
[; ;pic18lf46k22.h: 18359: extern volatile __bit ECCPAS2 __at(0x7DB6);
[; ;pic18lf46k22.h: 18362: extern volatile __bit ECCPASE __at(0x7DB7);
[; ;pic18lf46k22.h: 18365: extern volatile __bit EDG1POL __at(0x7A24);
[; ;pic18lf46k22.h: 18368: extern volatile __bit EDG1SEL0 __at(0x7A22);
[; ;pic18lf46k22.h: 18371: extern volatile __bit EDG1SEL1 __at(0x7A23);
[; ;pic18lf46k22.h: 18374: extern volatile __bit EDG1STAT __at(0x7A20);
[; ;pic18lf46k22.h: 18377: extern volatile __bit EDG2POL __at(0x7A27);
[; ;pic18lf46k22.h: 18380: extern volatile __bit EDG2SEL0 __at(0x7A25);
[; ;pic18lf46k22.h: 18383: extern volatile __bit EDG2SEL1 __at(0x7A26);
[; ;pic18lf46k22.h: 18386: extern volatile __bit EDG2STAT __at(0x7A21);
[; ;pic18lf46k22.h: 18389: extern volatile __bit EDGEN __at(0x7A2B);
[; ;pic18lf46k22.h: 18392: extern volatile __bit EDGSEQEN __at(0x7A2A);
[; ;pic18lf46k22.h: 18395: extern volatile __bit EEADR0 __at(0x7D48);
[; ;pic18lf46k22.h: 18398: extern volatile __bit EEADR1 __at(0x7D49);
[; ;pic18lf46k22.h: 18401: extern volatile __bit EEADR2 __at(0x7D4A);
[; ;pic18lf46k22.h: 18404: extern volatile __bit EEADR3 __at(0x7D4B);
[; ;pic18lf46k22.h: 18407: extern volatile __bit EEADR4 __at(0x7D4C);
[; ;pic18lf46k22.h: 18410: extern volatile __bit EEADR5 __at(0x7D4D);
[; ;pic18lf46k22.h: 18413: extern volatile __bit EEADR6 __at(0x7D4E);
[; ;pic18lf46k22.h: 18416: extern volatile __bit EEADR7 __at(0x7D4F);
[; ;pic18lf46k22.h: 18419: extern volatile __bit EEADR8 __at(0x7D50);
[; ;pic18lf46k22.h: 18422: extern volatile __bit EEADR9 __at(0x7D51);
[; ;pic18lf46k22.h: 18425: extern volatile __bit EEFS __at(0x7D36);
[; ;pic18lf46k22.h: 18428: extern volatile __bit EEIE __at(0x7D04);
[; ;pic18lf46k22.h: 18431: extern volatile __bit EEIF __at(0x7D0C);
[; ;pic18lf46k22.h: 18434: extern volatile __bit EEIP __at(0x7D14);
[; ;pic18lf46k22.h: 18437: extern volatile __bit EEPGD __at(0x7D37);
[; ;pic18lf46k22.h: 18440: extern volatile __bit EMBMD __at(0x79F0);
[; ;pic18lf46k22.h: 18443: extern volatile __bit EVPOL0 __at(0x7BCB);
[; ;pic18lf46k22.h: 18446: extern volatile __bit EVPOL01 __at(0x7BCB);
[; ;pic18lf46k22.h: 18449: extern volatile __bit EVPOL02 __at(0x7BC3);
[; ;pic18lf46k22.h: 18452: extern volatile __bit EVPOL1 __at(0x7BCC);
[; ;pic18lf46k22.h: 18455: extern volatile __bit EVPOL11 __at(0x7BCC);
[; ;pic18lf46k22.h: 18458: extern volatile __bit EVPOL12 __at(0x7BC4);
[; ;pic18lf46k22.h: 18461: extern volatile __bit FERR1 __at(0x7D5A);
[; ;pic18lf46k22.h: 18464: extern volatile __bit FERR2 __at(0x7B8A);
[; ;pic18lf46k22.h: 18467: extern volatile __bit FLT0 __at(0x7C08);
[; ;pic18lf46k22.h: 18470: extern volatile __bit FREE __at(0x7D34);
[; ;pic18lf46k22.h: 18473: extern volatile __bit FVREN __at(0x7A17);
[; ;pic18lf46k22.h: 18476: extern volatile __bit FVRS0 __at(0x7A14);
[; ;pic18lf46k22.h: 18479: extern volatile __bit FVRS1 __at(0x7A15);
[; ;pic18lf46k22.h: 18482: extern volatile __bit FVRST __at(0x7A16);
[; ;pic18lf46k22.h: 18485: extern volatile __bit GCEN1 __at(0x7E2F);
[; ;pic18lf46k22.h: 18488: extern volatile __bit GCEN2 __at(0x7B5F);
[; ;pic18lf46k22.h: 18491: extern volatile __bit GIE __at(0x7F97);
[; ;pic18lf46k22.h: 18494: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18lf46k22.h: 18497: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18lf46k22.h: 18500: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18lf46k22.h: 18503: extern volatile __bit GO __at(0x7E11);
[; ;pic18lf46k22.h: 18506: extern volatile __bit GODONE __at(0x7E11);
[; ;pic18lf46k22.h: 18509: extern volatile __bit GO_DONE __at(0x7E11);
[; ;pic18lf46k22.h: 18512: extern volatile __bit GO_NOT_DONE __at(0x7E11);
[; ;pic18lf46k22.h: 18515: extern volatile __bit GO_nDONE __at(0x7E11);
[; ;pic18lf46k22.h: 18518: extern volatile __bit HFIOFS __at(0x7E9A);
[; ;pic18lf46k22.h: 18521: extern volatile __bit HLVDEN __at(0x7CE4);
[; ;pic18lf46k22.h: 18524: extern volatile __bit HLVDIE __at(0x7D02);
[; ;pic18lf46k22.h: 18527: extern volatile __bit HLVDIF __at(0x7D0A);
[; ;pic18lf46k22.h: 18530: extern volatile __bit HLVDIN __at(0x7C05);
[; ;pic18lf46k22.h: 18533: extern volatile __bit HLVDIP __at(0x7D12);
[; ;pic18lf46k22.h: 18536: extern volatile __bit HLVDL0 __at(0x7CE0);
[; ;pic18lf46k22.h: 18539: extern volatile __bit HLVDL1 __at(0x7CE1);
[; ;pic18lf46k22.h: 18542: extern volatile __bit HLVDL2 __at(0x7CE2);
[; ;pic18lf46k22.h: 18545: extern volatile __bit HLVDL3 __at(0x7CE3);
[; ;pic18lf46k22.h: 18548: extern volatile __bit I2C_DAT __at(0x7E3D);
[; ;pic18lf46k22.h: 18551: extern volatile __bit I2C_DAT2 __at(0x7B6D);
[; ;pic18lf46k22.h: 18554: extern volatile __bit I2C_READ __at(0x7E3A);
[; ;pic18lf46k22.h: 18557: extern volatile __bit I2C_READ2 __at(0x7B6A);
[; ;pic18lf46k22.h: 18560: extern volatile __bit I2C_START __at(0x7E3B);
[; ;pic18lf46k22.h: 18563: extern volatile __bit I2C_START2 __at(0x7B6B);
[; ;pic18lf46k22.h: 18566: extern volatile __bit I2C_STOP __at(0x7E3C);
[; ;pic18lf46k22.h: 18569: extern volatile __bit I2C_STOP2 __at(0x7B6C);
[; ;pic18lf46k22.h: 18572: extern volatile __bit IDISSEN __at(0x7A29);
[; ;pic18lf46k22.h: 18575: extern volatile __bit IDLEN __at(0x7E9F);
[; ;pic18lf46k22.h: 18578: extern volatile __bit INT0 __at(0x7C08);
[; ;pic18lf46k22.h: 18581: extern volatile __bit INT0E __at(0x7F94);
[; ;pic18lf46k22.h: 18584: extern volatile __bit INT0F __at(0x7F91);
[; ;pic18lf46k22.h: 18587: extern volatile __bit INT0IE __at(0x7F94);
[; ;pic18lf46k22.h: 18590: extern volatile __bit INT0IF __at(0x7F91);
[; ;pic18lf46k22.h: 18593: extern volatile __bit INT1 __at(0x7C09);
[; ;pic18lf46k22.h: 18596: extern volatile __bit INT1E __at(0x7F83);
[; ;pic18lf46k22.h: 18599: extern volatile __bit INT1F __at(0x7F80);
[; ;pic18lf46k22.h: 18602: extern volatile __bit INT1IE __at(0x7F83);
[; ;pic18lf46k22.h: 18605: extern volatile __bit INT1IF __at(0x7F80);
[; ;pic18lf46k22.h: 18608: extern volatile __bit INT1IP __at(0x7F86);
[; ;pic18lf46k22.h: 18611: extern volatile __bit INT1P __at(0x7F86);
[; ;pic18lf46k22.h: 18614: extern volatile __bit INT2 __at(0x7C0A);
[; ;pic18lf46k22.h: 18617: extern volatile __bit INT2E __at(0x7F84);
[; ;pic18lf46k22.h: 18620: extern volatile __bit INT2F __at(0x7F81);
[; ;pic18lf46k22.h: 18623: extern volatile __bit INT2IE __at(0x7F84);
[; ;pic18lf46k22.h: 18626: extern volatile __bit INT2IF __at(0x7F81);
[; ;pic18lf46k22.h: 18629: extern volatile __bit INT2IP __at(0x7F87);
[; ;pic18lf46k22.h: 18632: extern volatile __bit INT2P __at(0x7F87);
[; ;pic18lf46k22.h: 18635: extern volatile __bit INTEDG0 __at(0x7F8E);
[; ;pic18lf46k22.h: 18638: extern volatile __bit INTEDG1 __at(0x7F8D);
[; ;pic18lf46k22.h: 18641: extern volatile __bit INTEDG2 __at(0x7F8C);
[; ;pic18lf46k22.h: 18644: extern volatile __bit INTSRC __at(0x7CDF);
[; ;pic18lf46k22.h: 18647: extern volatile __bit IOCB4 __at(0x7B14);
[; ;pic18lf46k22.h: 18650: extern volatile __bit IOCB5 __at(0x7B15);
[; ;pic18lf46k22.h: 18653: extern volatile __bit IOCB6 __at(0x7B16);
[; ;pic18lf46k22.h: 18656: extern volatile __bit IOCB7 __at(0x7B17);
[; ;pic18lf46k22.h: 18659: extern volatile __bit IOFS __at(0x7E9A);
[; ;pic18lf46k22.h: 18662: extern volatile __bit IPEN __at(0x7E87);
[; ;pic18lf46k22.h: 18665: extern volatile __bit IRCF0 __at(0x7E9C);
[; ;pic18lf46k22.h: 18668: extern volatile __bit IRCF1 __at(0x7E9D);
[; ;pic18lf46k22.h: 18671: extern volatile __bit IRCF2 __at(0x7E9E);
[; ;pic18lf46k22.h: 18674: extern volatile __bit IRNG0 __at(0x7A18);
[; ;pic18lf46k22.h: 18677: extern volatile __bit IRNG1 __at(0x7A19);
[; ;pic18lf46k22.h: 18680: extern volatile __bit IRVST __at(0x7CE5);
[; ;pic18lf46k22.h: 18683: extern volatile __bit ITRIM0 __at(0x7A1A);
[; ;pic18lf46k22.h: 18686: extern volatile __bit ITRIM1 __at(0x7A1B);
[; ;pic18lf46k22.h: 18689: extern volatile __bit ITRIM2 __at(0x7A1C);
[; ;pic18lf46k22.h: 18692: extern volatile __bit ITRIM3 __at(0x7A1D);
[; ;pic18lf46k22.h: 18695: extern volatile __bit ITRIM4 __at(0x7A1E);
[; ;pic18lf46k22.h: 18698: extern volatile __bit ITRIM5 __at(0x7A1F);
[; ;pic18lf46k22.h: 18701: extern volatile __bit IVRST __at(0x7CE5);
[; ;pic18lf46k22.h: 18704: extern volatile __bit KBI0 __at(0x7C0C);
[; ;pic18lf46k22.h: 18707: extern volatile __bit KBI1 __at(0x7C0D);
[; ;pic18lf46k22.h: 18710: extern volatile __bit KBI2 __at(0x7C0E);
[; ;pic18lf46k22.h: 18713: extern volatile __bit KBI3 __at(0x7C0F);
[; ;pic18lf46k22.h: 18716: extern volatile __bit LA0 __at(0x7C48);
[; ;pic18lf46k22.h: 18719: extern volatile __bit LA1 __at(0x7C49);
[; ;pic18lf46k22.h: 18722: extern volatile __bit LA2 __at(0x7C4A);
[; ;pic18lf46k22.h: 18725: extern volatile __bit LA3 __at(0x7C4B);
[; ;pic18lf46k22.h: 18728: extern volatile __bit LA4 __at(0x7C4C);
[; ;pic18lf46k22.h: 18731: extern volatile __bit LA5 __at(0x7C4D);
[; ;pic18lf46k22.h: 18734: extern volatile __bit LA6 __at(0x7C4E);
[; ;pic18lf46k22.h: 18737: extern volatile __bit LA7 __at(0x7C4F);
[; ;pic18lf46k22.h: 18740: extern volatile __bit LATA0 __at(0x7C48);
[; ;pic18lf46k22.h: 18743: extern volatile __bit LATA1 __at(0x7C49);
[; ;pic18lf46k22.h: 18746: extern volatile __bit LATA2 __at(0x7C4A);
[; ;pic18lf46k22.h: 18749: extern volatile __bit LATA3 __at(0x7C4B);
[; ;pic18lf46k22.h: 18752: extern volatile __bit LATA4 __at(0x7C4C);
[; ;pic18lf46k22.h: 18755: extern volatile __bit LATA5 __at(0x7C4D);
[; ;pic18lf46k22.h: 18758: extern volatile __bit LATA6 __at(0x7C4E);
[; ;pic18lf46k22.h: 18761: extern volatile __bit LATA7 __at(0x7C4F);
[; ;pic18lf46k22.h: 18764: extern volatile __bit LATB0 __at(0x7C50);
[; ;pic18lf46k22.h: 18767: extern volatile __bit LATB1 __at(0x7C51);
[; ;pic18lf46k22.h: 18770: extern volatile __bit LATB2 __at(0x7C52);
[; ;pic18lf46k22.h: 18773: extern volatile __bit LATB3 __at(0x7C53);
[; ;pic18lf46k22.h: 18776: extern volatile __bit LATB4 __at(0x7C54);
[; ;pic18lf46k22.h: 18779: extern volatile __bit LATB5 __at(0x7C55);
[; ;pic18lf46k22.h: 18782: extern volatile __bit LATB6 __at(0x7C56);
[; ;pic18lf46k22.h: 18785: extern volatile __bit LATB7 __at(0x7C57);
[; ;pic18lf46k22.h: 18788: extern volatile __bit LATC0 __at(0x7C58);
[; ;pic18lf46k22.h: 18791: extern volatile __bit LATC1 __at(0x7C59);
[; ;pic18lf46k22.h: 18794: extern volatile __bit LATC2 __at(0x7C5A);
[; ;pic18lf46k22.h: 18797: extern volatile __bit LATC3 __at(0x7C5B);
[; ;pic18lf46k22.h: 18800: extern volatile __bit LATC4 __at(0x7C5C);
[; ;pic18lf46k22.h: 18803: extern volatile __bit LATC5 __at(0x7C5D);
[; ;pic18lf46k22.h: 18806: extern volatile __bit LATC6 __at(0x7C5E);
[; ;pic18lf46k22.h: 18809: extern volatile __bit LATC7 __at(0x7C5F);
[; ;pic18lf46k22.h: 18812: extern volatile __bit LATD0 __at(0x7C60);
[; ;pic18lf46k22.h: 18815: extern volatile __bit LATD1 __at(0x7C61);
[; ;pic18lf46k22.h: 18818: extern volatile __bit LATD2 __at(0x7C62);
[; ;pic18lf46k22.h: 18821: extern volatile __bit LATD3 __at(0x7C63);
[; ;pic18lf46k22.h: 18824: extern volatile __bit LATD4 __at(0x7C64);
[; ;pic18lf46k22.h: 18827: extern volatile __bit LATD5 __at(0x7C65);
[; ;pic18lf46k22.h: 18830: extern volatile __bit LATD6 __at(0x7C66);
[; ;pic18lf46k22.h: 18833: extern volatile __bit LATD7 __at(0x7C67);
[; ;pic18lf46k22.h: 18836: extern volatile __bit LATE0 __at(0x7C68);
[; ;pic18lf46k22.h: 18839: extern volatile __bit LATE1 __at(0x7C69);
[; ;pic18lf46k22.h: 18842: extern volatile __bit LATE2 __at(0x7C6A);
[; ;pic18lf46k22.h: 18845: extern volatile __bit LB0 __at(0x7C50);
[; ;pic18lf46k22.h: 18848: extern volatile __bit LB1 __at(0x7C51);
[; ;pic18lf46k22.h: 18851: extern volatile __bit LB2 __at(0x7C52);
[; ;pic18lf46k22.h: 18854: extern volatile __bit LB3 __at(0x7C53);
[; ;pic18lf46k22.h: 18857: extern volatile __bit LB4 __at(0x7C54);
[; ;pic18lf46k22.h: 18860: extern volatile __bit LB5 __at(0x7C55);
[; ;pic18lf46k22.h: 18863: extern volatile __bit LB6 __at(0x7C56);
[; ;pic18lf46k22.h: 18866: extern volatile __bit LB7 __at(0x7C57);
[; ;pic18lf46k22.h: 18869: extern volatile __bit LC0 __at(0x7C58);
[; ;pic18lf46k22.h: 18872: extern volatile __bit LC1 __at(0x7C59);
[; ;pic18lf46k22.h: 18875: extern volatile __bit LC2 __at(0x7C5A);
[; ;pic18lf46k22.h: 18878: extern volatile __bit LC3 __at(0x7C5B);
[; ;pic18lf46k22.h: 18881: extern volatile __bit LC4 __at(0x7C5C);
[; ;pic18lf46k22.h: 18884: extern volatile __bit LC5 __at(0x7C5D);
[; ;pic18lf46k22.h: 18887: extern volatile __bit LC6 __at(0x7C5E);
[; ;pic18lf46k22.h: 18890: extern volatile __bit LC7 __at(0x7C5F);
[; ;pic18lf46k22.h: 18893: extern volatile __bit LD0 __at(0x7C60);
[; ;pic18lf46k22.h: 18896: extern volatile __bit LD1 __at(0x7C61);
[; ;pic18lf46k22.h: 18899: extern volatile __bit LD2 __at(0x7C62);
[; ;pic18lf46k22.h: 18902: extern volatile __bit LD3 __at(0x7C63);
[; ;pic18lf46k22.h: 18905: extern volatile __bit LD4 __at(0x7C64);
[; ;pic18lf46k22.h: 18908: extern volatile __bit LD5 __at(0x7C65);
[; ;pic18lf46k22.h: 18911: extern volatile __bit LD6 __at(0x7C66);
[; ;pic18lf46k22.h: 18914: extern volatile __bit LD7 __at(0x7C67);
[; ;pic18lf46k22.h: 18917: extern volatile __bit LE0 __at(0x7C68);
[; ;pic18lf46k22.h: 18920: extern volatile __bit LE1 __at(0x7C69);
[; ;pic18lf46k22.h: 18923: extern volatile __bit LE2 __at(0x7C6A);
[; ;pic18lf46k22.h: 18926: extern volatile __bit LFIOFS __at(0x7E90);
[; ;pic18lf46k22.h: 18929: extern volatile __bit LVDEN __at(0x7CE4);
[; ;pic18lf46k22.h: 18932: extern volatile __bit LVDIE __at(0x7D02);
[; ;pic18lf46k22.h: 18935: extern volatile __bit LVDIF __at(0x7D0A);
[; ;pic18lf46k22.h: 18938: extern volatile __bit LVDIN __at(0x7C05);
[; ;pic18lf46k22.h: 18941: extern volatile __bit LVDIP __at(0x7D12);
[; ;pic18lf46k22.h: 18944: extern volatile __bit LVDL0 __at(0x7CE0);
[; ;pic18lf46k22.h: 18947: extern volatile __bit LVDL1 __at(0x7CE1);
[; ;pic18lf46k22.h: 18950: extern volatile __bit LVDL2 __at(0x7CE2);
[; ;pic18lf46k22.h: 18953: extern volatile __bit LVDL3 __at(0x7CE3);
[; ;pic18lf46k22.h: 18956: extern volatile __bit LVV0 __at(0x7CE0);
[; ;pic18lf46k22.h: 18959: extern volatile __bit LVV1 __at(0x7CE1);
[; ;pic18lf46k22.h: 18962: extern volatile __bit LVV2 __at(0x7CE2);
[; ;pic18lf46k22.h: 18965: extern volatile __bit LVV3 __at(0x7CE3);
[; ;pic18lf46k22.h: 18968: extern volatile __bit MC1OUT __at(0x7BBF);
[; ;pic18lf46k22.h: 18971: extern volatile __bit MC2OUT __at(0x7BBE);
[; ;pic18lf46k22.h: 18974: extern volatile __bit MCLR __at(0x7C23);
[; ;pic18lf46k22.h: 18977: extern volatile __bit MFIOFS __at(0x7E91);
[; ;pic18lf46k22.h: 18980: extern volatile __bit MFIOSEL __at(0x7E94);
[; ;pic18lf46k22.h: 18983: extern volatile __bit MSK01 __at(0x7E40);
[; ;pic18lf46k22.h: 18986: extern volatile __bit MSK02 __at(0x7B70);
[; ;pic18lf46k22.h: 18989: extern volatile __bit MSK11 __at(0x7E41);
[; ;pic18lf46k22.h: 18992: extern volatile __bit MSK12 __at(0x7B71);
[; ;pic18lf46k22.h: 18995: extern volatile __bit MSK21 __at(0x7E42);
[; ;pic18lf46k22.h: 18998: extern volatile __bit MSK22 __at(0x7B72);
[; ;pic18lf46k22.h: 19001: extern volatile __bit MSK31 __at(0x7E43);
[; ;pic18lf46k22.h: 19004: extern volatile __bit MSK32 __at(0x7B73);
[; ;pic18lf46k22.h: 19007: extern volatile __bit MSK41 __at(0x7E44);
[; ;pic18lf46k22.h: 19010: extern volatile __bit MSK42 __at(0x7B74);
[; ;pic18lf46k22.h: 19013: extern volatile __bit MSK51 __at(0x7E45);
[; ;pic18lf46k22.h: 19016: extern volatile __bit MSK52 __at(0x7B75);
[; ;pic18lf46k22.h: 19019: extern volatile __bit MSK61 __at(0x7E46);
[; ;pic18lf46k22.h: 19022: extern volatile __bit MSK62 __at(0x7B76);
[; ;pic18lf46k22.h: 19025: extern volatile __bit MSK71 __at(0x7E47);
[; ;pic18lf46k22.h: 19028: extern volatile __bit MSK72 __at(0x7B77);
[; ;pic18lf46k22.h: 19031: extern volatile __bit MSSP1MD __at(0x79F6);
[; ;pic18lf46k22.h: 19034: extern volatile __bit MSSP2MD __at(0x79F7);
[; ;pic18lf46k22.h: 19037: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18lf46k22.h: 19040: extern volatile __bit NOT_A __at(0x7E3D);
[; ;pic18lf46k22.h: 19043: extern volatile __bit NOT_A2 __at(0x7B6D);
[; ;pic18lf46k22.h: 19046: extern volatile __bit NOT_ADDRESS2 __at(0x7B6D);
[; ;pic18lf46k22.h: 19049: extern volatile __bit NOT_BOR __at(0x7E80);
[; ;pic18lf46k22.h: 19052: extern volatile __bit NOT_DONE __at(0x7E11);
[; ;pic18lf46k22.h: 19055: extern volatile __bit NOT_MCLR __at(0x7C23);
[; ;pic18lf46k22.h: 19058: extern volatile __bit NOT_PD __at(0x7E82);
[; ;pic18lf46k22.h: 19061: extern volatile __bit NOT_POR __at(0x7E81);
[; ;pic18lf46k22.h: 19064: extern volatile __bit NOT_RBPU __at(0x7F8F);
[; ;pic18lf46k22.h: 19067: extern volatile __bit NOT_RI __at(0x7E84);
[; ;pic18lf46k22.h: 19070: extern volatile __bit NOT_SS __at(0x7C05);
[; ;pic18lf46k22.h: 19073: extern volatile __bit NOT_SS1 __at(0x7C05);
[; ;pic18lf46k22.h: 19076: extern volatile __bit NOT_SS2 __at(0x7C1B);
[; ;pic18lf46k22.h: 19079: extern volatile __bit NOT_T1SYNC __at(0x7E6A);
[; ;pic18lf46k22.h: 19082: extern volatile __bit NOT_T3SYNC __at(0x7D8A);
[; ;pic18lf46k22.h: 19085: extern volatile __bit NOT_T5SYNC __at(0x7A72);
[; ;pic18lf46k22.h: 19088: extern volatile __bit NOT_TO __at(0x7E83);
[; ;pic18lf46k22.h: 19091: extern volatile __bit NOT_W __at(0x7E3A);
[; ;pic18lf46k22.h: 19094: extern volatile __bit NOT_W2 __at(0x7B6A);
[; ;pic18lf46k22.h: 19097: extern volatile __bit NOT_WRITE2 __at(0x7B6A);
[; ;pic18lf46k22.h: 19100: extern volatile __bit NVCFG0 __at(0x7E08);
[; ;pic18lf46k22.h: 19103: extern volatile __bit NVCFG1 __at(0x7E09);
[; ;pic18lf46k22.h: 19106: extern volatile __bit OERR1 __at(0x7D59);
[; ;pic18lf46k22.h: 19109: extern volatile __bit OERR2 __at(0x7B89);
[; ;pic18lf46k22.h: 19112: extern volatile __bit OSCFIE __at(0x7D07);
[; ;pic18lf46k22.h: 19115: extern volatile __bit OSCFIF __at(0x7D0F);
[; ;pic18lf46k22.h: 19118: extern volatile __bit OSCFIP __at(0x7D17);
[; ;pic18lf46k22.h: 19121: extern volatile __bit OSTS __at(0x7E9B);
[; ;pic18lf46k22.h: 19124: extern volatile __bit OV __at(0x7EC3);
[; ;pic18lf46k22.h: 19127: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18lf46k22.h: 19130: extern volatile __bit P1A __at(0x7C12);
[; ;pic18lf46k22.h: 19133: extern volatile __bit P1B __at(0x7C1D);
[; ;pic18lf46k22.h: 19136: extern volatile __bit P1C __at(0x7C1E);
[; ;pic18lf46k22.h: 19139: extern volatile __bit P1D __at(0x7C1F);
[; ;pic18lf46k22.h: 19142: extern volatile __bit P1DC0 __at(0x7DB8);
[; ;pic18lf46k22.h: 19145: extern volatile __bit P1DC1 __at(0x7DB9);
[; ;pic18lf46k22.h: 19148: extern volatile __bit P1DC2 __at(0x7DBA);
[; ;pic18lf46k22.h: 19151: extern volatile __bit P1DC3 __at(0x7DBB);
[; ;pic18lf46k22.h: 19154: extern volatile __bit P1DC4 __at(0x7DBC);
[; ;pic18lf46k22.h: 19157: extern volatile __bit P1DC5 __at(0x7DBD);
[; ;pic18lf46k22.h: 19160: extern volatile __bit P1DC6 __at(0x7DBE);
[; ;pic18lf46k22.h: 19163: extern volatile __bit P1M0 __at(0x7DEE);
[; ;pic18lf46k22.h: 19166: extern volatile __bit P1M1 __at(0x7DEF);
[; ;pic18lf46k22.h: 19169: extern volatile __bit P1RSEN __at(0x7DBF);
[; ;pic18lf46k22.h: 19172: extern volatile __bit P1SSAC0 __at(0x7DB2);
[; ;pic18lf46k22.h: 19175: extern volatile __bit P1SSAC1 __at(0x7DB3);
[; ;pic18lf46k22.h: 19178: extern volatile __bit P1SSBD0 __at(0x7DB0);
[; ;pic18lf46k22.h: 19181: extern volatile __bit P1SSBD1 __at(0x7DB1);
[; ;pic18lf46k22.h: 19184: extern volatile __bit P2 __at(0x7B6C);
[; ;pic18lf46k22.h: 19187: extern volatile __bit P2C __at(0x7C1B);
[; ;pic18lf46k22.h: 19190: extern volatile __bit P2D __at(0x7C1C);
[; ;pic18lf46k22.h: 19193: extern volatile __bit P2DC0 __at(0x7B28);
[; ;pic18lf46k22.h: 19196: extern volatile __bit P2DC02 __at(0x7B18);
[; ;pic18lf46k22.h: 19199: extern volatile __bit P2DC0CON __at(0x7B18);
[; ;pic18lf46k22.h: 19202: extern volatile __bit P2DC1 __at(0x7B29);
[; ;pic18lf46k22.h: 19205: extern volatile __bit P2DC12 __at(0x7B19);
[; ;pic18lf46k22.h: 19208: extern volatile __bit P2DC1CON __at(0x7B19);
[; ;pic18lf46k22.h: 19211: extern volatile __bit P2DC2 __at(0x7B2A);
[; ;pic18lf46k22.h: 19214: extern volatile __bit P2DC22 __at(0x7B1A);
[; ;pic18lf46k22.h: 19217: extern volatile __bit P2DC2CON __at(0x7B1A);
[; ;pic18lf46k22.h: 19220: extern volatile __bit P2DC3 __at(0x7B2B);
[; ;pic18lf46k22.h: 19223: extern volatile __bit P2DC32 __at(0x7B1B);
[; ;pic18lf46k22.h: 19226: extern volatile __bit P2DC3CON __at(0x7B1B);
[; ;pic18lf46k22.h: 19229: extern volatile __bit P2DC4 __at(0x7B2C);
[; ;pic18lf46k22.h: 19232: extern volatile __bit P2DC42 __at(0x7B1C);
[; ;pic18lf46k22.h: 19235: extern volatile __bit P2DC4CON __at(0x7B1C);
[; ;pic18lf46k22.h: 19238: extern volatile __bit P2DC5 __at(0x7B2D);
[; ;pic18lf46k22.h: 19241: extern volatile __bit P2DC6 __at(0x7B2E);
[; ;pic18lf46k22.h: 19244: extern volatile __bit P2M0 __at(0x7B36);
[; ;pic18lf46k22.h: 19247: extern volatile __bit P2M1 __at(0x7B37);
[; ;pic18lf46k22.h: 19250: extern volatile __bit P2RSEN __at(0x7B2F);
[; ;pic18lf46k22.h: 19253: extern volatile __bit P2SSAC0 __at(0x7B22);
[; ;pic18lf46k22.h: 19256: extern volatile __bit P2SSAC1 __at(0x7B23);
[; ;pic18lf46k22.h: 19259: extern volatile __bit P2SSBD0 __at(0x7B20);
[; ;pic18lf46k22.h: 19262: extern volatile __bit P2SSBD1 __at(0x7B21);
[; ;pic18lf46k22.h: 19265: extern volatile __bit P3B __at(0x7C21);
[; ;pic18lf46k22.h: 19268: extern volatile __bit P3DC0 __at(0x7AE0);
[; ;pic18lf46k22.h: 19271: extern volatile __bit P3DC1 __at(0x7AE1);
[; ;pic18lf46k22.h: 19274: extern volatile __bit P3DC2 __at(0x7AE2);
[; ;pic18lf46k22.h: 19277: extern volatile __bit P3DC3 __at(0x7AE3);
[; ;pic18lf46k22.h: 19280: extern volatile __bit P3DC4 __at(0x7AE4);
[; ;pic18lf46k22.h: 19283: extern volatile __bit P3DC5 __at(0x7AE5);
[; ;pic18lf46k22.h: 19286: extern volatile __bit P3DC6 __at(0x7AE6);
[; ;pic18lf46k22.h: 19289: extern volatile __bit P3M0 __at(0x7AEE);
[; ;pic18lf46k22.h: 19292: extern volatile __bit P3M1 __at(0x7AEF);
[; ;pic18lf46k22.h: 19295: extern volatile __bit P3RSEN __at(0x7AE7);
[; ;pic18lf46k22.h: 19298: extern volatile __bit P3SSAC0 __at(0x7ADA);
[; ;pic18lf46k22.h: 19301: extern volatile __bit P3SSAC1 __at(0x7ADB);
[; ;pic18lf46k22.h: 19304: extern volatile __bit P3SSBD0 __at(0x7AD8);
[; ;pic18lf46k22.h: 19307: extern volatile __bit P3SSBD1 __at(0x7AD9);
[; ;pic18lf46k22.h: 19310: extern volatile __bit PA1 __at(0x7C12);
[; ;pic18lf46k22.h: 19313: extern volatile __bit PA2 __at(0x7C11);
[; ;pic18lf46k22.h: 19316: extern volatile __bit PB2 __at(0x7C22);
[; ;pic18lf46k22.h: 19319: extern volatile __bit PC2 __at(0x7C21);
[; ;pic18lf46k22.h: 19322: extern volatile __bit PC3E __at(0x7C23);
[; ;pic18lf46k22.h: 19325: extern volatile __bit PD __at(0x7E82);
[; ;pic18lf46k22.h: 19328: extern volatile __bit PD2 __at(0x7C20);
[; ;pic18lf46k22.h: 19331: extern volatile __bit PDC0 __at(0x7DB8);
[; ;pic18lf46k22.h: 19334: extern volatile __bit PDC1 __at(0x7DB9);
[; ;pic18lf46k22.h: 19337: extern volatile __bit PDC2 __at(0x7DBA);
[; ;pic18lf46k22.h: 19340: extern volatile __bit PDC3 __at(0x7DBB);
[; ;pic18lf46k22.h: 19343: extern volatile __bit PDC4 __at(0x7DBC);
[; ;pic18lf46k22.h: 19346: extern volatile __bit PDC5 __at(0x7DBD);
[; ;pic18lf46k22.h: 19349: extern volatile __bit PDC6 __at(0x7DBE);
[; ;pic18lf46k22.h: 19352: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18lf46k22.h: 19355: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18lf46k22.h: 19358: extern volatile __bit PEN1 __at(0x7E2A);
[; ;pic18lf46k22.h: 19361: extern volatile __bit PEN2 __at(0x7B5A);
[; ;pic18lf46k22.h: 19364: extern volatile __bit PGC __at(0x7C0E);
[; ;pic18lf46k22.h: 19367: extern volatile __bit PGD __at(0x7C0F);
[; ;pic18lf46k22.h: 19370: extern volatile __bit PLLEN __at(0x7CDE);
[; ;pic18lf46k22.h: 19373: extern volatile __bit PLLRDY __at(0x7E97);
[; ;pic18lf46k22.h: 19376: extern volatile __bit POR __at(0x7E81);
[; ;pic18lf46k22.h: 19379: extern volatile __bit PRISD __at(0x7E92);
[; ;pic18lf46k22.h: 19382: extern volatile __bit PRSEN __at(0x7DBF);
[; ;pic18lf46k22.h: 19385: extern volatile __bit PSA __at(0x7EAB);
[; ;pic18lf46k22.h: 19388: extern volatile __bit PSS1AC0 __at(0x7DB2);
[; ;pic18lf46k22.h: 19391: extern volatile __bit PSS1AC1 __at(0x7DB3);
[; ;pic18lf46k22.h: 19394: extern volatile __bit PSS1BD0 __at(0x7DB0);
[; ;pic18lf46k22.h: 19397: extern volatile __bit PSS1BD1 __at(0x7DB1);
[; ;pic18lf46k22.h: 19400: extern volatile __bit PSS2AC0 __at(0x7B22);
[; ;pic18lf46k22.h: 19403: extern volatile __bit PSS2AC1 __at(0x7B23);
[; ;pic18lf46k22.h: 19406: extern volatile __bit PSS2BD0 __at(0x7B20);
[; ;pic18lf46k22.h: 19409: extern volatile __bit PSS2BD1 __at(0x7B21);
[; ;pic18lf46k22.h: 19412: extern volatile __bit PSS3AC0 __at(0x7ADA);
[; ;pic18lf46k22.h: 19415: extern volatile __bit PSS3AC1 __at(0x7ADB);
[; ;pic18lf46k22.h: 19418: extern volatile __bit PSS3BD0 __at(0x7AD8);
[; ;pic18lf46k22.h: 19421: extern volatile __bit PSS3BD1 __at(0x7AD9);
[; ;pic18lf46k22.h: 19424: extern volatile __bit PSSAC0 __at(0x7DB2);
[; ;pic18lf46k22.h: 19427: extern volatile __bit PSSAC1 __at(0x7DB3);
[; ;pic18lf46k22.h: 19430: extern volatile __bit PSSBD0 __at(0x7DB0);
[; ;pic18lf46k22.h: 19433: extern volatile __bit PSSBD1 __at(0x7DB1);
[; ;pic18lf46k22.h: 19436: extern volatile __bit PVCFG0 __at(0x7E0A);
[; ;pic18lf46k22.h: 19439: extern volatile __bit PVCFG1 __at(0x7E0B);
[; ;pic18lf46k22.h: 19442: extern volatile __bit RBIE __at(0x7F93);
[; ;pic18lf46k22.h: 19445: extern volatile __bit RBIF __at(0x7F90);
[; ;pic18lf46k22.h: 19448: extern volatile __bit RBIP __at(0x7F88);
[; ;pic18lf46k22.h: 19451: extern volatile __bit RBPU __at(0x7F8F);
[; ;pic18lf46k22.h: 19454: extern volatile __bit RC1IE __at(0x7CED);
[; ;pic18lf46k22.h: 19457: extern volatile __bit RC1IF __at(0x7CF5);
[; ;pic18lf46k22.h: 19460: extern volatile __bit RC1IP __at(0x7CFD);
[; ;pic18lf46k22.h: 19463: extern volatile __bit RC2IE __at(0x7D1D);
[; ;pic18lf46k22.h: 19466: extern volatile __bit RC2IF __at(0x7D25);
[; ;pic18lf46k22.h: 19469: extern volatile __bit RC2IP __at(0x7D2D);
[; ;pic18lf46k22.h: 19472: extern volatile __bit RC8_9 __at(0x7D5E);
[; ;pic18lf46k22.h: 19475: extern volatile __bit RC8_92 __at(0x7B8E);
[; ;pic18lf46k22.h: 19478: extern volatile __bit RC9 __at(0x7D5E);
[; ;pic18lf46k22.h: 19481: extern volatile __bit RC92 __at(0x7B8E);
[; ;pic18lf46k22.h: 19484: extern volatile __bit RCD8 __at(0x7D58);
[; ;pic18lf46k22.h: 19487: extern volatile __bit RCD82 __at(0x7B88);
[; ;pic18lf46k22.h: 19490: extern volatile __bit RCEN1 __at(0x7E2B);
[; ;pic18lf46k22.h: 19493: extern volatile __bit RCEN2 __at(0x7B5B);
[; ;pic18lf46k22.h: 19496: extern volatile __bit RCIDL1 __at(0x7DC6);
[; ;pic18lf46k22.h: 19499: extern volatile __bit RCIDL2 __at(0x7B86);
[; ;pic18lf46k22.h: 19502: extern volatile __bit RCIE __at(0x7CED);
[; ;pic18lf46k22.h: 19505: extern volatile __bit RCIF __at(0x7CF5);
[; ;pic18lf46k22.h: 19508: extern volatile __bit RCIP __at(0x7CFD);
[; ;pic18lf46k22.h: 19511: extern volatile __bit RCMT __at(0x7DC6);
[; ;pic18lf46k22.h: 19514: extern volatile __bit RCMT1 __at(0x7DC6);
[; ;pic18lf46k22.h: 19517: extern volatile __bit RCMT2 __at(0x7B86);
[; ;pic18lf46k22.h: 19520: extern volatile __bit RD __at(0x7D30);
[; ;pic18lf46k22.h: 19523: extern volatile __bit RD16 __at(0x7E69);
[; ;pic18lf46k22.h: 19526: extern volatile __bit RD163 __at(0x7D8F);
[; ;pic18lf46k22.h: 19529: extern volatile __bit RD165 __at(0x7A71);
[; ;pic18lf46k22.h: 19532: extern volatile __bit RDE __at(0x7C20);
[; ;pic18lf46k22.h: 19535: extern volatile __bit RE3 __at(0x7C23);
[; ;pic18lf46k22.h: 19538: extern volatile __bit READ_WRITE __at(0x7E3A);
[; ;pic18lf46k22.h: 19541: extern volatile __bit READ_WRITE2 __at(0x7B6A);
[; ;pic18lf46k22.h: 19544: extern volatile __bit RI __at(0x7E84);
[; ;pic18lf46k22.h: 19547: extern volatile __bit RJPU __at(0x7C07);
[; ;pic18lf46k22.h: 19550: extern volatile __bit RSEN1 __at(0x7E29);
[; ;pic18lf46k22.h: 19553: extern volatile __bit RSEN2 __at(0x7B59);
[; ;pic18lf46k22.h: 19556: extern volatile __bit RW __at(0x7E3A);
[; ;pic18lf46k22.h: 19559: extern volatile __bit RW1 __at(0x7E3A);
[; ;pic18lf46k22.h: 19562: extern volatile __bit RW2 __at(0x7B6A);
[; ;pic18lf46k22.h: 19565: extern volatile __bit RX __at(0x7C17);
[; ;pic18lf46k22.h: 19568: extern volatile __bit RX1 __at(0x7C17);
[; ;pic18lf46k22.h: 19571: extern volatile __bit RX2 __at(0x7C1F);
[; ;pic18lf46k22.h: 19574: extern volatile __bit RX91 __at(0x7D5E);
[; ;pic18lf46k22.h: 19577: extern volatile __bit RX92 __at(0x7B8E);
[; ;pic18lf46k22.h: 19580: extern volatile __bit RX9D1 __at(0x7D58);
[; ;pic18lf46k22.h: 19583: extern volatile __bit RX9D2 __at(0x7B88);
[; ;pic18lf46k22.h: 19586: extern volatile __bit RXB0IE __at(0x7D18);
[; ;pic18lf46k22.h: 19589: extern volatile __bit RXB1IE __at(0x7D19);
[; ;pic18lf46k22.h: 19592: extern volatile __bit RXBNIE __at(0x7D19);
[; ;pic18lf46k22.h: 19595: extern volatile __bit RXBNIF __at(0x7D21);
[; ;pic18lf46k22.h: 19598: extern volatile __bit RXBNIP __at(0x7D29);
[; ;pic18lf46k22.h: 19601: extern volatile __bit RXCKP __at(0x7DC5);
[; ;pic18lf46k22.h: 19604: extern volatile __bit RXDTP __at(0x7DC5);
[; ;pic18lf46k22.h: 19607: extern volatile __bit RXDTP1 __at(0x7DC5);
[; ;pic18lf46k22.h: 19610: extern volatile __bit RXDTP2 __at(0x7B85);
[; ;pic18lf46k22.h: 19613: extern volatile __bit R_NOT_W2 __at(0x7B6A);
[; ;pic18lf46k22.h: 19616: extern volatile __bit R_W2 __at(0x7B6A);
[; ;pic18lf46k22.h: 19619: extern volatile __bit R_nW2 __at(0x7B6A);
[; ;pic18lf46k22.h: 19622: extern volatile __bit S2 __at(0x7B6B);
[; ;pic18lf46k22.h: 19625: extern volatile __bit SBOREN __at(0x7E86);
[; ;pic18lf46k22.h: 19628: extern volatile __bit SCK __at(0x7C13);
[; ;pic18lf46k22.h: 19631: extern volatile __bit SCK1 __at(0x7C13);
[; ;pic18lf46k22.h: 19634: extern volatile __bit SCK2 __at(0x7C18);
[; ;pic18lf46k22.h: 19637: extern volatile __bit SCKP1 __at(0x7DC4);
[; ;pic18lf46k22.h: 19640: extern volatile __bit SCKP2 __at(0x7B84);
[; ;pic18lf46k22.h: 19643: extern volatile __bit SCL __at(0x7C13);
[; ;pic18lf46k22.h: 19646: extern volatile __bit SCL1 __at(0x7C13);
[; ;pic18lf46k22.h: 19649: extern volatile __bit SCL2 __at(0x7C18);
[; ;pic18lf46k22.h: 19652: extern volatile __bit SCS0 __at(0x7E98);
[; ;pic18lf46k22.h: 19655: extern volatile __bit SCS1 __at(0x7E99);
[; ;pic18lf46k22.h: 19658: extern volatile __bit SDA __at(0x7C14);
[; ;pic18lf46k22.h: 19661: extern volatile __bit SDA1 __at(0x7C14);
[; ;pic18lf46k22.h: 19664: extern volatile __bit SDA2 __at(0x7C19);
[; ;pic18lf46k22.h: 19667: extern volatile __bit SDI __at(0x7C14);
[; ;pic18lf46k22.h: 19670: extern volatile __bit SDI1 __at(0x7C14);
[; ;pic18lf46k22.h: 19673: extern volatile __bit SDI2 __at(0x7C19);
[; ;pic18lf46k22.h: 19676: extern volatile __bit SDO __at(0x7C15);
[; ;pic18lf46k22.h: 19679: extern volatile __bit SDO1 __at(0x7C15);
[; ;pic18lf46k22.h: 19682: extern volatile __bit SDO2 __at(0x7C1C);
[; ;pic18lf46k22.h: 19685: extern volatile __bit SEN1 __at(0x7E28);
[; ;pic18lf46k22.h: 19688: extern volatile __bit SEN2 __at(0x7B58);
[; ;pic18lf46k22.h: 19691: extern volatile __bit SENDB1 __at(0x7D63);
[; ;pic18lf46k22.h: 19694: extern volatile __bit SENDB2 __at(0x7B93);
[; ;pic18lf46k22.h: 19697: extern volatile __bit SLRA __at(0x7B00);
[; ;pic18lf46k22.h: 19700: extern volatile __bit SLRB __at(0x7B01);
[; ;pic18lf46k22.h: 19703: extern volatile __bit SLRC __at(0x7B02);
[; ;pic18lf46k22.h: 19706: extern volatile __bit SLRD __at(0x7B03);
[; ;pic18lf46k22.h: 19709: extern volatile __bit SLRE __at(0x7B04);
[; ;pic18lf46k22.h: 19712: extern volatile __bit SMP1 __at(0x7E3F);
[; ;pic18lf46k22.h: 19715: extern volatile __bit SMP2 __at(0x7B6F);
[; ;pic18lf46k22.h: 19718: extern volatile __bit SOSCEN __at(0x7E6B);
[; ;pic18lf46k22.h: 19721: extern volatile __bit SOSCEN3 __at(0x7D8B);
[; ;pic18lf46k22.h: 19724: extern volatile __bit SOSCEN5 __at(0x7A73);
[; ;pic18lf46k22.h: 19727: extern volatile __bit SOSCGO __at(0x7E93);
[; ;pic18lf46k22.h: 19730: extern volatile __bit SOSCRUN __at(0x7E96);
[; ;pic18lf46k22.h: 19733: extern volatile __bit SP0 __at(0x7FE0);
[; ;pic18lf46k22.h: 19736: extern volatile __bit SP1 __at(0x7FE1);
[; ;pic18lf46k22.h: 19739: extern volatile __bit SP2 __at(0x7FE2);
[; ;pic18lf46k22.h: 19742: extern volatile __bit SP3 __at(0x7FE3);
[; ;pic18lf46k22.h: 19745: extern volatile __bit SP4 __at(0x7FE4);
[; ;pic18lf46k22.h: 19748: extern volatile __bit SPEN1 __at(0x7D5F);
[; ;pic18lf46k22.h: 19751: extern volatile __bit SPEN2 __at(0x7B8F);
[; ;pic18lf46k22.h: 19754: extern volatile __bit SPI1MD __at(0x79F9);
[; ;pic18lf46k22.h: 19757: extern volatile __bit SPI2MD __at(0x79FA);
[; ;pic18lf46k22.h: 19760: extern volatile __bit SRCLK0 __at(0x7A3C);
[; ;pic18lf46k22.h: 19763: extern volatile __bit SRCLK1 __at(0x7A3D);
[; ;pic18lf46k22.h: 19766: extern volatile __bit SRCLK2 __at(0x7A3E);
[; ;pic18lf46k22.h: 19769: extern volatile __bit SREN1 __at(0x7D5D);
[; ;pic18lf46k22.h: 19772: extern volatile __bit SREN2 __at(0x7B8D);
[; ;pic18lf46k22.h: 19775: extern volatile __bit SRENA __at(0x7D5D);
[; ;pic18lf46k22.h: 19778: extern volatile __bit SRI __at(0x7C08);
[; ;pic18lf46k22.h: 19781: extern volatile __bit SRLEN __at(0x7A3F);
[; ;pic18lf46k22.h: 19784: extern volatile __bit SRNQ __at(0x7C05);
[; ;pic18lf46k22.h: 19787: extern volatile __bit SRNQEN __at(0x7A3A);
[; ;pic18lf46k22.h: 19790: extern volatile __bit SRPR __at(0x7A38);
[; ;pic18lf46k22.h: 19793: extern volatile __bit SRPS __at(0x7A39);
[; ;pic18lf46k22.h: 19796: extern volatile __bit SRQ __at(0x7C04);
[; ;pic18lf46k22.h: 19799: extern volatile __bit SRQEN __at(0x7A3B);
[; ;pic18lf46k22.h: 19802: extern volatile __bit SRRC1E __at(0x7A30);
[; ;pic18lf46k22.h: 19805: extern volatile __bit SRRC2E __at(0x7A31);
[; ;pic18lf46k22.h: 19808: extern volatile __bit SRRCKE __at(0x7A32);
[; ;pic18lf46k22.h: 19811: extern volatile __bit SRRPE __at(0x7A33);
[; ;pic18lf46k22.h: 19814: extern volatile __bit SRSC1E __at(0x7A34);
[; ;pic18lf46k22.h: 19817: extern volatile __bit SRSC2E __at(0x7A35);
[; ;pic18lf46k22.h: 19820: extern volatile __bit SRSCKE __at(0x7A36);
[; ;pic18lf46k22.h: 19823: extern volatile __bit SRSPE __at(0x7A37);
[; ;pic18lf46k22.h: 19826: extern volatile __bit SS __at(0x7C05);
[; ;pic18lf46k22.h: 19829: extern volatile __bit SS1 __at(0x7C05);
[; ;pic18lf46k22.h: 19832: extern volatile __bit SS2 __at(0x7C1B);
[; ;pic18lf46k22.h: 19835: extern volatile __bit SSP1IE __at(0x7CEB);
[; ;pic18lf46k22.h: 19838: extern volatile __bit SSP1IF __at(0x7CF3);
[; ;pic18lf46k22.h: 19841: extern volatile __bit SSP1IP __at(0x7CFB);
[; ;pic18lf46k22.h: 19844: extern volatile __bit SSP2IE __at(0x7D1F);
[; ;pic18lf46k22.h: 19847: extern volatile __bit SSP2IF __at(0x7D27);
[; ;pic18lf46k22.h: 19850: extern volatile __bit SSP2IP __at(0x7D2F);
[; ;pic18lf46k22.h: 19853: extern volatile __bit SSPEN1 __at(0x7E35);
[; ;pic18lf46k22.h: 19856: extern volatile __bit SSPEN2 __at(0x7B65);
[; ;pic18lf46k22.h: 19859: extern volatile __bit SSPIE __at(0x7CEB);
[; ;pic18lf46k22.h: 19862: extern volatile __bit SSPIF __at(0x7CF3);
[; ;pic18lf46k22.h: 19865: extern volatile __bit SSPIP __at(0x7CFB);
[; ;pic18lf46k22.h: 19868: extern volatile __bit SSPM01 __at(0x7E30);
[; ;pic18lf46k22.h: 19871: extern volatile __bit SSPM02 __at(0x7B60);
[; ;pic18lf46k22.h: 19874: extern volatile __bit SSPM11 __at(0x7E31);
[; ;pic18lf46k22.h: 19877: extern volatile __bit SSPM12 __at(0x7B61);
[; ;pic18lf46k22.h: 19880: extern volatile __bit SSPM21 __at(0x7E32);
[; ;pic18lf46k22.h: 19883: extern volatile __bit SSPM22 __at(0x7B62);
[; ;pic18lf46k22.h: 19886: extern volatile __bit SSPM31 __at(0x7E33);
[; ;pic18lf46k22.h: 19889: extern volatile __bit SSPM32 __at(0x7B63);
[; ;pic18lf46k22.h: 19892: extern volatile __bit SSPOV1 __at(0x7E36);
[; ;pic18lf46k22.h: 19895: extern volatile __bit SSPOV2 __at(0x7B66);
[; ;pic18lf46k22.h: 19898: extern volatile __bit START __at(0x7E3B);
[; ;pic18lf46k22.h: 19901: extern volatile __bit START1 __at(0x7E3B);
[; ;pic18lf46k22.h: 19904: extern volatile __bit START2 __at(0x7B6B);
[; ;pic18lf46k22.h: 19907: extern volatile __bit STKFUL __at(0x7FE7);
[; ;pic18lf46k22.h: 19910: extern volatile __bit STKOVF __at(0x7FE7);
[; ;pic18lf46k22.h: 19913: extern volatile __bit STKPTR0 __at(0x7FE0);
[; ;pic18lf46k22.h: 19916: extern volatile __bit STKPTR1 __at(0x7FE1);
[; ;pic18lf46k22.h: 19919: extern volatile __bit STKPTR2 __at(0x7FE2);
[; ;pic18lf46k22.h: 19922: extern volatile __bit STKPTR3 __at(0x7FE3);
[; ;pic18lf46k22.h: 19925: extern volatile __bit STKPTR4 __at(0x7FE4);
[; ;pic18lf46k22.h: 19928: extern volatile __bit STKUNF __at(0x7FE6);
[; ;pic18lf46k22.h: 19931: extern volatile __bit STOP __at(0x7E3C);
[; ;pic18lf46k22.h: 19934: extern volatile __bit STOP1 __at(0x7E3C);
[; ;pic18lf46k22.h: 19937: extern volatile __bit STOP2 __at(0x7B6C);
[; ;pic18lf46k22.h: 19940: extern volatile __bit STR1A __at(0x7DC8);
[; ;pic18lf46k22.h: 19943: extern volatile __bit STR1B __at(0x7DC9);
[; ;pic18lf46k22.h: 19946: extern volatile __bit STR1C __at(0x7DCA);
[; ;pic18lf46k22.h: 19949: extern volatile __bit STR1D __at(0x7DCB);
[; ;pic18lf46k22.h: 19952: extern volatile __bit STR1SYNC __at(0x7DCC);
[; ;pic18lf46k22.h: 19955: extern volatile __bit STR2A __at(0x7B18);
[; ;pic18lf46k22.h: 19958: extern volatile __bit STR2B __at(0x7B19);
[; ;pic18lf46k22.h: 19961: extern volatile __bit STR2C __at(0x7B1A);
[; ;pic18lf46k22.h: 19964: extern volatile __bit STR2D __at(0x7B1B);
[; ;pic18lf46k22.h: 19967: extern volatile __bit STR2SYNC __at(0x7B1C);
[; ;pic18lf46k22.h: 19970: extern volatile __bit STR3A __at(0x7AD0);
[; ;pic18lf46k22.h: 19973: extern volatile __bit STR3B __at(0x7AD1);
[; ;pic18lf46k22.h: 19976: extern volatile __bit STR3C __at(0x7AD2);
[; ;pic18lf46k22.h: 19979: extern volatile __bit STR3D __at(0x7AD3);
[; ;pic18lf46k22.h: 19982: extern volatile __bit STR3SYNC __at(0x7AD4);
[; ;pic18lf46k22.h: 19985: extern volatile __bit STRA __at(0x7DC8);
[; ;pic18lf46k22.h: 19988: extern volatile __bit STRA2 __at(0x7B18);
[; ;pic18lf46k22.h: 19991: extern volatile __bit STRA3 __at(0x7AD0);
[; ;pic18lf46k22.h: 19994: extern volatile __bit STRB __at(0x7DC9);
[; ;pic18lf46k22.h: 19997: extern volatile __bit STRB2 __at(0x7B19);
[; ;pic18lf46k22.h: 20000: extern volatile __bit STRB3 __at(0x7AD1);
[; ;pic18lf46k22.h: 20003: extern volatile __bit STRC __at(0x7DCA);
[; ;pic18lf46k22.h: 20006: extern volatile __bit STRC2 __at(0x7B1A);
[; ;pic18lf46k22.h: 20009: extern volatile __bit STRC3 __at(0x7AD2);
[; ;pic18lf46k22.h: 20012: extern volatile __bit STRD __at(0x7DCB);
[; ;pic18lf46k22.h: 20015: extern volatile __bit STRD2 __at(0x7B1B);
[; ;pic18lf46k22.h: 20018: extern volatile __bit STRD3 __at(0x7AD3);
[; ;pic18lf46k22.h: 20021: extern volatile __bit STRSYNC __at(0x7DCC);
[; ;pic18lf46k22.h: 20024: extern volatile __bit STRSYNC2 __at(0x7B1C);
[; ;pic18lf46k22.h: 20027: extern volatile __bit STRSYNC3 __at(0x7AD4);
[; ;pic18lf46k22.h: 20030: extern volatile __bit SWDTE __at(0x7E88);
[; ;pic18lf46k22.h: 20033: extern volatile __bit SWDTEN __at(0x7E88);
[; ;pic18lf46k22.h: 20036: extern volatile __bit SYNC1 __at(0x7D64);
[; ;pic18lf46k22.h: 20039: extern volatile __bit SYNC2 __at(0x7B94);
[; ;pic18lf46k22.h: 20042: extern volatile __bit T08BIT __at(0x7EAE);
[; ;pic18lf46k22.h: 20045: extern volatile __bit T0CKI __at(0x7C04);
[; ;pic18lf46k22.h: 20048: extern volatile __bit T0CS __at(0x7EAD);
[; ;pic18lf46k22.h: 20051: extern volatile __bit T0IE __at(0x7F95);
[; ;pic18lf46k22.h: 20054: extern volatile __bit T0IF __at(0x7F92);
[; ;pic18lf46k22.h: 20057: extern volatile __bit T0PS0 __at(0x7EA8);
[; ;pic18lf46k22.h: 20060: extern volatile __bit T0PS1 __at(0x7EA9);
[; ;pic18lf46k22.h: 20063: extern volatile __bit T0PS2 __at(0x7EAA);
[; ;pic18lf46k22.h: 20066: extern volatile __bit T0SE __at(0x7EAC);
[; ;pic18lf46k22.h: 20069: extern volatile __bit T1CKI __at(0x7C10);
[; ;pic18lf46k22.h: 20072: extern volatile __bit T1CKPS0 __at(0x7E6C);
[; ;pic18lf46k22.h: 20075: extern volatile __bit T1CKPS1 __at(0x7E6D);
[; ;pic18lf46k22.h: 20078: extern volatile __bit T1G __at(0x7C0D);
[; ;pic18lf46k22.h: 20081: extern volatile __bit T1GGO __at(0x7E63);
[; ;pic18lf46k22.h: 20084: extern volatile __bit T1GGO_NOT_DONE __at(0x7E63);
[; ;pic18lf46k22.h: 20087: extern volatile __bit T1GGO_nDONE __at(0x7E63);
[; ;pic18lf46k22.h: 20090: extern volatile __bit T1GPOL __at(0x7E66);
[; ;pic18lf46k22.h: 20093: extern volatile __bit T1GSPM __at(0x7E64);
[; ;pic18lf46k22.h: 20096: extern volatile __bit T1GSS0 __at(0x7E60);
[; ;pic18lf46k22.h: 20099: extern volatile __bit T1GSS1 __at(0x7E61);
[; ;pic18lf46k22.h: 20102: extern volatile __bit T1GTM __at(0x7E65);
[; ;pic18lf46k22.h: 20105: extern volatile __bit T1GVAL __at(0x7E62);
[; ;pic18lf46k22.h: 20108: extern volatile __bit T1G_DONE __at(0x7E63);
[; ;pic18lf46k22.h: 20111: extern volatile __bit T1OSCEN __at(0x7E6B);
[; ;pic18lf46k22.h: 20114: extern volatile __bit T1OSI __at(0x7C11);
[; ;pic18lf46k22.h: 20117: extern volatile __bit T1OSO __at(0x7C10);
[; ;pic18lf46k22.h: 20120: extern volatile __bit T1RD16 __at(0x7E69);
[; ;pic18lf46k22.h: 20123: extern volatile __bit T1SOSCEN __at(0x7E6B);
[; ;pic18lf46k22.h: 20126: extern volatile __bit T1SYNC __at(0x7E6A);
[; ;pic18lf46k22.h: 20129: extern volatile __bit T2CKPS0 __at(0x7DD0);
[; ;pic18lf46k22.h: 20132: extern volatile __bit T2CKPS1 __at(0x7DD1);
[; ;pic18lf46k22.h: 20135: extern volatile __bit T2OUTPS0 __at(0x7DD3);
[; ;pic18lf46k22.h: 20138: extern volatile __bit T2OUTPS1 __at(0x7DD4);
[; ;pic18lf46k22.h: 20141: extern volatile __bit T2OUTPS2 __at(0x7DD5);
[; ;pic18lf46k22.h: 20144: extern volatile __bit T2OUTPS3 __at(0x7DD6);
[; ;pic18lf46k22.h: 20147: extern volatile __bit T3CKPS0 __at(0x7D8C);
[; ;pic18lf46k22.h: 20150: extern volatile __bit T3CKPS1 __at(0x7D8D);
[; ;pic18lf46k22.h: 20153: extern volatile __bit T3G __at(0x7C10);
[; ;pic18lf46k22.h: 20156: extern volatile __bit T3GGO __at(0x7DA3);
[; ;pic18lf46k22.h: 20159: extern volatile __bit T3GGO_NOT_DONE __at(0x7DA3);
[; ;pic18lf46k22.h: 20162: extern volatile __bit T3GGO_nDONE __at(0x7DA3);
[; ;pic18lf46k22.h: 20165: extern volatile __bit T3GPOL __at(0x7DA6);
[; ;pic18lf46k22.h: 20168: extern volatile __bit T3GSPM __at(0x7DA4);
[; ;pic18lf46k22.h: 20171: extern volatile __bit T3GSS0 __at(0x7DA0);
[; ;pic18lf46k22.h: 20174: extern volatile __bit T3GSS1 __at(0x7DA1);
[; ;pic18lf46k22.h: 20177: extern volatile __bit T3GTM __at(0x7DA5);
[; ;pic18lf46k22.h: 20180: extern volatile __bit T3GVAL __at(0x7DA2);
[; ;pic18lf46k22.h: 20183: extern volatile __bit T3G_DONE __at(0x7DA3);
[; ;pic18lf46k22.h: 20186: extern volatile __bit T3OSCEN __at(0x7D8B);
[; ;pic18lf46k22.h: 20189: extern volatile __bit T3RD16 __at(0x7D89);
[; ;pic18lf46k22.h: 20192: extern volatile __bit T3SOSCEN __at(0x7D8B);
[; ;pic18lf46k22.h: 20195: extern volatile __bit T4CKPS0 __at(0x7A88);
[; ;pic18lf46k22.h: 20198: extern volatile __bit T4CKPS1 __at(0x7A89);
[; ;pic18lf46k22.h: 20201: extern volatile __bit T4OUTPS0 __at(0x7A8B);
[; ;pic18lf46k22.h: 20204: extern volatile __bit T4OUTPS1 __at(0x7A8C);
[; ;pic18lf46k22.h: 20207: extern volatile __bit T4OUTPS2 __at(0x7A8D);
[; ;pic18lf46k22.h: 20210: extern volatile __bit T4OUTPS3 __at(0x7A8E);
[; ;pic18lf46k22.h: 20213: extern volatile __bit T5CKI __at(0x7C12);
[; ;pic18lf46k22.h: 20216: extern volatile __bit T5CKPS0 __at(0x7A74);
[; ;pic18lf46k22.h: 20219: extern volatile __bit T5CKPS1 __at(0x7A75);
[; ;pic18lf46k22.h: 20222: extern volatile __bit T5G __at(0x7C0C);
[; ;pic18lf46k22.h: 20225: extern volatile __bit T5GGO __at(0x7A6B);
[; ;pic18lf46k22.h: 20228: extern volatile __bit T5GGO_NOT_DONE __at(0x7A6B);
[; ;pic18lf46k22.h: 20231: extern volatile __bit T5GGO_nDONE __at(0x7A6B);
[; ;pic18lf46k22.h: 20234: extern volatile __bit T5GPOL __at(0x7A6E);
[; ;pic18lf46k22.h: 20237: extern volatile __bit T5GSPM __at(0x7A6C);
[; ;pic18lf46k22.h: 20240: extern volatile __bit T5GSS0 __at(0x7A68);
[; ;pic18lf46k22.h: 20243: extern volatile __bit T5GSS1 __at(0x7A69);
[; ;pic18lf46k22.h: 20246: extern volatile __bit T5GTM __at(0x7A6D);
[; ;pic18lf46k22.h: 20249: extern volatile __bit T5GVAL __at(0x7A6A);
[; ;pic18lf46k22.h: 20252: extern volatile __bit T5G_DONE __at(0x7A6B);
[; ;pic18lf46k22.h: 20255: extern volatile __bit T5RD16 __at(0x7A71);
[; ;pic18lf46k22.h: 20258: extern volatile __bit T5SOSCEN __at(0x7A73);
[; ;pic18lf46k22.h: 20261: extern volatile __bit T5SYNC __at(0x7A72);
[; ;pic18lf46k22.h: 20264: extern volatile __bit T6CKPS0 __at(0x7A50);
[; ;pic18lf46k22.h: 20267: extern volatile __bit T6CKPS1 __at(0x7A51);
[; ;pic18lf46k22.h: 20270: extern volatile __bit T6OUTPS0 __at(0x7A53);
[; ;pic18lf46k22.h: 20273: extern volatile __bit T6OUTPS1 __at(0x7A54);
[; ;pic18lf46k22.h: 20276: extern volatile __bit T6OUTPS2 __at(0x7A55);
[; ;pic18lf46k22.h: 20279: extern volatile __bit T6OUTPS3 __at(0x7A56);
[; ;pic18lf46k22.h: 20282: extern volatile __bit TGEN __at(0x7A2C);
[; ;pic18lf46k22.h: 20285: extern volatile __bit TMR0IE __at(0x7F95);
[; ;pic18lf46k22.h: 20288: extern volatile __bit TMR0IF __at(0x7F92);
[; ;pic18lf46k22.h: 20291: extern volatile __bit TMR0IP __at(0x7F8A);
[; ;pic18lf46k22.h: 20294: extern volatile __bit TMR0ON __at(0x7EAF);
[; ;pic18lf46k22.h: 20297: extern volatile __bit TMR1CS0 __at(0x7E6E);
[; ;pic18lf46k22.h: 20300: extern volatile __bit TMR1CS1 __at(0x7E6F);
[; ;pic18lf46k22.h: 20303: extern volatile __bit TMR1GE __at(0x7E67);
[; ;pic18lf46k22.h: 20306: extern volatile __bit TMR1GIE __at(0x7D18);
[; ;pic18lf46k22.h: 20309: extern volatile __bit TMR1GIF __at(0x7D20);
[; ;pic18lf46k22.h: 20312: extern volatile __bit TMR1GIP __at(0x7D28);
[; ;pic18lf46k22.h: 20315: extern volatile __bit TMR1IE __at(0x7CE8);
[; ;pic18lf46k22.h: 20318: extern volatile __bit TMR1IF __at(0x7CF0);
[; ;pic18lf46k22.h: 20321: extern volatile __bit TMR1IP __at(0x7CF8);
[; ;pic18lf46k22.h: 20324: extern volatile __bit TMR1MD __at(0x79F8);
[; ;pic18lf46k22.h: 20327: extern volatile __bit TMR1ON __at(0x7E68);
[; ;pic18lf46k22.h: 20330: extern volatile __bit TMR2IE __at(0x7CE9);
[; ;pic18lf46k22.h: 20333: extern volatile __bit TMR2IF __at(0x7CF1);
[; ;pic18lf46k22.h: 20336: extern volatile __bit TMR2IP __at(0x7CF9);
[; ;pic18lf46k22.h: 20339: extern volatile __bit TMR2MD __at(0x79F9);
[; ;pic18lf46k22.h: 20342: extern volatile __bit TMR2ON __at(0x7DD2);
[; ;pic18lf46k22.h: 20345: extern volatile __bit TMR3CS0 __at(0x7D8E);
[; ;pic18lf46k22.h: 20348: extern volatile __bit TMR3CS1 __at(0x7D8F);
[; ;pic18lf46k22.h: 20351: extern volatile __bit TMR3GE __at(0x7DA7);
[; ;pic18lf46k22.h: 20354: extern volatile __bit TMR3GIE __at(0x7D19);
[; ;pic18lf46k22.h: 20357: extern volatile __bit TMR3GIF __at(0x7D21);
[; ;pic18lf46k22.h: 20360: extern volatile __bit TMR3GIP __at(0x7D29);
[; ;pic18lf46k22.h: 20363: extern volatile __bit TMR3IE __at(0x7D01);
[; ;pic18lf46k22.h: 20366: extern volatile __bit TMR3IF __at(0x7D09);
[; ;pic18lf46k22.h: 20369: extern volatile __bit TMR3IP __at(0x7D11);
[; ;pic18lf46k22.h: 20372: extern volatile __bit TMR3MD __at(0x79FA);
[; ;pic18lf46k22.h: 20375: extern volatile __bit TMR3ON __at(0x7D88);
[; ;pic18lf46k22.h: 20378: extern volatile __bit TMR4IE __at(0x7BE8);
[; ;pic18lf46k22.h: 20381: extern volatile __bit TMR4IF __at(0x7BF0);
[; ;pic18lf46k22.h: 20384: extern volatile __bit TMR4IP __at(0x7BF8);
[; ;pic18lf46k22.h: 20387: extern volatile __bit TMR4MD __at(0x79FB);
[; ;pic18lf46k22.h: 20390: extern volatile __bit TMR4ON __at(0x7A8A);
[; ;pic18lf46k22.h: 20393: extern volatile __bit TMR5CS0 __at(0x7A76);
[; ;pic18lf46k22.h: 20396: extern volatile __bit TMR5CS1 __at(0x7A77);
[; ;pic18lf46k22.h: 20399: extern volatile __bit TMR5GE __at(0x7A6F);
[; ;pic18lf46k22.h: 20402: extern volatile __bit TMR5GIE __at(0x7D1A);
[; ;pic18lf46k22.h: 20405: extern volatile __bit TMR5GIF __at(0x7D22);
[; ;pic18lf46k22.h: 20408: extern volatile __bit TMR5GIP __at(0x7D2A);
[; ;pic18lf46k22.h: 20411: extern volatile __bit TMR5IE __at(0x7BE9);
[; ;pic18lf46k22.h: 20414: extern volatile __bit TMR5IF __at(0x7BF1);
[; ;pic18lf46k22.h: 20417: extern volatile __bit TMR5IP __at(0x7BF9);
[; ;pic18lf46k22.h: 20420: extern volatile __bit TMR5MD __at(0x79FC);
[; ;pic18lf46k22.h: 20423: extern volatile __bit TMR5ON __at(0x7A70);
[; ;pic18lf46k22.h: 20426: extern volatile __bit TMR6IE __at(0x7BEA);
[; ;pic18lf46k22.h: 20429: extern volatile __bit TMR6IF __at(0x7BF2);
[; ;pic18lf46k22.h: 20432: extern volatile __bit TMR6IP __at(0x7BFA);
[; ;pic18lf46k22.h: 20435: extern volatile __bit TMR6MD __at(0x79FD);
[; ;pic18lf46k22.h: 20438: extern volatile __bit TMR6ON __at(0x7A52);
[; ;pic18lf46k22.h: 20441: extern volatile __bit TO __at(0x7E83);
[; ;pic18lf46k22.h: 20444: extern volatile __bit TRIGSEL __at(0x7E0F);
[; ;pic18lf46k22.h: 20447: extern volatile __bit TRISA0 __at(0x7C90);
[; ;pic18lf46k22.h: 20450: extern volatile __bit TRISA1 __at(0x7C91);
[; ;pic18lf46k22.h: 20453: extern volatile __bit TRISA2 __at(0x7C92);
[; ;pic18lf46k22.h: 20456: extern volatile __bit TRISA3 __at(0x7C93);
[; ;pic18lf46k22.h: 20459: extern volatile __bit TRISA4 __at(0x7C94);
[; ;pic18lf46k22.h: 20462: extern volatile __bit TRISA5 __at(0x7C95);
[; ;pic18lf46k22.h: 20465: extern volatile __bit TRISA6 __at(0x7C96);
[; ;pic18lf46k22.h: 20468: extern volatile __bit TRISA7 __at(0x7C97);
[; ;pic18lf46k22.h: 20471: extern volatile __bit TRISB0 __at(0x7C98);
[; ;pic18lf46k22.h: 20474: extern volatile __bit TRISB1 __at(0x7C99);
[; ;pic18lf46k22.h: 20477: extern volatile __bit TRISB2 __at(0x7C9A);
[; ;pic18lf46k22.h: 20480: extern volatile __bit TRISB3 __at(0x7C9B);
[; ;pic18lf46k22.h: 20483: extern volatile __bit TRISB4 __at(0x7C9C);
[; ;pic18lf46k22.h: 20486: extern volatile __bit TRISB5 __at(0x7C9D);
[; ;pic18lf46k22.h: 20489: extern volatile __bit TRISB6 __at(0x7C9E);
[; ;pic18lf46k22.h: 20492: extern volatile __bit TRISB7 __at(0x7C9F);
[; ;pic18lf46k22.h: 20495: extern volatile __bit TRISC0 __at(0x7CA0);
[; ;pic18lf46k22.h: 20498: extern volatile __bit TRISC1 __at(0x7CA1);
[; ;pic18lf46k22.h: 20501: extern volatile __bit TRISC2 __at(0x7CA2);
[; ;pic18lf46k22.h: 20504: extern volatile __bit TRISC3 __at(0x7CA3);
[; ;pic18lf46k22.h: 20507: extern volatile __bit TRISC4 __at(0x7CA4);
[; ;pic18lf46k22.h: 20510: extern volatile __bit TRISC5 __at(0x7CA5);
[; ;pic18lf46k22.h: 20513: extern volatile __bit TRISC6 __at(0x7CA6);
[; ;pic18lf46k22.h: 20516: extern volatile __bit TRISC7 __at(0x7CA7);
[; ;pic18lf46k22.h: 20519: extern volatile __bit TRISD0 __at(0x7CA8);
[; ;pic18lf46k22.h: 20522: extern volatile __bit TRISD1 __at(0x7CA9);
[; ;pic18lf46k22.h: 20525: extern volatile __bit TRISD2 __at(0x7CAA);
[; ;pic18lf46k22.h: 20528: extern volatile __bit TRISD3 __at(0x7CAB);
[; ;pic18lf46k22.h: 20531: extern volatile __bit TRISD4 __at(0x7CAC);
[; ;pic18lf46k22.h: 20534: extern volatile __bit TRISD5 __at(0x7CAD);
[; ;pic18lf46k22.h: 20537: extern volatile __bit TRISD6 __at(0x7CAE);
[; ;pic18lf46k22.h: 20540: extern volatile __bit TRISD7 __at(0x7CAF);
[; ;pic18lf46k22.h: 20543: extern volatile __bit TRISE0 __at(0x7CB0);
[; ;pic18lf46k22.h: 20546: extern volatile __bit TRISE1 __at(0x7CB1);
[; ;pic18lf46k22.h: 20549: extern volatile __bit TRISE2 __at(0x7CB2);
[; ;pic18lf46k22.h: 20552: extern volatile __bit TRMT1 __at(0x7D61);
[; ;pic18lf46k22.h: 20555: extern volatile __bit TRMT2 __at(0x7B91);
[; ;pic18lf46k22.h: 20558: extern volatile __bit TUN0 __at(0x7CD8);
[; ;pic18lf46k22.h: 20561: extern volatile __bit TUN1 __at(0x7CD9);
[; ;pic18lf46k22.h: 20564: extern volatile __bit TUN2 __at(0x7CDA);
[; ;pic18lf46k22.h: 20567: extern volatile __bit TUN3 __at(0x7CDB);
[; ;pic18lf46k22.h: 20570: extern volatile __bit TUN4 __at(0x7CDC);
[; ;pic18lf46k22.h: 20573: extern volatile __bit TUN5 __at(0x7CDD);
[; ;pic18lf46k22.h: 20576: extern volatile __bit TX __at(0x7C16);
[; ;pic18lf46k22.h: 20579: extern volatile __bit TX1 __at(0x7C16);
[; ;pic18lf46k22.h: 20582: extern volatile __bit TX1IE __at(0x7CEC);
[; ;pic18lf46k22.h: 20585: extern volatile __bit TX1IF __at(0x7CF4);
[; ;pic18lf46k22.h: 20588: extern volatile __bit TX1IP __at(0x7CFC);
[; ;pic18lf46k22.h: 20591: extern volatile __bit TX2 __at(0x7C1E);
[; ;pic18lf46k22.h: 20594: extern volatile __bit TX2IE __at(0x7D1C);
[; ;pic18lf46k22.h: 20597: extern volatile __bit TX2IF __at(0x7D24);
[; ;pic18lf46k22.h: 20600: extern volatile __bit TX2IP __at(0x7D2C);
[; ;pic18lf46k22.h: 20603: extern volatile __bit TX8_9 __at(0x7D66);
[; ;pic18lf46k22.h: 20606: extern volatile __bit TX8_92 __at(0x7B96);
[; ;pic18lf46k22.h: 20609: extern volatile __bit TX91 __at(0x7D66);
[; ;pic18lf46k22.h: 20612: extern volatile __bit TX92 __at(0x7B96);
[; ;pic18lf46k22.h: 20615: extern volatile __bit TX9D1 __at(0x7D60);
[; ;pic18lf46k22.h: 20618: extern volatile __bit TX9D2 __at(0x7B90);
[; ;pic18lf46k22.h: 20621: extern volatile __bit TXB0IE __at(0x7D1A);
[; ;pic18lf46k22.h: 20624: extern volatile __bit TXB1IE __at(0x7D1B);
[; ;pic18lf46k22.h: 20627: extern volatile __bit TXB2IE __at(0x7D1C);
[; ;pic18lf46k22.h: 20630: extern volatile __bit TXBNIE __at(0x7D1C);
[; ;pic18lf46k22.h: 20633: extern volatile __bit TXBNIF __at(0x7D24);
[; ;pic18lf46k22.h: 20636: extern volatile __bit TXBNIP __at(0x7D2C);
[; ;pic18lf46k22.h: 20639: extern volatile __bit TXCKP __at(0x7DC4);
[; ;pic18lf46k22.h: 20642: extern volatile __bit TXCKP1 __at(0x7DC4);
[; ;pic18lf46k22.h: 20645: extern volatile __bit TXCKP2 __at(0x7B84);
[; ;pic18lf46k22.h: 20648: extern volatile __bit TXD8 __at(0x7D60);
[; ;pic18lf46k22.h: 20651: extern volatile __bit TXD82 __at(0x7B90);
[; ;pic18lf46k22.h: 20654: extern volatile __bit TXEN1 __at(0x7D65);
[; ;pic18lf46k22.h: 20657: extern volatile __bit TXEN2 __at(0x7B95);
[; ;pic18lf46k22.h: 20660: extern volatile __bit TXIE __at(0x7CEC);
[; ;pic18lf46k22.h: 20663: extern volatile __bit TXIF __at(0x7CF4);
[; ;pic18lf46k22.h: 20666: extern volatile __bit TXIP __at(0x7CFC);
[; ;pic18lf46k22.h: 20669: extern volatile __bit UA1 __at(0x7E39);
[; ;pic18lf46k22.h: 20672: extern volatile __bit UA2 __at(0x7B69);
[; ;pic18lf46k22.h: 20675: extern volatile __bit UART1MD __at(0x79FE);
[; ;pic18lf46k22.h: 20678: extern volatile __bit UART2MD __at(0x79FF);
[; ;pic18lf46k22.h: 20681: extern volatile __bit ULPWUIN __at(0x7C00);
[; ;pic18lf46k22.h: 20684: extern volatile __bit VDIRMAG __at(0x7CE7);
[; ;pic18lf46k22.h: 20687: extern volatile __bit VPP __at(0x7C23);
[; ;pic18lf46k22.h: 20690: extern volatile __bit VREFM __at(0x7C02);
[; ;pic18lf46k22.h: 20693: extern volatile __bit VREFN __at(0x7C02);
[; ;pic18lf46k22.h: 20696: extern volatile __bit VREFP __at(0x7C03);
[; ;pic18lf46k22.h: 20699: extern volatile __bit W4E __at(0x7DC1);
[; ;pic18lf46k22.h: 20702: extern volatile __bit WCOL1 __at(0x7E37);
[; ;pic18lf46k22.h: 20705: extern volatile __bit WCOL2 __at(0x7B67);
[; ;pic18lf46k22.h: 20708: extern volatile __bit WPUB0 __at(0x7B08);
[; ;pic18lf46k22.h: 20711: extern volatile __bit WPUB1 __at(0x7B09);
[; ;pic18lf46k22.h: 20714: extern volatile __bit WPUB2 __at(0x7B0A);
[; ;pic18lf46k22.h: 20717: extern volatile __bit WPUB3 __at(0x7B0B);
[; ;pic18lf46k22.h: 20720: extern volatile __bit WPUB4 __at(0x7B0C);
[; ;pic18lf46k22.h: 20723: extern volatile __bit WPUB5 __at(0x7B0D);
[; ;pic18lf46k22.h: 20726: extern volatile __bit WPUB6 __at(0x7B0E);
[; ;pic18lf46k22.h: 20729: extern volatile __bit WPUB7 __at(0x7B0F);
[; ;pic18lf46k22.h: 20732: extern volatile __bit WPUE3 __at(0x7CB7);
[; ;pic18lf46k22.h: 20735: extern volatile __bit WR __at(0x7D31);
[; ;pic18lf46k22.h: 20738: extern volatile __bit WRE __at(0x7C21);
[; ;pic18lf46k22.h: 20741: extern volatile __bit WREN __at(0x7D32);
[; ;pic18lf46k22.h: 20744: extern volatile __bit WRERR __at(0x7D33);
[; ;pic18lf46k22.h: 20747: extern volatile __bit WUE1 __at(0x7DC1);
[; ;pic18lf46k22.h: 20750: extern volatile __bit WUE2 __at(0x7B81);
[; ;pic18lf46k22.h: 20753: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18lf46k22.h: 20756: extern volatile __bit nA2 __at(0x7B6D);
[; ;pic18lf46k22.h: 20759: extern volatile __bit nADDRESS2 __at(0x7B6D);
[; ;pic18lf46k22.h: 20762: extern volatile __bit nBOR __at(0x7E80);
[; ;pic18lf46k22.h: 20765: extern volatile __bit nDONE __at(0x7E11);
[; ;pic18lf46k22.h: 20768: extern volatile __bit nMCLR __at(0x7C23);
[; ;pic18lf46k22.h: 20771: extern volatile __bit nPD __at(0x7E82);
[; ;pic18lf46k22.h: 20774: extern volatile __bit nPOR __at(0x7E81);
[; ;pic18lf46k22.h: 20777: extern volatile __bit nRBPU __at(0x7F8F);
[; ;pic18lf46k22.h: 20780: extern volatile __bit nRI __at(0x7E84);
[; ;pic18lf46k22.h: 20783: extern volatile __bit nSS __at(0x7C05);
[; ;pic18lf46k22.h: 20786: extern volatile __bit nSS1 __at(0x7C05);
[; ;pic18lf46k22.h: 20789: extern volatile __bit nSS2 __at(0x7C1B);
[; ;pic18lf46k22.h: 20792: extern volatile __bit nT1SYNC __at(0x7E6A);
[; ;pic18lf46k22.h: 20795: extern volatile __bit nT3SYNC __at(0x7D8A);
[; ;pic18lf46k22.h: 20798: extern volatile __bit nT5SYNC __at(0x7A72);
[; ;pic18lf46k22.h: 20801: extern volatile __bit nTO __at(0x7E83);
[; ;pic18lf46k22.h: 20804: extern volatile __bit nW2 __at(0x7B6A);
[; ;pic18lf46k22.h: 20807: extern volatile __bit nWRITE2 __at(0x7B6A);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 50: extern void __nop(void);
[; ;pic18.h: 154: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 155: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 156: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 174: unsigned char __t1rd16on(void);
[; ;pic18.h: 175: unsigned char __t3rd16on(void);
[; ;pic18.h: 183: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 185: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 187: extern __nonreentrant void _delay3(unsigned char);
[; ;lorawan.h: 60: typedef enum
[; ;lorawan.h: 61: {
[; ;lorawan.h: 62: OK = 0,
[; ;lorawan.h: 63: NETWORK_NOT_JOINED ,
[; ;lorawan.h: 64: MAC_STATE_NOT_READY_FOR_TRANSMISSION ,
[; ;lorawan.h: 65: INVALID_PARAMETER ,
[; ;lorawan.h: 66: KEYS_NOT_INITIALIZED ,
[; ;lorawan.h: 67: SILENT_IMMEDIATELY_ACTIVE ,
[; ;lorawan.h: 68: FRAME_COUNTER_ERROR_REJOIN_NEEDED ,
[; ;lorawan.h: 69: INVALID_BUFFER_LENGTH ,
[; ;lorawan.h: 70: MAC_PAUSED ,
[; ;lorawan.h: 71: NO_CHANNELS_FOUND ,
[; ;lorawan.h: 72: INVALID_CLASS ,
[; ;lorawan.h: 73: MCAST_PARAM_ERROR ,
[; ;lorawan.h: 74: MCAST_MSG_ERROR ,
[; ;lorawan.h: 75: } LorawanError_t;
[; ;lorawan.h: 77: typedef enum
[; ;lorawan.h: 78: {
[; ;lorawan.h: 79: MAC_NOT_OK = 0,
[; ;lorawan.h: 80: MAC_OK,
[; ;lorawan.h: 81: RADIO_NOT_OK,
[; ;lorawan.h: 82: RADIO_OK,
[; ;lorawan.h: 83: INVALID_BUFFER_LEN,
[; ;lorawan.h: 84: MCAST_RE_KEYING_NEEDED
[; ;lorawan.h: 85: } OpStatus_t;
[; ;lorawan.h: 87: typedef enum
[; ;lorawan.h: 88: {
[; ;lorawan.h: 89: OTAA = 0,
[; ;lorawan.h: 90: ABP
[; ;lorawan.h: 91: } ActivationType_t;
[; ;lorawan.h: 93: typedef enum
[; ;lorawan.h: 94: {
[; ;lorawan.h: 95: UNCNF = 0,
[; ;lorawan.h: 96: CNF
[; ;lorawan.h: 97: } TransmissionType_t;
[; ;lorawan.h: 99: typedef enum
[; ;lorawan.h: 100: {
[; ;lorawan.h: 101: ISM_EU868,
[; ;lorawan.h: 102: ISM_EU433
[; ;lorawan.h: 103: } IsmBand_t;
[; ;lorawan.h: 105: typedef enum
[; ;lorawan.h: 106: {
[; ;lorawan.h: 107: CLASS_A = 0,
[; ;lorawan.h: 108: CLASS_B,
[; ;lorawan.h: 109: CLASS_C,
[; ;lorawan.h: 110: } LoRaClass_t;
[; ;lorawan.h: 112: typedef union
[; ;lorawan.h: 113: {
[; ;lorawan.h: 114: uint32_t value;
[; ;lorawan.h: 115: struct
[; ;lorawan.h: 116: {
[; ;lorawan.h: 117: unsigned macState :4;
[; ;lorawan.h: 118: unsigned networkJoined :1;
[; ;lorawan.h: 119: unsigned automaticReply :1;
[; ;lorawan.h: 120: unsigned adr :1;
[; ;lorawan.h: 121: unsigned silentImmediately :1;
[; ;lorawan.h: 122: unsigned macPause :1;
[; ;lorawan.h: 123: unsigned rxDone :1;
[; ;lorawan.h: 124: unsigned linkCheck :1;
[; ;lorawan.h: 125: unsigned channelsModified :1;
[; ;lorawan.h: 126: unsigned txPowerModified :1;
[; ;lorawan.h: 127: unsigned nbRepModified :1;
[; ;lorawan.h: 128: unsigned prescalerModified :1;
[; ;lorawan.h: 129: unsigned secondReceiveWindowModified :1;
[; ;lorawan.h: 130: unsigned rxTimingSetup :1;
[; ;lorawan.h: 131: unsigned rejoinNeeded :1;
[; ;lorawan.h: 132: unsigned mcastEnable :1;
[; ;lorawan.h: 133: };
[; ;lorawan.h: 134: } LorawanStatus_t;
[; ;lorawan.h: 138: typedef struct
[; ;lorawan.h: 139: {
[; ;lorawan.h: 140: void (*RxAppData)(uint8_t* pData, uint8_t dataLength, OpStatus_t status);
[; ;lorawan.h: 141: void (*RxJoinResponse)(bool status);
[; ;lorawan.h: 142: } RxAppData_t;
[; ;lorawan.h: 144: typedef void (*RxAppDataCb_t)(uint8_t* pData, uint8_t dataLength, OpStatus_t status);
[; ;lorawan.h: 145: typedef void (*RxJoinResponseCb_t)(bool status);
[; ;lorawan.h: 162: void LORAWAN_Init(RxAppDataCb_t RxPayload, RxJoinResponseCb_t RxJoinResponse);
[; ;lorawan.h: 177: LorawanError_t LORAWAN_Join(ActivationType_t activationTypeNew);
[; ;lorawan.h: 197: LorawanError_t LORAWAN_Send (TransmissionType_t confirmed, uint8_t port, void *buffer, uint8_t bufferLength);
[; ;lorawan.h: 212: LorawanError_t LORAWAN_SetMcast(bool status);
[; ;lorawan.h: 228: bool LORAWAN_GetMcast(void);
[; ;lorawan.h: 243: void LORAWAN_SetMcastDeviceAddress (uint32_t mcastDeviceAddressNew);
[; ;lorawan.h: 258: uint32_t LORAWAN_GetMcastDeviceAddress (void);
[; ;lorawan.h: 273: void LORAWAN_SetMcastNetworkSessionKey (uint8_t *mcastNetworkSessionKeyNew);
[; ;lorawan.h: 288: void LORAWAN_GetMcastNetworkSessionKey (uint8_t *mcastNetworkSessionKey);
[; ;lorawan.h: 303: void LORAWAN_SetMcastApplicationSessionKey (uint8_t *mcastApplicationSessionKeyNew);
[; ;lorawan.h: 318: void LORAWAN_GetMcastApplicationSessionKey (uint8_t *mcastApplicationSessionKey);
[; ;lorawan.h: 334: void LORAWAN_SetDeviceEui (uint8_t *deviceEuiNew);
[; ;lorawan.h: 350: void LORAWAN_GetDeviceEui (uint8_t *deviceEui);
[; ;lorawan.h: 366: void LORAWAN_SetApplicationEui (uint8_t *applicationEuiNew);
[; ;lorawan.h: 383: void LORAWAN_GetApplicationEui (uint8_t *applicationEui);
[; ;lorawan.h: 399: void LORAWAN_SetDeviceAddress (uint32_t deviceAddressNew);
[; ;lorawan.h: 415: uint32_t LORAWAN_GetDeviceAddress (void);
[; ;lorawan.h: 430: void LORAWAN_SetClass (LoRaClass_t deviceClass);
[; ;lorawan.h: 444: LoRaClass_t LORAWAN_GetClass (void);
[; ;lorawan.h: 458: void LORAWAN_SetMcastDownCounter(uint32_t newCnt);
[; ;lorawan.h: 472: uint32_t LORAWAN_GetMcastDownCounter();
[; ;lorawan.h: 489: void LORAWAN_SetNetworkSessionKey (uint8_t *networkSessionKeyNew);
[; ;lorawan.h: 506: void LORAWAN_GetNetworkSessionKey (uint8_t *networkSessionKey);
[; ;lorawan.h: 524: void LORAWAN_SetApplicationSessionKey (uint8_t *applicationSessionKeyNew);
[; ;lorawan.h: 542: void LORAWAN_GetApplicationSessionKey (uint8_t *applicationSessionKey);
[; ;lorawan.h: 558: void LORAWAN_SetApplicationKey (uint8_t *applicationKeyNew);
[; ;lorawan.h: 574: void LORAWAN_GetApplicationKey (uint8_t *applicationKey);
[; ;lorawan.h: 592: void LORAWAN_SetAdr (bool status);
[; ;lorawan.h: 613: bool LORAWAN_GetAdr (void);
[; ;lorawan.h: 631: LorawanError_t LORAWAN_SetCurrentDataRate (uint8_t valueNew);
[; ;lorawan.h: 649: uint8_t LORAWAN_GetCurrentDataRate (void);
[; ;lorawan.h: 666: LorawanError_t LORAWAN_SetTxPower (uint8_t txPowerNew);
[; ;lorawan.h: 683: uint8_t LORAWAN_GetTxPower (void);
[; ;lorawan.h: 699: void LORAWAN_SetSyncWord (uint8_t syncWord);
[; ;lorawan.h: 715: uint8_t LORAWAN_GetSyncWord (void);
[; ;lorawan.h: 731: void LORAWAN_SetUplinkCounter (uint32_t ctr);
[; ;lorawan.h: 747: uint32_t LORAWAN_GetUplinkCounter (void);
[; ;lorawan.h: 763: void LORAWAN_SetDownlinkCounter (uint32_t ctr);
[; ;lorawan.h: 779: uint32_t LORAWAN_GetDownlinkCounter (void);
[; ;lorawan.h: 796: void LORAWAN_SetReceiveDelay1 (uint16_t receiveDelay1New);
[; ;lorawan.h: 813: uint16_t LORAWAN_GetReceiveDelay1 (void);
[; ;lorawan.h: 830: uint16_t LORAWAN_GetReceiveDelay2 (void);
[; ;lorawan.h: 848: void LORAWAN_SetJoinAcceptDelay1 (uint16_t joinAcceptDelay1New);
[; ;lorawan.h: 866: uint16_t LORAWAN_GetJoinAcceptDelay1 (void);
[; ;lorawan.h: 884: void LORAWAN_SetJoinAcceptDelay2 (uint16_t joinAcceptDelay2New);
[; ;lorawan.h: 902: uint16_t LORAWAN_GetJoinAcceptDelay2 (void);
[; ;lorawan.h: 926: void LORAWAN_SetMaxFcntGap (uint16_t maxFcntGapNew);
[; ;lorawan.h: 946: uint16_t LORAWAN_GetMaxFcntGap (void);
[; ;lorawan.h: 966: void LORAWAN_SetAdrAckLimit (uint8_t adrAckLimitNew);
[; ;lorawan.h: 987: uint8_t LORAWAN_GetAdrAckLimit (void);
[; ;lorawan.h: 1007: void LORAWAN_SetAdrAckDelay(uint8_t adrAckDelayNew);
[; ;lorawan.h: 1027: uint8_t LORAWAN_GetAdrAckDelay (void);
[; ;lorawan.h: 1044: void LORAWAN_SetAckTimeout(uint16_t ackTimeoutNew);
[; ;lorawan.h: 1061: uint16_t LORAWAN_GetAckTimeout (void);
[; ;lorawan.h: 1078: void LORAWAN_SetNumberOfRetransmissions (uint8_t numberRetransmissions);
[; ;lorawan.h: 1094: uint8_t LORAWAN_GetNumberOfRetransmissions (void);
[; ;lorawan.h: 1111: LorawanError_t LORAWAN_SetReceiveWindow2Parameters (uint32_t frequency, uint8_t dataRate);
[; ;lorawan.h: 1129: void LORAWAN_GetReceiveWindow2Parameters (uint32_t* frequency, uint8_t* dataRate);
[; ;lorawan.h: 1147: void LORAWAN_SetBattery (uint8_t batteryLevelNew);
[; ;lorawan.h: 1164: uint16_t LORAWAN_GetPrescaler (void);
[; ;lorawan.h: 1182: void LORAWAN_SetAutomaticReply (bool status);
[; ;lorawan.h: 1200: bool LORAWAN_GetAutomaticReply (void);
[; ;lorawan.h: 1217: uint32_t LORAWAN_GetStatus (void);
[; ;lorawan.h: 1233: uint8_t LORAWAN_GetLinkCheckMargin (void);
[; ;lorawan.h: 1249: uint8_t LORAWAN_GetLinkCheckGwCnt (void);
[; ;lorawan.h: 1264: uint32_t LORAWAN_GetFrequency (uint8_t channelId);
[; ;lorawan.h: 1290: LorawanError_t LORAWAN_SetDataRange (uint8_t channelId, uint8_t dataRangeNew);
[; ;lorawan.h: 1306: uint8_t LORAWAN_GetDataRange (uint8_t channelId);
[; ;lorawan.h: 1322: LorawanError_t LORAWAN_SetChannelIdStatus (uint8_t channelId, bool statusNew);
[; ;lorawan.h: 1337: bool LORAWAN_GetChannelIdStatus (uint8_t channelId);
[; ;lorawan.h: 1357: uint32_t LORAWAN_Pause (void);
[; ;lorawan.h: 1373: void LORAWAN_Resume (void);
[; ;lorawan.h: 1392: void LORAWAN_LinkCheckConfigure (uint16_t period);
[; ;lorawan.h: 1410: void LORAWAN_ForceEnable (void);
[; ;lorawan.h: 1429: void LORAWAN_Reset (IsmBand_t ismBandNew);
[; ;lorawan.h: 1445: LorawanError_t LORAWAN_SetFrequency (uint8_t channelId, uint32_t frequencyNew);
[; ;lorawan.h: 1464: LorawanError_t LORAWAN_SetDutyCycle (uint8_t channelId, uint16_t dutyCycleValue);
[; ;lorawan.h: 1482: uint16_t LORAWAN_GetDutyCycle (uint8_t channelId);
[; ;lorawan.h: 1497: uint8_t LORAWAN_GetIsmBand(void);
[; ;lorawan.h: 1513: uint8_t LORAWAN_GetState(void);
[; ;lorawan.h: 1529: void LORAWAN_Mainloop (void);
[; ;lorawan_aes.h: 47: void AESEncodeLoRa(unsigned char* block, unsigned char* key);
[; ;lorawan_aes_cmac.h: 47: void AESCmac(uint8_t* key, uint8_t* output, uint8_t* input, uint8_t size);
[; ;lorawan_private.h: 110: typedef union
[; ;lorawan_private.h: 111: {
[; ;lorawan_private.h: 112: uint8_t value;
[; ;lorawan_private.h: 113: struct
[; ;lorawan_private.h: 114: {
[; ;lorawan_private.h: 115: unsigned nbRep:4;
[; ;lorawan_private.h: 116: unsigned chMaskCntl:3;
[; ;lorawan_private.h: 117: unsigned rfu:1;
[; ;lorawan_private.h: 118: };
[; ;lorawan_private.h: 119: } Redundancy_t;
[; ;lorawan_private.h: 121: typedef enum
[; ;lorawan_private.h: 122: {
[; ;lorawan_private.h: 123: IDLE =0,
[; ;lorawan_private.h: 124: TRANSMISSION_OCCURRING ,
[; ;lorawan_private.h: 125: BEFORE_RX1 ,
[; ;lorawan_private.h: 126: RX1_OPEN ,
[; ;lorawan_private.h: 127: BETWEEN_RX1_RX2 ,
[; ;lorawan_private.h: 128: RX2_OPEN ,
[; ;lorawan_private.h: 129: RETRANSMISSION_DELAY ,
[; ;lorawan_private.h: 130: ABP_DELAY ,
[; ;lorawan_private.h: 131: CLASS_C_RX2_1_OPEN ,
[; ;lorawan_private.h: 132: CLASS_C_RX2_2_OPEN ,
[; ;lorawan_private.h: 133: } LoRaMacState_t;
[; ;lorawan_private.h: 136: typedef enum
[; ;lorawan_private.h: 137: {
[; ;lorawan_private.h: 138: FRAME_TYPE_JOIN_REQ =0x00 ,
[; ;lorawan_private.h: 139: FRAME_TYPE_JOIN_ACCEPT ,
[; ;lorawan_private.h: 140: FRAME_TYPE_DATA_UNCONFIRMED_UP ,
[; ;lorawan_private.h: 141: FRAME_TYPE_DATA_UNCONFIRMED_DOWN ,
[; ;lorawan_private.h: 142: FRAME_TYPE_DATA_CONFIRMED_UP ,
[; ;lorawan_private.h: 143: FRAME_TYPE_DATA_CONFIRMED_DOWN ,
[; ;lorawan_private.h: 144: FRAME_TYPE_RFU ,
[; ;lorawan_private.h: 145: FRAME_TYPE_PROPRIETARY ,
[; ;lorawan_private.h: 146: }LoRaMacFrameType_t;
[; ;lorawan_private.h: 149: typedef enum
[; ;lorawan_private.h: 150: {
[; ;lorawan_private.h: 151: LINK_CHECK_CID = 0x02,
[; ;lorawan_private.h: 152: LINK_ADR_CID = 0x03,
[; ;lorawan_private.h: 153: DUTY_CYCLE_CID = 0x04,
[; ;lorawan_private.h: 154: RX2_SETUP_CID = 0x05,
[; ;lorawan_private.h: 155: DEV_STATUS_CID = 0x06,
[; ;lorawan_private.h: 156: NEW_CHANNEL_CID = 0x07,
[; ;lorawan_private.h: 157: RX_TIMING_SETUP_CID = 0x08,
[; ;lorawan_private.h: 158: }LoRaMacCid_t;
[; ;lorawan_private.h: 161: typedef union
[; ;lorawan_private.h: 162: {
[; ;lorawan_private.h: 163: uint32_t value;
[; ;lorawan_private.h: 164: uint8_t buffer[4];
[; ;lorawan_private.h: 165: } DeviceAddress_t;
[; ;lorawan_private.h: 167: typedef union
[; ;lorawan_private.h: 168: {
[; ;lorawan_private.h: 169: uint32_t value;
[; ;lorawan_private.h: 170: struct
[; ;lorawan_private.h: 171: {
[; ;lorawan_private.h: 172: uint16_t valueLow;
[; ;lorawan_private.h: 173: uint16_t valueHigh;
[; ;lorawan_private.h: 174: } members;
[; ;lorawan_private.h: 175: } FCnt_t;
[; ;lorawan_private.h: 178: typedef union
[; ;lorawan_private.h: 179: {
[; ;lorawan_private.h: 180: uint8_t buffer[8];
[; ;lorawan_private.h: 181: struct
[; ;lorawan_private.h: 182: {
[; ;lorawan_private.h: 183: uint32_t genericEuiL;
[; ;lorawan_private.h: 184: uint32_t genericEuiH;
[; ;lorawan_private.h: 185: }members;
[; ;lorawan_private.h: 186: } GenericEui_t;
[; ;lorawan_private.h: 188: typedef struct
[; ;lorawan_private.h: 189: {
[; ;lorawan_private.h: 190: ActivationType_t activationType;
[; ;lorawan_private.h: 191: DeviceAddress_t deviceAddress;
[; ;lorawan_private.h: 192: uint8_t networkSessionKey[16];
[; ;lorawan_private.h: 193: uint8_t applicationSessionKey[16];
[; ;lorawan_private.h: 194: uint8_t applicationKey[16];
[; ;lorawan_private.h: 195: GenericEui_t applicationEui;
[; ;lorawan_private.h: 196: GenericEui_t deviceEui;
[; ;lorawan_private.h: 197: DeviceAddress_t mcastDeviceAddress;
[; ;lorawan_private.h: 198: uint8_t mcastNetworkSessionKey[16];
[; ;lorawan_private.h: 199: uint8_t mcastApplicationSessionKey[16];
[; ;lorawan_private.h: 200: } ActivationParameters_t;
[; ;lorawan_private.h: 202: typedef union
[; ;lorawan_private.h: 203: {
[; ;lorawan_private.h: 204: uint8_t value;
[; ;lorawan_private.h: 205: struct
[; ;lorawan_private.h: 206: {
[; ;lorawan_private.h: 207: unsigned fOptsLen:4;
[; ;lorawan_private.h: 208: unsigned fPending:1;
[; ;lorawan_private.h: 209: unsigned ack:1;
[; ;lorawan_private.h: 210: unsigned adrAckReq:1;
[; ;lorawan_private.h: 211: unsigned adr:1;
[; ;lorawan_private.h: 212: };
[; ;lorawan_private.h: 213: } FCtrl_t;
[; ;lorawan_private.h: 216: typedef union
[; ;lorawan_private.h: 217: {
[; ;lorawan_private.h: 218: uint8_t value;
[; ;lorawan_private.h: 219: struct
[; ;lorawan_private.h: 220: {
[; ;lorawan_private.h: 221: uint8_t major : 2;
[; ;lorawan_private.h: 222: uint8_t rfu : 3;
[; ;lorawan_private.h: 223: uint8_t mType : 3;
[; ;lorawan_private.h: 224: }bits;
[; ;lorawan_private.h: 225: } Mhdr_t;
[; ;lorawan_private.h: 227: typedef union
[; ;lorawan_private.h: 228: {
[; ;lorawan_private.h: 229: uint8_t fHdrCounter[23];
[; ;lorawan_private.h: 230: struct
[; ;lorawan_private.h: 231: {
[; ;lorawan_private.h: 232: Mhdr_t mhdr ;
[; ;lorawan_private.h: 233: DeviceAddress_t devAddr ;
[; ;lorawan_private.h: 234: FCtrl_t fCtrl ;
[; ;lorawan_private.h: 235: uint16_t fCnt ;
[; ;lorawan_private.h: 236: uint8_t MacCommands[15] ;
[; ;lorawan_private.h: 237: }members;
[; ;lorawan_private.h: 238: } Hdr_t;
[; ;lorawan_private.h: 240: typedef union
[; ;lorawan_private.h: 241: {
[; ;lorawan_private.h: 242: uint8_t value;
[; ;lorawan_private.h: 243: struct
[; ;lorawan_private.h: 244: {
[; ;lorawan_private.h: 245: uint8_t rx2DataRate : 4;
[; ;lorawan_private.h: 246: uint8_t rx1DROffset : 3;
[; ;lorawan_private.h: 247: uint8_t rfu : 1;
[; ;lorawan_private.h: 248: }bits;
[; ;lorawan_private.h: 249: } DlSettings_t;
[; ;lorawan_private.h: 252: typedef struct
[; ;lorawan_private.h: 253: {
[; ;lorawan_private.h: 254: uint16_t receiveDelay1 ;
[; ;lorawan_private.h: 255: uint16_t receiveDelay2 ;
[; ;lorawan_private.h: 256: uint16_t joinAcceptDelay1 ;
[; ;lorawan_private.h: 257: uint16_t joinAcceptDelay2 ;
[; ;lorawan_private.h: 258: uint16_t maxFcntGap ;
[; ;lorawan_private.h: 259: uint16_t maxMultiFcntGap ;
[; ;lorawan_private.h: 260: uint16_t ackTimeout ;
[; ;lorawan_private.h: 261: uint8_t adrAckLimit ;
[; ;lorawan_private.h: 262: uint8_t adrAckDelay ;
[; ;lorawan_private.h: 263: } ProtocolParams_t;
[; ;lorawan_private.h: 265: typedef struct
[; ;lorawan_private.h: 266: {
[; ;lorawan_private.h: 267: uint8_t receivedCid;
[; ;lorawan_private.h: 268: unsigned channelMaskAck :1;
[; ;lorawan_private.h: 269: unsigned dataRateAck :1;
[; ;lorawan_private.h: 270: unsigned powerAck :1;
[; ;lorawan_private.h: 271: unsigned channelAck :1;
[; ;lorawan_private.h: 272: unsigned dataRateReceiveWindowAck :1;
[; ;lorawan_private.h: 273: unsigned rx1DROffestAck :1;
[; ;lorawan_private.h: 274: unsigned dataRateRangeAck :1;
[; ;lorawan_private.h: 275: unsigned channelFrequencyAck :1;
[; ;lorawan_private.h: 276: } LorawanCommands_t;
[; ;lorawan_private.h: 278: typedef union
[; ;lorawan_private.h: 279: {
[; ;lorawan_private.h: 280: uint16_t value;
[; ;lorawan_private.h: 281: struct
[; ;lorawan_private.h: 282: {
[; ;lorawan_private.h: 283: unsigned deviceEui: 1;
[; ;lorawan_private.h: 284: unsigned applicationEui:1;
[; ;lorawan_private.h: 285: unsigned deviceAddress: 1;
[; ;lorawan_private.h: 286: unsigned applicationKey:1;
[; ;lorawan_private.h: 287: unsigned networkSessionKey:1;
[; ;lorawan_private.h: 288: unsigned applicationSessionKey:1;
[; ;lorawan_private.h: 289: unsigned mcastApplicationSessionKey:1;
[; ;lorawan_private.h: 290: unsigned mcastNetworkSessionKey:1;
[; ;lorawan_private.h: 291: unsigned mcastDeviceAddress:1;
[; ;lorawan_private.h: 292: };
[; ;lorawan_private.h: 293: } LorawanMacKeys_t;
[; ;lorawan_private.h: 295: typedef struct
[; ;lorawan_private.h: 296: {
[; ;lorawan_private.h: 297: uint32_t frequency;
[; ;lorawan_private.h: 298: uint8_t dataRate;
[; ;lorawan_private.h: 299: } ReceiveWindowParameters_t;
[; ;lorawan_private.h: 302: typedef union
[; ;lorawan_private.h: 303: {
[; ;lorawan_private.h: 304: uint8_t value;
[; ;lorawan_private.h: 305: struct
[; ;lorawan_private.h: 306: {
[; ;lorawan_private.h: 307: unsigned min:4;
[; ;lorawan_private.h: 308: unsigned max:4;
[; ;lorawan_private.h: 309: };
[; ;lorawan_private.h: 310: } DataRange_t;
[; ;lorawan_private.h: 312: extern uint8_t macBuffer[];
[; ;lorawan_private.h: 313: extern uint8_t radioBuffer[];
[; ;lorawan_private.h: 315: extern RxAppData_t rxPayload;
[; ;lorawan_private.h: 320: void LORAWAN_ReceiveWindow1Callback (uint8_t param);
[; ;lorawan_private.h: 322: void LORAWAN_ReceiveWindow2Callback (uint8_t param);
[; ;lorawan_private.h: 324: void LORAWAN_LinkCheckCallback (uint8_t param);
[; ;lorawan_private.h: 326: void AckRetransmissionCallback (uint8_t param);
[; ;lorawan_private.h: 328: void UnconfirmedTransmissionCallback (uint8_t param);
[; ;lorawan_private.h: 330: void AutomaticReplyCallback (uint8_t param);
[; ;lorawan_private.h: 334: void UpdateCurrentDataRate (uint8_t valueNew);
[; ;lorawan_private.h: 336: void UpdateTxPower (uint8_t txPowerNew);
[; ;lorawan_private.h: 338: void UpdateRetransmissionAckTimeoutState (void);
[; ;lorawan_private.h: 340: void UpdateJoinSuccessState(uint8_t param);
[; ;lorawan_private.h: 342: void UpdateMinMaxChDataRate (void);
[; ;lorawan_private.h: 344: void UpdateReceiveWindow2Parameters (uint32_t frequency, uint8_t dataRate);
[; ;lorawan_private.h: 346: void UpdateDLSettings(uint8_t dlRx2Dr, uint8_t dlRx1DrOffset);
[; ;lorawan_private.h: 348: LorawanError_t ValidateDataRate (uint8_t dataRate);
[; ;lorawan_private.h: 350: LorawanError_t ValidateTxPower (uint8_t txPowerNew);
[; ;lorawan_private.h: 354: void ResetParametersForConfirmedTransmission (void);
[; ;lorawan_private.h: 356: void ResetParametersForUnconfirmedTransmission (void);
[; ;lorawan_private.h: 358: void SetJoinFailState(void);
[; ;lorawan_private.h: 360: uint16_t Random (uint16_t max);
[; ;lorawan_private.h: 363: LorawanError_t SelectChannelForTransmission (bool transmissionType);
[; ;lorawan_private.h: 365: void StartReTxTimer(void);
[; ;lorawan_private.h: 367: LorawanError_t SearchAvailableChannel (uint8_t maxChannels, bool transmissionType, uint8_t* channelIndex);
[; ;lorawan_private.h: 371: uint8_t* ExecuteDutyCycle (uint8_t *ptr);
[; ;lorawan_private.h: 373: uint8_t* ExecuteLinkAdr (uint8_t *ptr);
[; ;lorawan_private.h: 375: uint8_t* ExecuteDevStatus (uint8_t *ptr);
[; ;lorawan_private.h: 377: uint8_t* ExecuteNewChannel (uint8_t *ptr);
[; ;lorawan_private.h: 379: uint8_t* ExecuteRxParamSetupReq (uint8_t *ptr);
[; ;lorawan_private.h: 381: void ConfigureRadio(uint8_t dataRate, uint32_t freq);
[; ;lorawan_private.h: 383: uint32_t GetRx1Freq (void);
[; ;lorawan_private.h: 385: void LORAWAN_EnterContinuousReceive(void);
[; ;AES.h: 1: void AESEncode(unsigned char* block, unsigned char* key);
[; ;AES.h: 2: void AESDecode(unsigned char* block, unsigned char* key);
[; ;AES.h: 3: void AESCalcDecodeKey(unsigned char* key);
[; ;radio_driver_SX1276.h: 55: typedef enum
[; ;radio_driver_SX1276.h: 56: {
[; ;radio_driver_SX1276.h: 57: MODULATION_FSK = 0,
[; ;radio_driver_SX1276.h: 58: MODULATION_LORA,
[; ;radio_driver_SX1276.h: 59: } RadioModulation_t;
[; ;radio_driver_SX1276.h: 61: typedef enum
[; ;radio_driver_SX1276.h: 62: {
[; ;radio_driver_SX1276.h: 63: CR_4_5 = 1,
[; ;radio_driver_SX1276.h: 64: CR_4_6,
[; ;radio_driver_SX1276.h: 65: CR_4_7,
[; ;radio_driver_SX1276.h: 66: CR_4_8,
[; ;radio_driver_SX1276.h: 67: } RadioErrorCodingRate_t;
[; ;radio_driver_SX1276.h: 69: typedef enum
[; ;radio_driver_SX1276.h: 70: {
[; ;radio_driver_SX1276.h: 71: SF_7 = 7,
[; ;radio_driver_SX1276.h: 72: SF_8,
[; ;radio_driver_SX1276.h: 73: SF_9,
[; ;radio_driver_SX1276.h: 74: SF_10,
[; ;radio_driver_SX1276.h: 75: SF_11,
[; ;radio_driver_SX1276.h: 76: SF_12,
[; ;radio_driver_SX1276.h: 77: } RadioDataRate_t;
[; ;radio_driver_SX1276.h: 79: typedef enum
[; ;radio_driver_SX1276.h: 80: {
[; ;radio_driver_SX1276.h: 81: BW_125KHZ = 7,
[; ;radio_driver_SX1276.h: 82: BW_250KHZ,
[; ;radio_driver_SX1276.h: 83: BW_500KHZ,
[; ;radio_driver_SX1276.h: 84: } RadioLoRaBandWidth_t;
[; ;radio_driver_SX1276.h: 86: typedef enum
[; ;radio_driver_SX1276.h: 87: {
[; ;radio_driver_SX1276.h: 88: FSK_SHAPING_NONE = 0,
[; ;radio_driver_SX1276.h: 89: FSK_SHAPING_GAUSS_BT_1_0,
[; ;radio_driver_SX1276.h: 90: FSK_SHAPING_GAUSS_BT_0_5,
[; ;radio_driver_SX1276.h: 91: FSK_SHAPING_GAUSS_BT_0_3,
[; ;radio_driver_SX1276.h: 92: } RadioFSKShaping_t;
[; ;radio_driver_SX1276.h: 94: typedef enum
[; ;radio_driver_SX1276.h: 95: {
[; ;radio_driver_SX1276.h: 96: FSKBW_250_0KHZ = 1,
[; ;radio_driver_SX1276.h: 97: FSKBW_125_0KHZ,
[; ;radio_driver_SX1276.h: 98: FSKBW_62_5KHZ,
[; ;radio_driver_SX1276.h: 99: FSKBW_31_3KHZ,
[; ;radio_driver_SX1276.h: 100: FSKBW_15_6KHZ,
[; ;radio_driver_SX1276.h: 101: FSKBW_7_8KHZ,
[; ;radio_driver_SX1276.h: 102: FSKBW_3_9KHZ,
[; ;radio_driver_SX1276.h: 103: FSKBW_INVALID_PADDING_0,
[; ;radio_driver_SX1276.h: 104: FSKBW_200_0KHZ,
[; ;radio_driver_SX1276.h: 105: FSKBW_100_0KHZ,
[; ;radio_driver_SX1276.h: 106: FSKBW_50_0KHZ,
[; ;radio_driver_SX1276.h: 107: FSKBW_25_0KHZ,
[; ;radio_driver_SX1276.h: 108: FSKBW_12_5KHZ,
[; ;radio_driver_SX1276.h: 109: FSKBW_6_3KHZ,
[; ;radio_driver_SX1276.h: 110: FSKBW_3_1KHZ,
[; ;radio_driver_SX1276.h: 111: FSKBW_INVALID_PADDING_1,
[; ;radio_driver_SX1276.h: 112: FSKBW_166_7KHZ,
[; ;radio_driver_SX1276.h: 113: FSKBW_83_3KHZ,
[; ;radio_driver_SX1276.h: 114: FSKBW_41_7KHZ,
[; ;radio_driver_SX1276.h: 115: FSKBW_20_8KHZ,
[; ;radio_driver_SX1276.h: 116: FSKBW_10_4KHZ,
[; ;radio_driver_SX1276.h: 117: FSKBW_5_2KHZ,
[; ;radio_driver_SX1276.h: 118: FSKBW_2_6KHZ,
[; ;radio_driver_SX1276.h: 119: } RadioFSKBandWidth_t;
[; ;radio_driver_SX1276.h: 122: typedef enum
[; ;radio_driver_SX1276.h: 123: {
[; ;radio_driver_SX1276.h: 124: ERR_NO_DATA = -32767,
[; ;radio_driver_SX1276.h: 125: ERR_DATA_SIZE,
[; ;radio_driver_SX1276.h: 126: ERR_BUFFER_LOCKED,
[; ;radio_driver_SX1276.h: 127: ERR_RADIO_BUSY,
[; ;radio_driver_SX1276.h: 128: ERR_OUT_OF_RANGE,
[; ;radio_driver_SX1276.h: 129: ERR_NONE = 0,
[; ;radio_driver_SX1276.h: 130: } RadioError_t;
[; ;radio_driver_SX1276.h: 140: void RADIO_Init(uint8_t *radioBuffer, uint32_t frequency);
[; ;radio_driver_SX1276.h: 141: void RADIO_SetLoRaSyncWord(uint8_t syncWord);
[; ;radio_driver_SX1276.h: 142: uint8_t RADIO_GetLoRaSyncWord(void);
[; ;radio_driver_SX1276.h: 144: RadioError_t RADIO_SetChannelFrequency(uint32_t frequency);
[; ;radio_driver_SX1276.h: 145: uint32_t RADIO_GetChannelFrequency(void);
[; ;radio_driver_SX1276.h: 147: void RADIO_SetChannelFrequencyDeviation(uint32_t frequencyDeviation);
[; ;radio_driver_SX1276.h: 148: uint32_t RADIO_GetChannelFrequencyDeviation(void);
[; ;radio_driver_SX1276.h: 150: void RADIO_SetPreambleLen(uint16_t preambleLen);
[; ;radio_driver_SX1276.h: 151: uint16_t RADIO_GetPreambleLen(void);
[; ;radio_driver_SX1276.h: 153: void RADIO_SetOutputPower(int8_t power);
[; ;radio_driver_SX1276.h: 154: uint8_t RADIO_GetOutputPower(void);
[; ;radio_driver_SX1276.h: 156: void RADIO_SetCRC(uint8_t crc);
[; ;radio_driver_SX1276.h: 157: uint8_t RADIO_GetCRC(void);
[; ;radio_driver_SX1276.h: 159: void RADIO_SetIQInverted(uint8_t iqInverted);
[; ;radio_driver_SX1276.h: 160: uint8_t RADIO_GetIQInverted(void);
[; ;radio_driver_SX1276.h: 162: void RADIO_SetBandwidth(RadioLoRaBandWidth_t bandwidth);
[; ;radio_driver_SX1276.h: 163: RadioLoRaBandWidth_t RADIO_GetBandwidth(void);
[; ;radio_driver_SX1276.h: 165: void RADIO_SetPABoost(uint8_t paBoost);
[; ;radio_driver_SX1276.h: 166: uint8_t RADIO_GetPABoost(void);
[; ;radio_driver_SX1276.h: 168: void RADIO_SetModulation(RadioModulation_t modulation);
[; ;radio_driver_SX1276.h: 169: RadioModulation_t RADIO_GetModulation(void);
[; ;radio_driver_SX1276.h: 171: void RADIO_SetFrequencyHopPeriod(uint16_t frequencyHopPeriod);
[; ;radio_driver_SX1276.h: 172: uint8_t RADIO_GetFrequencyHopPeriod(void);
[; ;radio_driver_SX1276.h: 173: void RADIO_SetFHSSChangeCallback(uint32_t (*fhssNextFrequency)(void));
[; ;radio_driver_SX1276.h: 176: void RADIO_SetErrorCodingRate(RadioErrorCodingRate_t errorCodingRate);
[; ;radio_driver_SX1276.h: 177: RadioErrorCodingRate_t RADIO_GetErrorCodingRate(void);
[; ;radio_driver_SX1276.h: 178: void RADIO_SetWatchdogTimeout(uint32_t timeout);
[; ;radio_driver_SX1276.h: 179: uint32_t RADIO_GetWatchdogTimeout(void);
[; ;radio_driver_SX1276.h: 180: void RADIO_SetFSKBitRate(uint32_t bitRate);
[; ;radio_driver_SX1276.h: 181: uint32_t RADIO_GetFSKBitRate(void);
[; ;radio_driver_SX1276.h: 182: void RADIO_SetFSKDataShaping(RadioFSKShaping_t fskDataShaping);
[; ;radio_driver_SX1276.h: 183: RadioFSKShaping_t RADIO_GetFSKDataShaping(void);
[; ;radio_driver_SX1276.h: 184: void RADIO_SetFSKRxBw(RadioFSKBandWidth_t bw);
[; ;radio_driver_SX1276.h: 185: RadioFSKBandWidth_t RADIO_GetFSKRxBw(void);
[; ;radio_driver_SX1276.h: 186: void RADIO_SetFSKAFCBw(RadioFSKBandWidth_t bw);
[; ;radio_driver_SX1276.h: 187: RadioFSKBandWidth_t RADIO_GetFSKAFCBw(void);
[; ;radio_driver_SX1276.h: 188: void RADIO_SetFSKSyncWord(uint8_t syncWordLen, uint8_t* syncWord);
[; ;radio_driver_SX1276.h: 189: uint8_t RADIO_GetFSKSyncWord(uint8_t* syncWord);
[; ;radio_driver_SX1276.h: 192: RadioError_t RADIO_Transmit(uint8_t *buffer, uint8_t bufferLen);
[; ;radio_driver_SX1276.h: 193: RadioError_t RADIO_TransmitCW(void);
[; ;radio_driver_SX1276.h: 194: RadioError_t RADIO_StopCW(void);
[; ;radio_driver_SX1276.h: 195: RadioError_t RADIO_ReceiveStart(uint16_t rxWindowSize);
[; ;radio_driver_SX1276.h: 196: void RADIO_ReceiveStop(void);
[; ;radio_driver_SX1276.h: 198: int8_t RADIO_GetMaxPower(void);
[; ;radio_driver_SX1276.h: 200: void RADIO_DIO0(void);
[; ;radio_driver_SX1276.h: 201: void RADIO_DIO1(void);
[; ;radio_driver_SX1276.h: 202: void RADIO_DIO2(void);
[; ;radio_driver_SX1276.h: 203: void RADIO_DIO3(void);
[; ;radio_driver_SX1276.h: 204: void RADIO_DIO4(void);
[; ;radio_driver_SX1276.h: 205: void RADIO_DIO5(void);
[; ;radio_driver_SX1276.h: 207: uint8_t RADIO_GetStatus(void);
[; ;radio_driver_SX1276.h: 209: RadioError_t RADIO_GetData(uint8_t *data, uint16_t *dataLen);
[; ;radio_driver_SX1276.h: 210: void RADIO_ReleaseData(void);
[; ;radio_driver_SX1276.h: 212: void RADIO_SetSpreadingFactor(RadioDataRate_t spreadingFactor);
[; ;radio_driver_SX1276.h: 213: RadioDataRate_t RADIO_GetSpreadingFactor(void);
[; ;radio_driver_SX1276.h: 215: uint16_t RADIO_ReadRandom(void);
[; ;radio_driver_SX1276.h: 216: int8_t RADIO_GetPacketSnr(void);
[; ;radio_driver_SX1276.h: 218: void RADIO_RegisterWrite(uint8_t reg, uint8_t value);
[; ;radio_driver_SX1276.h: 219: uint8_t RADIO_RegisterRead(uint8_t reg);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;sw_timer.h: 66: void SystemBlockingWaitMs(uint32_t ms);
[; ;sw_timer.h: 67: void SystemTimerInit(void);
[; ;sw_timer.h: 69: uint8_t SwTimerCreate(void);
[; ;sw_timer.h: 70: void SwTimerSetCallback(uint8_t timerId, void (*callback)(uint8_t), uint8_t callbackParameter);
[; ;sw_timer.h: 71: void SwTimerSetTimeout(uint8_t timerId, uint32_t msTimeout);
[; ;sw_timer.h: 72: uint32_t SwTimerReadValue(uint8_t timerId);
[; ;sw_timer.h: 73: uint8_t SwTimerIsRunning(uint8_t timerId);
[; ;sw_timer.h: 74: void SwTimerStart(uint8_t timerId);
[; ;sw_timer.h: 75: void SwTimerStop(uint8_t timerId);
[; ;sw_timer.h: 76: void SwTimersExecute(void);
[; ;sw_timer.h: 77: uint8_t SwTimersCanSleep(void);
[; ;sw_timer.h: 78: uint32_t SwTimersInterrupt(void);
[; ;sw_timer.h: 80: void TMR_OverrideRemaining(uint32_t ticksRemaining);
[; ;sw_timer.h: 81: uint32_t TMR_GetDeltaTime(void);
[; ;sw_timer.h: 82: uint16_t TMR_SwapTimer(uint16_t timerVal);
[; ;lorawan_eu.h: 84: typedef union
[; ;lorawan_eu.h: 85: {
[; ;lorawan_eu.h: 86: uint8_t joinAcceptCounter[29];
[; ;lorawan_eu.h: 87: struct
[; ;lorawan_eu.h: 88: {
[; ;lorawan_eu.h: 89: Mhdr_t mhdr;
[; ;lorawan_eu.h: 90: uint8_t appNonce[3];
[; ;lorawan_eu.h: 91: uint8_t networkId[3];
[; ;lorawan_eu.h: 92: DeviceAddress_t deviceAddress;
[; ;lorawan_eu.h: 93: DlSettings_t DLSettings;
[; ;lorawan_eu.h: 94: uint8_t rxDelay;
[; ;lorawan_eu.h: 95: uint8_t cfList[16];
[; ;lorawan_eu.h: 96: } members;
[; ;lorawan_eu.h: 97: } JoinAccept_t;
[; ;lorawan_eu.h: 100: typedef struct
[; ;lorawan_eu.h: 101: {
[; ;lorawan_eu.h: 102: uint32_t frequency;
[; ;lorawan_eu.h: 103: bool status;
[; ;lorawan_eu.h: 104: DataRange_t dataRange;
[; ;lorawan_eu.h: 105: uint16_t dutyCycle;
[; ;lorawan_eu.h: 106: uint32_t channelTimer;
[; ;lorawan_eu.h: 107: bool joinRequestChannel;
[; ;lorawan_eu.h: 108: uint8_t parametersDefined;
[; ;lorawan_eu.h: 109: } ChannelParams_t;
[; ;lorawan_eu.h: 111: typedef union
[; ;lorawan_eu.h: 112: {
[; ;lorawan_eu.h: 113: uint16_t value;
[; ;lorawan_eu.h: 114: struct
[; ;lorawan_eu.h: 115: {
[; ;lorawan_eu.h: 116: unsigned ackRequiredFromNextDownlinkMessage:1;
[; ;lorawan_eu.h: 117: unsigned ackRequiredFromNextUplinkMessage:1;
[; ;lorawan_eu.h: 118: unsigned joining: 1;
[; ;lorawan_eu.h: 119: unsigned fPending:1;
[; ;lorawan_eu.h: 120: unsigned adrAckRequest:1;
[; ;lorawan_eu.h: 121: unsigned synchronization:1;
[; ;lorawan_eu.h: 122: };
[; ;lorawan_eu.h: 123: } LorawanMacStatus_t;
[; ;lorawan_eu.h: 125: typedef struct
[; ;lorawan_eu.h: 126: {
[; ;lorawan_eu.h: 127: LorawanMacStatus_t lorawanMacStatus;
[; ;lorawan_eu.h: 128: LorawanStatus_t macStatus;
[; ;lorawan_eu.h: 129: FCnt_t fCntUp;
[; ;lorawan_eu.h: 130: FCnt_t fCntDown;
[; ;lorawan_eu.h: 131: FCnt_t fMcastCntDown;
[; ;lorawan_eu.h: 132: LoRaClass_t deviceClass;
[; ;lorawan_eu.h: 133: ReceiveWindowParameters_t receiveWindow1Parameters;
[; ;lorawan_eu.h: 134: ReceiveWindowParameters_t receiveWindow2Parameters;
[; ;lorawan_eu.h: 135: ActivationParameters_t activationParameters;
[; ;lorawan_eu.h: 136: ChannelParams_t channelParameters;
[; ;lorawan_eu.h: 137: ProtocolParams_t protocolParameters;
[; ;lorawan_eu.h: 138: IsmBand_t ismBand;
[; ;lorawan_eu.h: 139: LorawanMacKeys_t macKeys;
[; ;lorawan_eu.h: 140: uint8_t crtMacCmdIndex;
[; ;lorawan_eu.h: 141: LorawanCommands_t macCommands[16];
[; ;lorawan_eu.h: 142: uint32_t lastTimerValue;
[; ;lorawan_eu.h: 143: uint32_t periodForLinkCheck;
[; ;lorawan_eu.h: 144: uint16_t adrAckCnt;
[; ;lorawan_eu.h: 145: uint16_t devNonce;
[; ;lorawan_eu.h: 146: uint16_t lastPacketLength;
[; ;lorawan_eu.h: 147: uint8_t maxRepetitionsUnconfirmedUplink;
[; ;lorawan_eu.h: 148: uint8_t maxRepetitionsConfirmedUplink;
[; ;lorawan_eu.h: 149: uint8_t counterRepetitionsUnconfirmedUplink;
[; ;lorawan_eu.h: 150: uint8_t counterRepetitionsConfirmedUplink;
[; ;lorawan_eu.h: 151: uint8_t lastUsedChannelIndex;
[; ;lorawan_eu.h: 152: uint16_t prescaler;
[; ;lorawan_eu.h: 153: uint8_t linkCheckMargin;
[; ;lorawan_eu.h: 154: uint8_t linkCheckGwCnt;
[; ;lorawan_eu.h: 155: uint8_t currentDataRate;
[; ;lorawan_eu.h: 156: uint8_t batteryLevel;
[; ;lorawan_eu.h: 157: uint8_t txPower;
[; ;lorawan_eu.h: 158: uint8_t joinAccept1TimerId;
[; ;lorawan_eu.h: 159: uint8_t joinAccept2TimerId;
[; ;lorawan_eu.h: 160: uint8_t receiveWindow1TimerId;
[; ;lorawan_eu.h: 161: uint8_t receiveWindow2TimerId;
[; ;lorawan_eu.h: 162: uint8_t automaticReplyTimerId;
[; ;lorawan_eu.h: 163: uint8_t linkCheckTimerId;
[; ;lorawan_eu.h: 164: uint8_t ackTimeoutTimerId;
[; ;lorawan_eu.h: 165: uint8_t dutyCycleTimerId;
[; ;lorawan_eu.h: 166: uint8_t unconfirmedRetransmisionTimerId;
[; ;lorawan_eu.h: 167: uint8_t minDataRate;
[; ;lorawan_eu.h: 168: uint8_t maxDataRate;
[; ;lorawan_eu.h: 169: uint8_t maxChannels;
[; ;lorawan_eu.h: 170: uint8_t counterAdrAckDelay;
[; ;lorawan_eu.h: 171: uint8_t offset;
[; ;lorawan_eu.h: 172: bool macInitialized;
[; ;lorawan_eu.h: 173: bool rx2DelayExpired;
[; ;lorawan_eu.h: 174: bool abpJoinStatus;
[; ;lorawan_eu.h: 175: uint8_t abpJoinTimerId;
[; ;lorawan_eu.h: 176: uint8_t syncWord;
[; ;lorawan_eu.h: 177: } LoRa_t;
[; ;lorawan_eu.h: 179: extern LoRa_t loRa;
"43 mcc_generated_files/LoRaWAN/lorawan_eu.c
[v _rxWindowSize `Cuc ~T0 @X0 -> 0 `x e ]
[i _rxWindowSize
:U ..
-> -> 8 `i `uc
-> -> 10 `i `uc
-> -> 14 `i `uc
-> -> 26 `i `uc
-> -> 49 `i `uc
-> -> 88 `i `uc
-> -> 60 `i `uc
-> -> 8 `i `uc
..
]
[; ;lorawan_eu.c: 43: const uint8_t rxWindowSize[] = {8, 10, 14, 26, 49, 88, 60, 8};
"46
[v _maxPayloadSize `Cuc ~T0 @X0 -> 8 `i e ]
[i _maxPayloadSize
:U ..
-> -> 51 `i `uc
-> -> 51 `i `uc
-> -> 51 `i `uc
-> -> 115 `i `uc
-> -> 242 `i `uc
-> -> 242 `i `uc
-> -> 242 `i `uc
-> -> 56 `i `uc
..
]
[; ;lorawan_eu.c: 46: const uint8_t maxPayloadSize[8] = {51, 51, 51, 115, 242, 242, 242, 56};
"49
[v _Channels `S881 ~T0 @X0 -> 16 `i e ]
[; ;lorawan_eu.c: 49: ChannelParams_t Channels[16];
"51
[v _rxWindowOffset `Cc ~T0 @X0 -> 0 `x s ]
[i _rxWindowOffset
:U ..
-> -U -> 33 `i `c
-> -U -> 50 `i `c
-> -U -> 58 `i `c
-> -U -> 62 `i `c
-> -U -> 66 `i `c
-> -U -> 68 `i `c
-> -U -> 15 `i `c
-> -U -> 2 `i `c
..
]
[; ;lorawan_eu.c: 51: static const int8_t rxWindowOffset[] = {-33, -50, -58, -62, -66, -68, -15, -2};
"54
[v _txPower868 `Cc ~T0 @X0 -> 0 `x s ]
[i _txPower868
:U ..
-> -> 20 `i `c
-> -> 14 `i `c
-> -> 11 `i `c
-> -> 8 `i `c
-> -> 5 `i `c
-> -> 2 `i `c
..
]
[; ;lorawan_eu.c: 54: static const int8_t txPower868[] = {20, 14, 11, 8, 5, 2};
"56
[v _txPower433 `Cc ~T0 @X0 -> 0 `x s ]
[i _txPower433
:U ..
-> -> 10 `i `c
-> -> 7 `i `c
-> -> 4 `i `c
-> -> 1 `i `c
-> -U -> 2 `i `c
-> -U -> 5 `i `c
..
]
[; ;lorawan_eu.c: 56: static const int8_t txPower433[] = {10, 7, 4, 1, -2, -5};
"59
[v _spreadingFactor `Cuc ~T0 @X0 -> 0 `x s ]
[i _spreadingFactor
:U ..
-> -> 12 `i `uc
-> -> 11 `i `uc
-> -> 10 `i `uc
-> -> 9 `i `uc
-> -> 8 `i `uc
-> -> 7 `i `uc
-> -> 7 `i `uc
..
]
[; ;lorawan_eu.c: 59: static const uint8_t spreadingFactor[] = {12, 11, 10, 9, 8, 7, 7};
"62
[v _bandwidth `Cuc ~T0 @X0 -> 0 `x s ]
[i _bandwidth
:U ..
-> . `E6622 0 `uc
-> . `E6622 0 `uc
-> . `E6622 0 `uc
-> . `E6622 0 `uc
-> . `E6622 0 `uc
-> . `E6622 0 `uc
-> . `E6622 1 `uc
..
]
[; ;lorawan_eu.c: 62: static const uint8_t bandwidth[] = {BW_125KHZ, BW_125KHZ, BW_125KHZ, BW_125KHZ, BW_125KHZ, BW_125KHZ, BW_250KHZ};
"65
[v _modulation `Cuc ~T0 @X0 -> 0 `x s ]
[i _modulation
:U ..
-> . `E6604 1 `uc
-> . `E6604 1 `uc
-> . `E6604 1 `uc
-> . `E6604 1 `uc
-> . `E6604 1 `uc
-> . `E6604 1 `uc
-> . `E6604 1 `uc
-> . `E6604 0 `uc
..
]
[; ;lorawan_eu.c: 65: static const uint8_t modulation[] = {MODULATION_LORA, MODULATION_LORA, MODULATION_LORA, MODULATION_LORA, MODULATION_LORA, MODULATION_LORA, MODULATION_LORA, MODULATION_FSK};
"67
[v _DefaultChannels868 `CS881 ~T0 @X0 -> 0 `x s ]
[i _DefaultChannels868
:U ..
:U ..
"68
-> -> 868100000 `l `ul
-> -> 1 `i `uc
:U ..
:U ..
-> | << -> 5 `i -> 4 `i -> 0 `i `uc
..
..
-> -> 302 `i `ui
-> -> -> 0 `i `l `ul
-> -> 1 `i `uc
-> -> 255 `i `uc
..
:U ..
"69
-> -> 868300000 `l `ul
-> -> 1 `i `uc
:U ..
:U ..
-> | << -> 5 `i -> 4 `i -> 0 `i `uc
..
..
-> -> 302 `i `ui
-> -> -> 0 `i `l `ul
-> -> 1 `i `uc
-> -> 255 `i `uc
..
:U ..
"70
-> -> 868500000 `l `ul
-> -> 1 `i `uc
:U ..
:U ..
-> | << -> 5 `i -> 4 `i -> 0 `i `uc
..
..
-> -> 302 `i `ui
-> -> -> 0 `i `l `ul
-> -> 1 `i `uc
-> -> 255 `i `uc
..
..
]
[; ;lorawan_eu.c: 67: static const ChannelParams_t DefaultChannels868[] = {
[; ;lorawan_eu.c: 68: {868100000, 1, { ( ( 5 << (4) ) | 0 ) }, 302, 0, 1, 0xFF},
[; ;lorawan_eu.c: 69: {868300000, 1, { ( ( 5 << (4) ) | 0 ) }, 302, 0, 1, 0xFF},
[; ;lorawan_eu.c: 70: {868500000, 1, { ( ( 5 << (4) ) | 0 ) }, 302, 0, 1, 0xFF},
[; ;lorawan_eu.c: 71: };
"73
[v _DefaultChannels433 `CS881 ~T0 @X0 -> 0 `x s ]
[i _DefaultChannels433
:U ..
:U ..
"74
-> -> 433175000 `l `ul
-> -> 1 `i `uc
:U ..
:U ..
-> | << -> 5 `i -> 4 `i -> 0 `i `uc
..
..
-> -> 302 `i `ui
-> -> -> 0 `i `l `ul
-> -> 1 `i `uc
-> -> 255 `i `uc
..
:U ..
"75
-> -> 433375000 `l `ul
-> -> 1 `i `uc
:U ..
:U ..
-> | << -> 5 `i -> 4 `i -> 0 `i `uc
..
..
-> -> 302 `i `ui
-> -> -> 0 `i `l `ul
-> -> 1 `i `uc
-> -> 255 `i `uc
..
:U ..
"76
-> -> 433575000 `l `ul
-> -> 1 `i `uc
:U ..
:U ..
-> | << -> 5 `i -> 4 `i -> 0 `i `uc
..
..
-> -> 302 `i `ui
-> -> -> 0 `i `l `ul
-> -> 1 `i `uc
-> -> 255 `i `uc
..
..
]
[; ;lorawan_eu.c: 73: static const ChannelParams_t DefaultChannels433[] = {
[; ;lorawan_eu.c: 74: {433175000, 1, { ( ( 5 << (4) ) | 0 ) }, 302, 0, 1, 0xFF},
[; ;lorawan_eu.c: 75: {433375000, 1, { ( ( 5 << (4) ) | 0 ) }, 302, 0, 1, 0xFF},
[; ;lorawan_eu.c: 76: {433575000, 1, { ( ( 5 << (4) ) | 0 ) }, 302, 0, 1, 0xFF},
[; ;lorawan_eu.c: 77: };
"79
[v _FskSyncWordBuff `Cuc ~T0 @X0 -> 3 `i s ]
[i _FskSyncWordBuff
:U ..
-> -> 193 `i `uc
-> -> 148 `i `uc
-> -> 193 `i `uc
..
]
[; ;lorawan_eu.c: 79: static const uint8_t FskSyncWordBuff[3] = {0xC1, 0x94, 0xC1};
[; ;lorawan_eu.c: 83: static void CreateAllSoftwareTimers (void);
[; ;lorawan_eu.c: 85: static void SetCallbackSoftwareTimers (void);
[; ;lorawan_eu.c: 87: static void StopAllSoftwareTimers (void);
[; ;lorawan_eu.c: 89: static void InitDefault868Channels (void);
[; ;lorawan_eu.c: 91: static void InitDefault433Channels (void);
[; ;lorawan_eu.c: 93: static void UpdateDataRange (uint8_t channelId, uint8_t dataRangeNew);
[; ;lorawan_eu.c: 95: static void UpdateChannelIdStatus (uint8_t channelId, bool statusNew);
[; ;lorawan_eu.c: 97: static LorawanError_t ValidateRxOffset (uint8_t rxOffset);
[; ;lorawan_eu.c: 99: static LorawanError_t ValidateFrequency (uint32_t frequencyNew);
[; ;lorawan_eu.c: 101: static LorawanError_t ValidateDataRange (uint8_t dataRangeNew);
[; ;lorawan_eu.c: 103: static LorawanError_t ValidateChannelId (uint8_t channelId, bool allowedForDefaultChannels);
[; ;lorawan_eu.c: 105: static LorawanError_t ValidateChannelMaskCntl (uint8_t channelMaskCntl);
[; ;lorawan_eu.c: 107: static void EnableChannels (uint16_t channelMask, uint8_t channelMaskCntl);
[; ;lorawan_eu.c: 109: static void UpdateFrequency (uint8_t channelId, uint32_t frequencyNew );
[; ;lorawan_eu.c: 111: static void UpdateDutyCycle (uint8_t channelId, uint16_t dutyCycleNew);
[; ;lorawan_eu.c: 113: static LorawanError_t ValidateChannelMask (uint16_t channelMask);
[; ;lorawan_eu.c: 115: static void EnableChannels1 (uint16_t channelMask, uint8_t channelMaskCntl, uint8_t channelIndexMin, uint8_t channelIndexMax);
[; ;lorawan_eu.c: 117: static void DutyCycleCallback (uint8_t param);
[; ;lorawan_eu.c: 119: static void ConfigureRadioTx(uint8_t dataRate, uint32_t freq);
"123
[v _LORAWAN_Init `(v ~T0 @X0 1 ef2`*F6190`*F6195 ]
"124
{
[; ;lorawan_eu.c: 123: void LORAWAN_Init(RxAppDataCb_t RxPayload, RxJoinResponseCb_t RxJoinResponse)
[; ;lorawan_eu.c: 124: {
[e :U _LORAWAN_Init ]
"123
[v _RxPayload `*F6190 ~T0 @X0 1 r1 ]
[v _RxJoinResponse `*F6195 ~T0 @X0 1 r2 ]
"124
[f ]
[; ;lorawan_eu.c: 126: if (loRa.macInitialized == 0)
"126
[e $ ! == -> . _loRa 45 `i -> 0 `i 886  ]
[; ;lorawan_eu.c: 127: {
"127
{
[; ;lorawan_eu.c: 128: CreateAllSoftwareTimers ();
"128
[e ( _CreateAllSoftwareTimers ..  ]
[; ;lorawan_eu.c: 129: SetCallbackSoftwareTimers ();
"129
[e ( _SetCallbackSoftwareTimers ..  ]
[; ;lorawan_eu.c: 130: loRa.macInitialized = 1;
"130
[e = . _loRa 45 -> -> 1 `i `uc ]
"131
}
[; ;lorawan_eu.c: 131: }
[e $U 887  ]
"132
[e :U 886 ]
[; ;lorawan_eu.c: 132: else
[; ;lorawan_eu.c: 133: {
"133
{
[; ;lorawan_eu.c: 134: StopAllSoftwareTimers ();
"134
[e ( _StopAllSoftwareTimers ..  ]
"135
}
[e :U 887 ]
[; ;lorawan_eu.c: 135: }
[; ;lorawan_eu.c: 137: rxPayload.RxAppData = RxPayload;
"137
[e = . _rxPayload 0 _RxPayload ]
[; ;lorawan_eu.c: 138: rxPayload.RxJoinResponse = RxJoinResponse;
"138
[e = . _rxPayload 1 _RxJoinResponse ]
[; ;lorawan_eu.c: 140: RADIO_Init(&radioBuffer[16], (868100000));
"140
[e ( _RADIO_Init (2 , &U *U + &U _radioBuffer * -> -> -> 16 `i `ui `ux -> -> # *U &U _radioBuffer `ui `ux -> -> 868100000 `l `ul ]
[; ;lorawan_eu.c: 142: srand (RADIO_ReadRandom ());
"142
[e ( _srand (1 ( _RADIO_ReadRandom ..  ]
[; ;lorawan_eu.c: 144: LORAWAN_Reset (ISM_EU868);
"144
[e ( _LORAWAN_Reset (1 . `E6149 0 ]
[; ;lorawan_eu.c: 146: }
"146
[e :UE 885 ]
}
"148
[v _LORAWAN_Reset `(v ~T0 @X0 1 ef1`E6149 ]
"149
{
[; ;lorawan_eu.c: 148: void LORAWAN_Reset (IsmBand_t ismBandNew)
[; ;lorawan_eu.c: 149: {
[e :U _LORAWAN_Reset ]
"148
[v _ismBandNew `E6149 ~T0 @X0 1 r1 ]
"149
[f ]
[; ;lorawan_eu.c: 150: if (loRa.macInitialized == 1)
"150
[e $ ! == -> . _loRa 45 `i -> 1 `i 889  ]
[; ;lorawan_eu.c: 151: {
"151
{
[; ;lorawan_eu.c: 152: StopAllSoftwareTimers ();
"152
[e ( _StopAllSoftwareTimers ..  ]
"153
}
[e :U 889 ]
[; ;lorawan_eu.c: 153: }
[; ;lorawan_eu.c: 155: loRa.syncWord = 0x34;
"155
[e = . _loRa 49 -> -> 52 `i `uc ]
[; ;lorawan_eu.c: 156: RADIO_SetLoRaSyncWord(loRa.syncWord);
"156
[e ( _RADIO_SetLoRaSyncWord (1 . _loRa 49 ]
[; ;lorawan_eu.c: 158: loRa.macStatus.value = 0;
"158
[e = . . _loRa 1 0 -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 159: loRa.linkCheckMargin = 255;
"159
[e = . _loRa 26 -> -> 255 `i `uc ]
[; ;lorawan_eu.c: 160: loRa.linkCheckGwCnt = 0;
"160
[e = . _loRa 27 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 161: loRa.lastTimerValue = 0;
"161
[e = . _loRa 15 -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 162: loRa.lastPacketLength = 0;
"162
[e = . _loRa 19 -> -> 0 `i `ui ]
[; ;lorawan_eu.c: 163: loRa.fCntDown.value = 0;
"163
[e = . . _loRa 3 0 -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 164: loRa.fCntUp.value = 0;
"164
[e = . . _loRa 2 0 -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 165: loRa.devNonce = 0;
"165
[e = . _loRa 18 -> -> 0 `i `ui ]
[; ;lorawan_eu.c: 166: loRa.prescaler = 1;
"166
[e = . _loRa 25 -> -> 1 `i `ui ]
[; ;lorawan_eu.c: 167: loRa.adrAckCnt = 0;
"167
[e = . _loRa 17 -> -> 0 `i `ui ]
[; ;lorawan_eu.c: 168: loRa.counterAdrAckDelay = 0;
"168
[e = . _loRa 43 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 169: loRa.offset = 0;
"169
[e = . _loRa 44 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 170: loRa.lastTimerValue = 0;
"170
[e = . _loRa 15 -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 173: loRa.macStatus.linkCheck = 0;
"173
[e = . . . _loRa 1 1 7 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 176: loRa.macStatus.value = 0;
"176
[e = . . _loRa 1 0 -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 177: loRa.lorawanMacStatus.value = 0;
"177
[e = . . _loRa 0 0 -> -> 0 `i `ui ]
[; ;lorawan_eu.c: 179: loRa.maxRepetitionsConfirmedUplink = 7;
"179
[e = . _loRa 21 -> -> 7 `i `uc ]
[; ;lorawan_eu.c: 180: loRa.maxRepetitionsUnconfirmedUplink = 0;
"180
[e = . _loRa 20 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 181: loRa.counterRepetitionsConfirmedUplink = 1;
"181
[e = . _loRa 23 -> -> 1 `i `uc ]
[; ;lorawan_eu.c: 182: loRa.counterRepetitionsUnconfirmedUplink = 1;
"182
[e = . _loRa 22 -> -> 1 `i `uc ]
[; ;lorawan_eu.c: 184: loRa.batteryLevel = (0xFF);
"184
[e = . _loRa 29 -> -> 255 `i `uc ]
[; ;lorawan_eu.c: 186: loRa.ismBand = ismBandNew;
"186
[e = . _loRa 11 _ismBandNew ]
[; ;lorawan_eu.c: 188: loRa.deviceClass = CLASS_A;
"188
[e = . _loRa 5 . `E6153 0 ]
[; ;lorawan_eu.c: 191: loRa.maxChannels = 16;
"191
[e = . _loRa 42 -> -> 16 `i `uc ]
[; ;lorawan_eu.c: 192: if(ISM_EU868 == ismBandNew)
"192
[e $ ! == -> . `E6149 0 `i -> _ismBandNew `i 890  ]
[; ;lorawan_eu.c: 193: {
"193
{
[; ;lorawan_eu.c: 194: RADIO_Init(&radioBuffer[16], (868100000));
"194
[e ( _RADIO_Init (2 , &U *U + &U _radioBuffer * -> -> -> 16 `i `ui `ux -> -> # *U &U _radioBuffer `ui `ux -> -> 868100000 `l `ul ]
[; ;lorawan_eu.c: 196: InitDefault868Channels ();
"196
[e ( _InitDefault868Channels ..  ]
[; ;lorawan_eu.c: 198: loRa.receiveWindow2Parameters.dataRate = (0);
"198
[e = . . _loRa 7 1 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 199: loRa.receiveWindow2Parameters.frequency = (869525000);
"199
[e = . . _loRa 7 0 -> -> 869525000 `l `ul ]
"200
}
[; ;lorawan_eu.c: 200: }
[e $U 891  ]
"201
[e :U 890 ]
[; ;lorawan_eu.c: 201: else
[; ;lorawan_eu.c: 202: {
"202
{
[; ;lorawan_eu.c: 203: RADIO_Init(&radioBuffer[16], (433300000));
"203
[e ( _RADIO_Init (2 , &U *U + &U _radioBuffer * -> -> -> 16 `i `ui `ux -> -> # *U &U _radioBuffer `ui `ux -> -> 433300000 `l `ul ]
[; ;lorawan_eu.c: 205: InitDefault433Channels ();
"205
[e ( _InitDefault433Channels ..  ]
[; ;lorawan_eu.c: 207: loRa.receiveWindow2Parameters.dataRate = (0);
"207
[e = . . _loRa 7 1 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 208: loRa.receiveWindow2Parameters.frequency = (434665000);
"208
[e = . . _loRa 7 0 -> -> 434665000 `l `ul ]
"209
}
[e :U 891 ]
[; ;lorawan_eu.c: 209: }
[; ;lorawan_eu.c: 211: loRa.txPower = 1;
"211
[e = . _loRa 30 -> -> 1 `i `uc ]
[; ;lorawan_eu.c: 213: loRa.currentDataRate = 0;
"213
[e = . _loRa 28 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 215: UpdateMinMaxChDataRate ();
"215
[e ( _UpdateMinMaxChDataRate ..  ]
[; ;lorawan_eu.c: 218: loRa.macKeys.value = 0;
"218
[e = . . _loRa 12 0 -> -> 0 `i `ui ]
[; ;lorawan_eu.c: 219: memset (&loRa.activationParameters, 0, sizeof(loRa.activationParameters));
"219
[e ( _memset (3 , , -> &U . _loRa 8 `*v -> 0 `i -> # . _loRa 8 `ui ]
[; ;lorawan_eu.c: 222: loRa.protocolParameters.receiveDelay1 = 1000UL;
"222
[e = . . _loRa 10 0 -> -> 1000 `ul `ui ]
[; ;lorawan_eu.c: 223: loRa.protocolParameters.receiveDelay2 = 2000UL;
"223
[e = . . _loRa 10 1 -> -> 2000 `ul `ui ]
[; ;lorawan_eu.c: 224: loRa.protocolParameters.joinAcceptDelay1 = 5000UL;
"224
[e = . . _loRa 10 2 -> -> 5000 `ul `ui ]
[; ;lorawan_eu.c: 225: loRa.protocolParameters.joinAcceptDelay2 = 6000UL;
"225
[e = . . _loRa 10 3 -> -> 6000 `ul `ui ]
[; ;lorawan_eu.c: 226: loRa.protocolParameters.ackTimeout = 2000;
"226
[e = . . _loRa 10 6 -> -> 2000 `i `ui ]
[; ;lorawan_eu.c: 227: loRa.protocolParameters.adrAckDelay = 32;
"227
[e = . . _loRa 10 8 -> -> 32 `i `uc ]
[; ;lorawan_eu.c: 228: loRa.protocolParameters.adrAckLimit = 64;
"228
[e = . . _loRa 10 7 -> -> 64 `i `uc ]
[; ;lorawan_eu.c: 229: loRa.protocolParameters.maxFcntGap = 16384;
"229
[e = . . _loRa 10 4 -> -> 16384 `i `ui ]
[; ;lorawan_eu.c: 230: loRa.protocolParameters.maxMultiFcntGap = 16384;
"230
[e = . . _loRa 10 5 -> -> 16384 `i `ui ]
[; ;lorawan_eu.c: 232: LORAWAN_LinkCheckConfigure (0);
"232
[e ( _LORAWAN_LinkCheckConfigure (1 -> -> 0 `i `ui ]
[; ;lorawan_eu.c: 233: }
"233
[e :UE 888 ]
}
"235
[v _LORAWAN_SetReceiveWindow2Parameters `(E6118 ~T0 @X0 1 ef2`ul`uc ]
"236
{
[; ;lorawan_eu.c: 235: LorawanError_t LORAWAN_SetReceiveWindow2Parameters (uint32_t frequency, uint8_t dataRate)
[; ;lorawan_eu.c: 236: {
[e :U _LORAWAN_SetReceiveWindow2Parameters ]
"235
[v _frequency `ul ~T0 @X0 1 r1 ]
[v _dataRate `uc ~T0 @X0 1 r2 ]
"236
[f ]
"237
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 237: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 239: if ( (ValidateFrequency (frequency) == OK) && (ValidateDataRate (dataRate) == OK) )
"239
[e $ ! && == -> ( _ValidateFrequency (1 _frequency `i -> . `E6118 0 `i == -> ( _ValidateDataRate (1 _dataRate `i -> . `E6118 0 `i 893  ]
[; ;lorawan_eu.c: 240: {
"240
{
[; ;lorawan_eu.c: 241: UpdateReceiveWindow2Parameters (frequency, dataRate);
"241
[e ( _UpdateReceiveWindow2Parameters (2 , _frequency _dataRate ]
"242
}
[; ;lorawan_eu.c: 242: }
[e $U 894  ]
"243
[e :U 893 ]
[; ;lorawan_eu.c: 243: else
[; ;lorawan_eu.c: 244: {
"244
{
[; ;lorawan_eu.c: 245: result = INVALID_PARAMETER;
"245
[e = _result . `E6118 3 ]
"246
}
[e :U 894 ]
[; ;lorawan_eu.c: 246: }
[; ;lorawan_eu.c: 247: return result;
"247
[e ) _result ]
[e $UE 892  ]
[; ;lorawan_eu.c: 248: }
"248
[e :UE 892 ]
}
"250
[v _LORAWAN_GetFrequency `(ul ~T0 @X0 1 ef1`uc ]
"251
{
[; ;lorawan_eu.c: 250: uint32_t LORAWAN_GetFrequency (uint8_t channelId)
[; ;lorawan_eu.c: 251: {
[e :U _LORAWAN_GetFrequency ]
"250
[v _channelId `uc ~T0 @X0 1 r1 ]
"251
[f ]
[; ;lorawan_eu.c: 252: return Channels[channelId].frequency;
"252
[e ) . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 0 ]
[e $UE 895  ]
[; ;lorawan_eu.c: 253: }
"253
[e :UE 895 ]
}
"255
[v _LORAWAN_SetDataRange `(E6118 ~T0 @X0 1 ef2`uc`uc ]
"256
{
[; ;lorawan_eu.c: 255: LorawanError_t LORAWAN_SetDataRange (uint8_t channelId, uint8_t dataRangeNew)
[; ;lorawan_eu.c: 256: {
[e :U _LORAWAN_SetDataRange ]
"255
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _dataRangeNew `uc ~T0 @X0 1 r2 ]
"256
[f ]
"257
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 257: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 259: if ( (ValidateChannelId (channelId, 1) != OK) || (ValidateDataRange (dataRangeNew) != OK) )
"259
[e $ ! || != -> ( _ValidateChannelId (2 , _channelId -> -> 1 `i `uc `i -> . `E6118 0 `i != -> ( _ValidateDataRange (1 _dataRangeNew `i -> . `E6118 0 `i 897  ]
[; ;lorawan_eu.c: 260: {
"260
{
[; ;lorawan_eu.c: 261: result = INVALID_PARAMETER;
"261
[e = _result . `E6118 3 ]
"262
}
[; ;lorawan_eu.c: 262: }
[e $U 898  ]
"263
[e :U 897 ]
[; ;lorawan_eu.c: 263: else
[; ;lorawan_eu.c: 264: {
"264
{
[; ;lorawan_eu.c: 265: UpdateDataRange (channelId, dataRangeNew);
"265
[e ( _UpdateDataRange (2 , _channelId _dataRangeNew ]
"266
}
[e :U 898 ]
[; ;lorawan_eu.c: 266: }
[; ;lorawan_eu.c: 268: return result;
"268
[e ) _result ]
[e $UE 896  ]
[; ;lorawan_eu.c: 269: }
"269
[e :UE 896 ]
}
"271
[v _LORAWAN_GetDataRange `(uc ~T0 @X0 1 ef1`uc ]
"272
{
[; ;lorawan_eu.c: 271: uint8_t LORAWAN_GetDataRange (uint8_t channelId)
[; ;lorawan_eu.c: 272: {
[e :U _LORAWAN_GetDataRange ]
"271
[v _channelId `uc ~T0 @X0 1 r1 ]
"272
[f ]
"273
[v _result `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 273: uint8_t result = 0xFF;
[e = _result -> -> 255 `i `uc ]
[; ;lorawan_eu.c: 275: if (ValidateChannelId (channelId, 1) == OK)
"275
[e $ ! == -> ( _ValidateChannelId (2 , _channelId -> -> 1 `i `uc `i -> . `E6118 0 `i 900  ]
[; ;lorawan_eu.c: 276: {
"276
{
[; ;lorawan_eu.c: 277: result = Channels[channelId].dataRange.value;
"277
[e = _result . . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 2 0 ]
"278
}
[e :U 900 ]
[; ;lorawan_eu.c: 278: }
[; ;lorawan_eu.c: 279: return result;
"279
[e ) _result ]
[e $UE 899  ]
[; ;lorawan_eu.c: 280: }
"280
[e :UE 899 ]
}
"282
[v _LORAWAN_SetChannelIdStatus `(E6118 ~T0 @X0 1 ef2`uc`uc ]
"283
{
[; ;lorawan_eu.c: 282: LorawanError_t LORAWAN_SetChannelIdStatus (uint8_t channelId, bool statusNew)
[; ;lorawan_eu.c: 283: {
[e :U _LORAWAN_SetChannelIdStatus ]
"282
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _statusNew `uc ~T0 @X0 1 r2 ]
"283
[f ]
"284
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 284: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 287: if (ValidateChannelId (channelId, 1) != OK)
"287
[e $ ! != -> ( _ValidateChannelId (2 , _channelId -> -> 1 `i `uc `i -> . `E6118 0 `i 902  ]
[; ;lorawan_eu.c: 288: {
"288
{
[; ;lorawan_eu.c: 289: result = INVALID_PARAMETER;
"289
[e = _result . `E6118 3 ]
"290
}
[; ;lorawan_eu.c: 290: }
[e $U 903  ]
"292
[e :U 902 ]
[; ;lorawan_eu.c: 292: else
[; ;lorawan_eu.c: 293: {
"293
{
[; ;lorawan_eu.c: 294: if ( (Channels[channelId].parametersDefined & (0X01 | 0X02 | 0x04) ) == (0X01 | 0X02 | 0x04) )
"294
[e $ ! == & -> . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 6 `i | | -> 1 `i -> 2 `i -> 4 `i | | -> 1 `i -> 2 `i -> 4 `i 904  ]
[; ;lorawan_eu.c: 295: {
"295
{
[; ;lorawan_eu.c: 296: UpdateChannelIdStatus (channelId, statusNew);
"296
[e ( _UpdateChannelIdStatus (2 , _channelId _statusNew ]
"297
}
[; ;lorawan_eu.c: 297: }
[e $U 905  ]
"298
[e :U 904 ]
[; ;lorawan_eu.c: 298: else
[; ;lorawan_eu.c: 299: {
"299
{
[; ;lorawan_eu.c: 300: result = INVALID_PARAMETER;
"300
[e = _result . `E6118 3 ]
"301
}
[e :U 905 ]
"302
}
[e :U 903 ]
[; ;lorawan_eu.c: 301: }
[; ;lorawan_eu.c: 302: }
[; ;lorawan_eu.c: 304: return result;
"304
[e ) _result ]
[e $UE 901  ]
[; ;lorawan_eu.c: 305: }
"305
[e :UE 901 ]
}
"307
[v _LORAWAN_GetChannelIdStatus `(uc ~T0 @X0 1 ef1`uc ]
"308
{
[; ;lorawan_eu.c: 307: bool LORAWAN_GetChannelIdStatus (uint8_t channelId)
[; ;lorawan_eu.c: 308: {
[e :U _LORAWAN_GetChannelIdStatus ]
"307
[v _channelId `uc ~T0 @X0 1 r1 ]
"308
[f ]
"309
[v _result `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 309: bool result = 0;
[e = _result -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 311: if (ValidateChannelId (channelId, 1) == OK)
"311
[e $ ! == -> ( _ValidateChannelId (2 , _channelId -> -> 1 `i `uc `i -> . `E6118 0 `i 907  ]
[; ;lorawan_eu.c: 312: {
"312
{
[; ;lorawan_eu.c: 313: result = Channels[channelId].status;
"313
[e = _result . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 1 ]
"314
}
[e :U 907 ]
[; ;lorawan_eu.c: 314: }
[; ;lorawan_eu.c: 315: return result;
"315
[e ) _result ]
[e $UE 906  ]
[; ;lorawan_eu.c: 316: }
"316
[e :UE 906 ]
}
"318
[v _LORAWAN_SetFrequency `(E6118 ~T0 @X0 1 ef2`uc`ul ]
"319
{
[; ;lorawan_eu.c: 318: LorawanError_t LORAWAN_SetFrequency (uint8_t channelId, uint32_t frequencyNew)
[; ;lorawan_eu.c: 319: {
[e :U _LORAWAN_SetFrequency ]
"318
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _frequencyNew `ul ~T0 @X0 1 r2 ]
"319
[f ]
"320
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 320: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 322: if ( (ValidateChannelId (channelId, 0) != OK) || (ValidateFrequency (frequencyNew) != OK) )
"322
[e $ ! || != -> ( _ValidateChannelId (2 , _channelId -> -> 0 `i `uc `i -> . `E6118 0 `i != -> ( _ValidateFrequency (1 _frequencyNew `i -> . `E6118 0 `i 909  ]
[; ;lorawan_eu.c: 323: {
"323
{
[; ;lorawan_eu.c: 324: return INVALID_PARAMETER;
"324
[e ) . `E6118 3 ]
[e $UE 908  ]
"325
}
[e :U 909 ]
[; ;lorawan_eu.c: 325: }
[; ;lorawan_eu.c: 327: UpdateFrequency (channelId, frequencyNew);
"327
[e ( _UpdateFrequency (2 , _channelId _frequencyNew ]
[; ;lorawan_eu.c: 329: return result;
"329
[e ) _result ]
[e $UE 908  ]
[; ;lorawan_eu.c: 330: }
"330
[e :UE 908 ]
}
"332
[v _LORAWAN_SetDutyCycle `(E6118 ~T0 @X0 1 ef2`uc`ui ]
"333
{
[; ;lorawan_eu.c: 332: LorawanError_t LORAWAN_SetDutyCycle (uint8_t channelId, uint16_t dutyCycleValue)
[; ;lorawan_eu.c: 333: {
[e :U _LORAWAN_SetDutyCycle ]
"332
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _dutyCycleValue `ui ~T0 @X0 1 r2 ]
"333
[f ]
"334
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 334: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 336: if (ValidateChannelId (channelId, 1) == OK)
"336
[e $ ! == -> ( _ValidateChannelId (2 , _channelId -> -> 1 `i `uc `i -> . `E6118 0 `i 911  ]
[; ;lorawan_eu.c: 337: {
"337
{
[; ;lorawan_eu.c: 338: UpdateDutyCycle (channelId, dutyCycleValue);
"338
[e ( _UpdateDutyCycle (2 , _channelId _dutyCycleValue ]
"339
}
[; ;lorawan_eu.c: 339: }
[e $U 912  ]
"340
[e :U 911 ]
[; ;lorawan_eu.c: 340: else
[; ;lorawan_eu.c: 341: {
"341
{
[; ;lorawan_eu.c: 342: result = INVALID_PARAMETER;
"342
[e = _result . `E6118 3 ]
"343
}
[e :U 912 ]
[; ;lorawan_eu.c: 343: }
[; ;lorawan_eu.c: 345: return result;
"345
[e ) _result ]
[e $UE 910  ]
[; ;lorawan_eu.c: 346: }
"346
[e :UE 910 ]
}
"348
[v _LORAWAN_GetDutyCycle `(ui ~T0 @X0 1 ef1`uc ]
"349
{
[; ;lorawan_eu.c: 348: uint16_t LORAWAN_GetDutyCycle (uint8_t channelId)
[; ;lorawan_eu.c: 349: {
[e :U _LORAWAN_GetDutyCycle ]
"348
[v _channelId `uc ~T0 @X0 1 r1 ]
"349
[f ]
"350
[v _result `ui ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 350: uint16_t result = (65535U);
[e = _result -> 65535 `ui ]
[; ;lorawan_eu.c: 352: if (ValidateChannelId (channelId, 1) == OK)
"352
[e $ ! == -> ( _ValidateChannelId (2 , _channelId -> -> 1 `i `uc `i -> . `E6118 0 `i 914  ]
[; ;lorawan_eu.c: 353: {
"353
{
[; ;lorawan_eu.c: 354: result = Channels[channelId].dutyCycle;
"354
[e = _result . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 3 ]
"355
}
[e :U 914 ]
[; ;lorawan_eu.c: 355: }
[; ;lorawan_eu.c: 357: return result;
"357
[e ) _result ]
[e $UE 913  ]
[; ;lorawan_eu.c: 358: }
"358
[e :UE 913 ]
}
"360
[v _LORAWAN_GetIsmBand `(uc ~T0 @X0 1 ef ]
"361
{
[; ;lorawan_eu.c: 360: uint8_t LORAWAN_GetIsmBand(void)
[; ;lorawan_eu.c: 361: {
[e :U _LORAWAN_GetIsmBand ]
[f ]
[; ;lorawan_eu.c: 362: return loRa.ismBand;
"362
[e ) -> . _loRa 11 `uc ]
[e $UE 915  ]
[; ;lorawan_eu.c: 363: }
"363
[e :UE 915 ]
}
"365
[v _LORAWAN_TxDone `(v ~T0 @X0 1 ef1`ui ]
"366
{
[; ;lorawan_eu.c: 365: void LORAWAN_TxDone(uint16_t timeOnAir)
[; ;lorawan_eu.c: 366: {
[e :U _LORAWAN_TxDone ]
"365
[v _timeOnAir `ui ~T0 @X0 1 r1 ]
"366
[f ]
[; ;lorawan_eu.c: 367: if (loRa.macStatus.macPause == 0)
"367
[e $ ! == -> . . . _loRa 1 1 5 `i -> 0 `i 917  ]
[; ;lorawan_eu.c: 368: {
"368
{
"369
[v _found `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 369: bool found = 0;
[e = _found -> -> 0 `i `uc ]
"370
[v _i `uc ~T0 @X0 1 a ]
"371
[v _delta `ul ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 370: uint8_t i;
[; ;lorawan_eu.c: 371: uint32_t delta = 0, minim = (4294967295UL), ticks;
[e = _delta -> -> -> 0 `i `l `ul ]
[v _minim `ul ~T0 @X0 1 a ]
[e = _minim -> 4294967295 `ul ]
[v _ticks `ul ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 374: loRa.rx2DelayExpired = 0;
"374
[e = . _loRa 46 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 376: loRa.macStatus.macState = BEFORE_RX1;
"376
[e = . . . _loRa 1 1 0 -> . `E6384 2 `uc ]
[; ;lorawan_eu.c: 378: i = loRa.lastUsedChannelIndex;
"378
[e = _i . _loRa 24 ]
[; ;lorawan_eu.c: 381: if (loRa.lorawanMacStatus.joining == 1)
"381
[e $ ! == -> . . . _loRa 0 1 2 `i -> 1 `i 918  ]
[; ;lorawan_eu.c: 382: {
"382
{
[; ;lorawan_eu.c: 383: SwTimerSetTimeout(loRa.joinAccept1TimerId, ( (((uint32_t)(loRa.protocolParameters.joinAcceptDelay1 + rxWindowOffset[loRa.receiveWindow1Parameters.dataRate])) << (12)) / 125UL ));
"383
[e ( _SwTimerSetTimeout (2 , . _loRa 31 / << -> + . . _loRa 10 2 -> -> *U + &U _rxWindowOffset * -> . . _loRa 6 1 `ux -> -> # *U &U _rxWindowOffset `ui `ux `i `ui `ul -> 12 `i -> 125 `ul ]
[; ;lorawan_eu.c: 384: SwTimerSetTimeout(loRa.joinAccept2TimerId, ( (((uint32_t)(loRa.protocolParameters.joinAcceptDelay2 + rxWindowOffset[loRa.receiveWindow2Parameters.dataRate])) << (12)) / 125UL ));
"384
[e ( _SwTimerSetTimeout (2 , . _loRa 32 / << -> + . . _loRa 10 3 -> -> *U + &U _rxWindowOffset * -> . . _loRa 7 1 `ux -> -> # *U &U _rxWindowOffset `ui `ux `i `ui `ul -> 12 `i -> 125 `ul ]
[; ;lorawan_eu.c: 385: SwTimerStart(loRa.joinAccept1TimerId);
"385
[e ( _SwTimerStart (1 . _loRa 31 ]
[; ;lorawan_eu.c: 386: SwTimerStart(loRa.joinAccept2TimerId);
"386
[e ( _SwTimerStart (1 . _loRa 32 ]
[; ;lorawan_eu.c: 388: Channels[i].channelTimer = ((uint32_t)timeOnAir) * (((uint32_t)3029 + 1) * ((uint32_t)loRa.prescaler) - 1);
"388
[e = . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 * -> _timeOnAir `ul - * + -> -> 3029 `i `ul -> -> -> 1 `i `l `ul -> . _loRa 25 `ul -> -> -> 1 `i `l `ul ]
"389
}
[; ;lorawan_eu.c: 389: }
[e $U 919  ]
"390
[e :U 918 ]
[; ;lorawan_eu.c: 390: else
[; ;lorawan_eu.c: 391: {
"391
{
[; ;lorawan_eu.c: 392: SwTimerSetTimeout(loRa.receiveWindow1TimerId, ( (((uint32_t)(loRa.protocolParameters.receiveDelay1 + rxWindowOffset[loRa.receiveWindow1Parameters.dataRate])) << (12)) / 125UL ));
"392
[e ( _SwTimerSetTimeout (2 , . _loRa 33 / << -> + . . _loRa 10 0 -> -> *U + &U _rxWindowOffset * -> . . _loRa 6 1 `ux -> -> # *U &U _rxWindowOffset `ui `ux `i `ui `ul -> 12 `i -> 125 `ul ]
[; ;lorawan_eu.c: 393: SwTimerSetTimeout(loRa.receiveWindow2TimerId, ( (((uint32_t)(loRa.protocolParameters.receiveDelay2 + rxWindowOffset[loRa.receiveWindow2Parameters.dataRate])) << (12)) / 125UL ));
"393
[e ( _SwTimerSetTimeout (2 , . _loRa 34 / << -> + . . _loRa 10 1 -> -> *U + &U _rxWindowOffset * -> . . _loRa 7 1 `ux -> -> # *U &U _rxWindowOffset `ui `ux `i `ui `ul -> 12 `i -> 125 `ul ]
[; ;lorawan_eu.c: 394: SwTimerStart(loRa.receiveWindow1TimerId);
"394
[e ( _SwTimerStart (1 . _loRa 33 ]
[; ;lorawan_eu.c: 395: if (CLASS_A == loRa.deviceClass)
"395
[e $ ! == -> . `E6153 0 `i -> . _loRa 5 `i 920  ]
[; ;lorawan_eu.c: 396: {
"396
{
[; ;lorawan_eu.c: 397: SwTimerStart(loRa.receiveWindow2TimerId);
"397
[e ( _SwTimerStart (1 . _loRa 34 ]
"398
}
[e :U 920 ]
[; ;lorawan_eu.c: 398: }
[; ;lorawan_eu.c: 400: Channels[i].channelTimer = ((uint32_t)timeOnAir) * (((uint32_t)Channels[i].dutyCycle + 1) * ((uint32_t)loRa.prescaler) - 1);
"400
[e = . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 * -> _timeOnAir `ul - * + -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 3 `ul -> -> -> 1 `i `l `ul -> . _loRa 25 `ul -> -> -> 1 `i `l `ul ]
"401
}
[e :U 919 ]
[; ;lorawan_eu.c: 401: }
[; ;lorawan_eu.c: 403: if(SwTimerIsRunning(loRa.dutyCycleTimerId))
"403
[e $ ! != -> ( _SwTimerIsRunning (1 . _loRa 38 `i -> -> -> 0 `i `uc `i 921  ]
[; ;lorawan_eu.c: 404: {
"404
{
[; ;lorawan_eu.c: 405: SwTimerStop(loRa.dutyCycleTimerId);
"405
[e ( _SwTimerStop (1 . _loRa 38 ]
[; ;lorawan_eu.c: 407: ticks = SwTimerReadValue (loRa.dutyCycleTimerId);
"407
[e = _ticks ( _SwTimerReadValue (1 . _loRa 38 ]
[; ;lorawan_eu.c: 408: delta = loRa.lastTimerValue - ((ticks) < 0x00DFAC1FUL ? ( (((uint32_t)(ticks)) * 125UL) >> (12) ) : ( (((uint32_t)(ticks)) >> (12)) * 125UL ) );
"408
[e = _delta - . _loRa 15 ? < _ticks -> 14658591 `ul : >> * _ticks -> 125 `ul -> 12 `i * >> _ticks -> 12 `i -> 125 `ul ]
"409
}
[e :U 921 ]
[; ;lorawan_eu.c: 409: }
[; ;lorawan_eu.c: 411: for (i=0; i < 16; i++)
"411
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 16 `i 922  ]
[e $U 923  ]
"412
[e :U 922 ]
[; ;lorawan_eu.c: 412: {
{
[; ;lorawan_eu.c: 413: if ((Channels[i].status == 1) && ( Channels[i].channelTimer != 0 ))
"413
[e $ ! && == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i != . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul 925  ]
[; ;lorawan_eu.c: 414: {
"414
{
[; ;lorawan_eu.c: 415: if( i != loRa.lastUsedChannelIndex )
"415
[e $ ! != -> _i `i -> . _loRa 24 `i 926  ]
[; ;lorawan_eu.c: 416: {
"416
{
[; ;lorawan_eu.c: 417: if (Channels[i].channelTimer > delta)
"417
[e $ ! > . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 _delta 927  ]
[; ;lorawan_eu.c: 418: {
"418
{
[; ;lorawan_eu.c: 419: Channels[i].channelTimer = Channels[i].channelTimer - delta;
"419
[e = . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 - . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 _delta ]
"420
}
[; ;lorawan_eu.c: 420: }
[e $U 928  ]
"421
[e :U 927 ]
[; ;lorawan_eu.c: 421: else
[; ;lorawan_eu.c: 422: {
"422
{
[; ;lorawan_eu.c: 423: Channels[i].channelTimer = 0;
"423
[e = . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul ]
"424
}
[e :U 928 ]
"425
}
[e :U 926 ]
[; ;lorawan_eu.c: 424: }
[; ;lorawan_eu.c: 425: }
[; ;lorawan_eu.c: 426: if ( (Channels[i].channelTimer <= minim) && (Channels[i].channelTimer !=0) )
"426
[e $ ! && <= . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 _minim != . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul 929  ]
[; ;lorawan_eu.c: 427: {
"427
{
[; ;lorawan_eu.c: 428: minim = Channels[i].channelTimer;
"428
[e = _minim . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 ]
[; ;lorawan_eu.c: 429: found = 1;
"429
[e = _found -> -> 1 `i `uc ]
"430
}
[e :U 929 ]
"431
}
[e :U 925 ]
"432
}
"411
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 16 `i 922  ]
[e :U 923 ]
"432
}
[; ;lorawan_eu.c: 430: }
[; ;lorawan_eu.c: 431: }
[; ;lorawan_eu.c: 432: }
[; ;lorawan_eu.c: 433: if (found == 1)
"433
[e $ ! == -> _found `i -> 1 `i 930  ]
[; ;lorawan_eu.c: 434: {
"434
{
[; ;lorawan_eu.c: 435: loRa.lastTimerValue = minim;
"435
[e = . _loRa 15 _minim ]
[; ;lorawan_eu.c: 436: SwTimerSetTimeout (loRa.dutyCycleTimerId, ((minim) < 0x000FFFFFUL ? ( (((uint32_t)(minim)) << (12)) / 125UL ) : ( (((uint32_t)(minim)) / 125UL) << (12) ) ));
"436
[e ( _SwTimerSetTimeout (2 , . _loRa 38 ? < _minim -> 1048575 `ul : / << _minim -> 12 `i -> 125 `ul << / _minim -> 125 `ul -> 12 `i ]
[; ;lorawan_eu.c: 437: SwTimerStart (loRa.dutyCycleTimerId);
"437
[e ( _SwTimerStart (1 . _loRa 38 ]
"438
}
[e :U 930 ]
[; ;lorawan_eu.c: 438: }
[; ;lorawan_eu.c: 439: if (CLASS_C == loRa.deviceClass)
"439
[e $ ! == -> . `E6153 2 `i -> . _loRa 5 `i 931  ]
[; ;lorawan_eu.c: 440: {
"440
{
[; ;lorawan_eu.c: 441: loRa.macStatus.macState = CLASS_C_RX2_1_OPEN;
"441
[e = . . . _loRa 1 1 0 -> . `E6384 8 `uc ]
[; ;lorawan_eu.c: 442: LORAWAN_EnterContinuousReceive();
"442
[e ( _LORAWAN_EnterContinuousReceive ..  ]
"443
}
[e :U 931 ]
"444
}
[; ;lorawan_eu.c: 443: }
[; ;lorawan_eu.c: 444: }
[e $U 932  ]
"445
[e :U 917 ]
[; ;lorawan_eu.c: 445: else
[; ;lorawan_eu.c: 446: {
"446
{
[; ;lorawan_eu.c: 447: if ((RADIO_GetStatus() & (1 << (4))) != 0)
"447
[e $ ! != & -> ( _RADIO_GetStatus ..  `i << -> 1 `i -> 4 `i -> 0 `i 933  ]
[; ;lorawan_eu.c: 448: {
"448
{
[; ;lorawan_eu.c: 450: rxPayload.RxAppData( (0), 0, RADIO_NOT_OK );
"450
[e ( *U . _rxPayload 0 (3 , , -> -> 0 `i `*uc -> -> 0 `i `uc . `E6133 2 ]
"451
}
[; ;lorawan_eu.c: 451: }
[e $U 934  ]
"452
[e :U 933 ]
[; ;lorawan_eu.c: 452: else
[; ;lorawan_eu.c: 453: {
"453
{
[; ;lorawan_eu.c: 455: if ( rxPayload.RxAppData != (0) )
"455
[e $ ! != . _rxPayload 0 -> -> 0 `i `*F6181 935  ]
[; ;lorawan_eu.c: 456: {
"456
{
[; ;lorawan_eu.c: 457: rxPayload.RxAppData( (0), 0, RADIO_OK );
"457
[e ( *U . _rxPayload 0 (3 , , -> -> 0 `i `*uc -> -> 0 `i `uc . `E6133 3 ]
"458
}
[e :U 935 ]
"459
}
[e :U 934 ]
"460
}
[e :U 932 ]
[; ;lorawan_eu.c: 458: }
[; ;lorawan_eu.c: 459: }
[; ;lorawan_eu.c: 460: }
[; ;lorawan_eu.c: 461: }
"461
[e :UE 916 ]
}
"464
[v _LORAWAN_RxTimeout `(v ~T0 @X0 1 ef ]
"465
{
[; ;lorawan_eu.c: 464: void LORAWAN_RxTimeout(void)
[; ;lorawan_eu.c: 465: {
[e :U _LORAWAN_RxTimeout ]
[f ]
"466
[v _i `uc ~T0 @X0 1 a ]
"467
[v _minim `ul ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 466: uint8_t i;
[; ;lorawan_eu.c: 467: uint32_t minim = (4294967295UL);
[e = _minim -> 4294967295 `ul ]
[; ;lorawan_eu.c: 469: if (loRa.macStatus.macPause == 0)
"469
[e $ ! == -> . . . _loRa 1 1 5 `i -> 0 `i 937  ]
[; ;lorawan_eu.c: 470: {
"470
{
[; ;lorawan_eu.c: 472: if ( loRa.macStatus.macState == RX1_OPEN )
"472
[e $ ! == -> . . . _loRa 1 1 0 `i -> . `E6384 3 `i 938  ]
[; ;lorawan_eu.c: 473: {
"473
{
[; ;lorawan_eu.c: 474: if (CLASS_A == loRa.deviceClass)
"474
[e $ ! == -> . `E6153 0 `i -> . _loRa 5 `i 939  ]
[; ;lorawan_eu.c: 475: {
"475
{
[; ;lorawan_eu.c: 476: loRa.macStatus.macState = BETWEEN_RX1_RX2;
"476
[e = . . . _loRa 1 1 0 -> . `E6384 4 `uc ]
"477
}
[; ;lorawan_eu.c: 477: }
[e $U 940  ]
"478
[e :U 939 ]
[; ;lorawan_eu.c: 478: else if (CLASS_C == loRa.deviceClass)
[e $ ! == -> . `E6153 2 `i -> . _loRa 5 `i 941  ]
[; ;lorawan_eu.c: 479: {
"479
{
[; ;lorawan_eu.c: 480: LORAWAN_ReceiveWindow2Callback(0);
"480
[e ( _LORAWAN_ReceiveWindow2Callback (1 -> -> 0 `i `uc ]
"481
}
[e :U 941 ]
"482
[e :U 940 ]
}
[; ;lorawan_eu.c: 481: }
[; ;lorawan_eu.c: 482: }
[e $U 942  ]
"483
[e :U 938 ]
[; ;lorawan_eu.c: 483: else
[; ;lorawan_eu.c: 484: {
"484
{
[; ;lorawan_eu.c: 486: if (loRa.lorawanMacStatus.joining == 1)
"486
[e $ ! == -> . . . _loRa 0 1 2 `i -> 1 `i 943  ]
[; ;lorawan_eu.c: 487: {
"487
{
[; ;lorawan_eu.c: 488: SetJoinFailState();
"488
[e ( _SetJoinFailState ..  ]
"489
}
[; ;lorawan_eu.c: 489: }
[e $U 944  ]
"491
[e :U 943 ]
[; ;lorawan_eu.c: 491: else if (loRa.macStatus.networkJoined == 1)
[e $ ! == -> . . . _loRa 1 1 1 `i -> 1 `i 945  ]
[; ;lorawan_eu.c: 492: {
"492
{
[; ;lorawan_eu.c: 493: if (loRa.lorawanMacStatus.ackRequiredFromNextDownlinkMessage == 1)
"493
[e $ ! == -> . . . _loRa 0 1 0 `i -> 1 `i 946  ]
[; ;lorawan_eu.c: 494: {
"494
{
[; ;lorawan_eu.c: 495: if (loRa.counterRepetitionsConfirmedUplink <= loRa.maxRepetitionsConfirmedUplink)
"495
[e $ ! <= -> . _loRa 23 `i -> . _loRa 21 `i 947  ]
[; ;lorawan_eu.c: 496: {
"496
{
[; ;lorawan_eu.c: 497: loRa.macStatus.macState = RETRANSMISSION_DELAY;
"497
[e = . . . _loRa 1 1 0 -> . `E6384 6 `uc ]
[; ;lorawan_eu.c: 498: SwTimerSetTimeout(loRa.ackTimeoutTimerId, ( (((uint32_t)(loRa.protocolParameters.ackTimeout)) << (12)) / 125UL ));
"498
[e ( _SwTimerSetTimeout (2 , . _loRa 37 / << -> . . _loRa 10 6 `ul -> 12 `i -> 125 `ul ]
[; ;lorawan_eu.c: 499: SwTimerStart(loRa.ackTimeoutTimerId);
"499
[e ( _SwTimerStart (1 . _loRa 37 ]
"500
}
[; ;lorawan_eu.c: 500: }
[e $U 948  ]
"501
[e :U 947 ]
[; ;lorawan_eu.c: 501: else
[; ;lorawan_eu.c: 502: {
"502
{
[; ;lorawan_eu.c: 503: ResetParametersForConfirmedTransmission ();
"503
[e ( _ResetParametersForConfirmedTransmission ..  ]
[; ;lorawan_eu.c: 504: if (rxPayload.RxAppData != (0))
"504
[e $ ! != . _rxPayload 0 -> -> 0 `i `*F6181 949  ]
[; ;lorawan_eu.c: 505: {
"505
{
[; ;lorawan_eu.c: 506: rxPayload.RxAppData ((0), 0, MAC_NOT_OK);
"506
[e ( *U . _rxPayload 0 (3 , , -> -> 0 `i `*uc -> -> 0 `i `uc . `E6133 0 ]
"507
}
[e :U 949 ]
"508
}
[e :U 948 ]
"509
}
[; ;lorawan_eu.c: 507: }
[; ;lorawan_eu.c: 508: }
[; ;lorawan_eu.c: 509: }
[e $U 950  ]
"511
[e :U 946 ]
[; ;lorawan_eu.c: 511: else
[; ;lorawan_eu.c: 512: {
"512
{
[; ;lorawan_eu.c: 513: if (loRa.counterRepetitionsUnconfirmedUplink <= loRa.maxRepetitionsUnconfirmedUplink)
"513
[e $ ! <= -> . _loRa 22 `i -> . _loRa 20 `i 951  ]
[; ;lorawan_eu.c: 514: {
"514
{
[; ;lorawan_eu.c: 515: loRa.macStatus.macState = RETRANSMISSION_DELAY;
"515
[e = . . . _loRa 1 1 0 -> . `E6384 6 `uc ]
[; ;lorawan_eu.c: 516: if (SelectChannelForTransmission (1) == OK)
"516
[e $ ! == -> ( _SelectChannelForTransmission (1 -> -> 1 `i `uc `i -> . `E6118 0 `i 952  ]
[; ;lorawan_eu.c: 517: {
"517
{
[; ;lorawan_eu.c: 519: if (RADIO_Transmit (&macBuffer[16], loRa.lastPacketLength) == OK)
"519
[e $ ! == -> ( _RADIO_Transmit (2 , &U *U + &U _macBuffer * -> -> -> 16 `i `ui `ux -> -> # *U &U _macBuffer `ui `ux -> . _loRa 19 `uc `i -> . `E6118 0 `i 953  ]
[; ;lorawan_eu.c: 520: {
"520
{
[; ;lorawan_eu.c: 521: loRa.counterRepetitionsUnconfirmedUplink ++ ;
"521
[e ++ . _loRa 22 -> -> 1 `i `uc ]
[; ;lorawan_eu.c: 522: loRa.macStatus.macState = TRANSMISSION_OCCURRING;
"522
[e = . . . _loRa 1 1 0 -> . `E6384 1 `uc ]
"523
}
[; ;lorawan_eu.c: 523: }
[e $U 954  ]
"524
[e :U 953 ]
[; ;lorawan_eu.c: 524: else
[; ;lorawan_eu.c: 526: {
"526
{
[; ;lorawan_eu.c: 527: ResetParametersForUnconfirmedTransmission ();
"527
[e ( _ResetParametersForUnconfirmedTransmission ..  ]
[; ;lorawan_eu.c: 528: if (rxPayload.RxAppData != (0))
"528
[e $ ! != . _rxPayload 0 -> -> 0 `i `*F6181 955  ]
[; ;lorawan_eu.c: 529: {
"529
{
[; ;lorawan_eu.c: 530: rxPayload.RxAppData((0), 0, MAC_NOT_OK);
"530
[e ( *U . _rxPayload 0 (3 , , -> -> 0 `i `*uc -> -> 0 `i `uc . `E6133 0 ]
"531
}
[e :U 955 ]
"532
}
[e :U 954 ]
"533
}
[; ;lorawan_eu.c: 531: }
[; ;lorawan_eu.c: 532: }
[; ;lorawan_eu.c: 533: }
[e $U 956  ]
"534
[e :U 952 ]
[; ;lorawan_eu.c: 534: else
[; ;lorawan_eu.c: 535: {
"535
{
[; ;lorawan_eu.c: 537: for (i = 0; i <= loRa.maxChannels; i ++)
"537
{
[e = _i -> -> 0 `i `uc ]
[e $U 960  ]
"538
[e :U 957 ]
[; ;lorawan_eu.c: 538: {
{
[; ;lorawan_eu.c: 539: if ( (Channels[i].status == 1) && (Channels[i].channelTimer != 0) && (Channels[i].channelTimer <= minim) && (loRa.currentDataRate >= Channels[i].dataRange.min) && (loRa.currentDataRate <= Channels[i].dataRange.max) )
"539
[e $ ! && && && && == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i != . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul <= . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 _minim >= -> . _loRa 28 `i -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 0 `i <= -> . _loRa 28 `i -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 1 `i 961  ]
[; ;lorawan_eu.c: 540: {
"540
{
[; ;lorawan_eu.c: 541: minim = Channels[i].channelTimer;
"541
[e = _minim . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 ]
"542
}
[e :U 961 ]
"543
}
"537
[e ++ _i -> -> 1 `i `uc ]
[e :U 960 ]
[e $ <= -> _i `i -> . _loRa 42 `i 957  ]
[e :U 958 ]
"543
}
[; ;lorawan_eu.c: 542: }
[; ;lorawan_eu.c: 543: }
[; ;lorawan_eu.c: 544: SwTimerSetTimeout (loRa.unconfirmedRetransmisionTimerId, ( (((uint32_t)(minim + 50)) << (12)) / 125UL ) );
"544
[e ( _SwTimerSetTimeout (2 , . _loRa 39 / << + _minim -> -> -> 50 `i `l `ul -> 12 `i -> 125 `ul ]
[; ;lorawan_eu.c: 545: SwTimerStart (loRa.unconfirmedRetransmisionTimerId);
"545
[e ( _SwTimerStart (1 . _loRa 39 ]
"546
}
[e :U 956 ]
"547
}
[; ;lorawan_eu.c: 546: }
[; ;lorawan_eu.c: 547: }
[e $U 962  ]
"548
[e :U 951 ]
[; ;lorawan_eu.c: 548: else
[; ;lorawan_eu.c: 549: {
"549
{
[; ;lorawan_eu.c: 550: ResetParametersForUnconfirmedTransmission ();
"550
[e ( _ResetParametersForUnconfirmedTransmission ..  ]
[; ;lorawan_eu.c: 551: if (rxPayload.RxAppData != (0))
"551
[e $ ! != . _rxPayload 0 -> -> 0 `i `*F6181 963  ]
[; ;lorawan_eu.c: 552: {
"552
{
[; ;lorawan_eu.c: 553: rxPayload.RxAppData((0), 0, MAC_OK);
"553
[e ( *U . _rxPayload 0 (3 , , -> -> 0 `i `*uc -> -> 0 `i `uc . `E6133 1 ]
"554
}
[e :U 963 ]
"555
}
[e :U 962 ]
"556
}
[e :U 950 ]
"557
}
[e :U 945 ]
"558
[e :U 944 ]
}
[e :U 942 ]
"559
}
[; ;lorawan_eu.c: 554: }
[; ;lorawan_eu.c: 555: }
[; ;lorawan_eu.c: 556: }
[; ;lorawan_eu.c: 557: }
[; ;lorawan_eu.c: 558: }
[; ;lorawan_eu.c: 559: }
[e $U 964  ]
"560
[e :U 937 ]
[; ;lorawan_eu.c: 560: else
[; ;lorawan_eu.c: 561: {
"561
{
[; ;lorawan_eu.c: 563: if (rxPayload.RxAppData != (0))
"563
[e $ ! != . _rxPayload 0 -> -> 0 `i `*F6181 965  ]
[; ;lorawan_eu.c: 564: {
"564
{
[; ;lorawan_eu.c: 565: rxPayload.RxAppData((0), 0, RADIO_NOT_OK);
"565
[e ( *U . _rxPayload 0 (3 , , -> -> 0 `i `*uc -> -> 0 `i `uc . `E6133 2 ]
"566
}
[e :U 965 ]
"567
}
[e :U 964 ]
[; ;lorawan_eu.c: 566: }
[; ;lorawan_eu.c: 567: }
[; ;lorawan_eu.c: 568: }
"568
[e :UE 936 ]
}
"570
[v _ValidateDataRate `(E6118 ~T0 @X0 1 ef1`uc ]
"571
{
[; ;lorawan_eu.c: 570: LorawanError_t ValidateDataRate (uint8_t dataRate)
[; ;lorawan_eu.c: 571: {
[e :U _ValidateDataRate ]
"570
[v _dataRate `uc ~T0 @X0 1 r1 ]
"571
[f ]
"572
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 572: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 574: if ( dataRate > 7 )
"574
[e $ ! > -> _dataRate `i -> 7 `i 967  ]
[; ;lorawan_eu.c: 575: {
"575
{
[; ;lorawan_eu.c: 576: result = INVALID_PARAMETER;
"576
[e = _result . `E6118 3 ]
"577
}
[e :U 967 ]
[; ;lorawan_eu.c: 577: }
[; ;lorawan_eu.c: 579: return result;
"579
[e ) _result ]
[e $UE 966  ]
[; ;lorawan_eu.c: 580: }
"580
[e :UE 966 ]
}
"582
[v _ValidateTxPower `(E6118 ~T0 @X0 1 ef1`uc ]
"583
{
[; ;lorawan_eu.c: 582: LorawanError_t ValidateTxPower (uint8_t txPowerNew)
[; ;lorawan_eu.c: 583: {
[e :U _ValidateTxPower ]
"582
[v _txPowerNew `uc ~T0 @X0 1 r1 ]
"583
[f ]
"584
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 584: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 586: if (((ISM_EU868 == loRa.ismBand) && (0 == txPowerNew)) || (txPowerNew > 5))
"586
[e $ ! || && == -> . `E6149 0 `i -> . _loRa 11 `i == -> 0 `i -> _txPowerNew `i > -> _txPowerNew `i -> 5 `i 969  ]
[; ;lorawan_eu.c: 587: {
"587
{
[; ;lorawan_eu.c: 588: result = INVALID_PARAMETER;
"588
[e = _result . `E6118 3 ]
"589
}
[e :U 969 ]
[; ;lorawan_eu.c: 589: }
[; ;lorawan_eu.c: 591: return result;
"591
[e ) _result ]
[e $UE 968  ]
[; ;lorawan_eu.c: 592: }
"592
[e :UE 968 ]
}
"594
[v _ExecuteDutyCycle `(*uc ~T0 @X0 1 ef1`*uc ]
"595
{
[; ;lorawan_eu.c: 594: uint8_t* ExecuteDutyCycle (uint8_t *ptr)
[; ;lorawan_eu.c: 595: {
[e :U _ExecuteDutyCycle ]
"594
[v _ptr `*uc ~T0 @X0 1 r1 ]
"595
[f ]
"596
[v _maxDCycle `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 596: uint8_t maxDCycle;
[; ;lorawan_eu.c: 598: maxDCycle = *(ptr++);
"598
[e = _maxDCycle *U ++ _ptr * -> -> 1 `i `x -> -> # *U _ptr `i `x ]
[; ;lorawan_eu.c: 599: if (maxDCycle < 15)
"599
[e $ ! < -> _maxDCycle `i -> 15 `i 971  ]
[; ;lorawan_eu.c: 600: {
"600
{
[; ;lorawan_eu.c: 601: loRa.prescaler = 1 << maxDCycle;
"601
[e = . _loRa 25 -> << -> 1 `i _maxDCycle `ui ]
[; ;lorawan_eu.c: 602: loRa.macStatus.prescalerModified = 1;
"602
[e = . . . _loRa 1 1 11 -> -> 1 `i `uc ]
"603
}
[e :U 971 ]
[; ;lorawan_eu.c: 603: }
[; ;lorawan_eu.c: 605: if (maxDCycle == 255)
"605
[e $ ! == -> _maxDCycle `i -> 255 `i 972  ]
[; ;lorawan_eu.c: 606: {
"606
{
[; ;lorawan_eu.c: 607: loRa.macStatus.silentImmediately = 1;
"607
[e = . . . _loRa 1 1 4 -> -> 1 `i `uc ]
"608
}
[e :U 972 ]
[; ;lorawan_eu.c: 608: }
[; ;lorawan_eu.c: 610: return ptr;
"610
[e ) _ptr ]
[e $UE 970  ]
[; ;lorawan_eu.c: 611: }
"611
[e :UE 970 ]
}
"613
[v _ExecuteLinkAdr `(*uc ~T0 @X0 1 ef1`*uc ]
"614
{
[; ;lorawan_eu.c: 613: uint8_t* ExecuteLinkAdr (uint8_t *ptr)
[; ;lorawan_eu.c: 614: {
[e :U _ExecuteLinkAdr ]
"613
[v _ptr `*uc ~T0 @X0 1 r1 ]
"614
[f ]
"615
[v _txPower `uc ~T0 @X0 1 a ]
[v _dataRate `uc ~T0 @X0 1 a ]
"616
[v _channelMask `ui ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 615: uint8_t txPower, dataRate;
[; ;lorawan_eu.c: 616: uint16_t channelMask;
[; ;lorawan_eu.c: 618: txPower = *(ptr) & 0x0F;
"618
[e = _txPower -> & -> *U _ptr `i -> 15 `i `uc ]
[; ;lorawan_eu.c: 619: dataRate = ( *(ptr) & 0xF0 ) >> (4);
"619
[e = _dataRate -> >> & -> *U _ptr `i -> 240 `i -> 4 `i `uc ]
[; ;lorawan_eu.c: 620: ptr++;
"620
[e ++ _ptr * -> -> 1 `i `x -> -> # *U _ptr `i `x ]
[; ;lorawan_eu.c: 621: channelMask = (*((uint16_t*)ptr));
"621
[e = _channelMask *U -> _ptr `*ui ]
[; ;lorawan_eu.c: 622: ptr = ptr + sizeof (channelMask);
"622
[e = _ptr + _ptr * -> -> # _channelMask `ui `ux -> -> # *U _ptr `ui `ux ]
"623
[v _redundancy `*S856 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 623: Redundancy_t *redundancy;
[; ;lorawan_eu.c: 624: redundancy = (Redundancy_t*)(ptr++);
"624
[e = _redundancy -> ++ _ptr * -> -> 1 `i `x -> -> # *U _ptr `i `x `*S856 ]
[; ;lorawan_eu.c: 626: if (1 == loRa.macStatus.adr)
"626
[e $ ! == -> 1 `i -> . . . _loRa 1 1 3 `i 974  ]
[; ;lorawan_eu.c: 627: {
"627
{
[; ;lorawan_eu.c: 628: if ( (ValidateChannelMaskCntl(redundancy->chMaskCntl) == OK) && (ValidateChannelMask(channelMask) == OK) )
"628
[e $ ! && == -> ( _ValidateChannelMaskCntl (1 . . *U _redundancy 1 1 `i -> . `E6118 0 `i == -> ( _ValidateChannelMask (1 _channelMask `i -> . `E6118 0 `i 975  ]
[; ;lorawan_eu.c: 629: {
"629
{
[; ;lorawan_eu.c: 630: loRa.macCommands[loRa.crtMacCmdIndex].channelMaskAck = 1;
"630
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 1 -> -> 1 `i `uc ]
"631
}
[e :U 975 ]
[; ;lorawan_eu.c: 631: }
[; ;lorawan_eu.c: 633: if ( (ValidateDataRate (dataRate) == OK) && (dataRate >= loRa.minDataRate) && (dataRate <= loRa.maxDataRate) )
"633
[e $ ! && && == -> ( _ValidateDataRate (1 _dataRate `i -> . `E6118 0 `i >= -> _dataRate `i -> . _loRa 40 `i <= -> _dataRate `i -> . _loRa 41 `i 976  ]
[; ;lorawan_eu.c: 634: {
"634
{
[; ;lorawan_eu.c: 635: loRa.macCommands[loRa.crtMacCmdIndex].dataRateAck = 1;
"635
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 2 -> -> 1 `i `uc ]
"636
}
[e :U 976 ]
[; ;lorawan_eu.c: 636: }
[; ;lorawan_eu.c: 638: if (ValidateTxPower (txPower) == OK)
"638
[e $ ! == -> ( _ValidateTxPower (1 _txPower `i -> . `E6118 0 `i 977  ]
[; ;lorawan_eu.c: 639: {
"639
{
[; ;lorawan_eu.c: 640: loRa.macCommands[loRa.crtMacCmdIndex].powerAck = 1;
"640
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 3 -> -> 1 `i `uc ]
"641
}
[e :U 977 ]
[; ;lorawan_eu.c: 641: }
[; ;lorawan_eu.c: 643: if ( (loRa.macCommands[loRa.crtMacCmdIndex].powerAck == 1) && (loRa.macCommands[loRa.crtMacCmdIndex].dataRateAck == 1) && (loRa.macCommands[loRa.crtMacCmdIndex].channelMaskAck == 1) )
"643
[e $ ! && && == -> . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 3 `i -> 1 `i == -> . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 2 `i -> 1 `i == -> . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 1 `i -> 1 `i 978  ]
[; ;lorawan_eu.c: 644: {
"644
{
[; ;lorawan_eu.c: 645: EnableChannels (channelMask, redundancy->chMaskCntl);
"645
[e ( _EnableChannels (2 , _channelMask . . *U _redundancy 1 1 ]
[; ;lorawan_eu.c: 647: UpdateTxPower (txPower);
"647
[e ( _UpdateTxPower (1 _txPower ]
[; ;lorawan_eu.c: 648: loRa.macStatus.txPowerModified = 1;
"648
[e = . . . _loRa 1 1 9 -> -> 1 `i `uc ]
[; ;lorawan_eu.c: 649: UpdateCurrentDataRate (dataRate);
"649
[e ( _UpdateCurrentDataRate (1 _dataRate ]
[; ;lorawan_eu.c: 651: if (redundancy->nbRep == 0)
"651
[e $ ! == -> . . *U _redundancy 1 0 `i -> 0 `i 979  ]
[; ;lorawan_eu.c: 652: {
"652
{
[; ;lorawan_eu.c: 653: loRa.maxRepetitionsUnconfirmedUplink = 0;
"653
[e = . _loRa 20 -> -> 0 `i `uc ]
"654
}
[; ;lorawan_eu.c: 654: }
[e $U 980  ]
"655
[e :U 979 ]
[; ;lorawan_eu.c: 655: else
[; ;lorawan_eu.c: 656: {
"656
{
[; ;lorawan_eu.c: 657: loRa.maxRepetitionsUnconfirmedUplink = redundancy->nbRep - 1;
"657
[e = . _loRa 20 -> - -> . . *U _redundancy 1 0 `i -> 1 `i `uc ]
"658
}
[e :U 980 ]
[; ;lorawan_eu.c: 658: }
[; ;lorawan_eu.c: 659: loRa.macStatus.nbRepModified = 1;
"659
[e = . . . _loRa 1 1 10 -> -> 1 `i `uc ]
"660
}
[e :U 978 ]
"661
}
[; ;lorawan_eu.c: 660: }
[; ;lorawan_eu.c: 661: }
[e $U 981  ]
"662
[e :U 974 ]
[; ;lorawan_eu.c: 662: else
[; ;lorawan_eu.c: 663: {
"663
{
[; ;lorawan_eu.c: 664: loRa.macCommands[loRa.crtMacCmdIndex].channelMaskAck = 0;
"664
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 1 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 665: loRa.macCommands[loRa.crtMacCmdIndex].dataRateAck = 0;
"665
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 2 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 666: loRa.macCommands[loRa.crtMacCmdIndex].powerAck = 0;
"666
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 3 -> -> 0 `i `uc ]
"667
}
[e :U 981 ]
[; ;lorawan_eu.c: 667: }
[; ;lorawan_eu.c: 669: return ptr;
"669
[e ) _ptr ]
[e $UE 973  ]
[; ;lorawan_eu.c: 670: }
"670
[e :UE 973 ]
}
"672
[v _ExecuteDevStatus `(*uc ~T0 @X0 1 ef1`*uc ]
"673
{
[; ;lorawan_eu.c: 672: uint8_t* ExecuteDevStatus (uint8_t *ptr)
[; ;lorawan_eu.c: 673: {
[e :U _ExecuteDevStatus ]
"672
[v _ptr `*uc ~T0 @X0 1 r1 ]
"673
[f ]
[; ;lorawan_eu.c: 674: return ptr;
"674
[e ) _ptr ]
[e $UE 982  ]
[; ;lorawan_eu.c: 675: }
"675
[e :UE 982 ]
}
"677
[v _ExecuteNewChannel `(*uc ~T0 @X0 1 ef1`*uc ]
"678
{
[; ;lorawan_eu.c: 677: uint8_t* ExecuteNewChannel (uint8_t *ptr)
[; ;lorawan_eu.c: 678: {
[e :U _ExecuteNewChannel ]
"677
[v _ptr `*uc ~T0 @X0 1 r1 ]
"678
[f ]
"679
[v _channelIndex `uc ~T0 @X0 1 a ]
"680
[v _drRange `S877 ~T0 @X0 1 a ]
"681
[v _frequency `ul ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 679: uint8_t channelIndex;
[; ;lorawan_eu.c: 680: DataRange_t drRange;
[; ;lorawan_eu.c: 681: uint32_t frequency = 0;
[e = _frequency -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 683: channelIndex = *(ptr++);
"683
[e = _channelIndex *U ++ _ptr * -> -> 1 `i `x -> -> # *U _ptr `i `x ]
[; ;lorawan_eu.c: 685: frequency = (*((uint32_t*)ptr)) & 0x00FFFFFF;
"685
[e = _frequency & *U -> _ptr `*ul -> -> 16777215 `l `ul ]
[; ;lorawan_eu.c: 686: frequency = frequency * 100;
"686
[e = _frequency * _frequency -> -> -> 100 `i `l `ul ]
[; ;lorawan_eu.c: 687: ptr = ptr + 3;
"687
[e = _ptr + _ptr * -> -> 3 `i `x -> -> # *U _ptr `i `x ]
[; ;lorawan_eu.c: 689: drRange.value = *(ptr++);
"689
[e = . _drRange 0 *U ++ _ptr * -> -> 1 `i `x -> -> # *U _ptr `i `x ]
[; ;lorawan_eu.c: 691: if (ValidateChannelId (channelIndex, 0) == OK)
"691
[e $ ! == -> ( _ValidateChannelId (2 , _channelIndex -> -> 0 `i `uc `i -> . `E6118 0 `i 984  ]
[; ;lorawan_eu.c: 692: {
"692
{
[; ;lorawan_eu.c: 693: if ( (ValidateFrequency (frequency) == OK) || (frequency == 0) )
"693
[e $ ! || == -> ( _ValidateFrequency (1 _frequency `i -> . `E6118 0 `i == _frequency -> -> -> 0 `i `l `ul 985  ]
[; ;lorawan_eu.c: 694: {
"694
{
[; ;lorawan_eu.c: 695: loRa.macCommands[loRa.crtMacCmdIndex].channelFrequencyAck = 1;
"695
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 8 -> -> 1 `i `uc ]
"696
}
[e :U 985 ]
[; ;lorawan_eu.c: 696: }
[; ;lorawan_eu.c: 698: if (ValidateDataRange (drRange.value) == OK)
"698
[e $ ! == -> ( _ValidateDataRange (1 . _drRange 0 `i -> . `E6118 0 `i 986  ]
[; ;lorawan_eu.c: 699: {
"699
{
[; ;lorawan_eu.c: 700: loRa.macCommands[loRa.crtMacCmdIndex].dataRateRangeAck = 1;
"700
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 7 -> -> 1 `i `uc ]
"701
}
[e :U 986 ]
"702
}
[e :U 984 ]
[; ;lorawan_eu.c: 701: }
[; ;lorawan_eu.c: 702: }
[; ;lorawan_eu.c: 704: if ( (loRa.macCommands[loRa.crtMacCmdIndex].channelFrequencyAck == 1) && (loRa.macCommands[loRa.crtMacCmdIndex].dataRateRangeAck == 1) )
"704
[e $ ! && == -> . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 8 `i -> 1 `i == -> . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 7 `i -> 1 `i 987  ]
[; ;lorawan_eu.c: 705: {
"705
{
[; ;lorawan_eu.c: 706: if (loRa.lastUsedChannelIndex < 16)
"706
[e $ ! < -> . _loRa 24 `i -> 16 `i 988  ]
[; ;lorawan_eu.c: 707: {
"707
{
[; ;lorawan_eu.c: 708: if (frequency != 0)
"708
[e $ ! != _frequency -> -> -> 0 `i `l `ul 989  ]
[; ;lorawan_eu.c: 709: {
"709
{
[; ;lorawan_eu.c: 710: UpdateFrequency (channelIndex, frequency);
"710
[e ( _UpdateFrequency (2 , _channelIndex _frequency ]
[; ;lorawan_eu.c: 711: UpdateDataRange (channelIndex, drRange.value);
"711
[e ( _UpdateDataRange (2 , _channelIndex . _drRange 0 ]
[; ;lorawan_eu.c: 712: UpdateDutyCycle (channelIndex, 302);
"712
[e ( _UpdateDutyCycle (2 , _channelIndex -> -> 302 `i `ui ]
[; ;lorawan_eu.c: 713: UpdateChannelIdStatus (channelIndex, 1);
"713
[e ( _UpdateChannelIdStatus (2 , _channelIndex -> -> 1 `i `uc ]
"714
}
[; ;lorawan_eu.c: 714: }
[e $U 990  ]
"715
[e :U 989 ]
[; ;lorawan_eu.c: 715: else
[; ;lorawan_eu.c: 716: {
"716
{
[; ;lorawan_eu.c: 717: LORAWAN_SetChannelIdStatus (channelIndex, 0);
"717
[e ( _LORAWAN_SetChannelIdStatus (2 , _channelIndex -> -> 0 `i `uc ]
"718
}
[e :U 990 ]
"719
}
[; ;lorawan_eu.c: 718: }
[; ;lorawan_eu.c: 719: }
[e $U 991  ]
"720
[e :U 988 ]
[; ;lorawan_eu.c: 720: else
[; ;lorawan_eu.c: 721: {
"721
{
[; ;lorawan_eu.c: 722: if (frequency != 0)
"722
[e $ ! != _frequency -> -> -> 0 `i `l `ul 992  ]
[; ;lorawan_eu.c: 723: {
"723
{
[; ;lorawan_eu.c: 724: UpdateFrequency (channelIndex + 16, frequency);
"724
[e ( _UpdateFrequency (2 , -> + -> _channelIndex `i -> 16 `i `uc _frequency ]
[; ;lorawan_eu.c: 725: UpdateDataRange (channelIndex + 16, drRange.value);
"725
[e ( _UpdateDataRange (2 , -> + -> _channelIndex `i -> 16 `i `uc . _drRange 0 ]
[; ;lorawan_eu.c: 726: UpdateDutyCycle (channelIndex + 16, 302);
"726
[e ( _UpdateDutyCycle (2 , -> + -> _channelIndex `i -> 16 `i `uc -> -> 302 `i `ui ]
[; ;lorawan_eu.c: 727: UpdateChannelIdStatus (channelIndex + 16, 1);
"727
[e ( _UpdateChannelIdStatus (2 , -> + -> _channelIndex `i -> 16 `i `uc -> -> 1 `i `uc ]
"728
}
[; ;lorawan_eu.c: 728: }
[e $U 993  ]
"729
[e :U 992 ]
[; ;lorawan_eu.c: 729: else
[; ;lorawan_eu.c: 730: {
"730
{
[; ;lorawan_eu.c: 731: LORAWAN_SetChannelIdStatus (channelIndex + 16, 0);
"731
[e ( _LORAWAN_SetChannelIdStatus (2 , -> + -> _channelIndex `i -> 16 `i `uc -> -> 0 `i `uc ]
"732
}
[e :U 993 ]
"733
}
[e :U 991 ]
[; ;lorawan_eu.c: 732: }
[; ;lorawan_eu.c: 733: }
[; ;lorawan_eu.c: 735: loRa.macStatus.channelsModified = 1;
"735
[e = . . . _loRa 1 1 8 -> -> 1 `i `uc ]
"736
}
[e :U 987 ]
[; ;lorawan_eu.c: 736: }
[; ;lorawan_eu.c: 737: return ptr;
"737
[e ) _ptr ]
[e $UE 983  ]
[; ;lorawan_eu.c: 738: }
"738
[e :UE 983 ]
}
"740
[v _ExecuteRxParamSetupReq `(*uc ~T0 @X0 1 ef1`*uc ]
"741
{
[; ;lorawan_eu.c: 740: uint8_t* ExecuteRxParamSetupReq (uint8_t *ptr)
[; ;lorawan_eu.c: 741: {
[e :U _ExecuteRxParamSetupReq ]
"740
[v _ptr `*uc ~T0 @X0 1 r1 ]
"741
[f ]
"742
[v _dlSettings `S870 ~T0 @X0 1 a ]
"743
[v _frequency `ul ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 742: DlSettings_t dlSettings;
[; ;lorawan_eu.c: 743: uint32_t frequency = 0;
[e = _frequency -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 747: dlSettings.value = *(ptr++);
"747
[e = . _dlSettings 0 *U ++ _ptr * -> -> 1 `i `x -> -> # *U _ptr `i `x ]
[; ;lorawan_eu.c: 749: frequency = (*((uint32_t*)ptr)) & 0x00FFFFFF;
"749
[e = _frequency & *U -> _ptr `*ul -> -> 16777215 `l `ul ]
[; ;lorawan_eu.c: 750: frequency = frequency * 100;
"750
[e = _frequency * _frequency -> -> -> 100 `i `l `ul ]
[; ;lorawan_eu.c: 751: ptr = ptr + 3;
"751
[e = _ptr + _ptr * -> -> 3 `i `x -> -> # *U _ptr `i `x ]
[; ;lorawan_eu.c: 753: if (ValidateFrequency (frequency) == OK)
"753
[e $ ! == -> ( _ValidateFrequency (1 _frequency `i -> . `E6118 0 `i 995  ]
[; ;lorawan_eu.c: 754: {
"754
{
[; ;lorawan_eu.c: 755: loRa.macCommands[loRa.crtMacCmdIndex].channelAck = 1;
"755
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 4 -> -> 1 `i `uc ]
"756
}
[e :U 995 ]
[; ;lorawan_eu.c: 756: }
[; ;lorawan_eu.c: 758: if (ValidateDataRate (dlSettings.bits.rx2DataRate) == OK)
"758
[e $ ! == -> ( _ValidateDataRate (1 . . _dlSettings 1 0 `i -> . `E6118 0 `i 996  ]
[; ;lorawan_eu.c: 759: {
"759
{
[; ;lorawan_eu.c: 760: loRa.macCommands[loRa.crtMacCmdIndex].dataRateReceiveWindowAck = 1;
"760
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 5 -> -> 1 `i `uc ]
"761
}
[e :U 996 ]
[; ;lorawan_eu.c: 761: }
[; ;lorawan_eu.c: 763: if (ValidateRxOffset (dlSettings.bits.rx1DROffset) == OK)
"763
[e $ ! == -> ( _ValidateRxOffset (1 . . _dlSettings 1 1 `i -> . `E6118 0 `i 997  ]
[; ;lorawan_eu.c: 764: {
"764
{
[; ;lorawan_eu.c: 765: loRa.macCommands[loRa.crtMacCmdIndex].rx1DROffestAck = 1;
"765
[e = . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 6 -> -> 1 `i `uc ]
"766
}
[e :U 997 ]
[; ;lorawan_eu.c: 766: }
[; ;lorawan_eu.c: 768: if ( (loRa.macCommands[loRa.crtMacCmdIndex].dataRateReceiveWindowAck == 1) && (loRa.macCommands[loRa.crtMacCmdIndex].channelAck == 1) && (loRa.macCommands[loRa.crtMacCmdIndex].rx1DROffestAck == 1))
"768
[e $ ! && && == -> . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 5 `i -> 1 `i == -> . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 4 `i -> 1 `i == -> . *U + &U . _loRa 14 * -> . _loRa 13 `ux -> -> # *U &U . _loRa 14 `ui `ux 6 `i -> 1 `i 998  ]
[; ;lorawan_eu.c: 769: {
"769
{
[; ;lorawan_eu.c: 770: loRa.offset = dlSettings.bits.rx1DROffset;
"770
[e = . _loRa 44 . . _dlSettings 1 1 ]
[; ;lorawan_eu.c: 771: UpdateReceiveWindow2Parameters (frequency, dlSettings.bits.rx2DataRate);
"771
[e ( _UpdateReceiveWindow2Parameters (2 , _frequency . . _dlSettings 1 0 ]
[; ;lorawan_eu.c: 772: loRa.macStatus.secondReceiveWindowModified = 1;
"772
[e = . . . _loRa 1 1 12 -> -> 1 `i `uc ]
"773
}
[e :U 998 ]
[; ;lorawan_eu.c: 773: }
[; ;lorawan_eu.c: 775: return ptr;
"775
[e ) _ptr ]
[e $UE 994  ]
[; ;lorawan_eu.c: 776: }
"776
[e :UE 994 ]
}
"778
[v _SearchAvailableChannel `(E6118 ~T0 @X0 1 ef3`uc`uc`*uc ]
"779
{
[; ;lorawan_eu.c: 778: LorawanError_t SearchAvailableChannel (uint8_t maxChannels, bool transmissionType, uint8_t* channelIndex)
[; ;lorawan_eu.c: 779: {
[e :U _SearchAvailableChannel ]
"778
[v _maxChannels `uc ~T0 @X0 1 r1 ]
[v _transmissionType `uc ~T0 @X0 1 r2 ]
[v _channelIndex `*uc ~T0 @X0 1 r3 ]
"779
[f ]
"780
[v _randomNumberCopy `uc ~T0 @X0 1 a ]
[v _randomNumber `uc ~T0 @X0 1 a ]
[v _i `uc ~T0 @X0 1 a ]
"781
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 780: uint8_t randomNumberCopy, randomNumber, i;
[; ;lorawan_eu.c: 781: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 783: randomNumber = Random (maxChannels) + 1;
"783
[e = _randomNumber -> + ( _Random (1 -> _maxChannels `ui -> -> 1 `i `ui `uc ]
[; ;lorawan_eu.c: 784: randomNumberCopy = randomNumber;
"784
[e = _randomNumberCopy _randomNumber ]
[; ;lorawan_eu.c: 786: while (randomNumber)
"786
[e $U 1000  ]
[e :U 1001 ]
[; ;lorawan_eu.c: 787: {
"787
{
[; ;lorawan_eu.c: 788: for (i=0; (i < maxChannels) && (randomNumber != 0) ; i++)
"788
{
[e = _i -> -> 0 `i `uc ]
[e $U 1006  ]
"789
[e :U 1003 ]
[; ;lorawan_eu.c: 789: {
{
[; ;lorawan_eu.c: 790: if ( ( Channels[i].status == 1 ) && ( Channels[i].channelTimer == 0 ) && ( loRa.currentDataRate >= Channels[i].dataRange.min ) && ( loRa.currentDataRate <= Channels[i].dataRange.max ) )
"790
[e $ ! && && && == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i == . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul >= -> . _loRa 28 `i -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 0 `i <= -> . _loRa 28 `i -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 1 `i 1007  ]
[; ;lorawan_eu.c: 791: {
"791
{
[; ;lorawan_eu.c: 792: if (transmissionType == 0)
"792
[e $ ! == -> _transmissionType `i -> 0 `i 1008  ]
[; ;lorawan_eu.c: 793: {
"793
{
[; ;lorawan_eu.c: 794: if ( Channels[i].joinRequestChannel == 1 )
"794
[e $ ! == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 5 `i -> 1 `i 1009  ]
[; ;lorawan_eu.c: 795: {
"795
{
[; ;lorawan_eu.c: 796: randomNumber --;
"796
[e -- _randomNumber -> -> 1 `i `uc ]
"797
}
[e :U 1009 ]
"798
}
[; ;lorawan_eu.c: 797: }
[; ;lorawan_eu.c: 798: }
[e $U 1010  ]
"799
[e :U 1008 ]
[; ;lorawan_eu.c: 799: else
[; ;lorawan_eu.c: 800: {
"800
{
[; ;lorawan_eu.c: 801: randomNumber --;
"801
[e -- _randomNumber -> -> 1 `i `uc ]
"802
}
[e :U 1010 ]
"803
}
[e :U 1007 ]
"804
}
"788
[e ++ _i -> -> 1 `i `uc ]
[e :U 1006 ]
[e $ && < -> _i `i -> _maxChannels `i != -> _randomNumber `i -> 0 `i 1003  ]
[e :U 1004 ]
"804
}
[; ;lorawan_eu.c: 802: }
[; ;lorawan_eu.c: 803: }
[; ;lorawan_eu.c: 804: }
[; ;lorawan_eu.c: 806: if ( randomNumber == randomNumberCopy )
"806
[e $ ! == -> _randomNumber `i -> _randomNumberCopy `i 1011  ]
[; ;lorawan_eu.c: 807: {
"807
{
[; ;lorawan_eu.c: 808: result = NO_CHANNELS_FOUND;
"808
[e = _result . `E6118 9 ]
[; ;lorawan_eu.c: 809: break;
"809
[e $U 1002  ]
"810
}
[e :U 1011 ]
"811
}
[e :U 1000 ]
"786
[e $ != -> _randomNumber `i -> -> -> 0 `i `uc `i 1001  ]
[e :U 1002 ]
[; ;lorawan_eu.c: 810: }
[; ;lorawan_eu.c: 811: }
[; ;lorawan_eu.c: 813: if ( i != 0)
"813
[e $ ! != -> _i `i -> 0 `i 1012  ]
[; ;lorawan_eu.c: 814: {
"814
{
[; ;lorawan_eu.c: 815: *channelIndex = i - 1;
"815
[e = *U _channelIndex -> - -> _i `i -> 1 `i `uc ]
"816
}
[; ;lorawan_eu.c: 816: }
[e $U 1013  ]
"817
[e :U 1012 ]
[; ;lorawan_eu.c: 817: else
[; ;lorawan_eu.c: 818: {
"818
{
[; ;lorawan_eu.c: 819: result = NO_CHANNELS_FOUND;
"819
[e = _result . `E6118 9 ]
"820
}
[e :U 1013 ]
[; ;lorawan_eu.c: 820: }
[; ;lorawan_eu.c: 821: return result;
"821
[e ) _result ]
[e $UE 999  ]
[; ;lorawan_eu.c: 822: }
"822
[e :UE 999 ]
}
"824
[v _UpdateCfList `(v ~T0 @X0 1 ef2`uc`*S879 ]
"825
{
[; ;lorawan_eu.c: 824: void UpdateCfList (uint8_t bufferLength, JoinAccept_t *joinAccept)
[; ;lorawan_eu.c: 825: {
[e :U _UpdateCfList ]
"824
[v _bufferLength `uc ~T0 @X0 1 r1 ]
[v _joinAccept `*S879 ~T0 @X0 1 r2 ]
"825
[f ]
"826
[v _i `uc ~T0 @X0 1 a ]
"827
[v _frequency `ul ~T0 @X0 1 a ]
"828
[v _channelIndex `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 826: uint8_t i;
[; ;lorawan_eu.c: 827: uint32_t frequency;
[; ;lorawan_eu.c: 828: uint8_t channelIndex;
[; ;lorawan_eu.c: 830: if (bufferLength == 33)
"830
[e $ ! == -> _bufferLength `i -> 33 `i 1015  ]
[; ;lorawan_eu.c: 831: {
"831
{
[; ;lorawan_eu.c: 833: channelIndex = 3;
"833
[e = _channelIndex -> -> 3 `i `uc ]
[; ;lorawan_eu.c: 835: for (i = 0; i < 5; i++ )
"835
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 1016  ]
[e $U 1017  ]
"836
[e :U 1016 ]
[; ;lorawan_eu.c: 836: {
{
[; ;lorawan_eu.c: 837: frequency = 0;
"837
[e = _frequency -> -> -> 0 `i `l `ul ]
[; ;lorawan_eu.c: 838: memcpy (&frequency, joinAccept->members.cfList + 3*i, 3);
"838
[e ( _memcpy (3 , , -> &U _frequency `*v -> + &U . . *U _joinAccept 1 6 * -> * -> 3 `i -> _i `i `x -> -> # *U &U . . *U _joinAccept 1 6 `i `x `*Cv -> -> 3 `i `ui ]
[; ;lorawan_eu.c: 839: frequency *= 100;
"839
[e =* _frequency -> -> -> 100 `i `l `ul ]
[; ;lorawan_eu.c: 840: if (frequency != 0)
"840
[e $ ! != _frequency -> -> -> 0 `i `l `ul 1019  ]
[; ;lorawan_eu.c: 841: {
"841
{
[; ;lorawan_eu.c: 842: if (ValidateFrequency (frequency) == OK)
"842
[e $ ! == -> ( _ValidateFrequency (1 _frequency `i -> . `E6118 0 `i 1020  ]
[; ;lorawan_eu.c: 843: {
"843
{
[; ;lorawan_eu.c: 844: Channels[i+channelIndex].frequency = frequency;
"844
[e = . *U + &U _Channels * -> -> + -> _i `i -> _channelIndex `i `ui `ux -> -> # *U &U _Channels `ui `ux 0 _frequency ]
[; ;lorawan_eu.c: 845: Channels[i+channelIndex].dataRange.max = 5;
"845
[e = . . . *U + &U _Channels * -> -> + -> _i `i -> _channelIndex `i `ui `ux -> -> # *U &U _Channels `ui `ux 2 1 1 -> -> 5 `i `uc ]
[; ;lorawan_eu.c: 846: Channels[i+channelIndex].dataRange.min = 0;
"846
[e = . . . *U + &U _Channels * -> -> + -> _i `i -> _channelIndex `i `ui `ux -> -> # *U &U _Channels `ui `ux 2 1 0 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 847: Channels[i+channelIndex].dutyCycle = 999;
"847
[e = . *U + &U _Channels * -> -> + -> _i `i -> _channelIndex `i `ui `ux -> -> # *U &U _Channels `ui `ux 3 -> -> 999 `i `ui ]
[; ;lorawan_eu.c: 848: Channels[i+channelIndex].parametersDefined = 0xFF;
"848
[e = . *U + &U _Channels * -> -> + -> _i `i -> _channelIndex `i `ui `ux -> -> # *U &U _Channels `ui `ux 6 -> -> 255 `i `uc ]
[; ;lorawan_eu.c: 849: LORAWAN_SetChannelIdStatus(i+channelIndex, 1);
"849
[e ( _LORAWAN_SetChannelIdStatus (2 , -> + -> _i `i -> _channelIndex `i `uc -> -> 1 `i `uc ]
[; ;lorawan_eu.c: 850: loRa.macStatus.channelsModified = 1;
"850
[e = . . . _loRa 1 1 8 -> -> 1 `i `uc ]
"851
}
[e :U 1020 ]
"852
}
[; ;lorawan_eu.c: 851: }
[; ;lorawan_eu.c: 852: }
[e $U 1021  ]
"853
[e :U 1019 ]
[; ;lorawan_eu.c: 853: else
[; ;lorawan_eu.c: 854: {
"854
{
[; ;lorawan_eu.c: 855: LORAWAN_SetChannelIdStatus(i+channelIndex, 0);
"855
[e ( _LORAWAN_SetChannelIdStatus (2 , -> + -> _i `i -> _channelIndex `i `uc -> -> 0 `i `uc ]
"856
}
[e :U 1021 ]
"857
}
"835
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 1016  ]
[e :U 1017 ]
"857
}
[; ;lorawan_eu.c: 856: }
[; ;lorawan_eu.c: 857: }
[; ;lorawan_eu.c: 859: loRa.macStatus.channelsModified = 1;
"859
[e = . . . _loRa 1 1 8 -> -> 1 `i `uc ]
"860
}
[e :U 1015 ]
[; ;lorawan_eu.c: 860: }
[; ;lorawan_eu.c: 861: }
"861
[e :UE 1014 ]
}
"863
[v _ConfigureRadio `(v ~T0 @X0 1 ef2`uc`ul ]
"864
{
[; ;lorawan_eu.c: 863: void ConfigureRadio(uint8_t dataRate, uint32_t freq)
[; ;lorawan_eu.c: 864: {
[e :U _ConfigureRadio ]
"863
[v _dataRate `uc ~T0 @X0 1 r1 ]
[v _freq `ul ~T0 @X0 1 r2 ]
"864
[f ]
[; ;lorawan_eu.c: 865: RADIO_SetModulation (modulation[dataRate]);
"865
[e ( _RADIO_SetModulation (1 -> *U + &U _modulation * -> _dataRate `ux -> -> # *U &U _modulation `ui `ux `E6604 ]
[; ;lorawan_eu.c: 866: RADIO_SetChannelFrequency (freq);
"866
[e ( _RADIO_SetChannelFrequency (1 _freq ]
[; ;lorawan_eu.c: 867: RADIO_SetFrequencyHopPeriod (0);
"867
[e ( _RADIO_SetFrequencyHopPeriod (1 -> -> 0 `i `ui ]
[; ;lorawan_eu.c: 869: if (dataRate <= 6)
"869
[e $ ! <= -> _dataRate `i -> 6 `i 1023  ]
[; ;lorawan_eu.c: 870: {
"870
{
[; ;lorawan_eu.c: 872: RADIO_SetSpreadingFactor (spreadingFactor[dataRate]);
"872
[e ( _RADIO_SetSpreadingFactor (1 -> *U + &U _spreadingFactor * -> _dataRate `ux -> -> # *U &U _spreadingFactor `ui `ux `E6614 ]
[; ;lorawan_eu.c: 873: RADIO_SetBandwidth (bandwidth[dataRate]);
"873
[e ( _RADIO_SetBandwidth (1 -> *U + &U _bandwidth * -> _dataRate `ux -> -> # *U &U _bandwidth `ui `ux `E6622 ]
[; ;lorawan_eu.c: 874: RADIO_SetLoRaSyncWord(loRa.syncWord);
"874
[e ( _RADIO_SetLoRaSyncWord (1 . _loRa 49 ]
"875
}
[; ;lorawan_eu.c: 875: }
[e $U 1024  ]
"876
[e :U 1023 ]
[; ;lorawan_eu.c: 876: else
[; ;lorawan_eu.c: 877: {
"877
{
[; ;lorawan_eu.c: 879: RADIO_SetFSKSyncWord(sizeof(FskSyncWordBuff) / sizeof(FskSyncWordBuff[0]), (uint8_t*)FskSyncWordBuff);
"879
[e ( _RADIO_SetFSKSyncWord (2 , -> / -> # _FskSyncWordBuff `ui -> # *U + &U _FskSyncWordBuff * -> -> -> 0 `i `ui `ux -> -> # *U &U _FskSyncWordBuff `ui `ux `ui `uc -> &U _FskSyncWordBuff `*uc ]
"880
}
[e :U 1024 ]
[; ;lorawan_eu.c: 880: }
[; ;lorawan_eu.c: 881: }
"881
[e :UE 1022 ]
}
"883
[v _GetRx1Freq `(ul ~T0 @X0 1 ef ]
"884
{
[; ;lorawan_eu.c: 883: uint32_t GetRx1Freq (void)
[; ;lorawan_eu.c: 884: {
[e :U _GetRx1Freq ]
[f ]
[; ;lorawan_eu.c: 885: return loRa.receiveWindow1Parameters.frequency;
"885
[e ) . . _loRa 6 0 ]
[e $UE 1025  ]
[; ;lorawan_eu.c: 886: }
"886
[e :UE 1025 ]
}
"888
[v _UpdateDLSettings `(v ~T0 @X0 1 ef2`uc`uc ]
"889
{
[; ;lorawan_eu.c: 888: void UpdateDLSettings(uint8_t dlRx2Dr, uint8_t dlRx1DrOffset)
[; ;lorawan_eu.c: 889: {
[e :U _UpdateDLSettings ]
"888
[v _dlRx2Dr `uc ~T0 @X0 1 r1 ]
[v _dlRx1DrOffset `uc ~T0 @X0 1 r2 ]
"889
[f ]
[; ;lorawan_eu.c: 890: if (dlRx2Dr <= 7)
"890
[e $ ! <= -> _dlRx2Dr `i -> 7 `i 1027  ]
[; ;lorawan_eu.c: 891: {
"891
{
[; ;lorawan_eu.c: 892: loRa.receiveWindow2Parameters.dataRate = dlRx2Dr;
"892
[e = . . _loRa 7 1 _dlRx2Dr ]
"893
}
[e :U 1027 ]
[; ;lorawan_eu.c: 893: }
[; ;lorawan_eu.c: 895: if (dlRx1DrOffset <= 5)
"895
[e $ ! <= -> _dlRx1DrOffset `i -> 5 `i 1028  ]
[; ;lorawan_eu.c: 896: {
"896
{
[; ;lorawan_eu.c: 898: loRa.offset = dlRx1DrOffset;
"898
[e = . _loRa 44 _dlRx1DrOffset ]
"899
}
[e :U 1028 ]
[; ;lorawan_eu.c: 899: }
[; ;lorawan_eu.c: 900: }
"900
[e :UE 1026 ]
}
"902
[v _StartReTxTimer `(v ~T0 @X0 1 ef ]
"903
{
[; ;lorawan_eu.c: 902: void StartReTxTimer(void)
[; ;lorawan_eu.c: 903: {
[e :U _StartReTxTimer ]
[f ]
"904
[v _i `uc ~T0 @X0 1 a ]
"905
[v _minim `ul ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 904: uint8_t i;
[; ;lorawan_eu.c: 905: uint32_t minim = (4294967295UL);
[e = _minim -> 4294967295 `ul ]
[; ;lorawan_eu.c: 907: for (i = 0; i <= loRa.maxChannels; i++)
"907
{
[e = _i -> -> 0 `i `uc ]
[e $U 1033  ]
"908
[e :U 1030 ]
[; ;lorawan_eu.c: 908: {
{
[; ;lorawan_eu.c: 909: if ( (Channels[i].status == 1) && (Channels[i].channelTimer != 0) && (Channels[i].channelTimer <= minim) && (loRa.currentDataRate >= Channels[i].dataRange.min) && (loRa.currentDataRate <= Channels[i].dataRange.max) )
"909
[e $ ! && && && && == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i != . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul <= . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 _minim >= -> . _loRa 28 `i -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 0 `i <= -> . _loRa 28 `i -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 1 `i 1034  ]
[; ;lorawan_eu.c: 910: {
"910
{
[; ;lorawan_eu.c: 911: minim = Channels[i].channelTimer;
"911
[e = _minim . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 ]
"912
}
[e :U 1034 ]
"913
}
"907
[e ++ _i -> -> 1 `i `uc ]
[e :U 1033 ]
[e $ <= -> _i `i -> . _loRa 42 `i 1030  ]
[e :U 1031 ]
"913
}
[; ;lorawan_eu.c: 912: }
[; ;lorawan_eu.c: 913: }
[; ;lorawan_eu.c: 914: loRa.macStatus.macState = RETRANSMISSION_DELAY;
"914
[e = . . . _loRa 1 1 0 -> . `E6384 6 `uc ]
[; ;lorawan_eu.c: 915: SwTimerSetTimeout (loRa.automaticReplyTimerId, ( (((uint32_t)(minim)) << (12)) / 125UL ) );
"915
[e ( _SwTimerSetTimeout (2 , . _loRa 35 / << _minim -> 12 `i -> 125 `ul ]
[; ;lorawan_eu.c: 916: SwTimerStart (loRa.automaticReplyTimerId);
"916
[e ( _SwTimerStart (1 . _loRa 35 ]
[; ;lorawan_eu.c: 917: }
"917
[e :UE 1029 ]
}
"919
[v _SelectChannelForTransmission `(E6118 ~T0 @X0 1 ef1`uc ]
"920
{
[; ;lorawan_eu.c: 919: LorawanError_t SelectChannelForTransmission (bool transmissionType)
[; ;lorawan_eu.c: 920: {
[e :U _SelectChannelForTransmission ]
"919
[v _transmissionType `uc ~T0 @X0 1 r1 ]
"920
[f ]
"921
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 921: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
"922
[v _channelIndex `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 922: uint8_t channelIndex;
[; ;lorawan_eu.c: 924: result = SearchAvailableChannel (16, transmissionType, &channelIndex);
"924
[e = _result ( _SearchAvailableChannel (3 , , -> -> 16 `i `uc _transmissionType &U _channelIndex ]
[; ;lorawan_eu.c: 926: if (result == OK)
"926
[e $ ! == -> _result `i -> . `E6118 0 `i 1036  ]
[; ;lorawan_eu.c: 927: {
"927
{
[; ;lorawan_eu.c: 928: loRa.lastUsedChannelIndex = channelIndex;
"928
[e = . _loRa 24 _channelIndex ]
[; ;lorawan_eu.c: 929: loRa.receiveWindow1Parameters.frequency = Channels[channelIndex].frequency;
"929
[e = . . _loRa 6 0 . *U + &U _Channels * -> _channelIndex `ux -> -> # *U &U _Channels `ui `ux 0 ]
[; ;lorawan_eu.c: 930: loRa.receiveWindow1Parameters.dataRate = loRa.currentDataRate;
"930
[e = . . _loRa 6 1 . _loRa 28 ]
[; ;lorawan_eu.c: 932: ConfigureRadioTx(loRa.receiveWindow1Parameters.dataRate, loRa.receiveWindow1Parameters.frequency);
"932
[e ( _ConfigureRadioTx (2 , . . _loRa 6 1 . . _loRa 6 0 ]
"933
}
[e :U 1036 ]
[; ;lorawan_eu.c: 933: }
[; ;lorawan_eu.c: 934: return result;
"934
[e ) _result ]
[e $UE 1035  ]
[; ;lorawan_eu.c: 935: }
"935
[e :UE 1035 ]
}
"937
[v _CreateAllSoftwareTimers `(v ~T0 @X0 1 sf ]
"938
{
[; ;lorawan_eu.c: 937: static void CreateAllSoftwareTimers (void)
[; ;lorawan_eu.c: 938: {
[e :U _CreateAllSoftwareTimers ]
[f ]
[; ;lorawan_eu.c: 939: loRa.joinAccept1TimerId = SwTimerCreate();
"939
[e = . _loRa 31 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 940: loRa.joinAccept2TimerId = SwTimerCreate();
"940
[e = . _loRa 32 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 941: loRa.receiveWindow1TimerId = SwTimerCreate();
"941
[e = . _loRa 33 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 942: loRa.receiveWindow2TimerId = SwTimerCreate();
"942
[e = . _loRa 34 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 943: loRa.linkCheckTimerId = SwTimerCreate();
"943
[e = . _loRa 36 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 944: loRa.ackTimeoutTimerId = SwTimerCreate();
"944
[e = . _loRa 37 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 945: loRa.automaticReplyTimerId = SwTimerCreate();
"945
[e = . _loRa 35 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 946: loRa.unconfirmedRetransmisionTimerId = SwTimerCreate();
"946
[e = . _loRa 39 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 947: loRa.abpJoinTimerId = SwTimerCreate();
"947
[e = . _loRa 48 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 948: loRa.dutyCycleTimerId = SwTimerCreate();
"948
[e = . _loRa 38 ( _SwTimerCreate ..  ]
[; ;lorawan_eu.c: 949: }
"949
[e :UE 1037 ]
}
"951
[v _SetCallbackSoftwareTimers `(v ~T0 @X0 1 sf ]
"952
{
[; ;lorawan_eu.c: 951: static void SetCallbackSoftwareTimers (void)
[; ;lorawan_eu.c: 952: {
[e :U _SetCallbackSoftwareTimers ]
[f ]
[; ;lorawan_eu.c: 953: SwTimerSetCallback(loRa.joinAccept1TimerId, LORAWAN_ReceiveWindow1Callback, 0);
"953
[e ( _SwTimerSetCallback (3 , , . _loRa 31 &U _LORAWAN_ReceiveWindow1Callback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 954: SwTimerSetCallback(loRa.joinAccept2TimerId, LORAWAN_ReceiveWindow2Callback, 0);
"954
[e ( _SwTimerSetCallback (3 , , . _loRa 32 &U _LORAWAN_ReceiveWindow2Callback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 955: SwTimerSetCallback(loRa.linkCheckTimerId, LORAWAN_LinkCheckCallback, 0);
"955
[e ( _SwTimerSetCallback (3 , , . _loRa 36 &U _LORAWAN_LinkCheckCallback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 956: SwTimerSetCallback(loRa.receiveWindow1TimerId, LORAWAN_ReceiveWindow1Callback, 0);
"956
[e ( _SwTimerSetCallback (3 , , . _loRa 33 &U _LORAWAN_ReceiveWindow1Callback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 957: SwTimerSetCallback(loRa.receiveWindow2TimerId, LORAWAN_ReceiveWindow2Callback, 0);
"957
[e ( _SwTimerSetCallback (3 , , . _loRa 34 &U _LORAWAN_ReceiveWindow2Callback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 958: SwTimerSetCallback(loRa.ackTimeoutTimerId, AckRetransmissionCallback, 0);
"958
[e ( _SwTimerSetCallback (3 , , . _loRa 37 &U _AckRetransmissionCallback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 959: SwTimerSetCallback(loRa.automaticReplyTimerId, AutomaticReplyCallback, 0);
"959
[e ( _SwTimerSetCallback (3 , , . _loRa 35 &U _AutomaticReplyCallback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 960: SwTimerSetCallback(loRa.unconfirmedRetransmisionTimerId, UnconfirmedTransmissionCallback, 0);
"960
[e ( _SwTimerSetCallback (3 , , . _loRa 39 &U _UnconfirmedTransmissionCallback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 961: SwTimerSetCallback(loRa.abpJoinTimerId, UpdateJoinSuccessState, 0);
"961
[e ( _SwTimerSetCallback (3 , , . _loRa 48 &U _UpdateJoinSuccessState -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 962: SwTimerSetCallback (loRa.dutyCycleTimerId, DutyCycleCallback, 0);
"962
[e ( _SwTimerSetCallback (3 , , . _loRa 38 &U _DutyCycleCallback -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 963: }
"963
[e :UE 1038 ]
}
"965
[v _StopAllSoftwareTimers `(v ~T0 @X0 1 sf ]
"966
{
[; ;lorawan_eu.c: 965: static void StopAllSoftwareTimers (void)
[; ;lorawan_eu.c: 966: {
[e :U _StopAllSoftwareTimers ]
[f ]
[; ;lorawan_eu.c: 967: SwTimerStop(loRa.joinAccept1TimerId);
"967
[e ( _SwTimerStop (1 . _loRa 31 ]
[; ;lorawan_eu.c: 968: SwTimerStop(loRa.joinAccept2TimerId);
"968
[e ( _SwTimerStop (1 . _loRa 32 ]
[; ;lorawan_eu.c: 969: SwTimerStop(loRa.linkCheckTimerId);
"969
[e ( _SwTimerStop (1 . _loRa 36 ]
[; ;lorawan_eu.c: 970: SwTimerStop(loRa.receiveWindow1TimerId);
"970
[e ( _SwTimerStop (1 . _loRa 33 ]
[; ;lorawan_eu.c: 971: SwTimerStop(loRa.receiveWindow2TimerId);
"971
[e ( _SwTimerStop (1 . _loRa 34 ]
[; ;lorawan_eu.c: 972: SwTimerStop(loRa.ackTimeoutTimerId);
"972
[e ( _SwTimerStop (1 . _loRa 37 ]
[; ;lorawan_eu.c: 973: SwTimerStop(loRa.automaticReplyTimerId);
"973
[e ( _SwTimerStop (1 . _loRa 35 ]
[; ;lorawan_eu.c: 974: SwTimerStop(loRa.unconfirmedRetransmisionTimerId);
"974
[e ( _SwTimerStop (1 . _loRa 39 ]
[; ;lorawan_eu.c: 975: SwTimerStop(loRa.abpJoinTimerId);
"975
[e ( _SwTimerStop (1 . _loRa 48 ]
[; ;lorawan_eu.c: 976: SwTimerStop(loRa.dutyCycleTimerId);
"976
[e ( _SwTimerStop (1 . _loRa 38 ]
[; ;lorawan_eu.c: 977: }
"977
[e :UE 1039 ]
}
"979
[v _InitDefault868Channels `(v ~T0 @X0 1 sf ]
"980
{
[; ;lorawan_eu.c: 979: static void InitDefault868Channels (void)
[; ;lorawan_eu.c: 980: {
[e :U _InitDefault868Channels ]
[f ]
"981
[v _i `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 981: uint8_t i;
[; ;lorawan_eu.c: 983: memset (Channels, 0, sizeof(Channels) );
"983
[e ( _memset (3 , , -> &U _Channels `*v -> 0 `i -> # _Channels `ui ]
[; ;lorawan_eu.c: 984: memcpy (Channels, DefaultChannels868, sizeof(DefaultChannels868) );
"984
[e ( _memcpy (3 , , -> &U _Channels `*v -> &U _DefaultChannels868 `*Cv -> # _DefaultChannels868 `ui ]
[; ;lorawan_eu.c: 985: for (i = 3; i < 16; i++)
"985
{
[e = _i -> -> 3 `i `uc ]
[e $ < -> _i `i -> 16 `i 1041  ]
[e $U 1042  ]
"986
[e :U 1041 ]
[; ;lorawan_eu.c: 986: {
{
[; ;lorawan_eu.c: 989: Channels[i].dutyCycle = (65535U);
"989
[e = . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 3 -> 65535 `ui ]
[; ;lorawan_eu.c: 990: Channels[i].dataRange.value = (255);
"990
[e = . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 0 -> -> 255 `i `uc ]
"991
}
"985
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 16 `i 1041  ]
[e :U 1042 ]
"991
}
[; ;lorawan_eu.c: 991: }
[; ;lorawan_eu.c: 992: }
"992
[e :UE 1040 ]
}
"994
[v _InitDefault433Channels `(v ~T0 @X0 1 sf ]
"995
{
[; ;lorawan_eu.c: 994: static void InitDefault433Channels (void)
[; ;lorawan_eu.c: 995: {
[e :U _InitDefault433Channels ]
[f ]
"996
[v _i `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 996: uint8_t i;
[; ;lorawan_eu.c: 998: memset (Channels, 0, sizeof(Channels) );
"998
[e ( _memset (3 , , -> &U _Channels `*v -> 0 `i -> # _Channels `ui ]
[; ;lorawan_eu.c: 999: memcpy (Channels, DefaultChannels433, sizeof(DefaultChannels433) );
"999
[e ( _memcpy (3 , , -> &U _Channels `*v -> &U _DefaultChannels433 `*Cv -> # _DefaultChannels433 `ui ]
[; ;lorawan_eu.c: 1000: for (i = 3; i < 16; i++)
"1000
{
[e = _i -> -> 3 `i `uc ]
[e $ < -> _i `i -> 16 `i 1045  ]
[e $U 1046  ]
"1001
[e :U 1045 ]
[; ;lorawan_eu.c: 1001: {
{
[; ;lorawan_eu.c: 1004: Channels[i].dutyCycle = (65535U);
"1004
[e = . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 3 -> 65535 `ui ]
[; ;lorawan_eu.c: 1005: Channels[i].dataRange.value = (255);
"1005
[e = . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 0 -> -> 255 `i `uc ]
"1006
}
"1000
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 16 `i 1045  ]
[e :U 1046 ]
"1006
}
[; ;lorawan_eu.c: 1006: }
[; ;lorawan_eu.c: 1007: }
"1007
[e :UE 1044 ]
}
"1009
[v _UpdateDataRange `(v ~T0 @X0 1 sf2`uc`uc ]
"1010
{
[; ;lorawan_eu.c: 1009: static void UpdateDataRange (uint8_t channelId, uint8_t dataRangeNew)
[; ;lorawan_eu.c: 1010: {
[e :U _UpdateDataRange ]
"1009
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _dataRangeNew `uc ~T0 @X0 1 r2 ]
"1010
[f ]
"1011
[v _i `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1011: uint8_t i;
[; ;lorawan_eu.c: 1014: loRa.minDataRate = 7;
"1014
[e = . _loRa 40 -> -> 7 `i `uc ]
[; ;lorawan_eu.c: 1015: loRa.maxDataRate = 0;
"1015
[e = . _loRa 41 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 1017: Channels[channelId].dataRange.value = dataRangeNew;
"1017
[e = . . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 2 0 _dataRangeNew ]
[; ;lorawan_eu.c: 1018: Channels[channelId].parametersDefined |= 0X02;
"1018
[e =| . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 6 -> -> 2 `i `uc ]
[; ;lorawan_eu.c: 1019: for (i=0; i < loRa.maxChannels; i++)
"1019
{
[e = _i -> -> 0 `i `uc ]
[e $U 1052  ]
"1020
[e :U 1049 ]
[; ;lorawan_eu.c: 1020: {
{
[; ;lorawan_eu.c: 1021: if ( (Channels[i].dataRange.min < loRa.minDataRate) && (Channels[i].status == 1) )
"1021
[e $ ! && < -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 0 `i -> . _loRa 40 `i == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i 1053  ]
[; ;lorawan_eu.c: 1022: {
"1022
{
[; ;lorawan_eu.c: 1023: loRa.minDataRate = Channels[i].dataRange.min;
"1023
[e = . _loRa 40 . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 0 ]
"1024
}
[e :U 1053 ]
[; ;lorawan_eu.c: 1024: }
[; ;lorawan_eu.c: 1025: if ( (Channels[i].dataRange.max > loRa.maxDataRate) && (Channels[i].status == 1) )
"1025
[e $ ! && > -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 1 `i -> . _loRa 41 `i == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i 1054  ]
[; ;lorawan_eu.c: 1026: {
"1026
{
[; ;lorawan_eu.c: 1027: loRa.maxDataRate = Channels[i].dataRange.max;
"1027
[e = . _loRa 41 . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 1 ]
"1028
}
[e :U 1054 ]
"1029
}
"1019
[e ++ _i -> -> 1 `i `uc ]
[e :U 1052 ]
[e $ < -> _i `i -> . _loRa 42 `i 1049  ]
[e :U 1050 ]
"1029
}
[; ;lorawan_eu.c: 1028: }
[; ;lorawan_eu.c: 1029: }
[; ;lorawan_eu.c: 1031: if (loRa.currentDataRate > loRa.maxDataRate)
"1031
[e $ ! > -> . _loRa 28 `i -> . _loRa 41 `i 1055  ]
[; ;lorawan_eu.c: 1032: {
"1032
{
[; ;lorawan_eu.c: 1033: loRa.currentDataRate = loRa.maxDataRate;
"1033
[e = . _loRa 28 . _loRa 41 ]
"1034
}
[e :U 1055 ]
[; ;lorawan_eu.c: 1034: }
[; ;lorawan_eu.c: 1036: if (loRa.currentDataRate < loRa.minDataRate)
"1036
[e $ ! < -> . _loRa 28 `i -> . _loRa 40 `i 1056  ]
[; ;lorawan_eu.c: 1037: {
"1037
{
[; ;lorawan_eu.c: 1038: loRa.currentDataRate = loRa.minDataRate;
"1038
[e = . _loRa 28 . _loRa 40 ]
"1039
}
[e :U 1056 ]
[; ;lorawan_eu.c: 1039: }
[; ;lorawan_eu.c: 1040: }
"1040
[e :UE 1048 ]
}
"1042
[v _UpdateChannelIdStatus `(v ~T0 @X0 1 sf2`uc`uc ]
"1043
{
[; ;lorawan_eu.c: 1042: static void UpdateChannelIdStatus (uint8_t channelId, bool statusNew)
[; ;lorawan_eu.c: 1043: {
[e :U _UpdateChannelIdStatus ]
"1042
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _statusNew `uc ~T0 @X0 1 r2 ]
"1043
[f ]
"1044
[v _i `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1044: uint8_t i;
[; ;lorawan_eu.c: 1046: Channels[channelId].status = statusNew;
"1046
[e = . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 1 _statusNew ]
[; ;lorawan_eu.c: 1047: if(Channels[channelId].status == 0)
"1047
[e $ ! == -> . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 0 `i 1058  ]
[; ;lorawan_eu.c: 1048: {
"1048
{
[; ;lorawan_eu.c: 1050: Channels[channelId].channelTimer = 0;
"1050
[e = . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul ]
"1051
}
[e :U 1058 ]
[; ;lorawan_eu.c: 1051: }
[; ;lorawan_eu.c: 1053: for (i = 0; i < loRa.maxChannels; i++)
"1053
{
[e = _i -> -> 0 `i `uc ]
[e $U 1062  ]
"1054
[e :U 1059 ]
[; ;lorawan_eu.c: 1054: {
{
[; ;lorawan_eu.c: 1055: if ( (Channels[i].dataRange.min < loRa.minDataRate) && (Channels[i].status == 1) )
"1055
[e $ ! && < -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 0 `i -> . _loRa 40 `i == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i 1063  ]
[; ;lorawan_eu.c: 1056: {
"1056
{
[; ;lorawan_eu.c: 1057: loRa.minDataRate = Channels[i].dataRange.min;
"1057
[e = . _loRa 40 . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 0 ]
"1058
}
[e :U 1063 ]
[; ;lorawan_eu.c: 1058: }
[; ;lorawan_eu.c: 1059: if ( (Channels[i].dataRange.max > loRa.maxDataRate) && (Channels[i].status == 1) )
"1059
[e $ ! && > -> . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 1 `i -> . _loRa 41 `i == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i 1064  ]
[; ;lorawan_eu.c: 1060: {
"1060
{
[; ;lorawan_eu.c: 1061: loRa.maxDataRate = Channels[i].dataRange.max;
"1061
[e = . _loRa 41 . . . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 2 1 1 ]
"1062
}
[e :U 1064 ]
"1063
}
"1053
[e ++ _i -> -> 1 `i `uc ]
[e :U 1062 ]
[e $ < -> _i `i -> . _loRa 42 `i 1059  ]
[e :U 1060 ]
"1063
}
[; ;lorawan_eu.c: 1062: }
[; ;lorawan_eu.c: 1063: }
[; ;lorawan_eu.c: 1065: if (loRa.currentDataRate > loRa.maxDataRate)
"1065
[e $ ! > -> . _loRa 28 `i -> . _loRa 41 `i 1065  ]
[; ;lorawan_eu.c: 1066: {
"1066
{
[; ;lorawan_eu.c: 1067: loRa.currentDataRate = loRa.maxDataRate;
"1067
[e = . _loRa 28 . _loRa 41 ]
"1068
}
[e :U 1065 ]
[; ;lorawan_eu.c: 1068: }
[; ;lorawan_eu.c: 1070: if (loRa.currentDataRate < loRa.minDataRate)
"1070
[e $ ! < -> . _loRa 28 `i -> . _loRa 40 `i 1066  ]
[; ;lorawan_eu.c: 1071: {
"1071
{
[; ;lorawan_eu.c: 1072: loRa.currentDataRate = loRa.minDataRate;
"1072
[e = . _loRa 28 . _loRa 40 ]
"1073
}
[e :U 1066 ]
[; ;lorawan_eu.c: 1073: }
[; ;lorawan_eu.c: 1074: }
"1074
[e :UE 1057 ]
}
"1076
[v _ValidateRxOffset `(E6118 ~T0 @X0 1 sf1`uc ]
"1077
{
[; ;lorawan_eu.c: 1076: static LorawanError_t ValidateRxOffset (uint8_t rxOffset)
[; ;lorawan_eu.c: 1077: {
[e :U _ValidateRxOffset ]
"1076
[v _rxOffset `uc ~T0 @X0 1 r1 ]
"1077
[f ]
"1078
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1078: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 1080: if (rxOffset > 5)
"1080
[e $ ! > -> _rxOffset `i -> 5 `i 1068  ]
[; ;lorawan_eu.c: 1081: {
"1081
{
[; ;lorawan_eu.c: 1082: result = INVALID_PARAMETER;
"1082
[e = _result . `E6118 3 ]
"1083
}
[e :U 1068 ]
[; ;lorawan_eu.c: 1083: }
[; ;lorawan_eu.c: 1085: return result;
"1085
[e ) _result ]
[e $UE 1067  ]
[; ;lorawan_eu.c: 1086: }
"1086
[e :UE 1067 ]
}
"1088
[v _ValidateFrequency `(E6118 ~T0 @X0 1 sf1`ul ]
"1089
{
[; ;lorawan_eu.c: 1088: static LorawanError_t ValidateFrequency (uint32_t frequencyNew)
[; ;lorawan_eu.c: 1089: {
[e :U _ValidateFrequency ]
"1088
[v _frequencyNew `ul ~T0 @X0 1 r1 ]
"1089
[f ]
"1090
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1090: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 1092: if(ISM_EU868 == loRa.ismBand)
"1092
[e $ ! == -> . `E6149 0 `i -> . _loRa 11 `i 1070  ]
[; ;lorawan_eu.c: 1093: {
"1093
{
[; ;lorawan_eu.c: 1094: if ( (frequencyNew > 870000000) || (frequencyNew < 863000000) )
"1094
[e $ ! || > _frequencyNew -> -> 870000000 `l `ul < _frequencyNew -> -> 863000000 `l `ul 1071  ]
[; ;lorawan_eu.c: 1095: {
"1095
{
[; ;lorawan_eu.c: 1096: result = INVALID_PARAMETER ;
"1096
[e = _result . `E6118 3 ]
"1097
}
[e :U 1071 ]
"1098
}
[; ;lorawan_eu.c: 1097: }
[; ;lorawan_eu.c: 1098: }
[e $U 1072  ]
"1099
[e :U 1070 ]
[; ;lorawan_eu.c: 1099: else
[; ;lorawan_eu.c: 1100: {
"1100
{
[; ;lorawan_eu.c: 1101: if ( (frequencyNew > 434790000) || (frequencyNew < 433050000) )
"1101
[e $ ! || > _frequencyNew -> -> 434790000 `l `ul < _frequencyNew -> -> 433050000 `l `ul 1073  ]
[; ;lorawan_eu.c: 1102: {
"1102
{
[; ;lorawan_eu.c: 1103: result = INVALID_PARAMETER ;
"1103
[e = _result . `E6118 3 ]
"1104
}
[e :U 1073 ]
"1105
}
[e :U 1072 ]
[; ;lorawan_eu.c: 1104: }
[; ;lorawan_eu.c: 1105: }
[; ;lorawan_eu.c: 1107: return result;
"1107
[e ) _result ]
[e $UE 1069  ]
[; ;lorawan_eu.c: 1108: }
"1108
[e :UE 1069 ]
}
"1110
[v _ValidateDataRange `(E6118 ~T0 @X0 1 sf1`uc ]
"1111
{
[; ;lorawan_eu.c: 1110: static LorawanError_t ValidateDataRange (uint8_t dataRangeNew)
[; ;lorawan_eu.c: 1111: {
[e :U _ValidateDataRange ]
"1110
[v _dataRangeNew `uc ~T0 @X0 1 r1 ]
"1111
[f ]
"1112
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1112: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
"1113
[v _dataRateMax `uc ~T0 @X0 1 a ]
[v _dataRateMin `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1113: uint8_t dataRateMax, dataRateMin;
[; ;lorawan_eu.c: 1115: dataRateMin = dataRangeNew & 0x0F;
"1115
[e = _dataRateMin -> & -> _dataRangeNew `i -> 15 `i `uc ]
[; ;lorawan_eu.c: 1116: dataRateMax = (dataRangeNew & 0xF0) >> (4);
"1116
[e = _dataRateMax -> >> & -> _dataRangeNew `i -> 240 `i -> 4 `i `uc ]
[; ;lorawan_eu.c: 1118: if ( (ValidateDataRate (dataRateMax) != OK) || (ValidateDataRate (dataRateMin) != OK ) || (dataRateMax < dataRateMin) )
"1118
[e $ ! || || != -> ( _ValidateDataRate (1 _dataRateMax `i -> . `E6118 0 `i != -> ( _ValidateDataRate (1 _dataRateMin `i -> . `E6118 0 `i < -> _dataRateMax `i -> _dataRateMin `i 1075  ]
[; ;lorawan_eu.c: 1119: {
"1119
{
[; ;lorawan_eu.c: 1120: result = INVALID_PARAMETER;
"1120
[e = _result . `E6118 3 ]
"1121
}
[e :U 1075 ]
[; ;lorawan_eu.c: 1121: }
[; ;lorawan_eu.c: 1122: return result;
"1122
[e ) _result ]
[e $UE 1074  ]
[; ;lorawan_eu.c: 1123: }
"1123
[e :UE 1074 ]
}
"1125
[v _ValidateChannelId `(E6118 ~T0 @X0 1 sf2`uc`uc ]
"1126
{
[; ;lorawan_eu.c: 1125: static LorawanError_t ValidateChannelId (uint8_t channelId, bool allowedForDefaultChannels)
[; ;lorawan_eu.c: 1126: {
[e :U _ValidateChannelId ]
"1125
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _allowedForDefaultChannels `uc ~T0 @X0 1 r2 ]
"1126
[f ]
"1127
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1127: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 1129: if ( (channelId >= 16) || ( (allowedForDefaultChannels == 0) && (channelId < 3) ) )
"1129
[e $ ! || >= -> _channelId `i -> 16 `i && == -> _allowedForDefaultChannels `i -> 0 `i < -> _channelId `i -> 3 `i 1077  ]
[; ;lorawan_eu.c: 1130: {
"1130
{
[; ;lorawan_eu.c: 1131: result = INVALID_PARAMETER ;
"1131
[e = _result . `E6118 3 ]
"1132
}
[e :U 1077 ]
[; ;lorawan_eu.c: 1132: }
[; ;lorawan_eu.c: 1134: return result;
"1134
[e ) _result ]
[e $UE 1076  ]
[; ;lorawan_eu.c: 1135: }
"1135
[e :UE 1076 ]
}
"1137
[v _ValidateChannelMaskCntl `(E6118 ~T0 @X0 1 sf1`uc ]
"1138
{
[; ;lorawan_eu.c: 1137: static LorawanError_t ValidateChannelMaskCntl (uint8_t channelMaskCntl)
[; ;lorawan_eu.c: 1138: {
[e :U _ValidateChannelMaskCntl ]
"1137
[v _channelMaskCntl `uc ~T0 @X0 1 r1 ]
"1138
[f ]
"1139
[v _result `E6118 ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1139: LorawanError_t result = OK;
[e = _result . `E6118 0 ]
[; ;lorawan_eu.c: 1141: if ( (channelMaskCntl != 0) && (channelMaskCntl != 6) )
"1141
[e $ ! && != -> _channelMaskCntl `i -> 0 `i != -> _channelMaskCntl `i -> 6 `i 1079  ]
[; ;lorawan_eu.c: 1142: {
"1142
{
[; ;lorawan_eu.c: 1143: result = INVALID_PARAMETER;
"1143
[e = _result . `E6118 3 ]
"1144
}
[e :U 1079 ]
[; ;lorawan_eu.c: 1144: }
[; ;lorawan_eu.c: 1146: return result;
"1146
[e ) _result ]
[e $UE 1078  ]
[; ;lorawan_eu.c: 1147: }
"1147
[e :UE 1078 ]
}
"1149
[v _EnableChannels `(v ~T0 @X0 1 sf2`ui`uc ]
"1150
{
[; ;lorawan_eu.c: 1149: static void EnableChannels (uint16_t channelMask, uint8_t channelMaskCntl)
[; ;lorawan_eu.c: 1150: {
[e :U _EnableChannels ]
"1149
[v _channelMask `ui ~T0 @X0 1 r1 ]
[v _channelMaskCntl `uc ~T0 @X0 1 r2 ]
"1150
[f ]
[; ;lorawan_eu.c: 1151: EnableChannels1 (channelMask, channelMaskCntl, 0, 16);
"1151
[e ( _EnableChannels1 (4 , , , _channelMask _channelMaskCntl -> -> 0 `i `uc -> -> 16 `i `uc ]
[; ;lorawan_eu.c: 1152: }
"1152
[e :UE 1080 ]
}
"1154
[v _UpdateFrequency `(v ~T0 @X0 1 sf2`uc`ul ]
"1155
{
[; ;lorawan_eu.c: 1154: static void UpdateFrequency (uint8_t channelId, uint32_t frequencyNew )
[; ;lorawan_eu.c: 1155: {
[e :U _UpdateFrequency ]
"1154
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _frequencyNew `ul ~T0 @X0 1 r2 ]
"1155
[f ]
[; ;lorawan_eu.c: 1156: Channels[channelId].frequency = frequencyNew;
"1156
[e = . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 0 _frequencyNew ]
[; ;lorawan_eu.c: 1157: Channels[channelId].parametersDefined |= 0X01;
"1157
[e =| . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 6 -> -> 1 `i `uc ]
[; ;lorawan_eu.c: 1158: }
"1158
[e :UE 1081 ]
}
"1160
[v _UpdateDutyCycle `(v ~T0 @X0 1 sf2`uc`ui ]
"1161
{
[; ;lorawan_eu.c: 1160: static void UpdateDutyCycle (uint8_t channelId, uint16_t dutyCycleNew)
[; ;lorawan_eu.c: 1161: {
[e :U _UpdateDutyCycle ]
"1160
[v _channelId `uc ~T0 @X0 1 r1 ]
[v _dutyCycleNew `ui ~T0 @X0 1 r2 ]
"1161
[f ]
[; ;lorawan_eu.c: 1162: Channels[channelId].dutyCycle = dutyCycleNew;
"1162
[e = . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 3 _dutyCycleNew ]
[; ;lorawan_eu.c: 1163: Channels[channelId].parametersDefined |= 0x04;
"1163
[e =| . *U + &U _Channels * -> _channelId `ux -> -> # *U &U _Channels `ui `ux 6 -> -> 4 `i `uc ]
[; ;lorawan_eu.c: 1164: }
"1164
[e :UE 1082 ]
}
"1166
[v _ValidateChannelMask `(E6118 ~T0 @X0 1 sf1`ui ]
"1167
{
[; ;lorawan_eu.c: 1166: static LorawanError_t ValidateChannelMask (uint16_t channelMask)
[; ;lorawan_eu.c: 1167: {
[e :U _ValidateChannelMask ]
"1166
[v _channelMask `ui ~T0 @X0 1 r1 ]
"1167
[f ]
"1168
[v _i `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1168: uint8_t i = 0;
[e = _i -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 1170: if(channelMask != 0x0000U)
"1170
[e $ ! != _channelMask -> 0 `ui 1084  ]
[; ;lorawan_eu.c: 1171: {
"1171
{
[; ;lorawan_eu.c: 1172: for (i = 0; i < 16; i++)
"1172
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 16 `i 1085  ]
[e $U 1086  ]
"1173
[e :U 1085 ]
[; ;lorawan_eu.c: 1173: {
{
[; ;lorawan_eu.c: 1174: if ( ( (channelMask & (1 << (0))) == (1 << (0))) && ( (Channels[i].parametersDefined & (0X01 | 0X02 | 0x04) ) != (0X01 | 0X02 | 0x04) ) )
"1174
[e $ ! && == & _channelMask -> << -> 1 `i -> 0 `i `ui -> << -> 1 `i -> 0 `i `ui != & -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 6 `i | | -> 1 `i -> 2 `i -> 4 `i | | -> 1 `i -> 2 `i -> 4 `i 1088  ]
[; ;lorawan_eu.c: 1175: {
"1175
{
[; ;lorawan_eu.c: 1176: return INVALID_PARAMETER;
"1176
[e ) . `E6118 3 ]
[e $UE 1083  ]
"1177
}
[; ;lorawan_eu.c: 1177: }
[e $U 1089  ]
"1178
[e :U 1088 ]
[; ;lorawan_eu.c: 1178: else
[; ;lorawan_eu.c: 1179: {
"1179
{
[; ;lorawan_eu.c: 1180: channelMask = channelMask >> (1);
"1180
[e = _channelMask >> _channelMask -> 1 `i ]
"1181
}
[e :U 1089 ]
"1182
}
"1172
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 16 `i 1085  ]
[e :U 1086 ]
"1182
}
[; ;lorawan_eu.c: 1181: }
[; ;lorawan_eu.c: 1182: }
[; ;lorawan_eu.c: 1184: return OK;
"1184
[e ) . `E6118 0 ]
[e $UE 1083  ]
"1185
}
[; ;lorawan_eu.c: 1185: }
[e $U 1090  ]
"1186
[e :U 1084 ]
[; ;lorawan_eu.c: 1186: else
[; ;lorawan_eu.c: 1187: {
"1187
{
[; ;lorawan_eu.c: 1189: return INVALID_PARAMETER;
"1189
[e ) . `E6118 3 ]
[e $UE 1083  ]
"1190
}
[e :U 1090 ]
[; ;lorawan_eu.c: 1190: }
[; ;lorawan_eu.c: 1191: }
"1191
[e :UE 1083 ]
}
"1193
[v _EnableChannels1 `(v ~T0 @X0 1 sf4`ui`uc`uc`uc ]
"1194
{
[; ;lorawan_eu.c: 1193: static void EnableChannels1 (uint16_t channelMask, uint8_t channelMaskCntl, uint8_t channelIndexMin, uint8_t channelIndexMax)
[; ;lorawan_eu.c: 1194: {
[e :U _EnableChannels1 ]
"1193
[v _channelMask `ui ~T0 @X0 1 r1 ]
[v _channelMaskCntl `uc ~T0 @X0 1 r2 ]
[v _channelIndexMin `uc ~T0 @X0 1 r3 ]
[v _channelIndexMax `uc ~T0 @X0 1 r4 ]
"1194
[f ]
"1195
[v _i `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1195: uint8_t i;
[; ;lorawan_eu.c: 1197: if (channelMaskCntl == 6)
"1197
[e $ ! == -> _channelMaskCntl `i -> 6 `i 1092  ]
[; ;lorawan_eu.c: 1198: {
"1198
{
[; ;lorawan_eu.c: 1199: for ( i = channelIndexMin; i < channelIndexMax; i++ )
"1199
{
[e = _i _channelIndexMin ]
[e $U 1096  ]
"1200
[e :U 1093 ]
[; ;lorawan_eu.c: 1200: {
{
[; ;lorawan_eu.c: 1201: UpdateChannelIdStatus (i, 1);
"1201
[e ( _UpdateChannelIdStatus (2 , _i -> -> 1 `i `uc ]
"1202
}
"1199
[e ++ _i -> -> 1 `i `uc ]
[e :U 1096 ]
[e $ < -> _i `i -> _channelIndexMax `i 1093  ]
[e :U 1094 ]
"1202
}
"1203
}
[; ;lorawan_eu.c: 1202: }
[; ;lorawan_eu.c: 1203: }
[e $U 1097  ]
"1204
[e :U 1092 ]
[; ;lorawan_eu.c: 1204: else if (channelMaskCntl == 0)
[e $ ! == -> _channelMaskCntl `i -> 0 `i 1098  ]
[; ;lorawan_eu.c: 1205: {
"1205
{
[; ;lorawan_eu.c: 1206: for ( i = channelIndexMin; i < channelIndexMax; i++ )
"1206
{
[e = _i _channelIndexMin ]
[e $U 1102  ]
"1207
[e :U 1099 ]
[; ;lorawan_eu.c: 1207: {
{
[; ;lorawan_eu.c: 1208: if ((channelMask & (1 << (0))) == (1 << (0)))
"1208
[e $ ! == & _channelMask -> << -> 1 `i -> 0 `i `ui -> << -> 1 `i -> 0 `i `ui 1103  ]
[; ;lorawan_eu.c: 1209: {
"1209
{
[; ;lorawan_eu.c: 1210: UpdateChannelIdStatus (i, 1);
"1210
[e ( _UpdateChannelIdStatus (2 , _i -> -> 1 `i `uc ]
"1211
}
[; ;lorawan_eu.c: 1211: }
[e $U 1104  ]
"1212
[e :U 1103 ]
[; ;lorawan_eu.c: 1212: else
[; ;lorawan_eu.c: 1213: {
"1213
{
[; ;lorawan_eu.c: 1214: UpdateChannelIdStatus (i, 0);
"1214
[e ( _UpdateChannelIdStatus (2 , _i -> -> 0 `i `uc ]
"1215
}
[e :U 1104 ]
[; ;lorawan_eu.c: 1215: }
[; ;lorawan_eu.c: 1216: channelMask = channelMask >> (1);
"1216
[e = _channelMask >> _channelMask -> 1 `i ]
"1217
}
"1206
[e ++ _i -> -> 1 `i `uc ]
[e :U 1102 ]
[e $ < -> _i `i -> _channelIndexMax `i 1099  ]
[e :U 1100 ]
"1217
}
"1218
}
[e :U 1098 ]
"1219
[e :U 1097 ]
[; ;lorawan_eu.c: 1217: }
[; ;lorawan_eu.c: 1218: }
[; ;lorawan_eu.c: 1219: }
[e :UE 1091 ]
}
"1221
[v _DutyCycleCallback `(v ~T0 @X0 1 sf1`uc ]
"1222
{
[; ;lorawan_eu.c: 1221: static void DutyCycleCallback (uint8_t param)
[; ;lorawan_eu.c: 1222: {
[e :U _DutyCycleCallback ]
"1221
[v _param `uc ~T0 @X0 1 r1 ]
"1222
[f ]
"1223
[v _minim `ul ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1223: uint32_t minim = (4294967295UL);
[e = _minim -> 4294967295 `ul ]
"1224
[v _found `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1224: bool found = 0;
[e = _found -> -> 0 `i `uc ]
"1225
[v _i `uc ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1225: uint8_t i;
[; ;lorawan_eu.c: 1227: for (i=0; i < 16; i++)
"1227
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 16 `i 1106  ]
[e $U 1107  ]
"1228
[e :U 1106 ]
[; ;lorawan_eu.c: 1228: {
{
[; ;lorawan_eu.c: 1230: if ((Channels[i].status == 1) && ( Channels[i].channelTimer != 0 ))
"1230
[e $ ! && == -> . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 1 `i -> 1 `i != . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul 1109  ]
[; ;lorawan_eu.c: 1231: {
"1231
{
[; ;lorawan_eu.c: 1232: if ( Channels[i].channelTimer > loRa.lastTimerValue )
"1232
[e $ ! > . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 . _loRa 15 1110  ]
[; ;lorawan_eu.c: 1233: {
"1233
{
[; ;lorawan_eu.c: 1234: Channels[i].channelTimer = Channels[i].channelTimer - loRa.lastTimerValue;
"1234
[e = . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 - . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 . _loRa 15 ]
"1235
}
[; ;lorawan_eu.c: 1235: }
[e $U 1111  ]
"1236
[e :U 1110 ]
[; ;lorawan_eu.c: 1236: else
[; ;lorawan_eu.c: 1237: {
"1237
{
[; ;lorawan_eu.c: 1238: Channels[i].channelTimer = 0;
"1238
[e = . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul ]
"1239
}
[e :U 1111 ]
[; ;lorawan_eu.c: 1239: }
[; ;lorawan_eu.c: 1240: if ( (Channels[i].channelTimer <= minim) && (Channels[i].channelTimer != 0) )
"1240
[e $ ! && <= . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 _minim != . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 -> -> -> 0 `i `l `ul 1112  ]
[; ;lorawan_eu.c: 1241: {
"1241
{
[; ;lorawan_eu.c: 1242: minim = Channels[i].channelTimer;
"1242
[e = _minim . *U + &U _Channels * -> _i `ux -> -> # *U &U _Channels `ui `ux 4 ]
[; ;lorawan_eu.c: 1243: found = 1;
"1243
[e = _found -> -> 1 `i `uc ]
"1244
}
[e :U 1112 ]
"1245
}
[e :U 1109 ]
"1246
}
"1227
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 16 `i 1106  ]
[e :U 1107 ]
"1246
}
[; ;lorawan_eu.c: 1244: }
[; ;lorawan_eu.c: 1245: }
[; ;lorawan_eu.c: 1246: }
[; ;lorawan_eu.c: 1247: if ( found == 1 )
"1247
[e $ ! == -> _found `i -> 1 `i 1113  ]
[; ;lorawan_eu.c: 1248: {
"1248
{
[; ;lorawan_eu.c: 1249: loRa.lastTimerValue = minim;
"1249
[e = . _loRa 15 _minim ]
[; ;lorawan_eu.c: 1250: SwTimerSetTimeout (loRa.dutyCycleTimerId, ((minim) < 0x000FFFFFUL ? ( (((uint32_t)(minim)) << (12)) / 125UL ) : ( (((uint32_t)(minim)) / 125UL) << (12) ) ));
"1250
[e ( _SwTimerSetTimeout (2 , . _loRa 38 ? < _minim -> 1048575 `ul : / << _minim -> 12 `i -> 125 `ul << / _minim -> 125 `ul -> 12 `i ]
[; ;lorawan_eu.c: 1251: SwTimerStart (loRa.dutyCycleTimerId);
"1251
[e ( _SwTimerStart (1 . _loRa 38 ]
"1252
}
[e :U 1113 ]
[; ;lorawan_eu.c: 1252: }
[; ;lorawan_eu.c: 1253: }
"1253
[e :UE 1105 ]
}
"1255
[v _ConfigureRadioTx `(v ~T0 @X0 1 sf2`uc`ul ]
"1256
{
[; ;lorawan_eu.c: 1255: static void ConfigureRadioTx(uint8_t dataRate, uint32_t freq)
[; ;lorawan_eu.c: 1256: {
[e :U _ConfigureRadioTx ]
"1255
[v _dataRate `uc ~T0 @X0 1 r1 ]
[v _freq `ul ~T0 @X0 1 r2 ]
"1256
[f ]
"1257
[v _txPower `c ~T0 @X0 1 a ]
[; ;lorawan_eu.c: 1257: int8_t txPower;
[; ;lorawan_eu.c: 1259: ConfigureRadio(dataRate, freq);
"1259
[e ( _ConfigureRadio (2 , _dataRate _freq ]
[; ;lorawan_eu.c: 1261: if (ISM_EU868 == loRa.ismBand)
"1261
[e $ ! == -> . `E6149 0 `i -> . _loRa 11 `i 1115  ]
[; ;lorawan_eu.c: 1262: {
"1262
{
[; ;lorawan_eu.c: 1263: txPower = txPower868[loRa.txPower];
"1263
[e = _txPower *U + &U _txPower868 * -> . _loRa 30 `ux -> -> # *U &U _txPower868 `ui `ux ]
"1264
}
[; ;lorawan_eu.c: 1264: }
[e $U 1116  ]
"1265
[e :U 1115 ]
[; ;lorawan_eu.c: 1265: else
[; ;lorawan_eu.c: 1266: {
"1266
{
[; ;lorawan_eu.c: 1267: txPower = txPower868[loRa.txPower];
"1267
[e = _txPower *U + &U _txPower868 * -> . _loRa 30 `ux -> -> # *U &U _txPower868 `ui `ux ]
"1268
}
[e :U 1116 ]
[; ;lorawan_eu.c: 1268: }
[; ;lorawan_eu.c: 1270: RADIO_SetOutputPower (txPower);
"1270
[e ( _RADIO_SetOutputPower (1 _txPower ]
[; ;lorawan_eu.c: 1272: RADIO_SetCRC(1);
"1272
[e ( _RADIO_SetCRC (1 -> -> 1 `i `uc ]
[; ;lorawan_eu.c: 1273: RADIO_SetIQInverted(0);
"1273
[e ( _RADIO_SetIQInverted (1 -> -> 0 `i `uc ]
[; ;lorawan_eu.c: 1274: }
"1274
[e :UE 1114 ]
}
