library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity UART is
    port(
	baudRtClk	    : in std_logic;			    			-- clock running at X2 the baud rate clock
	rst			    : in std_logic;			    			-- async reset
	RxD				: in std_logic;							-- serial input for the UART
	TxD				: out std_logic;						-- output from the UART
	inputData		: in std_logic_vector(7 downto 0);		-- 8-bit input data
	TxEnable		: in std_logic;							-- start sending
	TxActive		: out std_logic;						-- sending is active

	outputData		: out std_logic_vector(7 downto 0);		-- 8-bit data that was received
	RxActive		: out std_logic;						-- new data is available
	RxClearFlag		: in std_logic;							-- reset the above flag
    );
end UART;

architecture default of UART is
    type txState is ( IDLE, SENDING );
	signal txCurrent: txState;
	signal outputBuffer : std_logic_vector(9 downto 0);
	signal txBitCtr : unsigned(3 downto 0);
	signal txClkDivCtr : unsigned(3 downto 0);
begin

	-- UART TX MODULE --
	process(baudRtClk, rst)
	begin
		if(rst = '1') then
			txCurrent	<= IDLE;
			TxActive	<= '0';
			TxD			<= '1';
		elsif (clk'event and clk = '1') then
			case txCurrent is
				when IDLE =>
					if(TxEnable = '1') then
						outputBuffer = '1' & inputData & '0';
					end if;	
				when SENDING =>
			end case;
		end if;
	end process;
end architecture;
