/**
 * \file hw_chipdb_baseaddr.c
 *
 * \brief   Base addresses of all the modules in SoC as seen by MPU
 *          There is one hw_chipdb_baseaddr.c file per processing unit in the
 *          SoC. It is the users' responsibility to include the right
 *          base address file.
 *
 *   WARNING: THIS IS AN AUTOGENERATED FILE. DO NOT MODIFY !!!
 *
 * \version 0.0 (Aug 2013) : [AE] First version
 *
 */

/*
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 */

/*
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */
#include "types.h"
#include "hw_types.h"
#include "chipdb.h"
#include "chipdb_defs.h"
#include "hw_am43xx_chipdb.h"
#include "am437x.h"

/* ========================================================================== */
/*                           Macros & Typedefs                                */
/* ========================================================================== */

/**
 *
 * \brief Base address table.
 *
 *        This Table is auto-generted
 *
 */
const uint32_t gChipDBBaseAddrTable[CHIPDB_RESOURCE_COUNT] =
{
    /*
    baseaddr_of_res0,
    baseaddr_of_res1,
    baseaddr_of_res2,
    baseaddr_of_res3,
    baseaddr_of_res4,
    ...
    */
    0x48240100, /* MPU_CORE */
    0x0,
    SOC_DSS_TOP_REG,  /* DSS */
    SOC_EMIF_ADDRSP0_REG,
    SOC_GPMC_CONFIG_REG,
    SOC_DCAN0_REG,
    SOC_DCAN1_REG,
    SOC_GPIO0_REG,    /* GPIO0 */
    SOC_GPIO1_REG,    /* GPIO1 */
    SOC_GPIO2_REG,    /* GPIO2 */
    SOC_GPIO3_REG,    /* GPIO3 */ /* 10 */
    SOC_GPIO4_REG,    /* GPIO4 */
    SOC_GPIO5_REG,    /* GPIO5 */
    SOC_I2C0_REG,     /* I2C 0 */
    SOC_I2C1_REG,     /* I2C 1 */
    SOC_I2C2_REG,     /* I2C 2 */
    SOC_MCASP0_CFG_REG,
    SOC_MCASP1_CFG_REG,
    0x48380000, /* USB0 */
    0x483C0000, /* USB1 */
    SOC_MCSPI0_REG, /* 20 */
    SOC_MCSPI1_REG,
    SOC_MCSPI2_REG,
    SOC_MCSPI3_REG,
    SOC_MCSPI4_REG,
    SOC_QSPI_REG,      /* QSPI */
    SOC_UART0_REG,     /* UART0 */
    SOC_UART1_REG,     /* UART1 */
    SOC_UART2_REG,     /* UART2 */
    SOC_UART3_REG,     /* UART3 */
    SOC_UART4_REG,     /* UART4 */ /* 30 */
    SOC_UART5_REG,     /* UART5 */
    SOC_PWMSS0_REG,
    SOC_PWMSS1_REG,
    SOC_PWMSS2_REG,
    SOC_PWMSS3_REG,
    SOC_PWMSS4_REG,
    SOC_PWMSS5_REG,
    SOC_SPINLOCK_REG,
    SOC_HDQ1W_REG,
    SOC_AES_ADDRSP0_REG,  /* AES */ /* 40 */
    SOC_RNG_REG,       /* RNG */
    SOC_PKA_REG,       /* PKA */
    SOC_MPU_SCU_REG,   /* SCU */
    SOC_CRYPTODMA_REG, /* CRYPTODMA */
    SOC_DES_ADDRSP0_REG, /* DES */
    SOC_SHA_ADDRSP0_REG,    /* SHA */
    SOC_MAGCARD_REG,   /* ADC1*/
    SOC_GFX_REG,
    SOC_EDMA3CC_REG,
    SOC_EDMA3TC0_REG, /* 50 */
    SOC_EDMA3TC1_REG,
    SOC_EDMA3TC2_REG,
    SOC_OTFA_REG,
    SOC_TPMSS_BBD_CFG_INST_0_REG,
    SOC_VPFE0_REG,
    SOC_VPFE1_REG,
    SOC_ISS_REG, /* CPSW */
    SOC_USIM0_REG,
    SOC_USIM1_REG,
    SOC_ADC_TSC_REG, /* ADC0 */ /* 60 */
    SOC_MMCSD0_REG,
    SOC_MMCSD1_REG,
    SOC_MMCSD2_REG,
    SOC_DMTIMER0_REG,
    0x0, /* DMTIMER1 is a ms timer */
    SOC_DMTIMER2_REG,
    SOC_DMTIMER3_REG,
    SOC_DMTIMER4_REG,
    SOC_DMTIMER5_REG,
    SOC_DMTIMER6_REG, /* 70 */
    SOC_DMTIMER7_REG,
    SOC_DMTIMER8_REG,
    SOC_DMTIMER9_REG,
    SOC_DMTIMER10_REG,
    SOC_DMTIMER11_REG,
    SOC_DMTIMER1_1MS_REG,
    SOC_WDT0_REG,
    SOC_WDT1_REG,
    SOC_L3F_CFG_REG,
    SOC_L3S_CFG_REG, /* 80 */
    SOC_MAILBOX0_REG,
    SOC_OCP_WP_NOC_REG,
    SOC_OCP_SOCKET_PRM_REG, /* PRCM */
    SOC_SMARTREFLEX0_REG,
    SOC_SMARTREFLEX1_REG,
    SOC_RTCSS_REG,
    0x54440000, /* PRU_ICSS0 */
    0x54400000, /* PRU_ICSS1 */
    SOC_CONTROL_MODULE_REG,
    SOC_DEBUGSS_REG, /* 90 */
    SOC_OCMCRAM_REG,
    0x0, /* TBD: RTC? */
    SOC_SYNCTIMER_REG,
    SOC_ERMC_REG,
    SOC_ELM_REG,
    SOC_EMIF_FW_REG,
    SOC_GPMC_FW_REG,
    SOC_OCMCRAM_FW_REG,
    SOC_GFX_FW_REG,
    SOC_MMCSD2_FW_REG, /* 100 */
    SOC_MCASP0_FW_REG,
    SOC_MCASP1_FW_REG,
    SOC_EDMA3TC_FW_REG,
    SOC_QSPI_FW_REG,
    SOC_PRU_ICSS_FW_REG,
    SOC_EDMA3CC_FW_REG,
    SOC_DEBUGSS_FW_REG,
    SOC_AES_FW_REG,
    SOC_DES_FW_REG,
    SOC_SHA_FW_REG, /* 110 */
    SOC_ADC_TSC_FW_REG, /* ADC0_FW */
    SOC_MAGCARD_FW_REG, /* ADC1_FW */
    SOC_MPU_L2_CACHE_FW_REG,
    SOC_MPU_CMU_REG,
    SOC_A2OCMURR_REG, /* MPU_AXI2OCP */
    SOC_P1500_REG,
    0x0, /* WKUP_PROC? */
    SOC_WKUP_PROC_UMEM_L4_REG, /* WKUP_PROC_UMEM */
    SOC_WKUP_PROC_DMEM_L4_REG, /* WKUP_PROC_DMEM */
    0x0, /* WKUP_PROC_BIT_BAND_REG? */ /* 120 */
    0x0, /* WKUP_PROC_NVIC? */
    0x0, /* WKUP_PROC_ROM_TAB? */
    SOC_MPU_ROM_SECURE_REG,
    SOC_MPU_ROM_PUBLIC_REG,
    SOC_MPU_SRAM_REG,
    SOC_MPU_L2_CACHE_REG,
    0x0, /* MPU_INTC? */
    0x0, /* MPU_SS_CFG? */
    SOC_MPU_PL310_REG,
    SOC_MPU_SCM_REG, /* 130 */
    SOC_MPU_WAKEUP_GEN_REG,
    SOC_PRU_ICSS0_U_DATA_RAM0, /* PRUSS0_DATARAM0 */
    SOC_PRU_ICSS1_U_DATA_RAM0, /* PRUSS1_DATARAM0 */
    SOC_PRU_ICSS0_U_DATA_RAM1, /* PRUSS0_DATARAM1 */
    SOC_PRU_ICSS1_U_DATA_RAM1, /* PRUSS1_DATARAM1 */
    SOC_PRU_ICSS0_U_SHARED_RAM, /* PRUSS0_SHARED_RAM */
    SOC_PRU_ICSS1_U_SHARED_RAM, /* PRUSS1_SHARED_RAM */
    SOC_PRU_ICSS0_U_IEP_REG, /* PRUSS0_IEP_REG */
    SOC_PRU_ICSS1_U_IEP_REG, /* PRUSS1_IEP_REG */
    SOC_PRU_ICSS0_U_MII_MDIO_REG, /* PRUSS0_MII_MDIO */
    SOC_PRU_ICSS1_U_MII_MDIO_REG, /* PRUSS1_MII_MDIO */

    SOC_PRU_ICSS0_U_INTC_REG,
    SOC_PRU_ICSS1_U_INTC_REG,
    SOC_PRU_ICSS0_U_PRU0_CTRL_REG,
    SOC_PRU_ICSS1_U_PRU0_CTRL_REG,
    SOC_PRU_ICSS0_U_PRU1_CTRL_REG,
    SOC_PRU_ICSS1_U_PRU1_CTRL_REG,
    SOC_PRU_ICSS0_U_PRU0_DEBUG_REG,
    SOC_PRU_ICSS1_U_PRU0_DEBUG_REG,
    SOC_PRU_ICSS0_U_PRU1_DEBUG_REG,
    SOC_PRU_ICSS1_U_PRU1_DEBUG_REG,
    SOC_PRU_ICSS0_U_CFG_REG,
    SOC_PRU_ICSS1_U_CFG_REG,
    SOC_PRU_ICSS0_U_UART_REG,
    SOC_PRU_ICSS1_U_UART_REG,
    SOC_PRU_ICSS0_U_ECAP_REG,
    SOC_PRU_ICSS1_U_ECAP_REG,
    SOC_PRU_ICSS0_U_MII_RT_CFG_REG,
    SOC_PRU_ICSS1_U_MII_RT_CFG_REG,
};
