Information: Updating design information... (UID-85)
 
****************************************
Report : area
Design : FA
Version: X-2005.09
Date   : Wed Mar 11 17:54:18 2015
****************************************

Library(s) Used:

    ece451_cells (File: /cad2/ece451/synopsys/ece451_cells.db)

Number of ports:                6
Number of nets:                18
Number of cells:               12
Number of references:           7

Combinational area:        582.119995
Noncombinational area:    1428.839966
Net Interconnect area:       0.275656  

Total cell area:          2010.959961
Total area:               2011.235596
1
design_analyzer>  
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FA
Version: X-2005.09
Date   : Wed Mar 11 17:54:18 2015
****************************************

Operating Conditions: nom_pvt   Library: ece451_cells
Wire Load Model Mode: top

  Startpoint: b_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: carry_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FA                 q35_27k               ece451_cells

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  b_reg/C (fdp2)                           0.00       0.00 r
  b_reg/NQ (fdp2)                          0.76       0.76 f
  U855/NQ (na2p1)                          0.20       0.96 r
  U859/NQ (na2p1)                          0.15       1.11 f
  U858/NQ (na2p1)                          0.17       1.28 r
  carry_out_reg/D (fdp1)                   0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                    1.38       1.38
  clock network delay (ideal)              0.00       1.38
  carry_out_reg/C (fdp1)                   0.00       1.38 r
  library setup time                      -0.09       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
design_analyzer> 