
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (149 537)  (149 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 3)  (205 530)  (205 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (4 3)  (250 530)  (250 530)  routing T_5_33.span12_vert_18 <X> T_5_33.lc_trk_g0_2
 (6 3)  (252 530)  (252 530)  routing T_5_33.span12_vert_18 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (311 537)  (311 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (14 1)  (432 529)  (432 529)  routing T_8_33.span4_horz_l_12 <X> T_8_33.span4_horz_r_0
 (0 2)  (419 531)  (419 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (14 0)  (582 528)  (582 528)  routing T_11_33.span4_horz_l_12 <X> T_11_33.span4_vert_1
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (14 1)  (636 529)  (636 529)  routing T_12_33.span4_horz_l_12 <X> T_12_33.span4_horz_r_0
 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (14 1)  (852 529)  (852 529)  routing T_16_33.span4_horz_l_12 <X> T_16_33.span4_horz_r_0
 (5 4)  (833 532)  (833 532)  routing T_16_33.span12_vert_5 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (836 532)  (836 532)  routing T_16_33.span12_vert_5 <X> T_16_33.lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (836 533)  (836 533)  routing T_16_33.span12_vert_5 <X> T_16_33.lc_trk_g0_5
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0



IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 13)  (890 541)  (890 541)  routing T_17_33.span4_horz_r_4 <X> T_17_33.lc_trk_g1_4
 (5 13)  (891 541)  (891 541)  routing T_17_33.span4_horz_r_4 <X> T_17_33.lc_trk_g1_4
 (7 13)  (893 541)  (893 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0



IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 10)  (1420 539)  (1420 539)  routing T_27_33.span12_vert_11 <X> T_27_33.lc_trk_g1_3
 (7 10)  (1421 539)  (1421 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (13 3)  (1491 530)  (1491 530)  routing T_28_33.span4_vert_31 <X> T_28_33.span4_horz_r_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (6 6)  (1474 535)  (1474 535)  routing T_28_33.span4_vert_15 <X> T_28_33.lc_trk_g0_7
 (7 6)  (1475 535)  (1475 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1476 535)  (1476 535)  routing T_28_33.span4_vert_15 <X> T_28_33.lc_trk_g0_7
 (8 7)  (1476 534)  (1476 534)  routing T_28_33.span4_vert_15 <X> T_28_33.lc_trk_g0_7
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (4 10)  (1526 539)  (1526 539)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g1_2
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (4 11)  (1526 538)  (1526 538)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g1_2
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1527 540)  (1527 540)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g1_5
 (7 12)  (1529 540)  (1529 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1530 541)  (1530 541)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g1_5
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (5 0)  (1635 528)  (1635 528)  routing T_31_33.span4_horz_r_1 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (8 1)  (1638 529)  (1638 529)  routing T_31_33.span4_horz_r_1 <X> T_31_33.lc_trk_g0_1
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (6 8)  (1636 536)  (1636 536)  routing T_31_33.span12_vert_17 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (8 9)  (1638 537)  (1638 537)  routing T_31_33.span12_vert_17 <X> T_31_33.lc_trk_g1_1
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_28_31

 (9 11)  (1465 507)  (1465 507)  routing T_28_31.sp4_v_b_11 <X> T_28_31.sp4_v_t_42
 (10 11)  (1466 507)  (1466 507)  routing T_28_31.sp4_v_b_11 <X> T_28_31.sp4_v_t_42


LogicTile_29_31

 (19 6)  (1529 502)  (1529 502)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_5_30

 (3 14)  (237 494)  (237 494)  routing T_5_30.sp12_v_b_1 <X> T_5_30.sp12_v_t_22


LogicTile_6_30

 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (3 5)  (399 485)  (399 485)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_h_r_0


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_16_30

 (2 8)  (818 488)  (818 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_30

 (4 4)  (986 484)  (986 484)  routing T_19_30.sp4_h_l_44 <X> T_19_30.sp4_v_b_3
 (6 4)  (988 484)  (988 484)  routing T_19_30.sp4_h_l_44 <X> T_19_30.sp4_v_b_3
 (5 5)  (987 485)  (987 485)  routing T_19_30.sp4_h_l_44 <X> T_19_30.sp4_v_b_3


LogicTile_20_30

 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_l_23 <X> T_20_30.sp12_v_b_0


LogicTile_24_30

 (12 0)  (1264 480)  (1264 480)  routing T_24_30.sp4_v_b_2 <X> T_24_30.sp4_h_r_2
 (11 1)  (1263 481)  (1263 481)  routing T_24_30.sp4_v_b_2 <X> T_24_30.sp4_h_r_2


LogicTile_28_30

 (12 3)  (1468 483)  (1468 483)  routing T_28_30.sp4_h_l_39 <X> T_28_30.sp4_v_t_39


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


LogicTile_32_30

 (3 0)  (1675 480)  (1675 480)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0
 (3 1)  (1675 481)  (1675 481)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (1737 482)  (1737 482)  routing T_33_30.span4_vert_b_1 <X> T_33_30.span4_vert_t_13
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_3_29

 (9 4)  (135 468)  (135 468)  routing T_3_29.sp4_v_t_41 <X> T_3_29.sp4_h_r_4


LogicTile_6_29

 (9 4)  (297 468)  (297 468)  routing T_6_29.sp4_v_t_41 <X> T_6_29.sp4_h_r_4


LogicTile_7_29

 (8 4)  (350 468)  (350 468)  routing T_7_29.sp4_h_l_41 <X> T_7_29.sp4_h_r_4


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_10_29

 (8 13)  (500 477)  (500 477)  routing T_10_29.sp4_h_l_41 <X> T_10_29.sp4_v_b_10
 (9 13)  (501 477)  (501 477)  routing T_10_29.sp4_h_l_41 <X> T_10_29.sp4_v_b_10
 (10 13)  (502 477)  (502 477)  routing T_10_29.sp4_h_l_41 <X> T_10_29.sp4_v_b_10


LogicTile_11_29

 (8 5)  (554 469)  (554 469)  routing T_11_29.sp4_v_t_36 <X> T_11_29.sp4_v_b_4
 (10 5)  (556 469)  (556 469)  routing T_11_29.sp4_v_t_36 <X> T_11_29.sp4_v_b_4
 (8 13)  (554 477)  (554 477)  routing T_11_29.sp4_h_l_41 <X> T_11_29.sp4_v_b_10
 (9 13)  (555 477)  (555 477)  routing T_11_29.sp4_h_l_41 <X> T_11_29.sp4_v_b_10
 (10 13)  (556 477)  (556 477)  routing T_11_29.sp4_h_l_41 <X> T_11_29.sp4_v_b_10


LogicTile_15_29

 (3 12)  (765 476)  (765 476)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_r_1
 (3 13)  (765 477)  (765 477)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_r_1


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_22_29

 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0


LogicTile_26_29

 (2 14)  (1350 478)  (1350 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_29

 (8 15)  (1518 479)  (1518 479)  routing T_29_29.sp4_h_l_47 <X> T_29_29.sp4_v_t_47


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (3 14)  (1621 478)  (1621 478)  routing T_31_29.sp12_v_b_1 <X> T_31_29.sp12_v_t_22


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


LogicTile_29_28

 (5 8)  (1515 456)  (1515 456)  routing T_29_28.sp4_v_t_43 <X> T_29_28.sp4_h_r_6


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0

 (12 12)  (1738 460)  (1738 460)  routing T_33_28.span4_horz_43 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (5 14)  (12 446)  (12 446)  routing T_0_27.span4_horz_23 <X> T_0_27.lc_trk_g1_7
 (6 14)  (11 446)  (11 446)  routing T_0_27.span4_horz_23 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_23 lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (10 14)  (136 446)  (136 446)  routing T_3_27.sp4_v_b_5 <X> T_3_27.sp4_h_l_47


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_15_27

 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


RAM_Tile_25_27

 (2 12)  (1308 444)  (1308 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_27

 (12 15)  (1468 447)  (1468 447)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_t_46


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (19 5)  (145 421)  (145 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_11_26

 (26 4)  (572 420)  (572 420)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 420)  (574 420)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 420)  (577 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 420)  (580 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (40 4)  (586 420)  (586 420)  LC_2 Logic Functioning bit
 (42 4)  (588 420)  (588 420)  LC_2 Logic Functioning bit
 (47 4)  (593 420)  (593 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (572 421)  (572 421)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 421)  (573 421)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 421)  (574 421)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 421)  (582 421)  LC_2 Logic Functioning bit
 (38 5)  (584 421)  (584 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (15 8)  (561 424)  (561 424)  routing T_11_26.sp4_v_t_28 <X> T_11_26.lc_trk_g2_1
 (16 8)  (562 424)  (562 424)  routing T_11_26.sp4_v_t_28 <X> T_11_26.lc_trk_g2_1
 (17 8)  (563 424)  (563 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 14)  (568 430)  (568 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 430)  (569 430)  routing T_11_26.sp4_v_b_47 <X> T_11_26.lc_trk_g3_7
 (24 14)  (570 430)  (570 430)  routing T_11_26.sp4_v_b_47 <X> T_11_26.lc_trk_g3_7
 (14 15)  (560 431)  (560 431)  routing T_11_26.sp12_v_b_20 <X> T_11_26.lc_trk_g3_4
 (16 15)  (562 431)  (562 431)  routing T_11_26.sp12_v_b_20 <X> T_11_26.lc_trk_g3_4
 (17 15)  (563 431)  (563 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_14_26

 (3 4)  (711 420)  (711 420)  routing T_14_26.sp12_v_b_0 <X> T_14_26.sp12_h_r_0
 (3 5)  (711 421)  (711 421)  routing T_14_26.sp12_v_b_0 <X> T_14_26.sp12_h_r_0


LogicTile_16_26

 (31 2)  (847 418)  (847 418)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 418)  (849 418)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 418)  (850 418)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 418)  (856 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (42 2)  (858 418)  (858 418)  LC_1 Logic Functioning bit
 (43 2)  (859 418)  (859 418)  LC_1 Logic Functioning bit
 (52 2)  (868 418)  (868 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (847 419)  (847 419)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 419)  (856 419)  LC_1 Logic Functioning bit
 (41 3)  (857 419)  (857 419)  LC_1 Logic Functioning bit
 (42 3)  (858 419)  (858 419)  LC_1 Logic Functioning bit
 (43 3)  (859 419)  (859 419)  LC_1 Logic Functioning bit
 (21 14)  (837 430)  (837 430)  routing T_16_26.sp12_v_b_7 <X> T_16_26.lc_trk_g3_7
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 430)  (840 430)  routing T_16_26.sp12_v_b_7 <X> T_16_26.lc_trk_g3_7
 (21 15)  (837 431)  (837 431)  routing T_16_26.sp12_v_b_7 <X> T_16_26.lc_trk_g3_7


LogicTile_17_26

 (27 0)  (901 416)  (901 416)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 416)  (902 416)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 416)  (907 416)  routing T_17_26.lc_trk_g2_1 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (40 0)  (914 416)  (914 416)  LC_0 Logic Functioning bit
 (42 0)  (916 416)  (916 416)  LC_0 Logic Functioning bit
 (47 0)  (921 416)  (921 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (40 1)  (914 417)  (914 417)  LC_0 Logic Functioning bit
 (42 1)  (916 417)  (916 417)  LC_0 Logic Functioning bit
 (3 5)  (877 421)  (877 421)  routing T_17_26.sp12_h_l_23 <X> T_17_26.sp12_h_r_0
 (15 8)  (889 424)  (889 424)  routing T_17_26.sp4_v_t_28 <X> T_17_26.lc_trk_g2_1
 (16 8)  (890 424)  (890 424)  routing T_17_26.sp4_v_t_28 <X> T_17_26.lc_trk_g2_1
 (17 8)  (891 424)  (891 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 12)  (888 428)  (888 428)  routing T_17_26.sp12_v_b_0 <X> T_17_26.lc_trk_g3_0
 (14 13)  (888 429)  (888 429)  routing T_17_26.sp12_v_b_0 <X> T_17_26.lc_trk_g3_0
 (15 13)  (889 429)  (889 429)  routing T_17_26.sp12_v_b_0 <X> T_17_26.lc_trk_g3_0
 (17 13)  (891 429)  (891 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_19_26

 (5 4)  (987 420)  (987 420)  routing T_19_26.sp4_v_t_38 <X> T_19_26.sp4_h_r_3


LogicTile_20_26

 (28 2)  (1064 418)  (1064 418)  routing T_20_26.lc_trk_g2_0 <X> T_20_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 418)  (1065 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 418)  (1067 418)  routing T_20_26.lc_trk_g0_4 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 418)  (1068 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 418)  (1076 418)  LC_1 Logic Functioning bit
 (41 2)  (1077 418)  (1077 418)  LC_1 Logic Functioning bit
 (42 2)  (1078 418)  (1078 418)  LC_1 Logic Functioning bit
 (43 2)  (1079 418)  (1079 418)  LC_1 Logic Functioning bit
 (16 3)  (1052 419)  (1052 419)  routing T_20_26.sp12_h_r_12 <X> T_20_26.lc_trk_g0_4
 (17 3)  (1053 419)  (1053 419)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (1063 419)  (1063 419)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 419)  (1064 419)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 419)  (1065 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 419)  (1073 419)  LC_1 Logic Functioning bit
 (39 3)  (1075 419)  (1075 419)  LC_1 Logic Functioning bit
 (40 3)  (1076 419)  (1076 419)  LC_1 Logic Functioning bit
 (41 3)  (1077 419)  (1077 419)  LC_1 Logic Functioning bit
 (42 3)  (1078 419)  (1078 419)  LC_1 Logic Functioning bit
 (43 3)  (1079 419)  (1079 419)  LC_1 Logic Functioning bit
 (46 3)  (1082 419)  (1082 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 9)  (1050 425)  (1050 425)  routing T_20_26.sp12_v_b_16 <X> T_20_26.lc_trk_g2_0
 (16 9)  (1052 425)  (1052 425)  routing T_20_26.sp12_v_b_16 <X> T_20_26.lc_trk_g2_0
 (17 9)  (1053 425)  (1053 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (16 13)  (1052 429)  (1052 429)  routing T_20_26.sp12_v_b_8 <X> T_20_26.lc_trk_g3_0
 (17 13)  (1053 429)  (1053 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_21_26

 (21 0)  (1111 416)  (1111 416)  routing T_21_26.sp4_v_b_11 <X> T_21_26.lc_trk_g0_3
 (22 0)  (1112 416)  (1112 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1113 416)  (1113 416)  routing T_21_26.sp4_v_b_11 <X> T_21_26.lc_trk_g0_3
 (21 1)  (1111 417)  (1111 417)  routing T_21_26.sp4_v_b_11 <X> T_21_26.lc_trk_g0_3
 (26 4)  (1116 420)  (1116 420)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 420)  (1119 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 420)  (1122 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 420)  (1123 420)  routing T_21_26.lc_trk_g2_3 <X> T_21_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 420)  (1126 420)  LC_2 Logic Functioning bit
 (37 4)  (1127 420)  (1127 420)  LC_2 Logic Functioning bit
 (38 4)  (1128 420)  (1128 420)  LC_2 Logic Functioning bit
 (39 4)  (1129 420)  (1129 420)  LC_2 Logic Functioning bit
 (40 4)  (1130 420)  (1130 420)  LC_2 Logic Functioning bit
 (42 4)  (1132 420)  (1132 420)  LC_2 Logic Functioning bit
 (47 4)  (1137 420)  (1137 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1116 421)  (1116 421)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 421)  (1117 421)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 421)  (1119 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 421)  (1120 421)  routing T_21_26.lc_trk_g0_3 <X> T_21_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 421)  (1121 421)  routing T_21_26.lc_trk_g2_3 <X> T_21_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 421)  (1126 421)  LC_2 Logic Functioning bit
 (38 5)  (1128 421)  (1128 421)  LC_2 Logic Functioning bit
 (41 5)  (1131 421)  (1131 421)  LC_2 Logic Functioning bit
 (43 5)  (1133 421)  (1133 421)  LC_2 Logic Functioning bit
 (22 6)  (1112 422)  (1112 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1113 422)  (1113 422)  routing T_21_26.sp12_h_l_12 <X> T_21_26.lc_trk_g1_7
 (22 8)  (1112 424)  (1112 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1113 424)  (1113 424)  routing T_21_26.sp4_h_r_27 <X> T_21_26.lc_trk_g2_3
 (24 8)  (1114 424)  (1114 424)  routing T_21_26.sp4_h_r_27 <X> T_21_26.lc_trk_g2_3
 (21 9)  (1111 425)  (1111 425)  routing T_21_26.sp4_h_r_27 <X> T_21_26.lc_trk_g2_3


LogicTile_24_26

 (12 3)  (1264 419)  (1264 419)  routing T_24_26.sp4_h_l_39 <X> T_24_26.sp4_v_t_39


RAM_Tile_25_26

 (3 5)  (1309 421)  (1309 421)  routing T_25_26.sp12_h_l_23 <X> T_25_26.sp12_h_r_0


LogicTile_27_26

 (3 7)  (1405 423)  (1405 423)  routing T_27_26.sp12_h_l_23 <X> T_27_26.sp12_v_t_23


LogicTile_29_26

 (3 7)  (1513 423)  (1513 423)  routing T_29_26.sp12_h_l_23 <X> T_29_26.sp12_v_t_23


LogicTile_31_26

 (2 4)  (1620 420)  (1620 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 418)  (1738 418)  routing T_33_26.span4_horz_31 <X> T_33_26.span4_vert_t_13
 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25

 (3 1)  (495 401)  (495 401)  routing T_10_25.sp12_h_l_23 <X> T_10_25.sp12_v_b_0
 (4 5)  (496 405)  (496 405)  routing T_10_25.sp4_v_t_47 <X> T_10_25.sp4_h_r_3


LogicTile_11_25



LogicTile_12_25



LogicTile_13_25

 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (654 403)  (654 403)  routing T_13_25.glb_netwk_1 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (22 4)  (676 404)  (676 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (681 404)  (681 404)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 404)  (683 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 404)  (684 404)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 404)  (685 404)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 404)  (686 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 404)  (687 404)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 404)  (688 404)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (45 4)  (699 404)  (699 404)  LC_2 Logic Functioning bit
 (51 4)  (705 404)  (705 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (706 404)  (706 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (680 405)  (680 405)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 405)  (681 405)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 405)  (683 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 405)  (685 405)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 405)  (690 405)  LC_2 Logic Functioning bit
 (38 5)  (692 405)  (692 405)  LC_2 Logic Functioning bit
 (46 5)  (700 405)  (700 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (668 406)  (668 406)  routing T_13_25.sp4_h_l_9 <X> T_13_25.lc_trk_g1_4
 (14 7)  (668 407)  (668 407)  routing T_13_25.sp4_h_l_9 <X> T_13_25.lc_trk_g1_4
 (15 7)  (669 407)  (669 407)  routing T_13_25.sp4_h_l_9 <X> T_13_25.lc_trk_g1_4
 (16 7)  (670 407)  (670 407)  routing T_13_25.sp4_h_l_9 <X> T_13_25.lc_trk_g1_4
 (17 7)  (671 407)  (671 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (7 8)  (661 408)  (661 408)  Column buffer control bit: LH_colbuf_cntl_1

 (25 14)  (679 414)  (679 414)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6
 (22 15)  (676 415)  (676 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 415)  (677 415)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6
 (24 15)  (678 415)  (678 415)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6


LogicTile_14_25

 (4 12)  (712 412)  (712 412)  routing T_14_25.sp4_h_l_38 <X> T_14_25.sp4_v_b_9
 (6 12)  (714 412)  (714 412)  routing T_14_25.sp4_h_l_38 <X> T_14_25.sp4_v_b_9
 (5 13)  (713 413)  (713 413)  routing T_14_25.sp4_h_l_38 <X> T_14_25.sp4_v_b_9


LogicTile_15_25



LogicTile_16_25

 (4 15)  (820 415)  (820 415)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_l_44


LogicTile_17_25

 (8 7)  (882 407)  (882 407)  routing T_17_25.sp4_h_l_41 <X> T_17_25.sp4_v_t_41


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (2 12)  (930 412)  (930 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_25



LogicTile_20_25

 (3 1)  (1039 401)  (1039 401)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_v_b_0


LogicTile_21_25

 (11 4)  (1101 404)  (1101 404)  routing T_21_25.sp4_h_l_46 <X> T_21_25.sp4_v_b_5
 (13 4)  (1103 404)  (1103 404)  routing T_21_25.sp4_h_l_46 <X> T_21_25.sp4_v_b_5
 (12 5)  (1102 405)  (1102 405)  routing T_21_25.sp4_h_l_46 <X> T_21_25.sp4_v_b_5


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (12 12)  (5 396)  (5 396)  routing T_0_24.span4_horz_43 <X> T_0_24.span4_vert_t_15


LogicTile_1_24

 (5 10)  (23 394)  (23 394)  routing T_1_24.sp4_h_r_3 <X> T_1_24.sp4_h_l_43
 (4 11)  (22 395)  (22 395)  routing T_1_24.sp4_h_r_3 <X> T_1_24.sp4_h_l_43


LogicTile_2_24

 (19 15)  (91 399)  (91 399)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (3 6)  (549 390)  (549 390)  routing T_11_24.sp12_v_b_0 <X> T_11_24.sp12_v_t_23


LogicTile_12_24

 (3 3)  (603 387)  (603 387)  routing T_12_24.sp12_v_b_0 <X> T_12_24.sp12_h_l_23
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (19 4)  (835 388)  (835 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_13_23

 (3 0)  (657 368)  (657 368)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_v_b_0


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


RAM_Tile_8_22

 (3 5)  (399 357)  (399 357)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_h_r_0


LogicTile_10_22

 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0


LogicTile_18_22

 (2 12)  (930 364)  (930 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_22

 (3 1)  (1039 353)  (1039 353)  routing T_20_22.sp12_h_l_23 <X> T_20_22.sp12_v_b_0
 (3 7)  (1039 359)  (1039 359)  routing T_20_22.sp12_h_l_23 <X> T_20_22.sp12_v_t_23


LogicTile_21_22

 (13 12)  (1103 364)  (1103 364)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_v_b_11
 (12 13)  (1102 365)  (1102 365)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_v_b_11
 (12 15)  (1102 367)  (1102 367)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_v_t_46


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_10_21

 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_21

 (8 1)  (662 337)  (662 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1


LogicTile_14_21

 (4 6)  (712 342)  (712 342)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_v_t_38
 (6 6)  (714 342)  (714 342)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_v_t_38
 (4 12)  (712 348)  (712 348)  routing T_14_21.sp4_v_t_44 <X> T_14_21.sp4_v_b_9


LogicTile_17_21

 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_b_1
 (5 5)  (879 341)  (879 341)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_b_3


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (19 13)  (947 349)  (947 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1


LogicTile_20_21

 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_21

 (9 1)  (1099 337)  (1099 337)  routing T_21_21.sp4_v_t_40 <X> T_21_21.sp4_v_b_1
 (10 1)  (1100 337)  (1100 337)  routing T_21_21.sp4_v_t_40 <X> T_21_21.sp4_v_b_1


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_4_20

 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_20

 (3 1)  (399 321)  (399 321)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_v_b_0


LogicTile_14_20

 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (19 6)  (947 326)  (947 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 8)  (947 328)  (947 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_22_20

 (19 8)  (1163 328)  (1163 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (2 4)  (494 308)  (494 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 10)  (511 314)  (511 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_19

 (2 0)  (548 304)  (548 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_19

 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7


LogicTile_13_19

 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (9 1)  (663 305)  (663 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1
 (10 1)  (664 305)  (664 305)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_1


LogicTile_14_19

 (2 8)  (710 312)  (710 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 12)  (719 316)  (719 316)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (13 12)  (721 316)  (721 316)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11
 (12 13)  (720 317)  (720 317)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_11


LogicTile_17_19

 (4 4)  (878 308)  (878 308)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_3
 (6 4)  (880 308)  (880 308)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_3
 (5 5)  (879 309)  (879 309)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_3


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_3_18

 (3 14)  (129 302)  (129 302)  routing T_3_18.sp12_h_r_1 <X> T_3_18.sp12_v_t_22
 (3 15)  (129 303)  (129 303)  routing T_3_18.sp12_h_r_1 <X> T_3_18.sp12_v_t_22


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_5_18

 (3 14)  (237 302)  (237 302)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_t_22
 (3 15)  (237 303)  (237 303)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_t_22


LogicTile_6_18

 (3 4)  (291 292)  (291 292)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0
 (19 10)  (415 298)  (415 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_10_18

 (3 1)  (495 289)  (495 289)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_b_0
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (40 6)  (532 294)  (532 294)  LC_3 Logic Functioning bit
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (47 6)  (539 294)  (539 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (41 7)  (533 295)  (533 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_11_18

 (19 8)  (565 296)  (565 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_12_18

 (3 0)  (603 288)  (603 288)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_v_b_0
 (8 0)  (608 288)  (608 288)  routing T_12_18.sp4_v_b_7 <X> T_12_18.sp4_h_r_1
 (9 0)  (609 288)  (609 288)  routing T_12_18.sp4_v_b_7 <X> T_12_18.sp4_h_r_1
 (10 0)  (610 288)  (610 288)  routing T_12_18.sp4_v_b_7 <X> T_12_18.sp4_h_r_1
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g1_2
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.bot_op_7 <X> T_12_18.lc_trk_g1_7
 (2 8)  (602 296)  (602 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 10)  (625 298)  (625 298)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit
 (46 15)  (646 303)  (646 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_18

 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (44 1)  (698 289)  (698 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (44 5)  (698 293)  (698 293)  LC_2 Logic Functioning bit
 (14 6)  (668 294)  (668 294)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g1_4
 (14 7)  (668 295)  (668 295)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g1_4
 (16 7)  (670 295)  (670 295)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (44 9)  (698 297)  (698 297)  LC_4 Logic Functioning bit
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (44 13)  (698 301)  (698 301)  LC_6 Logic Functioning bit
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (25 14)  (679 302)  (679 302)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g3_6
 (14 15)  (668 303)  (668 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_18

 (14 0)  (722 288)  (722 288)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g0_0
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.bot_op_3 <X> T_14_18.lc_trk_g0_3
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (40 0)  (748 288)  (748 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (52 0)  (760 288)  (760 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (40 1)  (748 289)  (748 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 5)  (723 293)  (723 293)  routing T_14_18.bot_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (15 7)  (723 295)  (723 295)  routing T_14_18.bot_op_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 10)  (722 298)  (722 298)  routing T_14_18.bnl_op_4 <X> T_14_18.lc_trk_g2_4
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g2_5
 (25 10)  (733 298)  (733 298)  routing T_14_18.sp4_h_r_38 <X> T_14_18.lc_trk_g2_6
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_5
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (48 10)  (756 298)  (756 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (722 299)  (722 299)  routing T_14_18.bnl_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_38 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_38 <X> T_14_18.lc_trk_g2_6
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (44 11)  (752 299)  (752 299)  LC_5 Logic Functioning bit
 (15 12)  (723 300)  (723 300)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g3_1
 (16 12)  (724 300)  (724 300)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (726 301)  (726 301)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g3_1
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (4 12)  (766 300)  (766 300)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_9
 (5 13)  (767 301)  (767 301)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_9


LogicTile_16_18

 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_17_18

 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 8)  (880 296)  (880 296)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_6


LogicTile_18_18

 (3 0)  (931 288)  (931 288)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (2 12)  (930 300)  (930 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_18

 (6 8)  (988 296)  (988 296)  routing T_19_18.sp4_h_r_1 <X> T_19_18.sp4_v_b_6


LogicTile_20_18

 (3 0)  (1039 288)  (1039 288)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_v_b_0
 (3 1)  (1039 289)  (1039 289)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_v_b_0
 (19 13)  (1055 301)  (1055 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_18

 (11 0)  (1101 288)  (1101 288)  routing T_21_18.sp4_v_t_46 <X> T_21_18.sp4_v_b_2
 (12 1)  (1102 289)  (1102 289)  routing T_21_18.sp4_v_t_46 <X> T_21_18.sp4_v_b_2
 (11 4)  (1101 292)  (1101 292)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_b_5
 (13 4)  (1103 292)  (1103 292)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_b_5
 (12 5)  (1102 293)  (1102 293)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_b_5


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


LogicTile_32_18

 (3 2)  (1675 290)  (1675 290)  routing T_32_18.sp12_v_t_23 <X> T_32_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


LogicTile_4_17

 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


LogicTile_12_17

 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 274)  (621 274)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (40 2)  (640 274)  (640 274)  LC_1 Logic Functioning bit
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (48 3)  (648 275)  (648 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (614 276)  (614 276)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g1_5
 (21 6)  (621 278)  (621 278)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 278)  (635 278)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.input_2_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 279)  (635 279)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.input_2_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (14 8)  (614 280)  (614 280)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (21 8)  (621 280)  (621 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (25 8)  (625 280)  (625 280)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g2_2
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (40 8)  (640 280)  (640 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (15 9)  (615 281)  (615 281)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g2_2
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (14 10)  (614 282)  (614 282)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g2_4
 (21 10)  (621 282)  (621 282)  routing T_12_17.rgt_op_7 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.rgt_op_7 <X> T_12_17.lc_trk_g2_7
 (25 10)  (625 282)  (625 282)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g2_6
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (615 283)  (615 283)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (14 12)  (614 284)  (614 284)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g3_0
 (21 12)  (621 284)  (621 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (15 13)  (615 285)  (615 285)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (21 14)  (621 286)  (621 286)  routing T_12_17.sp4_v_t_18 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_v_t_18 <X> T_12_17.lc_trk_g3_7
 (25 14)  (625 286)  (625 286)  routing T_12_17.rgt_op_6 <X> T_12_17.lc_trk_g3_6
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (43 14)  (643 286)  (643 286)  LC_7 Logic Functioning bit
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (50 14)  (650 286)  (650 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 287)  (624 287)  routing T_12_17.rgt_op_6 <X> T_12_17.lc_trk_g3_6
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (46 15)  (646 287)  (646 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_17

 (11 0)  (665 272)  (665 272)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_b_2
 (15 0)  (669 272)  (669 272)  routing T_13_17.bot_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (14 1)  (668 273)  (668 273)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g0_0
 (15 1)  (669 273)  (669 273)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 274)  (669 274)  routing T_13_17.bot_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 274)  (689 274)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.input_2_1
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (40 2)  (694 274)  (694 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (14 3)  (668 275)  (668 275)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (15 4)  (669 276)  (669 276)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 276)  (672 276)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g1_1
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.bot_op_3 <X> T_13_17.lc_trk_g1_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (14 5)  (668 277)  (668 277)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g1_0
 (15 5)  (669 277)  (669 277)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (14 7)  (668 279)  (668 279)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g1_4
 (15 7)  (669 279)  (669 279)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (14 8)  (668 280)  (668 280)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g2_0
 (25 8)  (679 280)  (679 280)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g2_2
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (40 8)  (694 280)  (694 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (0 12)  (654 284)  (654 284)  routing T_13_17.glb_netwk_3 <X> T_13_17.glb2local_3
 (1 12)  (655 284)  (655 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_3 glb2local_3
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (0 13)  (654 285)  (654 285)  routing T_13_17.glb_netwk_3 <X> T_13_17.glb2local_3
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (25 14)  (679 286)  (679 286)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g3_6
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_7
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g3_6
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_7
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (6 0)  (714 272)  (714 272)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_v_b_0
 (14 0)  (722 272)  (722 272)  routing T_14_17.lft_op_0 <X> T_14_17.lc_trk_g0_0
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (3 1)  (711 273)  (711 273)  routing T_14_17.sp12_h_l_23 <X> T_14_17.sp12_v_b_0
 (5 1)  (713 273)  (713 273)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_v_b_0
 (15 1)  (723 273)  (723 273)  routing T_14_17.lft_op_0 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (729 274)  (729 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (25 2)  (733 274)  (733 274)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (25 6)  (733 278)  (733 278)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g1_6
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g1_6
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (0 8)  (708 280)  (708 280)  routing T_14_17.glb_netwk_3 <X> T_14_17.glb2local_1
 (1 8)  (709 280)  (709 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_3 glb2local_1
 (2 8)  (710 280)  (710 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 280)  (743 280)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_4
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (0 9)  (708 281)  (708 281)  routing T_14_17.glb_netwk_3 <X> T_14_17.glb2local_1
 (14 9)  (722 281)  (722 281)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g2_2
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_4
 (35 9)  (743 281)  (743 281)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_4
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (25 10)  (733 282)  (733 282)  routing T_14_17.sp4_h_r_38 <X> T_14_17.lc_trk_g2_6
 (14 11)  (722 283)  (722 283)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_h_r_38 <X> T_14_17.lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.sp4_h_r_38 <X> T_14_17.lc_trk_g2_6
 (5 12)  (713 284)  (713 284)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_h_r_9
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 284)  (743 284)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.input_2_6
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 285)  (743 285)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.input_2_6
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (14 15)  (722 287)  (722 287)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.tnl_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 287)  (732 287)  routing T_14_17.tnl_op_6 <X> T_14_17.lc_trk_g3_6
 (25 15)  (733 287)  (733 287)  routing T_14_17.tnl_op_6 <X> T_14_17.lc_trk_g3_6


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (776 276)  (776 276)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (52 4)  (814 276)  (814 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (777 277)  (777 277)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (44 5)  (806 277)  (806 277)  LC_2 Logic Functioning bit
 (25 6)  (787 278)  (787 278)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g1_6
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g1_6
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_6
 (25 8)  (787 280)  (787 280)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g2_2
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (765 286)  (765 286)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_t_22
 (3 15)  (765 287)  (765 287)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_t_22


LogicTile_16_17

 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (817 278)  (817 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (1 7)  (817 279)  (817 279)  routing T_16_17.glb_netwk_4 <X> T_16_17.glb2local_0
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 279)  (841 279)  routing T_16_17.sp4_r_v_b_30 <X> T_16_17.lc_trk_g1_6
 (15 8)  (831 280)  (831 280)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g2_1
 (16 8)  (832 280)  (832 280)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g2_1
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g2_1
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (40 10)  (856 282)  (856 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (47 10)  (863 282)  (863 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (864 282)  (864 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (867 282)  (867 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (43 11)  (859 283)  (859 283)  LC_5 Logic Functioning bit
 (0 12)  (816 284)  (816 284)  routing T_16_17.glb_netwk_3 <X> T_16_17.glb2local_3
 (1 12)  (817 284)  (817 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_3 glb2local_3
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (46 12)  (862 284)  (862 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (0 13)  (816 285)  (816 285)  routing T_16_17.glb_netwk_3 <X> T_16_17.glb2local_3
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit


LogicTile_17_17

 (4 4)  (878 276)  (878 276)  routing T_17_17.sp4_v_t_38 <X> T_17_17.sp4_v_b_3
 (8 5)  (882 277)  (882 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (10 5)  (884 277)  (884 277)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_v_b_4
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_9
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_9


LogicTile_18_17

 (3 0)  (931 272)  (931 272)  routing T_18_17.sp12_v_t_23 <X> T_18_17.sp12_v_b_0
 (3 2)  (931 274)  (931 274)  routing T_18_17.sp12_v_t_23 <X> T_18_17.sp12_h_l_23
 (6 12)  (934 284)  (934 284)  routing T_18_17.sp4_v_t_43 <X> T_18_17.sp4_v_b_9
 (11 12)  (939 284)  (939 284)  routing T_18_17.sp4_v_t_45 <X> T_18_17.sp4_v_b_11
 (5 13)  (933 285)  (933 285)  routing T_18_17.sp4_v_t_43 <X> T_18_17.sp4_v_b_9
 (8 13)  (936 285)  (936 285)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_b_10
 (9 13)  (937 285)  (937 285)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_b_10
 (10 13)  (938 285)  (938 285)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_b_10
 (12 13)  (940 285)  (940 285)  routing T_18_17.sp4_v_t_45 <X> T_18_17.sp4_v_b_11


LogicTile_19_17

 (9 1)  (991 273)  (991 273)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_1
 (5 5)  (987 277)  (987 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_3
 (3 13)  (985 285)  (985 285)  routing T_19_17.sp12_h_l_22 <X> T_19_17.sp12_h_r_1


LogicTile_20_17

 (19 10)  (1055 282)  (1055 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (9 1)  (1099 273)  (1099 273)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_v_b_1
 (12 5)  (1102 277)  (1102 277)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_5


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (13 8)  (1157 280)  (1157 280)  routing T_22_17.sp4_v_t_45 <X> T_22_17.sp4_v_b_8


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


LogicTile_31_17

 (3 15)  (1621 287)  (1621 287)  routing T_31_17.sp12_h_l_22 <X> T_31_17.sp12_v_t_22


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (6 0)  (11 256)  (11 256)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 256)  (9 256)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (8 1)  (9 257)  (9 257)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (4 15)  (184 271)  (184 271)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_44
 (6 15)  (186 271)  (186 271)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_44


RAM_Tile_8_16

 (8 2)  (404 258)  (404 258)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_h_l_36


LogicTile_10_16

 (8 1)  (500 257)  (500 257)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_v_b_1
 (10 1)  (502 257)  (502 257)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_v_b_1


LogicTile_11_16

 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 256)  (569 256)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g0_3
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (546 260)  (546 260)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 261)  (546 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 261)  (570 261)  routing T_11_16.bot_op_2 <X> T_11_16.lc_trk_g1_2
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (40 8)  (586 264)  (586 264)  LC_4 Logic Functioning bit
 (42 8)  (588 264)  (588 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (51 8)  (597 264)  (597 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (40 9)  (586 265)  (586 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (44 9)  (590 265)  (590 265)  LC_4 Logic Functioning bit
 (21 12)  (567 268)  (567 268)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g3_3
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g3_3
 (21 13)  (567 269)  (567 269)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g3_3
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (25 0)  (625 256)  (625 256)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g0_2
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 258)  (608 258)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_36
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g1_3
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (14 5)  (614 261)  (614 261)  routing T_12_16.top_op_0 <X> T_12_16.lc_trk_g1_0
 (15 5)  (615 261)  (615 261)  routing T_12_16.top_op_0 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (621 261)  (621 261)  routing T_12_16.top_op_3 <X> T_12_16.lc_trk_g1_3
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.top_op_2 <X> T_12_16.lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.top_op_2 <X> T_12_16.lc_trk_g1_2
 (26 5)  (626 261)  (626 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 261)  (635 261)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.input_2_2
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (2 8)  (602 264)  (602 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_16

 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (40 2)  (694 258)  (694 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (21 4)  (675 260)  (675 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (16 7)  (670 263)  (670 263)  routing T_13_16.sp12_h_r_12 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (40 7)  (694 263)  (694 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (44 7)  (698 263)  (698 263)  LC_3 Logic Functioning bit
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (44 11)  (698 267)  (698 267)  LC_5 Logic Functioning bit
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (44 13)  (698 269)  (698 269)  LC_6 Logic Functioning bit
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp12_v_b_23 <X> T_13_16.lc_trk_g3_7
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_r_v_b_44 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp12_v_b_23 <X> T_13_16.lc_trk_g3_7
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_r_v_b_46 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (8 4)  (716 260)  (716 260)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_h_r_4
 (9 6)  (717 262)  (717 262)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_h_l_41
 (6 12)  (714 268)  (714 268)  routing T_14_16.sp4_h_r_4 <X> T_14_16.sp4_v_b_9
 (8 13)  (716 269)  (716 269)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_v_b_10
 (9 13)  (717 269)  (717 269)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_v_b_10
 (10 13)  (718 269)  (718 269)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_v_b_10


LogicTile_15_16

 (4 12)  (766 268)  (766 268)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_9
 (5 13)  (767 269)  (767 269)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_9


LogicTile_16_16

 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (53 1)  (869 257)  (869 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (9 2)  (825 258)  (825 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (10 2)  (826 258)  (826 258)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_l_36
 (15 2)  (831 258)  (831 258)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g0_5
 (16 2)  (832 258)  (832 258)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (18 3)  (834 259)  (834 259)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g0_5
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (50 6)  (866 262)  (866 262)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (867 262)  (867 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (47 7)  (863 263)  (863 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (1 10)  (817 266)  (817 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (1 11)  (817 267)  (817 267)  routing T_16_16.glb_netwk_4 <X> T_16_16.glb2local_2
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 267)  (841 267)  routing T_16_16.sp4_r_v_b_38 <X> T_16_16.lc_trk_g2_6
 (1 12)  (817 268)  (817 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_1 glb2local_3
 (0 13)  (816 269)  (816 269)  routing T_16_16.glb_netwk_1 <X> T_16_16.glb2local_3
 (25 14)  (841 270)  (841 270)  routing T_16_16.rgt_op_6 <X> T_16_16.lc_trk_g3_6
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.rgt_op_6 <X> T_16_16.lc_trk_g3_6


LogicTile_17_16

 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (878 260)  (878 260)  routing T_17_16.sp4_h_l_38 <X> T_17_16.sp4_v_b_3
 (14 4)  (888 260)  (888 260)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g1_0
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_l_38 <X> T_17_16.sp4_v_b_3
 (14 5)  (888 261)  (888 261)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g1_0
 (15 5)  (889 261)  (889 261)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g1_0
 (16 5)  (890 261)  (890 261)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (11 8)  (885 264)  (885 264)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_8
 (8 9)  (882 265)  (882 265)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_b_7
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (45 12)  (919 268)  (919 268)  LC_6 Logic Functioning bit
 (48 12)  (922 268)  (922 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (44 13)  (918 269)  (918 269)  LC_6 Logic Functioning bit
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_16

 (19 2)  (947 258)  (947 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (930 260)  (930 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 8)  (947 264)  (947 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_16

 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 258)  (1007 258)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 259)  (1005 259)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (25 3)  (1007 259)  (1007 259)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (26 8)  (1008 264)  (1008 264)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 264)  (1016 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (45 8)  (1027 264)  (1027 264)  LC_4 Logic Functioning bit
 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (44 9)  (1026 265)  (1026 265)  LC_4 Logic Functioning bit
 (47 9)  (1029 265)  (1029 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.sp4_v_b_30 <X> T_19_16.lc_trk_g3_6
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 271)  (1005 271)  routing T_19_16.sp4_v_b_30 <X> T_19_16.lc_trk_g3_6


LogicTile_20_16

 (19 8)  (1055 264)  (1055 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_v_t_23 <X> T_28_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


RAM_Tile_8_15

 (9 12)  (405 252)  (405 252)  routing T_8_15.sp4_v_t_47 <X> T_8_15.sp4_h_r_10


LogicTile_10_15

 (19 0)  (511 240)  (511 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 2)  (511 242)  (511 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_15

 (14 0)  (560 240)  (560 240)  routing T_11_15.bnr_op_0 <X> T_11_15.lc_trk_g0_0
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.bnr_op_1 <X> T_11_15.lc_trk_g0_1
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 240)  (569 240)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g0_3
 (24 0)  (570 240)  (570 240)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g0_3
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 240)  (576 240)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (14 1)  (560 241)  (560 241)  routing T_11_15.bnr_op_0 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (564 241)  (564 241)  routing T_11_15.bnr_op_1 <X> T_11_15.lc_trk_g0_1
 (21 1)  (567 241)  (567 241)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g0_3
 (30 1)  (576 241)  (576 241)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (48 1)  (594 241)  (594 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (25 2)  (571 242)  (571 242)  routing T_11_15.bnr_op_6 <X> T_11_15.lc_trk_g0_6
 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 242)  (577 242)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 243)  (571 243)  routing T_11_15.bnr_op_6 <X> T_11_15.lc_trk_g0_6
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 243)  (576 243)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 244)  (586 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (5 5)  (551 245)  (551 245)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_b_3
 (31 5)  (577 245)  (577 245)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 245)  (586 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (52 5)  (598 245)  (598 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (1 6)  (547 246)  (547 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (25 6)  (571 246)  (571 246)  routing T_11_15.sp4_h_r_14 <X> T_11_15.lc_trk_g1_6
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (50 6)  (596 246)  (596 246)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (547 247)  (547 247)  routing T_11_15.glb_netwk_4 <X> T_11_15.glb2local_0
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 247)  (569 247)  routing T_11_15.sp4_h_r_14 <X> T_11_15.lc_trk_g1_6
 (24 7)  (570 247)  (570 247)  routing T_11_15.sp4_h_r_14 <X> T_11_15.lc_trk_g1_6
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 247)  (573 247)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (12 8)  (558 248)  (558 248)  routing T_11_15.sp4_v_t_45 <X> T_11_15.sp4_h_r_8
 (26 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (42 8)  (588 248)  (588 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (50 8)  (596 248)  (596 248)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 248)  (597 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (40 9)  (586 249)  (586 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (14 10)  (560 250)  (560 250)  routing T_11_15.sp4_h_r_36 <X> T_11_15.lc_trk_g2_4
 (15 11)  (561 251)  (561 251)  routing T_11_15.sp4_h_r_36 <X> T_11_15.lc_trk_g2_4
 (16 11)  (562 251)  (562 251)  routing T_11_15.sp4_h_r_36 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (5 12)  (551 252)  (551 252)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_9
 (6 13)  (552 253)  (552 253)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_9
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 253)  (570 253)  routing T_11_15.tnr_op_2 <X> T_11_15.lc_trk_g3_2
 (21 14)  (567 254)  (567 254)  routing T_11_15.sp4_h_l_34 <X> T_11_15.lc_trk_g3_7
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 254)  (569 254)  routing T_11_15.sp4_h_l_34 <X> T_11_15.lc_trk_g3_7
 (24 14)  (570 254)  (570 254)  routing T_11_15.sp4_h_l_34 <X> T_11_15.lc_trk_g3_7
 (25 14)  (571 254)  (571 254)  routing T_11_15.sp4_v_b_30 <X> T_11_15.lc_trk_g3_6
 (21 15)  (567 255)  (567 255)  routing T_11_15.sp4_h_l_34 <X> T_11_15.lc_trk_g3_7
 (22 15)  (568 255)  (568 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (569 255)  (569 255)  routing T_11_15.sp4_v_b_30 <X> T_11_15.lc_trk_g3_6


LogicTile_12_15

 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp12_h_r_11 <X> T_12_15.lc_trk_g0_3
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 240)  (635 240)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.input_2_0
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (46 0)  (646 240)  (646 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (48 1)  (648 241)  (648 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 242)  (608 242)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_h_l_36
 (9 2)  (609 242)  (609 242)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_h_l_36
 (10 2)  (610 242)  (610 242)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_h_l_36
 (14 2)  (614 242)  (614 242)  routing T_12_15.sp4_v_b_4 <X> T_12_15.lc_trk_g0_4
 (15 2)  (615 242)  (615 242)  routing T_12_15.sp4_h_r_21 <X> T_12_15.lc_trk_g0_5
 (16 2)  (616 242)  (616 242)  routing T_12_15.sp4_h_r_21 <X> T_12_15.lc_trk_g0_5
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 242)  (618 242)  routing T_12_15.sp4_h_r_21 <X> T_12_15.lc_trk_g0_5
 (16 3)  (616 243)  (616 243)  routing T_12_15.sp4_v_b_4 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (618 243)  (618 243)  routing T_12_15.sp4_h_r_21 <X> T_12_15.lc_trk_g0_5
 (14 4)  (614 244)  (614 244)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (15 4)  (615 244)  (615 244)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g1_1
 (16 4)  (616 244)  (616 244)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.sp4_v_b_3 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 244)  (623 244)  routing T_12_15.sp4_v_b_3 <X> T_12_15.lc_trk_g1_3
 (14 5)  (614 245)  (614 245)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (16 5)  (616 245)  (616 245)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (8 13)  (608 253)  (608 253)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_v_b_10
 (9 13)  (609 253)  (609 253)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_v_b_10
 (16 13)  (616 253)  (616 253)  routing T_12_15.sp12_v_b_8 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 254)  (635 254)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.input_2_7
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (40 14)  (640 254)  (640 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (21 0)  (675 240)  (675 240)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (53 0)  (707 240)  (707 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 242)  (669 242)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (675 242)  (675 242)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 242)  (677 242)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g0_7
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.input_2_1
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (18 3)  (672 243)  (672 243)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g0_5
 (21 3)  (675 243)  (675 243)  routing T_13_15.sp4_v_b_15 <X> T_13_15.lc_trk_g0_7
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (48 3)  (702 243)  (702 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (668 244)  (668 244)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (21 4)  (675 244)  (675 244)  routing T_13_15.sp12_h_r_3 <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.sp12_h_r_3 <X> T_13_15.lc_trk_g1_3
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (664 245)  (664 245)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_b_4
 (15 5)  (669 245)  (669 245)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (675 245)  (675 245)  routing T_13_15.sp12_h_r_3 <X> T_13_15.lc_trk_g1_3
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (52 5)  (706 245)  (706 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (668 246)  (668 246)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g1_4
 (21 6)  (675 246)  (675 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g1_7
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 247)  (689 247)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (46 7)  (700 247)  (700 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (701 247)  (701 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (669 248)  (669 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (21 8)  (675 248)  (675 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 248)  (678 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (694 248)  (694 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (25 10)  (679 250)  (679 250)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g2_6
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.sp4_v_b_38 <X> T_13_15.lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (11 12)  (665 252)  (665 252)  routing T_13_15.sp4_h_r_6 <X> T_13_15.sp4_v_b_11
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g3_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 252)  (694 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (15 13)  (669 253)  (669 253)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g3_5
 (25 14)  (679 254)  (679 254)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g3_6
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_15

 (21 0)  (729 240)  (729 240)  routing T_14_15.lft_op_3 <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 240)  (732 240)  routing T_14_15.lft_op_3 <X> T_14_15.lc_trk_g0_3
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_r_v_b_30 <X> T_14_15.lc_trk_g0_6
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.input_2_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (48 3)  (756 243)  (756 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (723 244)  (723 244)  routing T_14_15.bot_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_2
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (756 246)  (756 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (759 246)  (759 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (47 7)  (755 247)  (755 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 247)  (756 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (722 248)  (722 248)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (21 8)  (729 248)  (729 248)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (722 249)  (722 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (729 249)  (729 249)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g2_3
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (40 10)  (748 250)  (748 250)  LC_5 Logic Functioning bit
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (14 12)  (722 252)  (722 252)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (21 12)  (729 252)  (729 252)  routing T_14_15.sp4_v_t_14 <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp4_v_t_14 <X> T_14_15.lc_trk_g3_3
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (42 12)  (750 252)  (750 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 253)  (722 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (15 13)  (723 253)  (723 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (734 253)  (734 253)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (51 13)  (759 253)  (759 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (712 254)  (712 254)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_v_t_44
 (25 14)  (733 254)  (733 254)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g3_6
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 255)  (733 255)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g3_6


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (9 5)  (825 245)  (825 245)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_v_b_4
 (10 5)  (826 245)  (826 245)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_v_b_4
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.top_op_2 <X> T_16_15.lc_trk_g1_2
 (25 5)  (841 245)  (841 245)  routing T_16_15.top_op_2 <X> T_16_15.lc_trk_g1_2
 (25 8)  (841 248)  (841 248)  routing T_16_15.sp4_h_r_34 <X> T_16_15.lc_trk_g2_2
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 249)  (839 249)  routing T_16_15.sp4_h_r_34 <X> T_16_15.lc_trk_g2_2
 (24 9)  (840 249)  (840 249)  routing T_16_15.sp4_h_r_34 <X> T_16_15.lc_trk_g2_2
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp4_r_v_b_43 <X> T_16_15.lc_trk_g3_3
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 253)  (849 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (35 13)  (851 253)  (851 253)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_6
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (51 13)  (867 253)  (867 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (841 254)  (841 254)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g3_6
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (48 0)  (922 240)  (922 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (895 241)  (895 241)  routing T_17_15.sp4_r_v_b_32 <X> T_17_15.lc_trk_g0_3
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 241)  (904 241)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (12 5)  (886 245)  (886 245)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_b_5
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 245)  (897 245)  routing T_17_15.sp4_v_b_18 <X> T_17_15.lc_trk_g1_2
 (24 5)  (898 245)  (898 245)  routing T_17_15.sp4_v_b_18 <X> T_17_15.lc_trk_g1_2
 (4 10)  (878 250)  (878 250)  routing T_17_15.sp4_v_b_6 <X> T_17_15.sp4_v_t_43
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.tnl_op_3 <X> T_17_15.lc_trk_g3_3
 (21 13)  (895 253)  (895 253)  routing T_17_15.tnl_op_3 <X> T_17_15.lc_trk_g3_3
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (2 0)  (930 240)  (930 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (947 244)  (947 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (4 8)  (932 248)  (932 248)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_v_b_6
 (6 8)  (934 248)  (934 248)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_v_b_6
 (25 8)  (953 248)  (953 248)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g2_2
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 249)  (951 249)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g2_2
 (25 9)  (953 249)  (953 249)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g2_2
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 250)  (951 250)  routing T_18_15.sp12_v_b_23 <X> T_18_15.lc_trk_g2_7
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (949 251)  (949 251)  routing T_18_15.sp12_v_b_23 <X> T_18_15.lc_trk_g2_7
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (9 14)  (937 254)  (937 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (21 14)  (949 254)  (949 254)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 254)  (952 254)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (26 14)  (954 254)  (954 254)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 254)  (956 254)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 254)  (959 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (51 14)  (979 254)  (979 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (949 255)  (949 255)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (26 15)  (954 255)  (954 255)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 255)  (959 255)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (38 15)  (966 255)  (966 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit


LogicTile_20_15

 (19 6)  (1055 246)  (1055 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_24_15

 (3 2)  (1255 242)  (1255 242)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23
 (3 3)  (1255 243)  (1255 243)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 5)  (1743 245)  (1743 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_11_14

 (21 0)  (567 224)  (567 224)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g0_3
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 224)  (569 224)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.sp4_h_r_11 <X> T_11_14.lc_trk_g0_3
 (25 0)  (571 224)  (571 224)  routing T_11_14.sp4_h_r_10 <X> T_11_14.lc_trk_g0_2
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 225)  (569 225)  routing T_11_14.sp4_h_r_10 <X> T_11_14.lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.sp4_h_r_10 <X> T_11_14.lc_trk_g0_2
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 4)  (558 228)  (558 228)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_h_r_5
 (21 4)  (567 228)  (567 228)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (573 228)  (573 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (45 4)  (591 228)  (591 228)  LC_2 Logic Functioning bit
 (47 4)  (593 228)  (593 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (598 228)  (598 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (560 229)  (560 229)  routing T_11_14.top_op_0 <X> T_11_14.lc_trk_g1_0
 (15 5)  (561 229)  (561 229)  routing T_11_14.top_op_0 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (567 229)  (567 229)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g1_3
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (579 229)  (579 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.input_2_2
 (34 5)  (580 229)  (580 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.input_2_2
 (35 5)  (581 229)  (581 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.input_2_2
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (41 5)  (587 229)  (587 229)  LC_2 Logic Functioning bit
 (48 5)  (594 229)  (594 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 7)  (560 231)  (560 231)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g1_4
 (15 7)  (561 231)  (561 231)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g1_4
 (16 7)  (562 231)  (562 231)  routing T_11_14.sp4_h_r_4 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (25 10)  (571 234)  (571 234)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g2_6
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 235)  (576 235)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (38 11)  (584 235)  (584 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (41 11)  (587 235)  (587 235)  LC_5 Logic Functioning bit
 (43 11)  (589 235)  (589 235)  LC_5 Logic Functioning bit
 (21 12)  (567 236)  (567 236)  routing T_11_14.sp4_h_r_43 <X> T_11_14.lc_trk_g3_3
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp4_h_r_43 <X> T_11_14.lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.sp4_h_r_43 <X> T_11_14.lc_trk_g3_3
 (25 12)  (571 236)  (571 236)  routing T_11_14.wire_logic_cluster/lc_2/out <X> T_11_14.lc_trk_g3_2
 (26 12)  (572 236)  (572 236)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 236)  (573 236)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 236)  (576 236)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (41 12)  (587 236)  (587 236)  LC_6 Logic Functioning bit
 (42 12)  (588 236)  (588 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (45 12)  (591 236)  (591 236)  LC_6 Logic Functioning bit
 (47 12)  (593 236)  (593 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (596 236)  (596 236)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (598 236)  (598 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (567 237)  (567 237)  routing T_11_14.sp4_h_r_43 <X> T_11_14.lc_trk_g3_3
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 237)  (574 237)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (39 13)  (585 237)  (585 237)  LC_6 Logic Functioning bit
 (40 13)  (586 237)  (586 237)  LC_6 Logic Functioning bit
 (42 13)  (588 237)  (588 237)  LC_6 Logic Functioning bit
 (43 13)  (589 237)  (589 237)  LC_6 Logic Functioning bit
 (44 13)  (590 237)  (590 237)  LC_6 Logic Functioning bit
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (557 238)  (557 238)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_v_t_46
 (13 14)  (559 238)  (559 238)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_v_t_46
 (12 15)  (558 239)  (558 239)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_v_t_46


LogicTile_12_14

 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 224)  (618 224)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g0_1
 (25 0)  (625 224)  (625 224)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g0_2
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_0
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (43 0)  (643 224)  (643 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (15 1)  (615 225)  (615 225)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g0_0
 (16 1)  (616 225)  (616 225)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 225)  (623 225)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.sp4_v_b_10 <X> T_12_14.lc_trk_g0_2
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_0
 (35 1)  (635 225)  (635 225)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_0
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (44 1)  (644 225)  (644 225)  LC_0 Logic Functioning bit
 (51 1)  (651 225)  (651 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 226)  (614 226)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g0_4
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 226)  (635 226)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_1
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 227)  (633 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_1
 (34 3)  (634 227)  (634 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_1
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (21 4)  (621 228)  (621 228)  routing T_12_14.sp12_h_r_3 <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 228)  (624 228)  routing T_12_14.sp12_h_r_3 <X> T_12_14.lc_trk_g1_3
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (52 4)  (652 228)  (652 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (615 229)  (615 229)  routing T_12_14.bot_op_0 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (621 229)  (621 229)  routing T_12_14.sp12_h_r_3 <X> T_12_14.lc_trk_g1_3
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_2
 (34 5)  (634 229)  (634 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_2
 (35 5)  (635 229)  (635 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (44 5)  (644 229)  (644 229)  LC_2 Logic Functioning bit
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.bnr_op_5 <X> T_12_14.lc_trk_g1_5
 (21 6)  (621 230)  (621 230)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g1_7
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (18 7)  (618 231)  (618 231)  routing T_12_14.bnr_op_5 <X> T_12_14.lc_trk_g1_5
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 231)  (633 231)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.input_2_3
 (34 7)  (634 231)  (634 231)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.input_2_3
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (15 8)  (615 232)  (615 232)  routing T_12_14.tnl_op_1 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (621 232)  (621 232)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (625 232)  (625 232)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g2_2
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 232)  (635 232)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.input_2_4
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (18 9)  (618 233)  (618 233)  routing T_12_14.tnl_op_1 <X> T_12_14.lc_trk_g2_1
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (52 9)  (652 233)  (652 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (605 234)  (605 234)  routing T_12_14.sp4_v_b_6 <X> T_12_14.sp4_h_l_43
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g2_5
 (25 10)  (625 234)  (625 234)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g2_6
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (46 11)  (646 235)  (646 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (614 236)  (614 236)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g3_0
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.tnl_op_2 <X> T_12_14.lc_trk_g3_2
 (25 13)  (625 237)  (625 237)  routing T_12_14.tnl_op_2 <X> T_12_14.lc_trk_g3_2
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 238)  (614 238)  routing T_12_14.bnl_op_4 <X> T_12_14.lc_trk_g3_4
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (47 14)  (647 238)  (647 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (614 239)  (614 239)  routing T_12_14.bnl_op_4 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (6 0)  (660 224)  (660 224)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_b_0
 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (14 1)  (668 225)  (668 225)  routing T_13_14.sp4_r_v_b_35 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp4_r_v_b_33 <X> T_13_14.lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.input_2_0
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (50 2)  (704 226)  (704 226)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 227)  (668 227)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g0_4
 (15 3)  (669 227)  (669 227)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g0_4
 (16 3)  (670 227)  (670 227)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (47 3)  (701 227)  (701 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (662 228)  (662 228)  routing T_13_14.sp4_v_b_10 <X> T_13_14.sp4_h_r_4
 (9 4)  (663 228)  (663 228)  routing T_13_14.sp4_v_b_10 <X> T_13_14.sp4_h_r_4
 (10 4)  (664 228)  (664 228)  routing T_13_14.sp4_v_b_10 <X> T_13_14.sp4_h_r_4
 (11 4)  (665 228)  (665 228)  routing T_13_14.sp4_h_r_0 <X> T_13_14.sp4_v_b_5
 (14 4)  (668 228)  (668 228)  routing T_13_14.bnr_op_0 <X> T_13_14.lc_trk_g1_0
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g1_3
 (25 4)  (679 228)  (679 228)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g1_2
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (40 4)  (694 228)  (694 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (50 4)  (704 228)  (704 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (10 5)  (664 229)  (664 229)  routing T_13_14.sp4_h_r_11 <X> T_13_14.sp4_v_b_4
 (14 5)  (668 229)  (668 229)  routing T_13_14.bnr_op_0 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 229)  (677 229)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g1_2
 (25 5)  (679 229)  (679 229)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g1_2
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (4 6)  (658 230)  (658 230)  routing T_13_14.sp4_h_r_9 <X> T_13_14.sp4_v_t_38
 (6 6)  (660 230)  (660 230)  routing T_13_14.sp4_h_r_9 <X> T_13_14.sp4_v_t_38
 (13 6)  (667 230)  (667 230)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_v_t_40
 (14 6)  (668 230)  (668 230)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (48 6)  (702 230)  (702 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (707 230)  (707 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (659 231)  (659 231)  routing T_13_14.sp4_h_r_9 <X> T_13_14.sp4_v_t_38
 (12 7)  (666 231)  (666 231)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_v_t_40
 (15 7)  (669 231)  (669 231)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (52 7)  (706 231)  (706 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (668 232)  (668 232)  routing T_13_14.bnl_op_0 <X> T_13_14.lc_trk_g2_0
 (19 8)  (673 232)  (673 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (675 232)  (675 232)  routing T_13_14.rgt_op_3 <X> T_13_14.lc_trk_g2_3
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.rgt_op_3 <X> T_13_14.lc_trk_g2_3
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (14 9)  (668 233)  (668 233)  routing T_13_14.bnl_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.tnr_op_2 <X> T_13_14.lc_trk_g2_2
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 233)  (687 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.input_2_4
 (34 9)  (688 233)  (688 233)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.input_2_4
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g2_5
 (25 10)  (679 234)  (679 234)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g2_6
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 235)  (668 235)  routing T_13_14.sp4_r_v_b_36 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (14 12)  (668 236)  (668 236)  routing T_13_14.rgt_op_0 <X> T_13_14.lc_trk_g3_0
 (15 12)  (669 236)  (669 236)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g3_1
 (25 12)  (679 236)  (679 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 236)  (689 236)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.input_2_6
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (46 12)  (700 236)  (700 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (669 237)  (669 237)  routing T_13_14.rgt_op_0 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (48 13)  (702 237)  (702 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (705 237)  (705 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (706 237)  (706 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (669 238)  (669 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (40 14)  (694 238)  (694 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.input_2_7
 (35 15)  (689 239)  (689 239)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.input_2_7
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (2 0)  (710 224)  (710 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (729 224)  (729 224)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g0_3
 (25 0)  (733 224)  (733 224)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g0_2
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (44 0)  (752 224)  (752 224)  LC_0 Logic Functioning bit
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g0_2
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (50 1)  (758 225)  (758 225)  Carry_In_Mux bit 

 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (727 226)  (727 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (44 2)  (752 226)  (752 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (46 2)  (754 226)  (754 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (756 226)  (756 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (52 3)  (760 227)  (760 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g1_2
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (44 4)  (752 228)  (752 228)  LC_2 Logic Functioning bit
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (5 5)  (713 229)  (713 229)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_v_b_3
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g1_2
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (51 5)  (759 229)  (759 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g1_5
 (25 6)  (733 230)  (733 230)  routing T_14_14.lft_op_6 <X> T_14_14.lc_trk_g1_6
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (44 6)  (752 230)  (752 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (46 6)  (754 230)  (754 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (756 230)  (756 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.lft_op_6 <X> T_14_14.lc_trk_g1_6
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (51 7)  (759 231)  (759 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (733 232)  (733 232)  routing T_14_14.sp4_v_t_23 <X> T_14_14.lc_trk_g2_2
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (44 8)  (752 232)  (752 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_v_t_23 <X> T_14_14.lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.sp4_v_t_23 <X> T_14_14.lc_trk_g2_2
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (21 10)  (729 234)  (729 234)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (44 10)  (752 234)  (752 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (44 12)  (752 236)  (752 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (14 14)  (722 238)  (722 238)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g3_4
 (25 14)  (733 238)  (733 238)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g3_6
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (802 224)  (802 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (47 0)  (809 224)  (809 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (16 2)  (778 226)  (778 226)  routing T_15_14.sp12_h_r_13 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (11 4)  (773 228)  (773 228)  routing T_15_14.sp4_h_r_0 <X> T_15_14.sp4_v_b_5
 (21 10)  (783 234)  (783 234)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 234)  (785 234)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g2_7
 (24 10)  (786 234)  (786 234)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g2_7
 (21 11)  (783 235)  (783 235)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g2_7
 (4 12)  (766 236)  (766 236)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_v_b_9
 (12 14)  (774 238)  (774 238)  routing T_15_14.sp4_h_r_8 <X> T_15_14.sp4_h_l_46
 (13 15)  (775 239)  (775 239)  routing T_15_14.sp4_h_r_8 <X> T_15_14.sp4_h_l_46


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 224)  (846 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (40 1)  (856 225)  (856 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (48 1)  (864 225)  (864 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (0 4)  (816 228)  (816 228)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp12_v_t_9 <X> T_16_14.lc_trk_g2_2
 (21 12)  (837 236)  (837 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_r_v_b_44 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (47 1)  (921 225)  (921 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 226)  (907 226)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 226)  (909 226)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_1
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (43 2)  (917 226)  (917 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (48 2)  (922 226)  (922 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (6 3)  (880 227)  (880 227)  routing T_17_14.sp4_h_r_0 <X> T_17_14.sp4_h_l_37
 (14 3)  (888 227)  (888 227)  routing T_17_14.sp4_r_v_b_28 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (901 227)  (901 227)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 227)  (906 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (907 227)  (907 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_1
 (34 3)  (908 227)  (908 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_1
 (35 3)  (909 227)  (909 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_1
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (42 3)  (916 227)  (916 227)  LC_1 Logic Functioning bit
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (3 5)  (877 229)  (877 229)  routing T_17_14.sp12_h_l_23 <X> T_17_14.sp12_h_r_0
 (27 5)  (901 229)  (901 229)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 229)  (904 229)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (51 5)  (925 229)  (925 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (895 230)  (895 230)  routing T_17_14.sp4_h_l_10 <X> T_17_14.lc_trk_g1_7
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 230)  (897 230)  routing T_17_14.sp4_h_l_10 <X> T_17_14.lc_trk_g1_7
 (24 6)  (898 230)  (898 230)  routing T_17_14.sp4_h_l_10 <X> T_17_14.lc_trk_g1_7
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 230)  (909 230)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (39 6)  (913 230)  (913 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (3 7)  (877 231)  (877 231)  routing T_17_14.sp12_h_l_23 <X> T_17_14.sp12_v_t_23
 (14 7)  (888 231)  (888 231)  routing T_17_14.sp4_r_v_b_28 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (895 231)  (895 231)  routing T_17_14.sp4_h_l_10 <X> T_17_14.lc_trk_g1_7
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 231)  (907 231)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_3
 (34 7)  (908 231)  (908 231)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_3
 (35 7)  (909 231)  (909 231)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_3
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (47 7)  (921 231)  (921 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (2 8)  (876 232)  (876 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (889 232)  (889 232)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g2_1
 (16 8)  (890 232)  (890 232)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (39 8)  (913 232)  (913 232)  LC_4 Logic Functioning bit
 (41 8)  (915 232)  (915 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (46 8)  (920 232)  (920 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (887 233)  (887 233)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_h_r_8
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (5 10)  (879 234)  (879 234)  routing T_17_14.sp4_v_t_43 <X> T_17_14.sp4_h_l_43
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (899 234)  (899 234)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g2_6
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 234)  (909 234)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_5
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (6 11)  (880 235)  (880 235)  routing T_17_14.sp4_v_t_43 <X> T_17_14.sp4_h_l_43
 (21 11)  (895 235)  (895 235)  routing T_17_14.sp4_r_v_b_39 <X> T_17_14.lc_trk_g2_7
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 235)  (897 235)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g2_6
 (25 11)  (899 235)  (899 235)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g2_6
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (907 235)  (907 235)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_5
 (34 11)  (908 235)  (908 235)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_5
 (35 11)  (909 235)  (909 235)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_5
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (21 12)  (895 236)  (895 236)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g3_3
 (19 13)  (893 237)  (893 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 238)  (879 238)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_44
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (895 238)  (895 238)  routing T_17_14.sp4_v_t_18 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 238)  (897 238)  routing T_17_14.sp4_v_t_18 <X> T_17_14.lc_trk_g3_7
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 238)  (909 238)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_7
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (6 15)  (880 239)  (880 239)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_44
 (14 15)  (888 239)  (888 239)  routing T_17_14.sp4_r_v_b_44 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp4_r_v_b_46 <X> T_17_14.lc_trk_g3_6
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (907 239)  (907 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_7
 (34 15)  (908 239)  (908 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_7
 (35 15)  (909 239)  (909 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.input_2_7
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (48 15)  (922 239)  (922 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_14

 (19 0)  (947 224)  (947 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (3 6)  (931 230)  (931 230)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23
 (3 7)  (931 231)  (931 231)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23
 (19 8)  (947 232)  (947 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (949 232)  (949 232)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g2_3
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (952 232)  (952 232)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g2_3
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp12_v_b_8 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (949 233)  (949 233)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g2_3
 (15 10)  (943 234)  (943 234)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g2_5
 (16 10)  (944 234)  (944 234)  routing T_18_14.sp4_v_t_32 <X> T_18_14.lc_trk_g2_5
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_t_12 <X> T_18_14.lc_trk_g2_7
 (14 11)  (942 235)  (942 235)  routing T_18_14.sp4_r_v_b_36 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (13 12)  (941 236)  (941 236)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_v_b_11
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp4_v_t_30 <X> T_18_14.lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp4_v_t_30 <X> T_18_14.lc_trk_g3_3
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (39 13)  (967 237)  (967 237)  LC_6 Logic Functioning bit
 (40 13)  (968 237)  (968 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (48 13)  (976 237)  (976 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 238)  (963 238)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.input_2_7
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 239)  (960 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (961 239)  (961 239)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.input_2_7
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit
 (48 15)  (976 239)  (976 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_14

 (22 0)  (1004 224)  (1004 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1005 224)  (1005 224)  routing T_19_14.sp4_v_b_19 <X> T_19_14.lc_trk_g0_3
 (24 0)  (1006 224)  (1006 224)  routing T_19_14.sp4_v_b_19 <X> T_19_14.lc_trk_g0_3
 (14 3)  (996 227)  (996 227)  routing T_19_14.sp12_h_r_20 <X> T_19_14.lc_trk_g0_4
 (16 3)  (998 227)  (998 227)  routing T_19_14.sp12_h_r_20 <X> T_19_14.lc_trk_g0_4
 (17 3)  (999 227)  (999 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.sp4_r_v_b_30 <X> T_19_14.lc_trk_g0_6
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 228)  (1017 228)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_2
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (26 5)  (1008 229)  (1008 229)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 229)  (1013 229)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 229)  (1014 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1015 229)  (1015 229)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_2
 (34 5)  (1016 229)  (1016 229)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_2
 (36 5)  (1018 229)  (1018 229)  LC_2 Logic Functioning bit
 (14 6)  (996 230)  (996 230)  routing T_19_14.sp12_h_l_3 <X> T_19_14.lc_trk_g1_4
 (27 6)  (1009 230)  (1009 230)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 230)  (1010 230)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 230)  (1012 230)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 230)  (1013 230)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (38 6)  (1020 230)  (1020 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (14 7)  (996 231)  (996 231)  routing T_19_14.sp12_h_l_3 <X> T_19_14.lc_trk_g1_4
 (15 7)  (997 231)  (997 231)  routing T_19_14.sp12_h_l_3 <X> T_19_14.lc_trk_g1_4
 (17 7)  (999 231)  (999 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (1004 231)  (1004 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 231)  (1005 231)  routing T_19_14.sp4_h_r_6 <X> T_19_14.lc_trk_g1_6
 (24 7)  (1006 231)  (1006 231)  routing T_19_14.sp4_h_r_6 <X> T_19_14.lc_trk_g1_6
 (25 7)  (1007 231)  (1007 231)  routing T_19_14.sp4_h_r_6 <X> T_19_14.lc_trk_g1_6
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 231)  (1013 231)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 231)  (1014 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1015 231)  (1015 231)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.input_2_3
 (34 7)  (1016 231)  (1016 231)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.input_2_3
 (5 8)  (987 232)  (987 232)  routing T_19_14.sp4_v_t_43 <X> T_19_14.sp4_h_r_6
 (26 8)  (1008 232)  (1008 232)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 232)  (1009 232)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 232)  (1012 232)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 232)  (1013 232)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 232)  (1016 232)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (37 8)  (1019 232)  (1019 232)  LC_4 Logic Functioning bit
 (39 8)  (1021 232)  (1021 232)  LC_4 Logic Functioning bit
 (42 8)  (1024 232)  (1024 232)  LC_4 Logic Functioning bit
 (43 8)  (1025 232)  (1025 232)  LC_4 Logic Functioning bit
 (46 8)  (1028 232)  (1028 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1032 232)  (1032 232)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 233)  (1012 233)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 233)  (1018 233)  LC_4 Logic Functioning bit
 (37 9)  (1019 233)  (1019 233)  LC_4 Logic Functioning bit
 (42 9)  (1024 233)  (1024 233)  LC_4 Logic Functioning bit
 (43 9)  (1025 233)  (1025 233)  LC_4 Logic Functioning bit
 (2 12)  (984 236)  (984 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (996 236)  (996 236)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (15 13)  (997 237)  (997 237)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (16 13)  (998 237)  (998 237)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1000 239)  (1000 239)  routing T_19_14.sp4_r_v_b_45 <X> T_19_14.lc_trk_g3_5


LogicTile_20_14

 (25 0)  (1061 224)  (1061 224)  routing T_20_14.lft_op_2 <X> T_20_14.lc_trk_g0_2
 (28 0)  (1064 224)  (1064 224)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 224)  (1066 224)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 224)  (1067 224)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 224)  (1069 224)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 224)  (1071 224)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.input_2_0
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 225)  (1060 225)  routing T_20_14.lft_op_2 <X> T_20_14.lc_trk_g0_2
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 225)  (1067 225)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 225)  (1068 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 225)  (1069 225)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.input_2_0
 (34 1)  (1070 225)  (1070 225)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.input_2_0
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (39 1)  (1075 225)  (1075 225)  LC_0 Logic Functioning bit
 (22 2)  (1058 226)  (1058 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1059 226)  (1059 226)  routing T_20_14.sp12_h_r_23 <X> T_20_14.lc_trk_g0_7
 (21 3)  (1057 227)  (1057 227)  routing T_20_14.sp12_h_r_23 <X> T_20_14.lc_trk_g0_7
 (27 4)  (1063 228)  (1063 228)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g0_7 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 228)  (1071 228)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_2
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (42 4)  (1078 228)  (1078 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (26 5)  (1062 229)  (1062 229)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 229)  (1067 229)  routing T_20_14.lc_trk_g0_7 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 229)  (1068 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1070 229)  (1070 229)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_2
 (35 5)  (1071 229)  (1071 229)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_2
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (40 5)  (1076 229)  (1076 229)  LC_2 Logic Functioning bit
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (21 6)  (1057 230)  (1057 230)  routing T_20_14.sp12_h_l_4 <X> T_20_14.lc_trk_g1_7
 (22 6)  (1058 230)  (1058 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1060 230)  (1060 230)  routing T_20_14.sp12_h_l_4 <X> T_20_14.lc_trk_g1_7
 (21 7)  (1057 231)  (1057 231)  routing T_20_14.sp12_h_l_4 <X> T_20_14.lc_trk_g1_7
 (8 9)  (1044 233)  (1044 233)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_b_7
 (9 9)  (1045 233)  (1045 233)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_b_7
 (10 9)  (1046 233)  (1046 233)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_b_7
 (14 9)  (1050 233)  (1050 233)  routing T_20_14.sp12_v_b_16 <X> T_20_14.lc_trk_g2_0
 (16 9)  (1052 233)  (1052 233)  routing T_20_14.sp12_v_b_16 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (15 10)  (1051 234)  (1051 234)  routing T_20_14.sp4_v_t_32 <X> T_20_14.lc_trk_g2_5
 (16 10)  (1052 234)  (1052 234)  routing T_20_14.sp4_v_t_32 <X> T_20_14.lc_trk_g2_5
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (1057 234)  (1057 234)  routing T_20_14.sp4_v_t_18 <X> T_20_14.lc_trk_g2_7
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1059 234)  (1059 234)  routing T_20_14.sp4_v_t_18 <X> T_20_14.lc_trk_g2_7
 (4 12)  (1040 236)  (1040 236)  routing T_20_14.sp4_h_l_44 <X> T_20_14.sp4_v_b_9
 (5 13)  (1041 237)  (1041 237)  routing T_20_14.sp4_h_l_44 <X> T_20_14.sp4_v_b_9
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_r_v_b_40 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (8 14)  (1044 238)  (1044 238)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_h_l_47
 (9 14)  (1045 238)  (1045 238)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_h_l_47
 (15 14)  (1051 238)  (1051 238)  routing T_20_14.sp4_h_r_45 <X> T_20_14.lc_trk_g3_5
 (16 14)  (1052 238)  (1052 238)  routing T_20_14.sp4_h_r_45 <X> T_20_14.lc_trk_g3_5
 (17 14)  (1053 238)  (1053 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 238)  (1054 238)  routing T_20_14.sp4_h_r_45 <X> T_20_14.lc_trk_g3_5
 (18 15)  (1054 239)  (1054 239)  routing T_20_14.sp4_h_r_45 <X> T_20_14.lc_trk_g3_5


LogicTile_21_14

 (12 0)  (1102 224)  (1102 224)  routing T_21_14.sp4_v_t_39 <X> T_21_14.sp4_h_r_2
 (26 0)  (1116 224)  (1116 224)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 224)  (1117 224)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 224)  (1121 224)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 224)  (1123 224)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 224)  (1124 224)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 224)  (1127 224)  LC_0 Logic Functioning bit
 (39 0)  (1129 224)  (1129 224)  LC_0 Logic Functioning bit
 (28 1)  (1118 225)  (1118 225)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 225)  (1120 225)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (27 2)  (1117 226)  (1117 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 226)  (1118 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 226)  (1120 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 226)  (1121 226)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 226)  (1123 226)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 226)  (1126 226)  LC_1 Logic Functioning bit
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (42 2)  (1132 226)  (1132 226)  LC_1 Logic Functioning bit
 (43 2)  (1133 226)  (1133 226)  LC_1 Logic Functioning bit
 (50 2)  (1140 226)  (1140 226)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (1117 227)  (1117 227)  routing T_21_14.lc_trk_g1_0 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 227)  (1119 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 227)  (1121 227)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (37 3)  (1127 227)  (1127 227)  LC_1 Logic Functioning bit
 (39 3)  (1129 227)  (1129 227)  LC_1 Logic Functioning bit
 (42 3)  (1132 227)  (1132 227)  LC_1 Logic Functioning bit
 (43 3)  (1133 227)  (1133 227)  LC_1 Logic Functioning bit
 (13 4)  (1103 228)  (1103 228)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_v_b_5
 (16 5)  (1106 229)  (1106 229)  routing T_21_14.sp12_h_r_8 <X> T_21_14.lc_trk_g1_0
 (17 5)  (1107 229)  (1107 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1112 229)  (1112 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1113 229)  (1113 229)  routing T_21_14.sp4_h_r_2 <X> T_21_14.lc_trk_g1_2
 (24 5)  (1114 229)  (1114 229)  routing T_21_14.sp4_h_r_2 <X> T_21_14.lc_trk_g1_2
 (25 5)  (1115 229)  (1115 229)  routing T_21_14.sp4_h_r_2 <X> T_21_14.lc_trk_g1_2
 (13 8)  (1103 232)  (1103 232)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_v_b_8
 (12 9)  (1102 233)  (1102 233)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_v_b_8
 (14 10)  (1104 234)  (1104 234)  routing T_21_14.sp4_v_b_36 <X> T_21_14.lc_trk_g2_4
 (25 10)  (1115 234)  (1115 234)  routing T_21_14.sp4_h_r_46 <X> T_21_14.lc_trk_g2_6
 (14 11)  (1104 235)  (1104 235)  routing T_21_14.sp4_v_b_36 <X> T_21_14.lc_trk_g2_4
 (16 11)  (1106 235)  (1106 235)  routing T_21_14.sp4_v_b_36 <X> T_21_14.lc_trk_g2_4
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 235)  (1113 235)  routing T_21_14.sp4_h_r_46 <X> T_21_14.lc_trk_g2_6
 (24 11)  (1114 235)  (1114 235)  routing T_21_14.sp4_h_r_46 <X> T_21_14.lc_trk_g2_6
 (25 11)  (1115 235)  (1115 235)  routing T_21_14.sp4_h_r_46 <X> T_21_14.lc_trk_g2_6
 (17 14)  (1107 238)  (1107 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (1104 239)  (1104 239)  routing T_21_14.sp4_r_v_b_44 <X> T_21_14.lc_trk_g3_4
 (17 15)  (1107 239)  (1107 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1108 239)  (1108 239)  routing T_21_14.sp4_r_v_b_45 <X> T_21_14.lc_trk_g3_5


LogicTile_22_14

 (3 2)  (1147 226)  (1147 226)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_h_l_23
 (3 3)  (1147 227)  (1147 227)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_h_l_23


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_10_13

 (3 4)  (495 212)  (495 212)  routing T_10_13.sp12_v_t_23 <X> T_10_13.sp12_h_r_0


LogicTile_11_13

 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (564 209)  (564 209)  routing T_11_13.sp4_r_v_b_34 <X> T_11_13.lc_trk_g0_1
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (560 214)  (560 214)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g1_4
 (21 6)  (567 214)  (567 214)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (567 215)  (567 215)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g1_7
 (21 8)  (567 216)  (567 216)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g2_3
 (22 8)  (568 216)  (568 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 216)  (569 216)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g2_3
 (26 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 216)  (581 216)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_4
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (47 8)  (593 216)  (593 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (561 217)  (561 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (16 9)  (562 217)  (562 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 217)  (579 217)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_4
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (41 9)  (587 217)  (587 217)  LC_4 Logic Functioning bit
 (42 9)  (588 217)  (588 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (51 9)  (597 217)  (597 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (599 217)  (599 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (550 218)  (550 218)  routing T_11_13.sp4_h_r_6 <X> T_11_13.sp4_v_t_43
 (14 10)  (560 218)  (560 218)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g2_4
 (21 10)  (567 218)  (567 218)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g2_7
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (551 219)  (551 219)  routing T_11_13.sp4_h_r_6 <X> T_11_13.sp4_v_t_43
 (15 11)  (561 219)  (561 219)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 12)  (567 220)  (567 220)  routing T_11_13.rgt_op_3 <X> T_11_13.lc_trk_g3_3
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 220)  (570 220)  routing T_11_13.rgt_op_3 <X> T_11_13.lc_trk_g3_3
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (574 222)  (574 222)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 222)  (581 222)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_7
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (42 14)  (588 222)  (588 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (52 14)  (598 222)  (598 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 223)  (577 223)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 223)  (578 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 223)  (579 223)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_7
 (35 15)  (581 223)  (581 223)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_7
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (42 15)  (588 223)  (588 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit
 (44 15)  (590 223)  (590 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (21 0)  (621 208)  (621 208)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 208)  (625 208)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (43 0)  (643 208)  (643 208)  LC_0 Logic Functioning bit
 (14 1)  (614 209)  (614 209)  routing T_12_13.sp4_r_v_b_35 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 209)  (627 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (40 1)  (640 209)  (640 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (46 2)  (646 210)  (646 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 210)  (650 210)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (614 211)  (614 211)  routing T_12_13.sp4_r_v_b_28 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (628 211)  (628 211)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 211)  (630 211)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 212)  (621 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 212)  (640 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (46 4)  (646 212)  (646 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 213)  (640 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 214)  (628 214)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (50 6)  (650 214)  (650 214)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (653 214)  (653 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (614 215)  (614 215)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g1_4
 (15 7)  (615 215)  (615 215)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g1_4
 (16 7)  (616 215)  (616 215)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (53 7)  (653 215)  (653 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (615 216)  (615 216)  routing T_12_13.tnr_op_1 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (621 216)  (621 216)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g2_3
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g2_3
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (50 8)  (650 216)  (650 216)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (1 10)  (601 218)  (601 218)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (40 10)  (640 218)  (640 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (43 10)  (643 218)  (643 218)  LC_5 Logic Functioning bit
 (50 10)  (650 218)  (650 218)  Cascade bit: LH_LC05_inmux02_5

 (1 11)  (601 219)  (601 219)  routing T_12_13.glb_netwk_4 <X> T_12_13.glb2local_2
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (40 11)  (640 219)  (640 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (15 12)  (615 220)  (615 220)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g3_1
 (16 12)  (616 220)  (616 220)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g3_1
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g3_1
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.tnr_op_3 <X> T_12_13.lc_trk_g3_3
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (608 221)  (608 221)  routing T_12_13.sp4_h_r_10 <X> T_12_13.sp4_v_b_10
 (15 13)  (615 221)  (615 221)  routing T_12_13.sp4_v_t_29 <X> T_12_13.lc_trk_g3_0
 (16 13)  (616 221)  (616 221)  routing T_12_13.sp4_v_t_29 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 221)  (625 221)  routing T_12_13.sp4_r_v_b_42 <X> T_12_13.lc_trk_g3_2
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (40 13)  (640 221)  (640 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (53 13)  (653 221)  (653 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 222)  (621 222)  routing T_12_13.sp4_h_r_39 <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 222)  (623 222)  routing T_12_13.sp4_h_r_39 <X> T_12_13.lc_trk_g3_7
 (24 14)  (624 222)  (624 222)  routing T_12_13.sp4_h_r_39 <X> T_12_13.lc_trk_g3_7
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 223)  (624 223)  routing T_12_13.tnr_op_6 <X> T_12_13.lc_trk_g3_6


LogicTile_13_13

 (21 0)  (675 208)  (675 208)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.bot_op_2 <X> T_13_13.lc_trk_g0_2
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 210)  (666 210)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_39
 (11 3)  (665 211)  (665 211)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_l_39
 (14 3)  (668 211)  (668 211)  routing T_13_13.top_op_4 <X> T_13_13.lc_trk_g0_4
 (15 3)  (669 211)  (669 211)  routing T_13_13.top_op_4 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.bot_op_6 <X> T_13_13.lc_trk_g0_6
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (46 4)  (700 212)  (700 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (707 212)  (707 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.input_2_2
 (34 5)  (688 213)  (688 213)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.input_2_2
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (51 5)  (705 213)  (705 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (707 213)  (707 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g1_7
 (26 6)  (680 214)  (680 214)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 214)  (685 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 214)  (689 214)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 215)  (675 215)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g1_7
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g1_6
 (25 7)  (679 215)  (679 215)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g1_6
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 215)  (682 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 215)  (687 215)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_3
 (34 7)  (688 215)  (688 215)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (48 7)  (702 215)  (702 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (669 216)  (669 216)  routing T_13_13.tnr_op_1 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (50 8)  (704 216)  (704 216)  Cascade bit: LH_LC04_inmux02_5

 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (42 10)  (696 218)  (696 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (50 10)  (704 218)  (704 218)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 219)  (677 219)  routing T_13_13.sp4_h_r_30 <X> T_13_13.lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.sp4_h_r_30 <X> T_13_13.lc_trk_g2_6
 (25 11)  (679 219)  (679 219)  routing T_13_13.sp4_h_r_30 <X> T_13_13.lc_trk_g2_6
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (38 11)  (692 219)  (692 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (8 12)  (662 220)  (662 220)  routing T_13_13.sp4_v_b_10 <X> T_13_13.sp4_h_r_10
 (9 12)  (663 220)  (663 220)  routing T_13_13.sp4_v_b_10 <X> T_13_13.sp4_h_r_10
 (15 12)  (669 220)  (669 220)  routing T_13_13.sp4_h_r_41 <X> T_13_13.lc_trk_g3_1
 (16 12)  (670 220)  (670 220)  routing T_13_13.sp4_h_r_41 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.sp4_h_r_41 <X> T_13_13.lc_trk_g3_1
 (18 13)  (672 221)  (672 221)  routing T_13_13.sp4_h_r_41 <X> T_13_13.lc_trk_g3_1
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 221)  (679 221)  routing T_13_13.sp4_r_v_b_42 <X> T_13_13.lc_trk_g3_2
 (15 14)  (669 222)  (669 222)  routing T_13_13.tnr_op_5 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.tnr_op_7 <X> T_13_13.lc_trk_g3_7
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (15 15)  (669 223)  (669 223)  routing T_13_13.tnr_op_4 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 223)  (678 223)  routing T_13_13.tnr_op_6 <X> T_13_13.lc_trk_g3_6
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 223)  (689 223)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.input_2_7


LogicTile_14_13

 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g0_3
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (21 1)  (729 209)  (729 209)  routing T_14_13.top_op_3 <X> T_14_13.lc_trk_g0_3
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (51 1)  (759 209)  (759 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (15 4)  (723 212)  (723 212)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (729 212)  (729 212)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (18 5)  (726 213)  (726 213)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (8 6)  (716 214)  (716 214)  routing T_14_13.sp4_v_t_41 <X> T_14_13.sp4_h_l_41
 (9 6)  (717 214)  (717 214)  routing T_14_13.sp4_v_t_41 <X> T_14_13.sp4_h_l_41
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (21 8)  (729 216)  (729 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (50 8)  (758 216)  (758 216)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (729 217)  (729 217)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 218)  (731 218)  routing T_14_13.sp12_v_t_12 <X> T_14_13.lc_trk_g2_7
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 219)  (732 219)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g2_6
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g3_3
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (21 13)  (729 221)  (729 221)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g3_3
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 221)  (735 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (5 14)  (713 222)  (713 222)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_h_l_44
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 222)  (726 222)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g3_5
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (42 14)  (750 222)  (750 222)  LC_7 Logic Functioning bit
 (4 15)  (712 223)  (712 223)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_h_l_44
 (6 15)  (714 223)  (714 223)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_h_l_44
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp4_r_v_b_47 <X> T_14_13.lc_trk_g3_7
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 223)  (731 223)  routing T_14_13.sp4_v_b_46 <X> T_14_13.lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.sp4_v_b_46 <X> T_14_13.lc_trk_g3_6
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 223)  (743 223)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.input_2_7
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (15 0)  (777 208)  (777 208)  routing T_15_13.sp4_h_r_9 <X> T_15_13.lc_trk_g0_1
 (16 0)  (778 208)  (778 208)  routing T_15_13.sp4_h_r_9 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.sp4_h_r_9 <X> T_15_13.lc_trk_g0_1
 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (48 0)  (810 208)  (810 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (815 208)  (815 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (9 1)  (771 209)  (771 209)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_v_b_1
 (16 1)  (778 209)  (778 209)  routing T_15_13.sp12_h_r_8 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (28 1)  (790 209)  (790 209)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (11 2)  (773 210)  (773 210)  routing T_15_13.sp4_h_l_44 <X> T_15_13.sp4_v_t_39
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (14 3)  (776 211)  (776 211)  routing T_15_13.sp4_r_v_b_28 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 212)  (785 212)  routing T_15_13.sp12_h_r_11 <X> T_15_13.lc_trk_g1_3
 (16 5)  (778 213)  (778 213)  routing T_15_13.sp12_h_r_8 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 215)  (785 215)  routing T_15_13.sp4_v_b_22 <X> T_15_13.lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.sp4_v_b_22 <X> T_15_13.lc_trk_g1_6
 (15 8)  (777 216)  (777 216)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g2_1
 (16 8)  (778 216)  (778 216)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (18 9)  (780 217)  (780 217)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g2_1
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 217)  (790 217)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (5 10)  (767 218)  (767 218)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_43
 (14 10)  (776 218)  (776 218)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (6 11)  (768 219)  (768 219)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_l_43
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (15 11)  (777 219)  (777 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.bnl_op_1 <X> T_15_13.lc_trk_g3_1
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (50 12)  (812 220)  (812 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (780 221)  (780 221)  routing T_15_13.bnl_op_1 <X> T_15_13.lc_trk_g3_1
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 221)  (785 221)  routing T_15_13.sp4_v_b_42 <X> T_15_13.lc_trk_g3_2
 (24 13)  (786 221)  (786 221)  routing T_15_13.sp4_v_b_42 <X> T_15_13.lc_trk_g3_2
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 222)  (797 222)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_7
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (40 14)  (802 222)  (802 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (15 15)  (777 223)  (777 223)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g3_4
 (16 15)  (778 223)  (778 223)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (796 223)  (796 223)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_7
 (35 15)  (797 223)  (797 223)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (40 15)  (802 223)  (802 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (14 0)  (830 208)  (830 208)  routing T_16_13.lft_op_0 <X> T_16_13.lc_trk_g0_0
 (16 0)  (832 208)  (832 208)  routing T_16_13.sp4_v_b_9 <X> T_16_13.lc_trk_g0_1
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 208)  (834 208)  routing T_16_13.sp4_v_b_9 <X> T_16_13.lc_trk_g0_1
 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 208)  (839 208)  routing T_16_13.sp12_h_r_11 <X> T_16_13.lc_trk_g0_3
 (15 1)  (831 209)  (831 209)  routing T_16_13.lft_op_0 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (834 209)  (834 209)  routing T_16_13.sp4_v_b_9 <X> T_16_13.lc_trk_g0_1
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.bot_op_7 <X> T_16_13.lc_trk_g0_7
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (41 2)  (857 210)  (857 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (26 3)  (842 211)  (842 211)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 211)  (846 211)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (38 3)  (854 211)  (854 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (28 4)  (844 212)  (844 212)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 212)  (846 212)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (42 4)  (858 212)  (858 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (50 4)  (866 212)  (866 212)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (867 212)  (867 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (21 5)  (837 213)  (837 213)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (39 5)  (855 213)  (855 213)  LC_2 Logic Functioning bit
 (8 6)  (824 214)  (824 214)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_41
 (9 6)  (825 214)  (825 214)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_41
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 218)  (834 218)  routing T_16_13.bnl_op_5 <X> T_16_13.lc_trk_g2_5
 (18 11)  (834 219)  (834 219)  routing T_16_13.bnl_op_5 <X> T_16_13.lc_trk_g2_5
 (4 12)  (820 220)  (820 220)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_9
 (21 12)  (837 220)  (837 220)  routing T_16_13.sp4_v_t_14 <X> T_16_13.lc_trk_g3_3
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp4_v_t_14 <X> T_16_13.lc_trk_g3_3
 (28 12)  (844 220)  (844 220)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 220)  (846 220)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 220)  (847 220)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (853 220)  (853 220)  LC_6 Logic Functioning bit
 (39 12)  (855 220)  (855 220)  LC_6 Logic Functioning bit
 (45 12)  (861 220)  (861 220)  LC_6 Logic Functioning bit
 (48 12)  (864 220)  (864 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (821 221)  (821 221)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_9
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 221)  (847 221)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 221)  (848 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 221)  (850 221)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.input_2_6
 (35 13)  (851 221)  (851 221)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.input_2_6
 (37 13)  (853 221)  (853 221)  LC_6 Logic Functioning bit
 (42 13)  (858 221)  (858 221)  LC_6 Logic Functioning bit
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (825 222)  (825 222)  routing T_16_13.sp4_h_r_7 <X> T_16_13.sp4_h_l_47
 (10 14)  (826 222)  (826 222)  routing T_16_13.sp4_h_r_7 <X> T_16_13.sp4_h_l_47
 (14 14)  (830 222)  (830 222)  routing T_16_13.rgt_op_4 <X> T_16_13.lc_trk_g3_4
 (15 14)  (831 222)  (831 222)  routing T_16_13.tnr_op_5 <X> T_16_13.lc_trk_g3_5
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (837 222)  (837 222)  routing T_16_13.sp4_h_l_34 <X> T_16_13.lc_trk_g3_7
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 222)  (839 222)  routing T_16_13.sp4_h_l_34 <X> T_16_13.lc_trk_g3_7
 (24 14)  (840 222)  (840 222)  routing T_16_13.sp4_h_l_34 <X> T_16_13.lc_trk_g3_7
 (15 15)  (831 223)  (831 223)  routing T_16_13.rgt_op_4 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (837 223)  (837 223)  routing T_16_13.sp4_h_l_34 <X> T_16_13.lc_trk_g3_7


LogicTile_17_13

 (15 0)  (889 208)  (889 208)  routing T_17_13.sp4_h_r_9 <X> T_17_13.lc_trk_g0_1
 (16 0)  (890 208)  (890 208)  routing T_17_13.sp4_h_r_9 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 208)  (892 208)  routing T_17_13.sp4_h_r_9 <X> T_17_13.lc_trk_g0_1
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 209)  (910 209)  LC_0 Logic Functioning bit
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (38 1)  (912 209)  (912 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (48 1)  (922 209)  (922 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (8 2)  (882 210)  (882 210)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_36
 (9 2)  (883 210)  (883 210)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_36
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (46 2)  (920 210)  (920 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_1 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 211)  (899 211)  routing T_17_13.sp4_r_v_b_30 <X> T_17_13.lc_trk_g0_6
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (35 4)  (909 212)  (909 212)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.input_2_2
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (41 4)  (915 212)  (915 212)  LC_2 Logic Functioning bit
 (43 4)  (917 212)  (917 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (28 5)  (902 213)  (902 213)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 213)  (906 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (909 213)  (909 213)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.input_2_2
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (48 5)  (922 213)  (922 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 216)  (909 216)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.input_2_4
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (14 9)  (888 217)  (888 217)  routing T_17_13.sp4_r_v_b_32 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 217)  (909 217)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.input_2_4
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (15 10)  (889 218)  (889 218)  routing T_17_13.sp4_v_t_32 <X> T_17_13.lc_trk_g2_5
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_v_t_32 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (897 218)  (897 218)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g2_7
 (24 10)  (898 218)  (898 218)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g2_7
 (21 11)  (895 219)  (895 219)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g2_7
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 220)  (907 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 220)  (909 220)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.input_2_6
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (43 12)  (917 220)  (917 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (4 13)  (878 221)  (878 221)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_r_9
 (18 13)  (892 221)  (892 221)  routing T_17_13.sp4_r_v_b_41 <X> T_17_13.lc_trk_g3_1
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (26 13)  (900 221)  (900 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (909 221)  (909 221)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.input_2_6
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (42 13)  (916 221)  (916 221)  LC_6 Logic Functioning bit
 (48 13)  (922 221)  (922 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_h_r_44 <X> T_17_13.lc_trk_g3_4
 (21 14)  (895 222)  (895 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.sp4_h_r_39 <X> T_17_13.lc_trk_g3_7
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (14 15)  (888 223)  (888 223)  routing T_17_13.sp4_h_r_44 <X> T_17_13.lc_trk_g3_4
 (15 15)  (889 223)  (889 223)  routing T_17_13.sp4_h_r_44 <X> T_17_13.lc_trk_g3_4
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_h_r_44 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (900 223)  (900 223)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit
 (46 15)  (920 223)  (920 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_13

 (25 0)  (953 208)  (953 208)  routing T_18_13.sp4_v_b_10 <X> T_18_13.lc_trk_g0_2
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 209)  (951 209)  routing T_18_13.sp4_v_b_10 <X> T_18_13.lc_trk_g0_2
 (25 1)  (953 209)  (953 209)  routing T_18_13.sp4_v_b_10 <X> T_18_13.lc_trk_g0_2
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (940 210)  (940 210)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_39
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (11 3)  (939 211)  (939 211)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_39
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (3 5)  (931 213)  (931 213)  routing T_18_13.sp12_h_l_23 <X> T_18_13.sp12_h_r_0
 (4 10)  (932 218)  (932 218)  routing T_18_13.sp4_v_b_10 <X> T_18_13.sp4_v_t_43
 (6 10)  (934 218)  (934 218)  routing T_18_13.sp4_v_b_10 <X> T_18_13.sp4_v_t_43
 (15 12)  (943 220)  (943 220)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g3_1
 (16 12)  (944 220)  (944 220)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g3_1
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (955 220)  (955 220)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (9 13)  (937 221)  (937 221)  routing T_18_13.sp4_v_t_47 <X> T_18_13.sp4_v_b_10
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp12_v_b_8 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (47 13)  (975 221)  (975 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (933 222)  (933 222)  routing T_18_13.sp4_v_t_44 <X> T_18_13.sp4_h_l_44
 (6 15)  (934 223)  (934 223)  routing T_18_13.sp4_v_t_44 <X> T_18_13.sp4_h_l_44
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp12_v_b_12 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_13

 (2 8)  (984 216)  (984 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 10)  (990 218)  (990 218)  routing T_19_13.sp4_v_t_36 <X> T_19_13.sp4_h_l_42
 (9 10)  (991 218)  (991 218)  routing T_19_13.sp4_v_t_36 <X> T_19_13.sp4_h_l_42
 (10 10)  (992 218)  (992 218)  routing T_19_13.sp4_v_t_36 <X> T_19_13.sp4_h_l_42


LogicTile_20_13

 (15 3)  (1051 211)  (1051 211)  routing T_20_13.sp4_v_t_9 <X> T_20_13.lc_trk_g0_4
 (16 3)  (1052 211)  (1052 211)  routing T_20_13.sp4_v_t_9 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 212)  (1063 212)  routing T_20_13.lc_trk_g1_0 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 212)  (1070 212)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (38 4)  (1074 212)  (1074 212)  LC_2 Logic Functioning bit
 (41 4)  (1077 212)  (1077 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (14 5)  (1050 213)  (1050 213)  routing T_20_13.top_op_0 <X> T_20_13.lc_trk_g1_0
 (15 5)  (1051 213)  (1051 213)  routing T_20_13.top_op_0 <X> T_20_13.lc_trk_g1_0
 (17 5)  (1053 213)  (1053 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (1058 213)  (1058 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1059 213)  (1059 213)  routing T_20_13.sp4_v_b_18 <X> T_20_13.lc_trk_g1_2
 (24 5)  (1060 213)  (1060 213)  routing T_20_13.sp4_v_b_18 <X> T_20_13.lc_trk_g1_2
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 213)  (1068 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1069 213)  (1069 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.input_2_2
 (34 5)  (1070 213)  (1070 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.input_2_2
 (35 5)  (1071 213)  (1071 213)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.input_2_2
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (38 5)  (1074 213)  (1074 213)  LC_2 Logic Functioning bit
 (39 5)  (1075 213)  (1075 213)  LC_2 Logic Functioning bit
 (41 5)  (1077 213)  (1077 213)  LC_2 Logic Functioning bit
 (43 5)  (1079 213)  (1079 213)  LC_2 Logic Functioning bit
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 220)  (1059 220)  routing T_20_13.sp12_v_b_11 <X> T_20_13.lc_trk_g3_3


LogicTile_21_13

 (15 0)  (1105 208)  (1105 208)  routing T_21_13.top_op_1 <X> T_21_13.lc_trk_g0_1
 (17 0)  (1107 208)  (1107 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (15 1)  (1105 209)  (1105 209)  routing T_21_13.sp4_v_t_5 <X> T_21_13.lc_trk_g0_0
 (16 1)  (1106 209)  (1106 209)  routing T_21_13.sp4_v_t_5 <X> T_21_13.lc_trk_g0_0
 (17 1)  (1107 209)  (1107 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (1108 209)  (1108 209)  routing T_21_13.top_op_1 <X> T_21_13.lc_trk_g0_1
 (26 4)  (1116 212)  (1116 212)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 212)  (1119 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 212)  (1121 212)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 212)  (1124 212)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (40 4)  (1130 212)  (1130 212)  LC_2 Logic Functioning bit
 (42 4)  (1132 212)  (1132 212)  LC_2 Logic Functioning bit
 (27 5)  (1117 213)  (1117 213)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 213)  (1119 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 213)  (1122 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (39 5)  (1129 213)  (1129 213)  LC_2 Logic Functioning bit
 (40 5)  (1130 213)  (1130 213)  LC_2 Logic Functioning bit
 (42 5)  (1132 213)  (1132 213)  LC_2 Logic Functioning bit
 (46 5)  (1136 213)  (1136 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (1105 214)  (1105 214)  routing T_21_13.sp4_v_b_21 <X> T_21_13.lc_trk_g1_5
 (16 6)  (1106 214)  (1106 214)  routing T_21_13.sp4_v_b_21 <X> T_21_13.lc_trk_g1_5
 (17 6)  (1107 214)  (1107 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 7)  (1104 215)  (1104 215)  routing T_21_13.sp12_h_r_20 <X> T_21_13.lc_trk_g1_4
 (16 7)  (1106 215)  (1106 215)  routing T_21_13.sp12_h_r_20 <X> T_21_13.lc_trk_g1_4
 (17 7)  (1107 215)  (1107 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 12)  (1116 220)  (1116 220)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 220)  (1117 220)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 220)  (1118 220)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 220)  (1121 220)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 220)  (1124 220)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 220)  (1127 220)  LC_6 Logic Functioning bit
 (40 12)  (1130 220)  (1130 220)  LC_6 Logic Functioning bit
 (42 12)  (1132 220)  (1132 220)  LC_6 Logic Functioning bit
 (47 12)  (1137 220)  (1137 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (1112 221)  (1112 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1114 221)  (1114 221)  routing T_21_13.tnl_op_2 <X> T_21_13.lc_trk_g3_2
 (25 13)  (1115 221)  (1115 221)  routing T_21_13.tnl_op_2 <X> T_21_13.lc_trk_g3_2
 (27 13)  (1117 221)  (1117 221)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 221)  (1120 221)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 221)  (1122 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (39 13)  (1129 221)  (1129 221)  LC_6 Logic Functioning bit
 (40 13)  (1130 221)  (1130 221)  LC_6 Logic Functioning bit
 (42 13)  (1132 221)  (1132 221)  LC_6 Logic Functioning bit


LogicTile_22_13

 (5 15)  (1149 223)  (1149 223)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_v_t_44


RAM_Tile_25_13

 (8 4)  (1314 212)  (1314 212)  routing T_25_13.sp4_h_l_41 <X> T_25_13.sp4_h_r_4


LogicTile_29_13

 (4 1)  (1514 209)  (1514 209)  routing T_29_13.sp4_h_l_41 <X> T_29_13.sp4_h_r_0
 (6 1)  (1516 209)  (1516 209)  routing T_29_13.sp4_h_l_41 <X> T_29_13.sp4_h_r_0


LogicTile_30_13

 (3 1)  (1567 209)  (1567 209)  routing T_30_13.sp12_h_l_23 <X> T_30_13.sp12_v_b_0


LogicTile_31_13

 (3 1)  (1621 209)  (1621 209)  routing T_31_13.sp12_h_l_23 <X> T_31_13.sp12_v_b_0


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 215)  (1739 215)  routing T_33_13.span4_horz_37 <X> T_33_13.span4_vert_b_2


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_10_12

 (5 0)  (497 192)  (497 192)  routing T_10_12.sp4_v_t_37 <X> T_10_12.sp4_h_r_0
 (12 0)  (504 192)  (504 192)  routing T_10_12.sp4_v_t_39 <X> T_10_12.sp4_h_r_2
 (4 9)  (496 201)  (496 201)  routing T_10_12.sp4_v_t_36 <X> T_10_12.sp4_h_r_6


LogicTile_11_12

 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 193)  (569 193)  routing T_11_12.sp12_h_r_10 <X> T_11_12.lc_trk_g0_2
 (15 2)  (561 194)  (561 194)  routing T_11_12.bot_op_5 <X> T_11_12.lc_trk_g0_5
 (17 2)  (563 194)  (563 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 6)  (572 198)  (572 198)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 198)  (581 198)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_3
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (40 6)  (586 198)  (586 198)  LC_3 Logic Functioning bit
 (41 6)  (587 198)  (587 198)  LC_3 Logic Functioning bit
 (46 6)  (592 198)  (592 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (560 199)  (560 199)  routing T_11_12.top_op_4 <X> T_11_12.lc_trk_g1_4
 (15 7)  (561 199)  (561 199)  routing T_11_12.top_op_4 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (568 199)  (568 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 199)  (570 199)  routing T_11_12.bot_op_6 <X> T_11_12.lc_trk_g1_6
 (27 7)  (573 199)  (573 199)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 199)  (576 199)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 199)  (577 199)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 199)  (578 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (579 199)  (579 199)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_3
 (35 7)  (581 199)  (581 199)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.input_2_3
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (40 7)  (586 199)  (586 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (42 7)  (588 199)  (588 199)  LC_3 Logic Functioning bit
 (22 10)  (568 202)  (568 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 202)  (569 202)  routing T_11_12.sp4_h_r_31 <X> T_11_12.lc_trk_g2_7
 (24 10)  (570 202)  (570 202)  routing T_11_12.sp4_h_r_31 <X> T_11_12.lc_trk_g2_7
 (21 11)  (567 203)  (567 203)  routing T_11_12.sp4_h_r_31 <X> T_11_12.lc_trk_g2_7
 (27 12)  (573 204)  (573 204)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 204)  (576 204)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g0_5 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (586 204)  (586 204)  LC_6 Logic Functioning bit
 (42 12)  (588 204)  (588 204)  LC_6 Logic Functioning bit
 (30 13)  (576 205)  (576 205)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (586 205)  (586 205)  LC_6 Logic Functioning bit
 (42 13)  (588 205)  (588 205)  LC_6 Logic Functioning bit
 (53 13)  (599 205)  (599 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_12_12

 (2 0)  (602 192)  (602 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 193)  (628 193)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 193)  (631 193)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 194)  (630 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (40 2)  (640 194)  (640 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (50 2)  (650 194)  (650 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (614 195)  (614 195)  routing T_12_12.sp4_r_v_b_28 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (626 195)  (626 195)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 195)  (627 195)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (51 3)  (651 195)  (651 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (609 196)  (609 196)  routing T_12_12.sp4_v_t_41 <X> T_12_12.sp4_h_r_4
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (31 4)  (631 196)  (631 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 196)  (633 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 196)  (640 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (52 4)  (652 196)  (652 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 197)  (624 197)  routing T_12_12.top_op_2 <X> T_12_12.lc_trk_g1_2
 (25 5)  (625 197)  (625 197)  routing T_12_12.top_op_2 <X> T_12_12.lc_trk_g1_2
 (27 5)  (627 197)  (627 197)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 197)  (628 197)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 198)  (633 198)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (38 6)  (638 198)  (638 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (43 6)  (643 198)  (643 198)  LC_3 Logic Functioning bit
 (53 6)  (653 198)  (653 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (618 199)  (618 199)  routing T_12_12.sp4_r_v_b_29 <X> T_12_12.lc_trk_g1_5
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 199)  (625 199)  routing T_12_12.sp4_r_v_b_30 <X> T_12_12.lc_trk_g1_6
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 199)  (628 199)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 199)  (631 199)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 199)  (633 199)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.input_2_3
 (34 7)  (634 199)  (634 199)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.input_2_3
 (35 7)  (635 199)  (635 199)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.input_2_3
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (38 7)  (638 199)  (638 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (43 8)  (643 200)  (643 200)  LC_4 Logic Functioning bit
 (47 8)  (647 200)  (647 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (614 201)  (614 201)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g2_0
 (15 9)  (615 201)  (615 201)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g2_0
 (16 9)  (616 201)  (616 201)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (618 201)  (618 201)  routing T_12_12.sp4_r_v_b_33 <X> T_12_12.lc_trk_g2_1
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 201)  (623 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (25 9)  (625 201)  (625 201)  routing T_12_12.sp4_h_l_15 <X> T_12_12.lc_trk_g2_2
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (15 10)  (615 202)  (615 202)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g2_5
 (16 10)  (616 202)  (616 202)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g2_5
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 202)  (623 202)  routing T_12_12.sp12_v_b_23 <X> T_12_12.lc_trk_g2_7
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 202)  (635 202)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_5
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (40 10)  (640 202)  (640 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (52 10)  (652 202)  (652 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (616 203)  (616 203)  routing T_12_12.sp12_v_b_12 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (618 203)  (618 203)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g2_5
 (21 11)  (621 203)  (621 203)  routing T_12_12.sp12_v_b_23 <X> T_12_12.lc_trk_g2_7
 (27 11)  (627 203)  (627 203)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 203)  (628 203)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (633 203)  (633 203)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_5
 (34 11)  (634 203)  (634 203)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_5
 (35 11)  (635 203)  (635 203)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.input_2_5
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (15 12)  (615 204)  (615 204)  routing T_12_12.sp4_h_r_41 <X> T_12_12.lc_trk_g3_1
 (16 12)  (616 204)  (616 204)  routing T_12_12.sp4_h_r_41 <X> T_12_12.lc_trk_g3_1
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.sp4_h_r_41 <X> T_12_12.lc_trk_g3_1
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.tnr_op_3 <X> T_12_12.lc_trk_g3_3
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 204)  (633 204)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (4 13)  (604 205)  (604 205)  routing T_12_12.sp4_v_t_41 <X> T_12_12.sp4_h_r_9
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (618 205)  (618 205)  routing T_12_12.sp4_h_r_41 <X> T_12_12.lc_trk_g3_1
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 205)  (624 205)  routing T_12_12.tnr_op_2 <X> T_12_12.lc_trk_g3_2
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (621 206)  (621 206)  routing T_12_12.rgt_op_7 <X> T_12_12.lc_trk_g3_7
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 206)  (624 206)  routing T_12_12.rgt_op_7 <X> T_12_12.lc_trk_g3_7
 (26 14)  (626 206)  (626 206)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (50 14)  (650 206)  (650 206)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 207)  (614 207)  routing T_12_12.tnl_op_4 <X> T_12_12.lc_trk_g3_4
 (15 15)  (615 207)  (615 207)  routing T_12_12.tnl_op_4 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (618 207)  (618 207)  routing T_12_12.sp4_r_v_b_45 <X> T_12_12.lc_trk_g3_5
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 207)  (623 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6
 (24 15)  (624 207)  (624 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6
 (25 15)  (625 207)  (625 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 207)  (631 207)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (51 15)  (651 207)  (651 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_12

 (4 0)  (658 192)  (658 192)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_v_b_0
 (6 0)  (660 192)  (660 192)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_v_b_0
 (10 0)  (664 192)  (664 192)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_h_r_1
 (14 0)  (668 192)  (668 192)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g0_0
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 192)  (672 192)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g0_1
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_0
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (15 1)  (669 193)  (669 193)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g0_0
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.top_op_2 <X> T_13_12.lc_trk_g0_2
 (25 1)  (679 193)  (679 193)  routing T_13_12.top_op_2 <X> T_13_12.lc_trk_g0_2
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 193)  (687 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_0
 (34 1)  (688 193)  (688 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.input_2_0
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 194)  (668 194)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g0_4
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.bot_op_7 <X> T_13_12.lc_trk_g0_7
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 195)  (686 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (687 195)  (687 195)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.input_2_1
 (34 3)  (688 195)  (688 195)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.input_2_1
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (40 3)  (694 195)  (694 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (40 4)  (694 196)  (694 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (50 4)  (704 196)  (704 196)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 197)  (679 197)  routing T_13_12.sp4_r_v_b_26 <X> T_13_12.lc_trk_g1_2
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (40 5)  (694 197)  (694 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (8 6)  (662 198)  (662 198)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_l_41
 (9 6)  (663 198)  (663 198)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_l_41
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 198)  (678 198)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 198)  (682 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 198)  (684 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (14 7)  (668 199)  (668 199)  routing T_13_12.sp4_r_v_b_28 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (675 199)  (675 199)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 199)  (679 199)  routing T_13_12.sp4_r_v_b_30 <X> T_13_12.lc_trk_g1_6
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (688 199)  (688 199)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.input_2_3
 (35 7)  (689 199)  (689 199)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.input_2_3
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (40 7)  (694 199)  (694 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (15 8)  (669 200)  (669 200)  routing T_13_12.tnr_op_1 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (679 200)  (679 200)  routing T_13_12.sp4_v_b_26 <X> T_13_12.lc_trk_g2_2
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (46 8)  (700 200)  (700 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 200)  (704 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp4_v_b_26 <X> T_13_12.lc_trk_g2_2
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (46 9)  (700 201)  (700 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (662 202)  (662 202)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_h_l_42
 (9 10)  (663 202)  (663 202)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_h_l_42
 (10 10)  (664 202)  (664 202)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_h_l_42
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.sp4_v_b_30 <X> T_13_12.lc_trk_g2_6
 (26 10)  (680 202)  (680 202)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (21 11)  (675 203)  (675 203)  routing T_13_12.sp4_r_v_b_39 <X> T_13_12.lc_trk_g2_7
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (677 203)  (677 203)  routing T_13_12.sp4_v_b_30 <X> T_13_12.lc_trk_g2_6
 (26 11)  (680 203)  (680 203)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 203)  (682 203)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 203)  (685 203)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (40 11)  (694 203)  (694 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (46 11)  (700 203)  (700 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (670 204)  (670 204)  routing T_13_12.sp4_v_b_33 <X> T_13_12.lc_trk_g3_1
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.sp4_v_b_33 <X> T_13_12.lc_trk_g3_1
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (40 12)  (694 204)  (694 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (14 13)  (668 205)  (668 205)  routing T_13_12.sp4_r_v_b_40 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (672 205)  (672 205)  routing T_13_12.sp4_v_b_33 <X> T_13_12.lc_trk_g3_1
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_r_v_b_43 <X> T_13_12.lc_trk_g3_3
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 205)  (678 205)  routing T_13_12.tnl_op_2 <X> T_13_12.lc_trk_g3_2
 (25 13)  (679 205)  (679 205)  routing T_13_12.tnl_op_2 <X> T_13_12.lc_trk_g3_2
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (687 205)  (687 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_6
 (34 13)  (688 205)  (688 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_6
 (35 13)  (689 205)  (689 205)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_6
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (40 13)  (694 205)  (694 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (14 14)  (668 206)  (668 206)  routing T_13_12.sp4_v_b_36 <X> T_13_12.lc_trk_g3_4
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (675 206)  (675 206)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 206)  (679 206)  routing T_13_12.sp4_v_b_30 <X> T_13_12.lc_trk_g3_6
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 206)  (689 206)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.input_2_7
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (14 15)  (668 207)  (668 207)  routing T_13_12.sp4_v_b_36 <X> T_13_12.lc_trk_g3_4
 (16 15)  (670 207)  (670 207)  routing T_13_12.sp4_v_b_36 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (672 207)  (672 207)  routing T_13_12.sp4_r_v_b_45 <X> T_13_12.lc_trk_g3_5
 (22 15)  (676 207)  (676 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 207)  (677 207)  routing T_13_12.sp4_v_b_30 <X> T_13_12.lc_trk_g3_6
 (27 15)  (681 207)  (681 207)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (688 207)  (688 207)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.input_2_7


LogicTile_14_12

 (15 0)  (723 192)  (723 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 192)  (748 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (42 0)  (750 192)  (750 192)  LC_0 Logic Functioning bit
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 193)  (741 193)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.input_2_0
 (35 1)  (743 193)  (743 193)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.input_2_0
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 194)  (730 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 194)  (732 194)  routing T_14_12.top_op_7 <X> T_14_12.lc_trk_g0_7
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (46 2)  (754 194)  (754 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (722 195)  (722 195)  routing T_14_12.top_op_4 <X> T_14_12.lc_trk_g0_4
 (15 3)  (723 195)  (723 195)  routing T_14_12.top_op_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (729 195)  (729 195)  routing T_14_12.top_op_7 <X> T_14_12.lc_trk_g0_7
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.top_op_6 <X> T_14_12.lc_trk_g0_6
 (25 3)  (733 195)  (733 195)  routing T_14_12.top_op_6 <X> T_14_12.lc_trk_g0_6
 (26 3)  (734 195)  (734 195)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 195)  (736 195)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (47 3)  (755 195)  (755 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (722 196)  (722 196)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g1_0
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (734 196)  (734 196)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 196)  (739 196)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (13 5)  (721 197)  (721 197)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_r_5
 (15 5)  (723 197)  (723 197)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (729 197)  (729 197)  routing T_14_12.sp4_r_v_b_27 <X> T_14_12.lc_trk_g1_3
 (26 5)  (734 197)  (734 197)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 197)  (735 197)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 197)  (736 197)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 197)  (740 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 197)  (742 197)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.input_2_2
 (35 5)  (743 197)  (743 197)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.input_2_2
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (12 6)  (720 198)  (720 198)  routing T_14_12.sp4_v_t_46 <X> T_14_12.sp4_h_l_40
 (14 6)  (722 198)  (722 198)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (21 6)  (729 198)  (729 198)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (50 6)  (758 198)  (758 198)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (719 199)  (719 199)  routing T_14_12.sp4_v_t_46 <X> T_14_12.sp4_h_l_40
 (13 7)  (721 199)  (721 199)  routing T_14_12.sp4_v_t_46 <X> T_14_12.sp4_h_l_40
 (15 7)  (723 199)  (723 199)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (734 199)  (734 199)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (8 8)  (716 200)  (716 200)  routing T_14_12.sp4_h_l_46 <X> T_14_12.sp4_h_r_7
 (10 8)  (718 200)  (718 200)  routing T_14_12.sp4_h_l_46 <X> T_14_12.sp4_h_r_7
 (15 8)  (723 200)  (723 200)  routing T_14_12.sp4_h_r_33 <X> T_14_12.lc_trk_g2_1
 (16 8)  (724 200)  (724 200)  routing T_14_12.sp4_h_r_33 <X> T_14_12.lc_trk_g2_1
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 200)  (726 200)  routing T_14_12.sp4_h_r_33 <X> T_14_12.lc_trk_g2_1
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.tnl_op_3 <X> T_14_12.lc_trk_g2_3
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (40 8)  (748 200)  (748 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (46 8)  (754 200)  (754 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (758 200)  (758 200)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 201)  (722 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (15 9)  (723 201)  (723 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (729 201)  (729 201)  routing T_14_12.tnl_op_3 <X> T_14_12.lc_trk_g2_3
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 201)  (732 201)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g2_2
 (25 9)  (733 201)  (733 201)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g2_2
 (28 9)  (736 201)  (736 201)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (40 9)  (748 201)  (748 201)  LC_4 Logic Functioning bit
 (46 9)  (754 201)  (754 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (724 202)  (724 202)  routing T_14_12.sp12_v_t_10 <X> T_14_12.lc_trk_g2_5
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (729 202)  (729 202)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g2_7
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 202)  (741 202)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (736 203)  (736 203)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 203)  (738 203)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 203)  (739 203)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 203)  (740 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 203)  (741 203)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.input_2_5
 (34 11)  (742 203)  (742 203)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.input_2_5
 (35 11)  (743 203)  (743 203)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.input_2_5
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (38 11)  (746 203)  (746 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (52 11)  (760 203)  (760 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (21 12)  (729 204)  (729 204)  routing T_14_12.sp4_v_t_14 <X> T_14_12.lc_trk_g3_3
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 204)  (731 204)  routing T_14_12.sp4_v_t_14 <X> T_14_12.lc_trk_g3_3
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (40 12)  (748 204)  (748 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (42 12)  (750 204)  (750 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g3_2
 (25 13)  (733 205)  (733 205)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g3_2
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (51 13)  (759 205)  (759 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_v_b_37 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 206)  (726 206)  routing T_14_12.sp4_v_b_37 <X> T_14_12.lc_trk_g3_5
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp4_v_b_47 <X> T_14_12.lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.sp4_v_b_47 <X> T_14_12.lc_trk_g3_7
 (25 14)  (733 206)  (733 206)  routing T_14_12.sp4_v_b_30 <X> T_14_12.lc_trk_g3_6
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (50 14)  (758 206)  (758 206)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (722 207)  (722 207)  routing T_14_12.tnl_op_4 <X> T_14_12.lc_trk_g3_4
 (15 15)  (723 207)  (723 207)  routing T_14_12.tnl_op_4 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (726 207)  (726 207)  routing T_14_12.sp4_v_b_37 <X> T_14_12.lc_trk_g3_5
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 207)  (731 207)  routing T_14_12.sp4_v_b_30 <X> T_14_12.lc_trk_g3_6
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit
 (46 15)  (754 207)  (754 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_12

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 194)  (776 194)  routing T_15_12.lft_op_4 <X> T_15_12.lc_trk_g0_4
 (21 2)  (783 194)  (783 194)  routing T_15_12.lft_op_7 <X> T_15_12.lc_trk_g0_7
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.lft_op_7 <X> T_15_12.lc_trk_g0_7
 (15 3)  (777 195)  (777 195)  routing T_15_12.lft_op_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 195)  (785 195)  routing T_15_12.sp4_h_r_6 <X> T_15_12.lc_trk_g0_6
 (24 3)  (786 195)  (786 195)  routing T_15_12.sp4_h_r_6 <X> T_15_12.lc_trk_g0_6
 (25 3)  (787 195)  (787 195)  routing T_15_12.sp4_h_r_6 <X> T_15_12.lc_trk_g0_6
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (767 196)  (767 196)  routing T_15_12.sp4_h_l_37 <X> T_15_12.sp4_h_r_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.bot_op_3 <X> T_15_12.lc_trk_g1_3
 (25 4)  (787 196)  (787 196)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g1_2
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (4 5)  (766 197)  (766 197)  routing T_15_12.sp4_h_l_37 <X> T_15_12.sp4_h_r_3
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 197)  (785 197)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g1_2
 (25 5)  (787 197)  (787 197)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g1_2
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (52 5)  (814 197)  (814 197)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 198)  (786 198)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g1_7
 (14 7)  (776 199)  (776 199)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g1_4
 (15 7)  (777 199)  (777 199)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (783 199)  (783 199)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g1_7
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g1_6
 (25 7)  (787 199)  (787 199)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g1_6
 (25 10)  (787 202)  (787 202)  routing T_15_12.bnl_op_6 <X> T_15_12.lc_trk_g2_6
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (802 202)  (802 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (48 10)  (810 202)  (810 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (8 11)  (770 203)  (770 203)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_t_42
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 203)  (787 203)  routing T_15_12.bnl_op_6 <X> T_15_12.lc_trk_g2_6
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (48 11)  (810 203)  (810 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (788 206)  (788 206)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 206)  (795 206)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (43 14)  (805 206)  (805 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (52 14)  (814 206)  (814 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (10 15)  (772 207)  (772 207)  routing T_15_12.sp4_h_l_40 <X> T_15_12.sp4_v_t_47
 (27 15)  (789 207)  (789 207)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 207)  (792 207)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 207)  (793 207)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (40 15)  (802 207)  (802 207)  LC_7 Logic Functioning bit
 (42 15)  (804 207)  (804 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (4 0)  (820 192)  (820 192)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_v_b_0
 (5 1)  (821 193)  (821 193)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_v_b_0
 (16 1)  (832 193)  (832 193)  routing T_16_12.sp12_h_r_8 <X> T_16_12.lc_trk_g0_0
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 194)  (839 194)  routing T_16_12.sp4_h_r_7 <X> T_16_12.lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.sp4_h_r_7 <X> T_16_12.lc_trk_g0_7
 (21 3)  (837 195)  (837 195)  routing T_16_12.sp4_h_r_7 <X> T_16_12.lc_trk_g0_7
 (8 5)  (824 197)  (824 197)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_v_b_4
 (9 5)  (825 197)  (825 197)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_v_b_4
 (10 5)  (826 197)  (826 197)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_v_b_4
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 198)  (844 198)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 198)  (851 198)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (26 7)  (842 199)  (842 199)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 199)  (849 199)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_3
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (9 8)  (825 200)  (825 200)  routing T_16_12.sp4_h_l_41 <X> T_16_12.sp4_h_r_7
 (10 8)  (826 200)  (826 200)  routing T_16_12.sp4_h_l_41 <X> T_16_12.sp4_h_r_7
 (15 9)  (831 201)  (831 201)  routing T_16_12.sp4_v_t_29 <X> T_16_12.lc_trk_g2_0
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp4_v_t_29 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (15 10)  (831 202)  (831 202)  routing T_16_12.sp4_h_l_16 <X> T_16_12.lc_trk_g2_5
 (16 10)  (832 202)  (832 202)  routing T_16_12.sp4_h_l_16 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (842 202)  (842 202)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 202)  (844 202)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 202)  (847 202)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 202)  (849 202)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 202)  (851 202)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_5
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (43 10)  (859 202)  (859 202)  LC_5 Logic Functioning bit
 (18 11)  (834 203)  (834 203)  routing T_16_12.sp4_h_l_16 <X> T_16_12.lc_trk_g2_5
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.sp4_r_v_b_38 <X> T_16_12.lc_trk_g2_6
 (26 11)  (842 203)  (842 203)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 203)  (846 203)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 203)  (848 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 203)  (849 203)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_5
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (15 12)  (831 204)  (831 204)  routing T_16_12.tnl_op_1 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (8 13)  (824 205)  (824 205)  routing T_16_12.sp4_h_l_41 <X> T_16_12.sp4_v_b_10
 (9 13)  (825 205)  (825 205)  routing T_16_12.sp4_h_l_41 <X> T_16_12.sp4_v_b_10
 (10 13)  (826 205)  (826 205)  routing T_16_12.sp4_h_l_41 <X> T_16_12.sp4_v_b_10
 (18 13)  (834 205)  (834 205)  routing T_16_12.tnl_op_1 <X> T_16_12.lc_trk_g3_1
 (21 14)  (837 206)  (837 206)  routing T_16_12.sp4_h_l_34 <X> T_16_12.lc_trk_g3_7
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 206)  (839 206)  routing T_16_12.sp4_h_l_34 <X> T_16_12.lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.sp4_h_l_34 <X> T_16_12.lc_trk_g3_7
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 206)  (851 206)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_7
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (43 14)  (859 206)  (859 206)  LC_7 Logic Functioning bit
 (21 15)  (837 207)  (837 207)  routing T_16_12.sp4_h_l_34 <X> T_16_12.lc_trk_g3_7
 (26 15)  (842 207)  (842 207)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 207)  (849 207)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_7
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (8 1)  (882 193)  (882 193)  routing T_17_12.sp4_h_l_42 <X> T_17_12.sp4_v_b_1
 (9 1)  (883 193)  (883 193)  routing T_17_12.sp4_h_l_42 <X> T_17_12.sp4_v_b_1
 (10 1)  (884 193)  (884 193)  routing T_17_12.sp4_h_l_42 <X> T_17_12.sp4_v_b_1
 (4 4)  (878 196)  (878 196)  routing T_17_12.sp4_h_l_38 <X> T_17_12.sp4_v_b_3
 (15 4)  (889 196)  (889 196)  routing T_17_12.top_op_1 <X> T_17_12.lc_trk_g1_1
 (17 4)  (891 196)  (891 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (899 196)  (899 196)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (5 5)  (879 197)  (879 197)  routing T_17_12.sp4_h_l_38 <X> T_17_12.sp4_v_b_3
 (18 5)  (892 197)  (892 197)  routing T_17_12.top_op_1 <X> T_17_12.lc_trk_g1_1
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 197)  (897 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (24 5)  (898 197)  (898 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (25 5)  (899 197)  (899 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (897 199)  (897 199)  routing T_17_12.sp12_h_l_21 <X> T_17_12.lc_trk_g1_6
 (25 7)  (899 199)  (899 199)  routing T_17_12.sp12_h_l_21 <X> T_17_12.lc_trk_g1_6
 (13 8)  (887 200)  (887 200)  routing T_17_12.sp4_h_l_45 <X> T_17_12.sp4_v_b_8
 (14 8)  (888 200)  (888 200)  routing T_17_12.sp4_h_r_40 <X> T_17_12.lc_trk_g2_0
 (8 9)  (882 201)  (882 201)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_v_b_7
 (9 9)  (883 201)  (883 201)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_v_b_7
 (10 9)  (884 201)  (884 201)  routing T_17_12.sp4_h_l_36 <X> T_17_12.sp4_v_b_7
 (12 9)  (886 201)  (886 201)  routing T_17_12.sp4_h_l_45 <X> T_17_12.sp4_v_b_8
 (14 9)  (888 201)  (888 201)  routing T_17_12.sp4_h_r_40 <X> T_17_12.lc_trk_g2_0
 (15 9)  (889 201)  (889 201)  routing T_17_12.sp4_h_r_40 <X> T_17_12.lc_trk_g2_0
 (16 9)  (890 201)  (890 201)  routing T_17_12.sp4_h_r_40 <X> T_17_12.lc_trk_g2_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (4 12)  (878 204)  (878 204)  routing T_17_12.sp4_h_l_38 <X> T_17_12.sp4_v_b_9
 (6 12)  (880 204)  (880 204)  routing T_17_12.sp4_h_l_38 <X> T_17_12.sp4_v_b_9
 (5 13)  (879 205)  (879 205)  routing T_17_12.sp4_h_l_38 <X> T_17_12.sp4_v_b_9
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 206)  (907 206)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 206)  (909 206)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.input_2_7
 (42 14)  (916 206)  (916 206)  LC_7 Logic Functioning bit
 (43 14)  (917 206)  (917 206)  LC_7 Logic Functioning bit
 (46 14)  (920 206)  (920 206)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (900 207)  (900 207)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 207)  (901 207)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 207)  (906 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (908 207)  (908 207)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.input_2_7
 (35 15)  (909 207)  (909 207)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.input_2_7
 (38 15)  (912 207)  (912 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (11 0)  (939 192)  (939 192)  routing T_18_12.sp4_h_l_45 <X> T_18_12.sp4_v_b_2
 (13 0)  (941 192)  (941 192)  routing T_18_12.sp4_h_l_45 <X> T_18_12.sp4_v_b_2
 (12 1)  (940 193)  (940 193)  routing T_18_12.sp4_h_l_45 <X> T_18_12.sp4_v_b_2
 (11 12)  (939 204)  (939 204)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_v_b_11
 (13 12)  (941 204)  (941 204)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_v_b_11
 (12 13)  (940 205)  (940 205)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_v_b_11


LogicTile_19_12

 (4 12)  (986 204)  (986 204)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_b_9
 (6 12)  (988 204)  (988 204)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_b_9
 (5 13)  (987 205)  (987 205)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_b_9


LogicTile_20_12

 (8 11)  (1044 203)  (1044 203)  routing T_20_12.sp4_h_l_42 <X> T_20_12.sp4_v_t_42
 (9 12)  (1045 204)  (1045 204)  routing T_20_12.sp4_h_l_42 <X> T_20_12.sp4_h_r_10
 (10 12)  (1046 204)  (1046 204)  routing T_20_12.sp4_h_l_42 <X> T_20_12.sp4_h_r_10


LogicTile_21_12

 (21 2)  (1111 194)  (1111 194)  routing T_21_12.sp4_h_l_10 <X> T_21_12.lc_trk_g0_7
 (22 2)  (1112 194)  (1112 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 194)  (1113 194)  routing T_21_12.sp4_h_l_10 <X> T_21_12.lc_trk_g0_7
 (24 2)  (1114 194)  (1114 194)  routing T_21_12.sp4_h_l_10 <X> T_21_12.lc_trk_g0_7
 (28 2)  (1118 194)  (1118 194)  routing T_21_12.lc_trk_g2_0 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 194)  (1121 194)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 194)  (1123 194)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 194)  (1124 194)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 194)  (1125 194)  routing T_21_12.lc_trk_g0_7 <X> T_21_12.input_2_1
 (37 2)  (1127 194)  (1127 194)  LC_1 Logic Functioning bit
 (39 2)  (1129 194)  (1129 194)  LC_1 Logic Functioning bit
 (40 2)  (1130 194)  (1130 194)  LC_1 Logic Functioning bit
 (51 2)  (1141 194)  (1141 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (21 3)  (1111 195)  (1111 195)  routing T_21_12.sp4_h_l_10 <X> T_21_12.lc_trk_g0_7
 (26 3)  (1116 195)  (1116 195)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 195)  (1117 195)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 195)  (1118 195)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 195)  (1119 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 195)  (1122 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1125 195)  (1125 195)  routing T_21_12.lc_trk_g0_7 <X> T_21_12.input_2_1
 (38 3)  (1128 195)  (1128 195)  LC_1 Logic Functioning bit
 (41 3)  (1131 195)  (1131 195)  LC_1 Logic Functioning bit
 (43 3)  (1133 195)  (1133 195)  LC_1 Logic Functioning bit
 (14 8)  (1104 200)  (1104 200)  routing T_21_12.sp4_v_t_21 <X> T_21_12.lc_trk_g2_0
 (14 9)  (1104 201)  (1104 201)  routing T_21_12.sp4_v_t_21 <X> T_21_12.lc_trk_g2_0
 (16 9)  (1106 201)  (1106 201)  routing T_21_12.sp4_v_t_21 <X> T_21_12.lc_trk_g2_0
 (17 9)  (1107 201)  (1107 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 13)  (1112 205)  (1112 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1114 205)  (1114 205)  routing T_21_12.tnl_op_2 <X> T_21_12.lc_trk_g3_2
 (25 13)  (1115 205)  (1115 205)  routing T_21_12.tnl_op_2 <X> T_21_12.lc_trk_g3_2
 (16 14)  (1106 206)  (1106 206)  routing T_21_12.sp4_v_t_16 <X> T_21_12.lc_trk_g3_5
 (17 14)  (1107 206)  (1107 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1108 206)  (1108 206)  routing T_21_12.sp4_v_t_16 <X> T_21_12.lc_trk_g3_5


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


LogicTile_11_11

 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 176)  (574 176)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 176)  (582 176)  LC_0 Logic Functioning bit
 (37 0)  (583 176)  (583 176)  LC_0 Logic Functioning bit
 (38 0)  (584 176)  (584 176)  LC_0 Logic Functioning bit
 (39 0)  (585 176)  (585 176)  LC_0 Logic Functioning bit
 (44 0)  (590 176)  (590 176)  LC_0 Logic Functioning bit
 (45 0)  (591 176)  (591 176)  LC_0 Logic Functioning bit
 (40 1)  (586 177)  (586 177)  LC_0 Logic Functioning bit
 (41 1)  (587 177)  (587 177)  LC_0 Logic Functioning bit
 (42 1)  (588 177)  (588 177)  LC_0 Logic Functioning bit
 (43 1)  (589 177)  (589 177)  LC_0 Logic Functioning bit
 (45 1)  (591 177)  (591 177)  LC_0 Logic Functioning bit
 (50 1)  (596 177)  (596 177)  Carry_In_Mux bit 

 (0 2)  (546 178)  (546 178)  routing T_11_11.glb_netwk_3 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (573 178)  (573 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 178)  (574 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 178)  (582 178)  LC_1 Logic Functioning bit
 (37 2)  (583 178)  (583 178)  LC_1 Logic Functioning bit
 (38 2)  (584 178)  (584 178)  LC_1 Logic Functioning bit
 (39 2)  (585 178)  (585 178)  LC_1 Logic Functioning bit
 (44 2)  (590 178)  (590 178)  LC_1 Logic Functioning bit
 (45 2)  (591 178)  (591 178)  LC_1 Logic Functioning bit
 (0 3)  (546 179)  (546 179)  routing T_11_11.glb_netwk_3 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (40 3)  (586 179)  (586 179)  LC_1 Logic Functioning bit
 (41 3)  (587 179)  (587 179)  LC_1 Logic Functioning bit
 (42 3)  (588 179)  (588 179)  LC_1 Logic Functioning bit
 (43 3)  (589 179)  (589 179)  LC_1 Logic Functioning bit
 (45 3)  (591 179)  (591 179)  LC_1 Logic Functioning bit
 (21 4)  (567 180)  (567 180)  routing T_11_11.wire_logic_cluster/lc_3/out <X> T_11_11.lc_trk_g1_3
 (22 4)  (568 180)  (568 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 180)  (571 180)  routing T_11_11.wire_logic_cluster/lc_2/out <X> T_11_11.lc_trk_g1_2
 (27 4)  (573 180)  (573 180)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 180)  (575 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 180)  (578 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 180)  (582 180)  LC_2 Logic Functioning bit
 (37 4)  (583 180)  (583 180)  LC_2 Logic Functioning bit
 (38 4)  (584 180)  (584 180)  LC_2 Logic Functioning bit
 (39 4)  (585 180)  (585 180)  LC_2 Logic Functioning bit
 (44 4)  (590 180)  (590 180)  LC_2 Logic Functioning bit
 (45 4)  (591 180)  (591 180)  LC_2 Logic Functioning bit
 (13 5)  (559 181)  (559 181)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_h_r_5
 (22 5)  (568 181)  (568 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 181)  (576 181)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 181)  (586 181)  LC_2 Logic Functioning bit
 (41 5)  (587 181)  (587 181)  LC_2 Logic Functioning bit
 (42 5)  (588 181)  (588 181)  LC_2 Logic Functioning bit
 (43 5)  (589 181)  (589 181)  LC_2 Logic Functioning bit
 (45 5)  (591 181)  (591 181)  LC_2 Logic Functioning bit
 (17 6)  (563 182)  (563 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 182)  (564 182)  routing T_11_11.wire_logic_cluster/lc_5/out <X> T_11_11.lc_trk_g1_5
 (21 6)  (567 182)  (567 182)  routing T_11_11.wire_logic_cluster/lc_7/out <X> T_11_11.lc_trk_g1_7
 (22 6)  (568 182)  (568 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 182)  (571 182)  routing T_11_11.wire_logic_cluster/lc_6/out <X> T_11_11.lc_trk_g1_6
 (27 6)  (573 182)  (573 182)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 182)  (582 182)  LC_3 Logic Functioning bit
 (37 6)  (583 182)  (583 182)  LC_3 Logic Functioning bit
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (39 6)  (585 182)  (585 182)  LC_3 Logic Functioning bit
 (44 6)  (590 182)  (590 182)  LC_3 Logic Functioning bit
 (45 6)  (591 182)  (591 182)  LC_3 Logic Functioning bit
 (22 7)  (568 183)  (568 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 183)  (576 183)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 183)  (586 183)  LC_3 Logic Functioning bit
 (41 7)  (587 183)  (587 183)  LC_3 Logic Functioning bit
 (42 7)  (588 183)  (588 183)  LC_3 Logic Functioning bit
 (43 7)  (589 183)  (589 183)  LC_3 Logic Functioning bit
 (45 7)  (591 183)  (591 183)  LC_3 Logic Functioning bit
 (47 7)  (593 183)  (593 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (573 184)  (573 184)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 184)  (574 184)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 184)  (576 184)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 184)  (582 184)  LC_4 Logic Functioning bit
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (38 8)  (584 184)  (584 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (44 8)  (590 184)  (590 184)  LC_4 Logic Functioning bit
 (45 8)  (591 184)  (591 184)  LC_4 Logic Functioning bit
 (40 9)  (586 185)  (586 185)  LC_4 Logic Functioning bit
 (41 9)  (587 185)  (587 185)  LC_4 Logic Functioning bit
 (42 9)  (588 185)  (588 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (45 9)  (591 185)  (591 185)  LC_4 Logic Functioning bit
 (27 10)  (573 186)  (573 186)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 186)  (575 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 186)  (576 186)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (37 10)  (583 186)  (583 186)  LC_5 Logic Functioning bit
 (38 10)  (584 186)  (584 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (44 10)  (590 186)  (590 186)  LC_5 Logic Functioning bit
 (45 10)  (591 186)  (591 186)  LC_5 Logic Functioning bit
 (40 11)  (586 187)  (586 187)  LC_5 Logic Functioning bit
 (41 11)  (587 187)  (587 187)  LC_5 Logic Functioning bit
 (42 11)  (588 187)  (588 187)  LC_5 Logic Functioning bit
 (43 11)  (589 187)  (589 187)  LC_5 Logic Functioning bit
 (45 11)  (591 187)  (591 187)  LC_5 Logic Functioning bit
 (14 12)  (560 188)  (560 188)  routing T_11_11.wire_logic_cluster/lc_0/out <X> T_11_11.lc_trk_g3_0
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 188)  (564 188)  routing T_11_11.wire_logic_cluster/lc_1/out <X> T_11_11.lc_trk_g3_1
 (27 12)  (573 188)  (573 188)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 188)  (576 188)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 188)  (582 188)  LC_6 Logic Functioning bit
 (37 12)  (583 188)  (583 188)  LC_6 Logic Functioning bit
 (38 12)  (584 188)  (584 188)  LC_6 Logic Functioning bit
 (39 12)  (585 188)  (585 188)  LC_6 Logic Functioning bit
 (44 12)  (590 188)  (590 188)  LC_6 Logic Functioning bit
 (45 12)  (591 188)  (591 188)  LC_6 Logic Functioning bit
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 189)  (576 189)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (586 189)  (586 189)  LC_6 Logic Functioning bit
 (41 13)  (587 189)  (587 189)  LC_6 Logic Functioning bit
 (42 13)  (588 189)  (588 189)  LC_6 Logic Functioning bit
 (43 13)  (589 189)  (589 189)  LC_6 Logic Functioning bit
 (45 13)  (591 189)  (591 189)  LC_6 Logic Functioning bit
 (0 14)  (546 190)  (546 190)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 190)  (560 190)  routing T_11_11.wire_logic_cluster/lc_4/out <X> T_11_11.lc_trk_g3_4
 (15 14)  (561 190)  (561 190)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5
 (16 14)  (562 190)  (562 190)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5
 (17 14)  (563 190)  (563 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (573 190)  (573 190)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 190)  (575 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 190)  (576 190)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (583 190)  (583 190)  LC_7 Logic Functioning bit
 (39 14)  (585 190)  (585 190)  LC_7 Logic Functioning bit
 (41 14)  (587 190)  (587 190)  LC_7 Logic Functioning bit
 (43 14)  (589 190)  (589 190)  LC_7 Logic Functioning bit
 (45 14)  (591 190)  (591 190)  LC_7 Logic Functioning bit
 (0 15)  (546 191)  (546 191)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 191)  (547 191)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 191)  (563 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (564 191)  (564 191)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5
 (30 15)  (576 191)  (576 191)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 191)  (583 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (41 15)  (587 191)  (587 191)  LC_7 Logic Functioning bit
 (43 15)  (589 191)  (589 191)  LC_7 Logic Functioning bit
 (45 15)  (591 191)  (591 191)  LC_7 Logic Functioning bit
 (47 15)  (593 191)  (593 191)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_11

 (15 0)  (615 176)  (615 176)  routing T_12_11.lft_op_1 <X> T_12_11.lc_trk_g0_1
 (17 0)  (617 176)  (617 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 176)  (618 176)  routing T_12_11.lft_op_1 <X> T_12_11.lc_trk_g0_1
 (25 0)  (625 176)  (625 176)  routing T_12_11.lft_op_2 <X> T_12_11.lc_trk_g0_2
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 176)  (635 176)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.input_2_0
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (40 0)  (640 176)  (640 176)  LC_0 Logic Functioning bit
 (41 0)  (641 176)  (641 176)  LC_0 Logic Functioning bit
 (42 0)  (642 176)  (642 176)  LC_0 Logic Functioning bit
 (52 0)  (652 176)  (652 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 177)  (624 177)  routing T_12_11.lft_op_2 <X> T_12_11.lc_trk_g0_2
 (26 1)  (626 177)  (626 177)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (40 1)  (640 177)  (640 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (43 1)  (643 177)  (643 177)  LC_0 Logic Functioning bit
 (14 2)  (614 178)  (614 178)  routing T_12_11.lft_op_4 <X> T_12_11.lc_trk_g0_4
 (15 3)  (615 179)  (615 179)  routing T_12_11.lft_op_4 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (14 4)  (614 180)  (614 180)  routing T_12_11.lft_op_0 <X> T_12_11.lc_trk_g1_0
 (15 5)  (615 181)  (615 181)  routing T_12_11.lft_op_0 <X> T_12_11.lc_trk_g1_0
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (3 7)  (603 183)  (603 183)  routing T_12_11.sp12_h_l_23 <X> T_12_11.sp12_v_t_23
 (5 7)  (605 183)  (605 183)  routing T_12_11.sp4_h_l_38 <X> T_12_11.sp4_v_t_38
 (10 7)  (610 183)  (610 183)  routing T_12_11.sp4_h_l_46 <X> T_12_11.sp4_v_t_41


LogicTile_13_11

 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 176)  (684 176)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 176)  (687 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 176)  (689 176)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.input_2_0
 (26 1)  (680 177)  (680 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 177)  (681 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 177)  (682 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (691 177)  (691 177)  LC_0 Logic Functioning bit
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (1 2)  (655 178)  (655 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (670 178)  (670 178)  routing T_13_11.sp4_v_b_13 <X> T_13_11.lc_trk_g0_5
 (17 2)  (671 178)  (671 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 178)  (672 178)  routing T_13_11.sp4_v_b_13 <X> T_13_11.lc_trk_g0_5
 (27 2)  (681 178)  (681 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 178)  (687 178)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 178)  (692 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (41 2)  (695 178)  (695 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (50 2)  (704 178)  (704 178)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (706 178)  (706 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (668 179)  (668 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (15 3)  (669 179)  (669 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (16 3)  (670 179)  (670 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (672 179)  (672 179)  routing T_13_11.sp4_v_b_13 <X> T_13_11.lc_trk_g0_5
 (31 3)  (685 179)  (685 179)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (38 3)  (692 179)  (692 179)  LC_1 Logic Functioning bit
 (39 3)  (693 179)  (693 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (44 3)  (698 179)  (698 179)  LC_1 Logic Functioning bit
 (9 4)  (663 180)  (663 180)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_h_r_4
 (26 4)  (680 180)  (680 180)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 180)  (684 180)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 180)  (689 180)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.input_2_2
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (25 6)  (679 182)  (679 182)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g1_6
 (11 7)  (665 183)  (665 183)  routing T_13_11.sp4_h_r_5 <X> T_13_11.sp4_h_l_40
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (25 8)  (679 184)  (679 184)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g2_2
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (4 10)  (658 186)  (658 186)  routing T_13_11.sp4_h_r_6 <X> T_13_11.sp4_v_t_43
 (5 11)  (659 187)  (659 187)  routing T_13_11.sp4_h_r_6 <X> T_13_11.sp4_v_t_43
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 188)  (687 188)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 188)  (688 188)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (46 12)  (700 188)  (700 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (668 189)  (668 189)  routing T_13_11.tnl_op_0 <X> T_13_11.lc_trk_g3_0
 (15 13)  (669 189)  (669 189)  routing T_13_11.tnl_op_0 <X> T_13_11.lc_trk_g3_0
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (675 189)  (675 189)  routing T_13_11.sp4_r_v_b_43 <X> T_13_11.lc_trk_g3_3
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 189)  (679 189)  routing T_13_11.sp4_r_v_b_42 <X> T_13_11.lc_trk_g3_2
 (26 13)  (680 189)  (680 189)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 189)  (681 189)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 189)  (682 189)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 189)  (685 189)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (0 14)  (654 190)  (654 190)  routing T_13_11.glb_netwk_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 190)  (670 190)  routing T_13_11.sp4_v_b_37 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 190)  (672 190)  routing T_13_11.sp4_v_b_37 <X> T_13_11.lc_trk_g3_5
 (21 14)  (675 190)  (675 190)  routing T_13_11.sp4_h_l_34 <X> T_13_11.lc_trk_g3_7
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 190)  (677 190)  routing T_13_11.sp4_h_l_34 <X> T_13_11.lc_trk_g3_7
 (24 14)  (678 190)  (678 190)  routing T_13_11.sp4_h_l_34 <X> T_13_11.lc_trk_g3_7
 (26 14)  (680 190)  (680 190)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 190)  (682 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 190)  (685 190)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 190)  (687 190)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 190)  (688 190)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (42 14)  (696 190)  (696 190)  LC_7 Logic Functioning bit
 (43 14)  (697 190)  (697 190)  LC_7 Logic Functioning bit
 (50 14)  (704 190)  (704 190)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (669 191)  (669 191)  routing T_13_11.sp4_v_t_33 <X> T_13_11.lc_trk_g3_4
 (16 15)  (670 191)  (670 191)  routing T_13_11.sp4_v_t_33 <X> T_13_11.lc_trk_g3_4
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 191)  (672 191)  routing T_13_11.sp4_v_b_37 <X> T_13_11.lc_trk_g3_5
 (21 15)  (675 191)  (675 191)  routing T_13_11.sp4_h_l_34 <X> T_13_11.lc_trk_g3_7
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 191)  (677 191)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g3_6
 (24 15)  (678 191)  (678 191)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g3_6
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 191)  (690 191)  LC_7 Logic Functioning bit
 (37 15)  (691 191)  (691 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit
 (43 15)  (697 191)  (697 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (26 0)  (734 176)  (734 176)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 176)  (738 176)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 176)  (739 176)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 176)  (743 176)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.input_2_0
 (42 0)  (750 176)  (750 176)  LC_0 Logic Functioning bit
 (46 0)  (754 176)  (754 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (736 177)  (736 177)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 178)  (732 178)  routing T_14_11.top_op_7 <X> T_14_11.lc_trk_g0_7
 (14 3)  (722 179)  (722 179)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (729 179)  (729 179)  routing T_14_11.top_op_7 <X> T_14_11.lc_trk_g0_7
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 180)  (739 180)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (43 4)  (751 180)  (751 180)  LC_2 Logic Functioning bit
 (14 5)  (722 181)  (722 181)  routing T_14_11.sp12_h_r_16 <X> T_14_11.lc_trk_g1_0
 (16 5)  (724 181)  (724 181)  routing T_14_11.sp12_h_r_16 <X> T_14_11.lc_trk_g1_0
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (734 181)  (734 181)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 181)  (736 181)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (40 5)  (748 181)  (748 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (15 6)  (723 182)  (723 182)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g1_5
 (16 6)  (724 182)  (724 182)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g1_5
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 182)  (726 182)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g1_5
 (14 8)  (722 184)  (722 184)  routing T_14_11.sp4_h_r_40 <X> T_14_11.lc_trk_g2_0
 (14 9)  (722 185)  (722 185)  routing T_14_11.sp4_h_r_40 <X> T_14_11.lc_trk_g2_0
 (15 9)  (723 185)  (723 185)  routing T_14_11.sp4_h_r_40 <X> T_14_11.lc_trk_g2_0
 (16 9)  (724 185)  (724 185)  routing T_14_11.sp4_h_r_40 <X> T_14_11.lc_trk_g2_0
 (17 9)  (725 185)  (725 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (15 10)  (723 186)  (723 186)  routing T_14_11.sp4_v_t_32 <X> T_14_11.lc_trk_g2_5
 (16 10)  (724 186)  (724 186)  routing T_14_11.sp4_v_t_32 <X> T_14_11.lc_trk_g2_5
 (17 10)  (725 186)  (725 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (734 186)  (734 186)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 186)  (736 186)  routing T_14_11.lc_trk_g2_0 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 186)  (739 186)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 186)  (742 186)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (41 10)  (749 186)  (749 186)  LC_5 Logic Functioning bit
 (43 10)  (751 186)  (751 186)  LC_5 Logic Functioning bit
 (14 11)  (722 187)  (722 187)  routing T_14_11.tnl_op_4 <X> T_14_11.lc_trk_g2_4
 (15 11)  (723 187)  (723 187)  routing T_14_11.tnl_op_4 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (735 187)  (735 187)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 187)  (736 187)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (26 12)  (734 188)  (734 188)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (42 12)  (750 188)  (750 188)  LC_6 Logic Functioning bit
 (43 12)  (751 188)  (751 188)  LC_6 Logic Functioning bit
 (50 12)  (758 188)  (758 188)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (735 189)  (735 189)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 189)  (736 189)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 189)  (744 189)  LC_6 Logic Functioning bit
 (40 13)  (748 189)  (748 189)  LC_6 Logic Functioning bit
 (42 13)  (750 189)  (750 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (4 14)  (712 190)  (712 190)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_v_t_44
 (8 14)  (716 190)  (716 190)  routing T_14_11.sp4_v_t_47 <X> T_14_11.sp4_h_l_47
 (9 14)  (717 190)  (717 190)  routing T_14_11.sp4_v_t_47 <X> T_14_11.sp4_h_l_47
 (15 14)  (723 190)  (723 190)  routing T_14_11.tnr_op_5 <X> T_14_11.lc_trk_g3_5
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (5 15)  (713 191)  (713 191)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_v_t_44
 (14 15)  (722 191)  (722 191)  routing T_14_11.sp4_r_v_b_44 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_15_11

 (8 0)  (770 176)  (770 176)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_h_r_1
 (10 0)  (772 176)  (772 176)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_h_r_1
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 177)  (787 177)  routing T_15_11.sp4_r_v_b_33 <X> T_15_11.lc_trk_g0_2
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (25 4)  (787 180)  (787 180)  routing T_15_11.lft_op_2 <X> T_15_11.lc_trk_g1_2
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 181)  (786 181)  routing T_15_11.lft_op_2 <X> T_15_11.lc_trk_g1_2
 (1 6)  (763 182)  (763 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (43 6)  (805 182)  (805 182)  LC_3 Logic Functioning bit
 (47 6)  (809 182)  (809 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (1 7)  (763 183)  (763 183)  routing T_15_11.glb_netwk_4 <X> T_15_11.glb2local_0
 (8 7)  (770 183)  (770 183)  routing T_15_11.sp4_h_l_41 <X> T_15_11.sp4_v_t_41
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (37 7)  (799 183)  (799 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (47 7)  (809 183)  (809 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (2 8)  (764 184)  (764 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 9)  (776 185)  (776 185)  routing T_15_11.tnl_op_0 <X> T_15_11.lc_trk_g2_0
 (15 9)  (777 185)  (777 185)  routing T_15_11.tnl_op_0 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 12)  (788 188)  (788 188)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (15 13)  (777 189)  (777 189)  routing T_15_11.sp4_v_t_29 <X> T_15_11.lc_trk_g3_0
 (16 13)  (778 189)  (778 189)  routing T_15_11.sp4_v_t_29 <X> T_15_11.lc_trk_g3_0
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 189)  (797 189)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.input_2_6
 (36 13)  (798 189)  (798 189)  LC_6 Logic Functioning bit
 (38 13)  (800 189)  (800 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_16_11

 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g0_3
 (27 0)  (843 176)  (843 176)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 176)  (844 176)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 176)  (851 176)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_0
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (45 0)  (861 176)  (861 176)  LC_0 Logic Functioning bit
 (46 0)  (862 176)  (862 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (837 177)  (837 177)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g0_3
 (27 1)  (843 177)  (843 177)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 177)  (844 177)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 177)  (849 177)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_0
 (34 1)  (850 177)  (850 177)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_0
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 178)  (831 178)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (838 178)  (838 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 178)  (839 178)  routing T_16_11.sp4_v_b_23 <X> T_16_11.lc_trk_g0_7
 (24 2)  (840 178)  (840 178)  routing T_16_11.sp4_v_b_23 <X> T_16_11.lc_trk_g0_7
 (26 2)  (842 178)  (842 178)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 178)  (843 178)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 178)  (851 178)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.input_2_1
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (45 2)  (861 178)  (861 178)  LC_1 Logic Functioning bit
 (52 2)  (868 178)  (868 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (834 179)  (834 179)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g0_5
 (27 3)  (843 179)  (843 179)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 179)  (848 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 179)  (851 179)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.input_2_1
 (38 3)  (854 179)  (854 179)  LC_1 Logic Functioning bit
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (820 180)  (820 180)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_v_b_3
 (15 4)  (831 180)  (831 180)  routing T_16_11.sp4_v_b_17 <X> T_16_11.lc_trk_g1_1
 (16 4)  (832 180)  (832 180)  routing T_16_11.sp4_v_b_17 <X> T_16_11.lc_trk_g1_1
 (17 4)  (833 180)  (833 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (837 180)  (837 180)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g1_3
 (28 4)  (844 180)  (844 180)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 180)  (847 180)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 180)  (850 180)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 180)  (851 180)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_2
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (45 4)  (861 180)  (861 180)  LC_2 Logic Functioning bit
 (51 4)  (867 180)  (867 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (816 181)  (816 181)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (27 5)  (843 181)  (843 181)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 181)  (844 181)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 181)  (847 181)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 181)  (848 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (849 181)  (849 181)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_2
 (34 5)  (850 181)  (850 181)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_2
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (25 6)  (841 182)  (841 182)  routing T_16_11.lft_op_6 <X> T_16_11.lc_trk_g1_6
 (5 7)  (821 183)  (821 183)  routing T_16_11.sp4_h_l_38 <X> T_16_11.sp4_v_t_38
 (22 7)  (838 183)  (838 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 183)  (840 183)  routing T_16_11.lft_op_6 <X> T_16_11.lc_trk_g1_6
 (15 8)  (831 184)  (831 184)  routing T_16_11.sp4_h_r_25 <X> T_16_11.lc_trk_g2_1
 (16 8)  (832 184)  (832 184)  routing T_16_11.sp4_h_r_25 <X> T_16_11.lc_trk_g2_1
 (17 8)  (833 184)  (833 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (842 184)  (842 184)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 184)  (847 184)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (39 8)  (855 184)  (855 184)  LC_4 Logic Functioning bit
 (45 8)  (861 184)  (861 184)  LC_4 Logic Functioning bit
 (47 8)  (863 184)  (863 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (834 185)  (834 185)  routing T_16_11.sp4_h_r_25 <X> T_16_11.lc_trk_g2_1
 (28 9)  (844 185)  (844 185)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 185)  (848 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (849 185)  (849 185)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.input_2_4
 (34 9)  (850 185)  (850 185)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.input_2_4
 (37 9)  (853 185)  (853 185)  LC_4 Logic Functioning bit
 (39 9)  (855 185)  (855 185)  LC_4 Logic Functioning bit
 (42 9)  (858 185)  (858 185)  LC_4 Logic Functioning bit
 (15 10)  (831 186)  (831 186)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g2_5
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (14 11)  (830 187)  (830 187)  routing T_16_11.sp4_r_v_b_36 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (834 187)  (834 187)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g2_5
 (15 12)  (831 188)  (831 188)  routing T_16_11.sp4_v_t_28 <X> T_16_11.lc_trk_g3_1
 (16 12)  (832 188)  (832 188)  routing T_16_11.sp4_v_t_28 <X> T_16_11.lc_trk_g3_1
 (17 12)  (833 188)  (833 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 188)  (839 188)  routing T_16_11.sp4_h_r_27 <X> T_16_11.lc_trk_g3_3
 (24 12)  (840 188)  (840 188)  routing T_16_11.sp4_h_r_27 <X> T_16_11.lc_trk_g3_3
 (14 13)  (830 189)  (830 189)  routing T_16_11.sp4_r_v_b_40 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (837 189)  (837 189)  routing T_16_11.sp4_h_r_27 <X> T_16_11.lc_trk_g3_3
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 190)  (831 190)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g3_5
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (16 15)  (832 191)  (832 191)  routing T_16_11.sp12_v_b_12 <X> T_16_11.lc_trk_g3_4
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (834 191)  (834 191)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g3_5


LogicTile_17_11

 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (897 177)  (897 177)  routing T_17_11.sp12_h_l_17 <X> T_17_11.lc_trk_g0_2
 (25 1)  (899 177)  (899 177)  routing T_17_11.sp12_h_l_17 <X> T_17_11.lc_trk_g0_2
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 178)  (879 178)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_h_l_37
 (14 2)  (888 178)  (888 178)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (6 3)  (880 179)  (880 179)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_h_l_37
 (14 3)  (888 179)  (888 179)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp4_v_t_1 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (897 183)  (897 183)  routing T_17_11.sp4_v_b_22 <X> T_17_11.lc_trk_g1_6
 (24 7)  (898 183)  (898 183)  routing T_17_11.sp4_v_b_22 <X> T_17_11.lc_trk_g1_6
 (26 8)  (900 184)  (900 184)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 184)  (901 184)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 184)  (904 184)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 184)  (905 184)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 184)  (907 184)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 184)  (908 184)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 184)  (910 184)  LC_4 Logic Functioning bit
 (38 8)  (912 184)  (912 184)  LC_4 Logic Functioning bit
 (43 8)  (917 184)  (917 184)  LC_4 Logic Functioning bit
 (45 8)  (919 184)  (919 184)  LC_4 Logic Functioning bit
 (47 8)  (921 184)  (921 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 185)  (905 185)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 185)  (906 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (907 185)  (907 185)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.input_2_4
 (34 9)  (908 185)  (908 185)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.input_2_4
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (4 10)  (878 186)  (878 186)  routing T_17_11.sp4_v_b_6 <X> T_17_11.sp4_v_t_43
 (5 10)  (879 186)  (879 186)  routing T_17_11.sp4_v_b_6 <X> T_17_11.sp4_h_l_43
 (15 12)  (889 188)  (889 188)  routing T_17_11.sp4_h_r_25 <X> T_17_11.lc_trk_g3_1
 (16 12)  (890 188)  (890 188)  routing T_17_11.sp4_h_r_25 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (892 189)  (892 189)  routing T_17_11.sp4_h_r_25 <X> T_17_11.lc_trk_g3_1
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 191)  (899 191)  routing T_17_11.sp4_r_v_b_46 <X> T_17_11.lc_trk_g3_6


LogicTile_18_11

 (8 2)  (936 178)  (936 178)  routing T_18_11.sp4_v_t_36 <X> T_18_11.sp4_h_l_36
 (9 2)  (937 178)  (937 178)  routing T_18_11.sp4_v_t_36 <X> T_18_11.sp4_h_l_36
 (5 6)  (933 182)  (933 182)  routing T_18_11.sp4_v_t_38 <X> T_18_11.sp4_h_l_38
 (6 7)  (934 183)  (934 183)  routing T_18_11.sp4_v_t_38 <X> T_18_11.sp4_h_l_38


LogicTile_19_11

 (6 10)  (988 186)  (988 186)  routing T_19_11.sp4_h_l_36 <X> T_19_11.sp4_v_t_43
 (11 12)  (993 188)  (993 188)  routing T_19_11.sp4_h_l_40 <X> T_19_11.sp4_v_b_11
 (13 12)  (995 188)  (995 188)  routing T_19_11.sp4_h_l_40 <X> T_19_11.sp4_v_b_11
 (12 13)  (994 189)  (994 189)  routing T_19_11.sp4_h_l_40 <X> T_19_11.sp4_v_b_11


LogicTile_22_11

 (2 4)  (1146 180)  (1146 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_11

 (8 8)  (1314 184)  (1314 184)  routing T_25_11.sp4_h_l_42 <X> T_25_11.sp4_h_r_7


LogicTile_27_11

 (2 12)  (1404 188)  (1404 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_11

 (8 9)  (1518 185)  (1518 185)  routing T_29_11.sp4_h_l_42 <X> T_29_11.sp4_v_b_7
 (9 9)  (1519 185)  (1519 185)  routing T_29_11.sp4_h_l_42 <X> T_29_11.sp4_v_b_7


LogicTile_30_11

 (8 8)  (1572 184)  (1572 184)  routing T_30_11.sp4_h_l_46 <X> T_30_11.sp4_h_r_7
 (10 8)  (1574 184)  (1574 184)  routing T_30_11.sp4_h_l_46 <X> T_30_11.sp4_h_r_7


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 179)  (1739 179)  routing T_33_11.span4_horz_31 <X> T_33_11.span4_vert_b_1
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_10_10

 (3 4)  (495 164)  (495 164)  routing T_10_10.sp12_v_t_23 <X> T_10_10.sp12_h_r_0
 (19 13)  (511 173)  (511 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_12_10

 (3 0)  (603 160)  (603 160)  routing T_12_10.sp12_v_t_23 <X> T_12_10.sp12_v_b_0


LogicTile_13_10

 (11 2)  (665 162)  (665 162)  routing T_13_10.sp4_v_b_11 <X> T_13_10.sp4_v_t_39
 (8 3)  (662 163)  (662 163)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_t_36
 (12 3)  (666 163)  (666 163)  routing T_13_10.sp4_v_b_11 <X> T_13_10.sp4_v_t_39


LogicTile_15_10

 (3 0)  (765 160)  (765 160)  routing T_15_10.sp12_h_r_0 <X> T_15_10.sp12_v_b_0
 (3 1)  (765 161)  (765 161)  routing T_15_10.sp12_h_r_0 <X> T_15_10.sp12_v_b_0
 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (763 162)  (763 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 164)  (763 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 164)  (784 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 164)  (786 164)  routing T_15_10.top_op_3 <X> T_15_10.lc_trk_g1_3
 (0 5)  (762 165)  (762 165)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (1 5)  (763 165)  (763 165)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (21 5)  (783 165)  (783 165)  routing T_15_10.top_op_3 <X> T_15_10.lc_trk_g1_3
 (15 8)  (777 168)  (777 168)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g2_1
 (16 8)  (778 168)  (778 168)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g2_1
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 168)  (780 168)  routing T_15_10.sp4_h_r_33 <X> T_15_10.lc_trk_g2_1
 (21 8)  (783 168)  (783 168)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (22 8)  (784 168)  (784 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 168)  (785 168)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (25 8)  (787 168)  (787 168)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g2_2
 (26 8)  (788 168)  (788 168)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 168)  (790 168)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 168)  (795 168)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 168)  (800 168)  LC_4 Logic Functioning bit
 (39 8)  (801 168)  (801 168)  LC_4 Logic Functioning bit
 (41 8)  (803 168)  (803 168)  LC_4 Logic Functioning bit
 (45 8)  (807 168)  (807 168)  LC_4 Logic Functioning bit
 (47 8)  (809 168)  (809 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (783 169)  (783 169)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (22 9)  (784 169)  (784 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 169)  (785 169)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g2_2
 (25 9)  (787 169)  (787 169)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g2_2
 (27 9)  (789 169)  (789 169)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 169)  (790 169)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 169)  (791 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 169)  (793 169)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 169)  (794 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 169)  (795 169)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.input_2_4
 (35 9)  (797 169)  (797 169)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.input_2_4
 (38 9)  (800 169)  (800 169)  LC_4 Logic Functioning bit
 (0 14)  (762 174)  (762 174)  routing T_15_10.glb_netwk_4 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (775 174)  (775 174)  routing T_15_10.sp4_v_b_11 <X> T_15_10.sp4_v_t_46
 (16 14)  (778 174)  (778 174)  routing T_15_10.sp4_v_b_37 <X> T_15_10.lc_trk_g3_5
 (17 14)  (779 174)  (779 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 174)  (780 174)  routing T_15_10.sp4_v_b_37 <X> T_15_10.lc_trk_g3_5
 (18 15)  (780 175)  (780 175)  routing T_15_10.sp4_v_b_37 <X> T_15_10.lc_trk_g3_5


LogicTile_17_10

 (5 14)  (879 174)  (879 174)  routing T_17_10.sp4_v_t_44 <X> T_17_10.sp4_h_l_44
 (6 15)  (880 175)  (880 175)  routing T_17_10.sp4_v_t_44 <X> T_17_10.sp4_h_l_44


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (4 14)  (1730 174)  (1730 174)  routing T_33_10.span4_vert_b_14 <X> T_33_10.lc_trk_g1_6
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit
 (5 15)  (1731 175)  (1731 175)  routing T_33_10.span4_vert_b_14 <X> T_33_10.lc_trk_g1_6
 (7 15)  (1733 175)  (1733 175)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (11 6)  (665 150)  (665 150)  routing T_13_9.sp4_v_b_2 <X> T_13_9.sp4_v_t_40
 (12 7)  (666 151)  (666 151)  routing T_13_9.sp4_v_b_2 <X> T_13_9.sp4_v_t_40
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (26 0)  (842 144)  (842 144)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 144)  (843 144)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 144)  (847 144)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 144)  (849 144)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 144)  (851 144)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.input_2_0
 (45 0)  (861 144)  (861 144)  LC_0 Logic Functioning bit
 (47 0)  (863 144)  (863 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (829 145)  (829 145)  routing T_16_9.sp4_v_t_44 <X> T_16_9.sp4_h_r_2
 (26 1)  (842 145)  (842 145)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 145)  (844 145)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 145)  (846 145)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 145)  (848 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 145)  (849 145)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.input_2_0
 (34 1)  (850 145)  (850 145)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.input_2_0
 (41 1)  (857 145)  (857 145)  LC_0 Logic Functioning bit
 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 148)  (816 148)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (1 4)  (817 148)  (817 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 149)  (816 149)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (1 5)  (817 149)  (817 149)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (22 5)  (838 149)  (838 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 149)  (839 149)  routing T_16_9.sp4_h_r_2 <X> T_16_9.lc_trk_g1_2
 (24 5)  (840 149)  (840 149)  routing T_16_9.sp4_h_r_2 <X> T_16_9.lc_trk_g1_2
 (25 5)  (841 149)  (841 149)  routing T_16_9.sp4_h_r_2 <X> T_16_9.lc_trk_g1_2
 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (832 154)  (832 154)  routing T_16_9.sp4_v_b_37 <X> T_16_9.lc_trk_g2_5
 (17 10)  (833 154)  (833 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 154)  (834 154)  routing T_16_9.sp4_v_b_37 <X> T_16_9.lc_trk_g2_5
 (18 11)  (834 155)  (834 155)  routing T_16_9.sp4_v_b_37 <X> T_16_9.lc_trk_g2_5
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 155)  (841 155)  routing T_16_9.sp4_r_v_b_38 <X> T_16_9.lc_trk_g2_6
 (21 12)  (837 156)  (837 156)  routing T_16_9.sp4_v_t_14 <X> T_16_9.lc_trk_g3_3
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 156)  (839 156)  routing T_16_9.sp4_v_t_14 <X> T_16_9.lc_trk_g3_3
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 158)  (816 158)  routing T_16_9.glb_netwk_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 158)  (833 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (834 159)  (834 159)  routing T_16_9.sp4_r_v_b_45 <X> T_16_9.lc_trk_g3_5


LogicTile_17_9

 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (0 2)  (928 146)  (928 146)  routing T_18_9.glb_netwk_6 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (1 2)  (929 146)  (929 146)  routing T_18_9.glb_netwk_6 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (959 150)  (959 150)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 150)  (960 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 150)  (961 150)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 150)  (962 150)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 150)  (964 150)  LC_3 Logic Functioning bit
 (37 6)  (965 150)  (965 150)  LC_3 Logic Functioning bit
 (38 6)  (966 150)  (966 150)  LC_3 Logic Functioning bit
 (39 6)  (967 150)  (967 150)  LC_3 Logic Functioning bit
 (45 6)  (973 150)  (973 150)  LC_3 Logic Functioning bit
 (52 6)  (980 150)  (980 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (959 151)  (959 151)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 151)  (964 151)  LC_3 Logic Functioning bit
 (37 7)  (965 151)  (965 151)  LC_3 Logic Functioning bit
 (38 7)  (966 151)  (966 151)  LC_3 Logic Functioning bit
 (39 7)  (967 151)  (967 151)  LC_3 Logic Functioning bit
 (44 7)  (972 151)  (972 151)  LC_3 Logic Functioning bit
 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (928 158)  (928 158)  routing T_18_9.glb_netwk_4 <X> T_18_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 158)  (929 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 158)  (949 158)  routing T_18_9.sp4_v_t_26 <X> T_18_9.lc_trk_g3_7
 (22 14)  (950 158)  (950 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (951 158)  (951 158)  routing T_18_9.sp4_v_t_26 <X> T_18_9.lc_trk_g3_7
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (949 159)  (949 159)  routing T_18_9.sp4_v_t_26 <X> T_18_9.lc_trk_g3_7


LogicTile_19_9

 (0 2)  (982 146)  (982 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (1 2)  (983 146)  (983 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 10)  (1013 154)  (1013 154)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 154)  (1014 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 154)  (1015 154)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 154)  (1018 154)  LC_5 Logic Functioning bit
 (37 10)  (1019 154)  (1019 154)  LC_5 Logic Functioning bit
 (38 10)  (1020 154)  (1020 154)  LC_5 Logic Functioning bit
 (39 10)  (1021 154)  (1021 154)  LC_5 Logic Functioning bit
 (45 10)  (1027 154)  (1027 154)  LC_5 Logic Functioning bit
 (15 11)  (997 155)  (997 155)  routing T_19_9.sp4_v_t_33 <X> T_19_9.lc_trk_g2_4
 (16 11)  (998 155)  (998 155)  routing T_19_9.sp4_v_t_33 <X> T_19_9.lc_trk_g2_4
 (17 11)  (999 155)  (999 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (36 11)  (1018 155)  (1018 155)  LC_5 Logic Functioning bit
 (37 11)  (1019 155)  (1019 155)  LC_5 Logic Functioning bit
 (38 11)  (1020 155)  (1020 155)  LC_5 Logic Functioning bit
 (39 11)  (1021 155)  (1021 155)  LC_5 Logic Functioning bit
 (44 11)  (1026 155)  (1026 155)  LC_5 Logic Functioning bit
 (53 11)  (1035 155)  (1035 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (982 158)  (982 158)  routing T_19_9.glb_netwk_4 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9

 (3 1)  (1255 145)  (1255 145)  routing T_24_9.sp12_h_l_23 <X> T_24_9.sp12_v_b_0


RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (3 4)  (399 132)  (399 132)  routing T_8_8.sp12_v_t_23 <X> T_8_8.sp12_h_r_0


LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8



LogicTile_11_8

 (3 0)  (549 128)  (549 128)  routing T_11_8.sp12_v_t_23 <X> T_11_8.sp12_v_b_0
 (3 8)  (549 136)  (549 136)  routing T_11_8.sp12_v_t_22 <X> T_11_8.sp12_v_b_1


LogicTile_12_8



LogicTile_13_8

 (3 12)  (657 140)  (657 140)  routing T_13_8.sp12_v_t_22 <X> T_13_8.sp12_h_r_1


LogicTile_14_8



LogicTile_15_8

 (4 6)  (766 134)  (766 134)  routing T_15_8.sp4_h_r_9 <X> T_15_8.sp4_v_t_38
 (6 6)  (768 134)  (768 134)  routing T_15_8.sp4_h_r_9 <X> T_15_8.sp4_v_t_38
 (5 7)  (767 135)  (767 135)  routing T_15_8.sp4_h_r_9 <X> T_15_8.sp4_v_t_38


LogicTile_16_8

 (9 1)  (825 129)  (825 129)  routing T_16_8.sp4_v_t_40 <X> T_16_8.sp4_v_b_1
 (10 1)  (826 129)  (826 129)  routing T_16_8.sp4_v_t_40 <X> T_16_8.sp4_v_b_1
 (2 8)  (818 136)  (818 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (819 140)  (819 140)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_h_r_1


LogicTile_17_8

 (13 1)  (887 129)  (887 129)  routing T_17_8.sp4_v_t_44 <X> T_17_8.sp4_h_r_2
 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (875 130)  (875 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 5)  (896 133)  (896 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 133)  (897 133)  routing T_17_8.sp4_h_r_2 <X> T_17_8.lc_trk_g1_2
 (24 5)  (898 133)  (898 133)  routing T_17_8.sp4_h_r_2 <X> T_17_8.lc_trk_g1_2
 (25 5)  (899 133)  (899 133)  routing T_17_8.sp4_h_r_2 <X> T_17_8.lc_trk_g1_2
 (32 12)  (906 140)  (906 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 140)  (908 140)  routing T_17_8.lc_trk_g1_2 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 140)  (910 140)  LC_6 Logic Functioning bit
 (37 12)  (911 140)  (911 140)  LC_6 Logic Functioning bit
 (38 12)  (912 140)  (912 140)  LC_6 Logic Functioning bit
 (39 12)  (913 140)  (913 140)  LC_6 Logic Functioning bit
 (45 12)  (919 140)  (919 140)  LC_6 Logic Functioning bit
 (47 12)  (921 140)  (921 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (881 141)  (881 141)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (882 141)  (882 141)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_v_b_10
 (10 13)  (884 141)  (884 141)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_v_b_10
 (31 13)  (905 141)  (905 141)  routing T_17_8.lc_trk_g1_2 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 141)  (910 141)  LC_6 Logic Functioning bit
 (37 13)  (911 141)  (911 141)  LC_6 Logic Functioning bit
 (38 13)  (912 141)  (912 141)  LC_6 Logic Functioning bit
 (39 13)  (913 141)  (913 141)  LC_6 Logic Functioning bit
 (44 13)  (918 141)  (918 141)  LC_6 Logic Functioning bit
 (0 14)  (874 142)  (874 142)  routing T_17_8.glb_netwk_4 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 142)  (875 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (887 142)  (887 142)  routing T_17_8.sp4_v_b_11 <X> T_17_8.sp4_v_t_46
 (7 15)  (881 143)  (881 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_8

 (0 2)  (928 130)  (928 130)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (1 2)  (929 130)  (929 130)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 2)  (930 130)  (930 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (949 132)  (949 132)  routing T_18_8.sp4_h_r_11 <X> T_18_8.lc_trk_g1_3
 (22 4)  (950 132)  (950 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 132)  (951 132)  routing T_18_8.sp4_h_r_11 <X> T_18_8.lc_trk_g1_3
 (24 4)  (952 132)  (952 132)  routing T_18_8.sp4_h_r_11 <X> T_18_8.lc_trk_g1_3
 (32 10)  (960 138)  (960 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 138)  (962 138)  routing T_18_8.lc_trk_g1_3 <X> T_18_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 138)  (964 138)  LC_5 Logic Functioning bit
 (37 10)  (965 138)  (965 138)  LC_5 Logic Functioning bit
 (38 10)  (966 138)  (966 138)  LC_5 Logic Functioning bit
 (39 10)  (967 138)  (967 138)  LC_5 Logic Functioning bit
 (45 10)  (973 138)  (973 138)  LC_5 Logic Functioning bit
 (52 10)  (980 138)  (980 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (959 139)  (959 139)  routing T_18_8.lc_trk_g1_3 <X> T_18_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 139)  (964 139)  LC_5 Logic Functioning bit
 (37 11)  (965 139)  (965 139)  LC_5 Logic Functioning bit
 (38 11)  (966 139)  (966 139)  LC_5 Logic Functioning bit
 (39 11)  (967 139)  (967 139)  LC_5 Logic Functioning bit
 (44 11)  (972 139)  (972 139)  LC_5 Logic Functioning bit
 (3 12)  (931 140)  (931 140)  routing T_18_8.sp12_v_t_22 <X> T_18_8.sp12_h_r_1
 (12 12)  (940 140)  (940 140)  routing T_18_8.sp4_v_t_46 <X> T_18_8.sp4_h_r_11
 (7 13)  (935 141)  (935 141)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (928 142)  (928 142)  routing T_18_8.glb_netwk_4 <X> T_18_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 142)  (929 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (935 143)  (935 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_8



LogicTile_20_8

 (5 8)  (1041 136)  (1041 136)  routing T_20_8.sp4_v_t_43 <X> T_20_8.sp4_h_r_6


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (4 8)  (1256 136)  (1256 136)  routing T_24_8.sp4_h_l_43 <X> T_24_8.sp4_v_b_6
 (5 9)  (1257 137)  (1257 137)  routing T_24_8.sp4_h_l_43 <X> T_24_8.sp4_v_b_6


RAM_Tile_25_8

 (3 13)  (1309 141)  (1309 141)  routing T_25_8.sp12_h_l_22 <X> T_25_8.sp12_h_r_1


LogicTile_26_8



LogicTile_27_8

 (3 1)  (1405 129)  (1405 129)  routing T_27_8.sp12_h_l_23 <X> T_27_8.sp12_v_b_0
 (2 14)  (1404 142)  (1404 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (9 0)  (1573 128)  (1573 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1
 (10 0)  (1574 128)  (1574 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1
 (19 4)  (1583 132)  (1583 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 9)  (1567 137)  (1567 137)  routing T_30_8.sp12_h_l_22 <X> T_30_8.sp12_v_b_1


LogicTile_31_8



LogicTile_32_8

 (2 6)  (1674 134)  (1674 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 129)  (1739 129)  routing T_33_8.span4_horz_25 <X> T_33_8.span4_vert_b_0
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_b_3
 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (6 0)  (186 112)  (186 112)  routing T_4_7.sp4_h_r_7 <X> T_4_7.sp4_v_b_0


RAM_Tile_8_7

 (8 10)  (404 122)  (404 122)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_h_l_42
 (10 10)  (406 122)  (406 122)  routing T_8_7.sp4_h_r_11 <X> T_8_7.sp4_h_l_42


LogicTile_9_7

 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (31 6)  (469 118)  (469 118)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 118)  (470 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (478 118)  (478 118)  LC_3 Logic Functioning bit
 (41 6)  (479 118)  (479 118)  LC_3 Logic Functioning bit
 (42 6)  (480 118)  (480 118)  LC_3 Logic Functioning bit
 (43 6)  (481 118)  (481 118)  LC_3 Logic Functioning bit
 (46 6)  (484 118)  (484 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (40 7)  (478 119)  (478 119)  LC_3 Logic Functioning bit
 (41 7)  (479 119)  (479 119)  LC_3 Logic Functioning bit
 (42 7)  (480 119)  (480 119)  LC_3 Logic Functioning bit
 (43 7)  (481 119)  (481 119)  LC_3 Logic Functioning bit


LogicTile_15_7

 (3 12)  (765 124)  (765 124)  routing T_15_7.sp12_v_t_22 <X> T_15_7.sp12_h_r_1


LogicTile_16_7

 (36 10)  (852 122)  (852 122)  LC_5 Logic Functioning bit
 (37 10)  (853 122)  (853 122)  LC_5 Logic Functioning bit
 (38 10)  (854 122)  (854 122)  LC_5 Logic Functioning bit
 (39 10)  (855 122)  (855 122)  LC_5 Logic Functioning bit
 (40 10)  (856 122)  (856 122)  LC_5 Logic Functioning bit
 (41 10)  (857 122)  (857 122)  LC_5 Logic Functioning bit
 (42 10)  (858 122)  (858 122)  LC_5 Logic Functioning bit
 (43 10)  (859 122)  (859 122)  LC_5 Logic Functioning bit
 (36 11)  (852 123)  (852 123)  LC_5 Logic Functioning bit
 (37 11)  (853 123)  (853 123)  LC_5 Logic Functioning bit
 (38 11)  (854 123)  (854 123)  LC_5 Logic Functioning bit
 (39 11)  (855 123)  (855 123)  LC_5 Logic Functioning bit
 (40 11)  (856 123)  (856 123)  LC_5 Logic Functioning bit
 (41 11)  (857 123)  (857 123)  LC_5 Logic Functioning bit
 (42 11)  (858 123)  (858 123)  LC_5 Logic Functioning bit
 (43 11)  (859 123)  (859 123)  LC_5 Logic Functioning bit
 (46 11)  (862 123)  (862 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_17_7

 (6 10)  (880 122)  (880 122)  routing T_17_7.sp4_v_b_3 <X> T_17_7.sp4_v_t_43
 (5 11)  (879 123)  (879 123)  routing T_17_7.sp4_v_b_3 <X> T_17_7.sp4_v_t_43


LogicTile_19_7

 (13 12)  (995 124)  (995 124)  routing T_19_7.sp4_v_t_46 <X> T_19_7.sp4_v_b_11


LogicTile_20_7

 (8 5)  (1044 117)  (1044 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (9 5)  (1045 117)  (1045 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (10 5)  (1046 117)  (1046 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4


LogicTile_26_7

 (2 14)  (1350 126)  (1350 126)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_7

 (4 1)  (1514 113)  (1514 113)  routing T_29_7.sp4_v_t_42 <X> T_29_7.sp4_h_r_0
 (4 9)  (1514 121)  (1514 121)  routing T_29_7.sp4_h_l_47 <X> T_29_7.sp4_h_r_6
 (6 9)  (1516 121)  (1516 121)  routing T_29_7.sp4_h_l_47 <X> T_29_7.sp4_h_r_6


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 115)  (1740 115)  routing T_33_7.span4_vert_t_13 <X> T_33_7.span4_vert_b_1
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 119)  (1739 119)  routing T_33_7.span4_horz_37 <X> T_33_7.span4_vert_b_2
 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_10_6

 (2 12)  (494 108)  (494 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (2 12)  (602 108)  (602 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_6

 (12 15)  (666 111)  (666 111)  routing T_13_6.sp4_h_l_46 <X> T_13_6.sp4_v_t_46


LogicTile_15_6

 (12 15)  (774 111)  (774 111)  routing T_15_6.sp4_h_l_46 <X> T_15_6.sp4_v_t_46


LogicTile_31_6

 (19 6)  (1637 102)  (1637 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 98)  (1731 98)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 98)  (1734 98)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g0_3
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 109)  (1734 109)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_10_5

 (2 8)  (494 88)  (494 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_5

 (3 8)  (603 88)  (603 88)  routing T_12_5.sp12_v_t_22 <X> T_12_5.sp12_v_b_1


LogicTile_13_5

 (11 2)  (665 82)  (665 82)  routing T_13_5.sp4_h_l_44 <X> T_13_5.sp4_v_t_39


LogicTile_16_5

 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_v_t_23


LogicTile_30_5

 (4 13)  (1568 93)  (1568 93)  routing T_30_5.sp4_v_t_41 <X> T_30_5.sp4_h_r_9


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_1 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 88)  (1731 88)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g1_1
 (6 8)  (1732 88)  (1732 88)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g1_1
 (7 8)  (1733 88)  (1733 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (1734 88)  (1734 88)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g1_1
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 92)  (1730 92)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_14_4

 (2 12)  (710 76)  (710 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_4

 (4 12)  (820 76)  (820 76)  routing T_16_4.sp4_v_t_36 <X> T_16_4.sp4_v_b_9
 (6 12)  (822 76)  (822 76)  routing T_16_4.sp4_v_t_36 <X> T_16_4.sp4_v_b_9


LogicTile_17_4

 (8 1)  (882 65)  (882 65)  routing T_17_4.sp4_v_t_47 <X> T_17_4.sp4_v_b_1
 (10 1)  (884 65)  (884 65)  routing T_17_4.sp4_v_t_47 <X> T_17_4.sp4_v_b_1
 (12 15)  (886 79)  (886 79)  routing T_17_4.sp4_h_l_46 <X> T_17_4.sp4_v_t_46


LogicTile_24_4

 (4 8)  (1256 72)  (1256 72)  routing T_24_4.sp4_v_t_43 <X> T_24_4.sp4_v_b_6


LogicTile_30_4

 (19 5)  (1583 69)  (1583 69)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (4 14)  (1730 78)  (1730 78)  routing T_33_4.span4_vert_b_14 <X> T_33_4.lc_trk_g1_6
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (5 15)  (1731 79)  (1731 79)  routing T_33_4.span4_vert_b_14 <X> T_33_4.lc_trk_g1_6
 (7 15)  (1733 79)  (1733 79)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (6 4)  (186 52)  (186 52)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3
 (5 5)  (185 53)  (185 53)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_16_3

 (3 4)  (819 52)  (819 52)  routing T_16_3.sp12_v_t_23 <X> T_16_3.sp12_h_r_0


LogicTile_17_3

 (6 6)  (880 54)  (880 54)  routing T_17_3.sp4_v_b_0 <X> T_17_3.sp4_v_t_38
 (5 7)  (879 55)  (879 55)  routing T_17_3.sp4_v_b_0 <X> T_17_3.sp4_v_t_38


LogicTile_19_3

 (9 9)  (991 57)  (991 57)  routing T_19_3.sp4_v_t_46 <X> T_19_3.sp4_v_b_7
 (10 9)  (992 57)  (992 57)  routing T_19_3.sp4_v_t_46 <X> T_19_3.sp4_v_b_7


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (6 0)  (1042 48)  (1042 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0


LogicTile_28_3

 (3 5)  (1459 53)  (1459 53)  routing T_28_3.sp12_h_l_23 <X> T_28_3.sp12_h_r_0


LogicTile_31_3

 (5 8)  (1623 56)  (1623 56)  routing T_31_3.sp4_v_t_43 <X> T_31_3.sp4_h_r_6


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (6 9)  (1732 57)  (1732 57)  routing T_33_3.span12_horz_8 <X> T_33_3.lc_trk_g1_0
 (7 9)  (1733 57)  (1733 57)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_0 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 61)  (1739 61)  routing T_33_3.span4_horz_19 <X> T_33_3.span4_vert_b_3
 (14 13)  (1740 61)  (1740 61)  routing T_33_3.span4_horz_19 <X> T_33_3.span4_vert_b_3
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g1_7


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_11_1

 (19 6)  (565 22)  (565 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_1

 (3 4)  (819 20)  (819 20)  routing T_16_1.sp12_v_t_23 <X> T_16_1.sp12_h_r_0


LogicTile_18_1

 (3 12)  (931 28)  (931 28)  routing T_18_1.sp12_v_t_22 <X> T_18_1.sp12_h_r_1


LogicTile_21_1

 (3 12)  (1093 28)  (1093 28)  routing T_21_1.sp12_v_t_22 <X> T_21_1.sp12_h_r_1


LogicTile_22_1

 (2 4)  (1146 20)  (1146 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_1

 (4 5)  (1310 21)  (1310 21)  routing T_25_1.sp4_h_l_42 <X> T_25_1.sp4_h_r_3
 (6 5)  (1312 21)  (1312 21)  routing T_25_1.sp4_h_l_42 <X> T_25_1.sp4_h_r_3
 (2 6)  (1308 22)  (1308 22)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_l_6


LogicTile_27_1

 (19 6)  (1421 22)  (1421 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_28_1

 (4 0)  (1460 16)  (1460 16)  routing T_28_1.sp4_h_l_43 <X> T_28_1.sp4_v_b_0
 (6 0)  (1462 16)  (1462 16)  routing T_28_1.sp4_h_l_43 <X> T_28_1.sp4_v_b_0
 (5 1)  (1461 17)  (1461 17)  routing T_28_1.sp4_h_l_43 <X> T_28_1.sp4_v_b_0


LogicTile_29_1

 (5 8)  (1515 24)  (1515 24)  routing T_29_1.sp4_h_l_38 <X> T_29_1.sp4_h_r_6
 (4 9)  (1514 25)  (1514 25)  routing T_29_1.sp4_h_l_38 <X> T_29_1.sp4_h_r_6


LogicTile_30_1

 (10 12)  (1574 28)  (1574 28)  routing T_30_1.sp4_v_t_40 <X> T_30_1.sp4_h_r_10


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (4 2)  (1730 18)  (1730 18)  routing T_33_1.span4_horz_34 <X> T_33_1.lc_trk_g0_2
 (5 3)  (1731 19)  (1731 19)  routing T_33_1.span4_horz_34 <X> T_33_1.lc_trk_g0_2
 (6 3)  (1732 19)  (1732 19)  routing T_33_1.span4_horz_34 <X> T_33_1.lc_trk_g0_2
 (7 3)  (1733 19)  (1733 19)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_2 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 28)  (1738 28)  routing T_33_1.span4_horz_43 <X> T_33_1.span4_vert_t_15
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (4 15)  (1730 31)  (1730 31)  routing T_33_1.span12_horz_22 <X> T_33_1.lc_trk_g1_6
 (6 15)  (1732 31)  (1732 31)  routing T_33_1.span12_horz_22 <X> T_33_1.lc_trk_g1_6
 (7 15)  (1733 31)  (1733 31)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 14)  (413 0)  (413 0)  routing T_8_0.span4_horz_r_7 <X> T_8_0.lc_trk_g1_7
 (7 14)  (415 0)  (415 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (416 1)  (416 1)  routing T_8_0.span4_horz_r_7 <X> T_8_0.lc_trk_g1_7


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_6 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (579 3)  (579 3)  routing T_11_0.span4_vert_19 <X> T_11_0.span4_horz_l_15
 (12 12)  (580 3)  (580 3)  routing T_11_0.span4_vert_19 <X> T_11_0.span4_horz_l_15
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit
 (6 15)  (564 1)  (564 1)  routing T_11_0.span12_vert_14 <X> T_11_0.lc_trk_g1_6
 (7 15)  (565 1)  (565 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_12_0

 (6 0)  (618 15)  (618 15)  routing T_12_0.span12_vert_9 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (6 10)  (618 4)  (618 4)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (8 11)  (620 5)  (620 5)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (6 2)  (780 12)  (780 12)  routing T_15_0.span12_vert_19 <X> T_15_0.lc_trk_g0_3
 (7 2)  (781 12)  (781 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (8 3)  (782 13)  (782 13)  routing T_15_0.span12_vert_19 <X> T_15_0.lc_trk_g0_3
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_3 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (4 4)  (832 11)  (832 11)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (4 5)  (832 10)  (832 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (5 5)  (833 10)  (833 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (6 5)  (834 10)  (834 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (1 0)  (899 15)  (899 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (5 5)  (891 10)  (891 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (1017 13)  (1017 13)  routing T_19_0.span4_vert_31 <X> T_19_0.span4_horz_r_1
 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (1161 11)  (1161 11)  routing T_22_0.span4_horz_r_13 <X> T_22_0.lc_trk_g0_5
 (7 4)  (1163 11)  (1163 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1164 11)  (1164 11)  routing T_22_0.span4_horz_r_13 <X> T_22_0.lc_trk_g0_5
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_5 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1268 14)  (1268 14)  routing T_24_0.span12_vert_16 <X> T_24_0.lc_trk_g0_0
 (6 1)  (1270 14)  (1270 14)  routing T_24_0.span12_vert_16 <X> T_24_0.lc_trk_g0_0
 (7 1)  (1271 14)  (1271 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_16 lc_trk_g0_0
 (5 2)  (1269 12)  (1269 12)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g0_3
 (6 2)  (1270 12)  (1270 12)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g0_3
 (7 2)  (1271 12)  (1271 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1272 12)  (1272 12)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g0_3
 (8 3)  (1272 13)  (1272 13)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g0_3
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_3 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_horz_r_11 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span4_horz_r_11 <X> T_25_0.lc_trk_g1_3


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0

 (11 12)  (1435 3)  (1435 3)  routing T_27_0.span4_vert_19 <X> T_27_0.span4_horz_l_15
 (12 12)  (1436 3)  (1436 3)  routing T_27_0.span4_vert_19 <X> T_27_0.span4_horz_l_15


IO_Tile_28_0

 (4 0)  (1472 15)  (1472 15)  routing T_28_0.span4_vert_0 <X> T_28_0.lc_trk_g0_0
 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (6 1)  (1474 14)  (1474 14)  routing T_28_0.span4_vert_0 <X> T_28_0.lc_trk_g0_0
 (7 1)  (1475 14)  (1475 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


