
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000013b0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  000013b0  00001444  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000052  00800074  00800074  00001458  2**0
                  ALLOC
  3 .stab         00001ef0  00000000  00000000  00001458  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000707  00000000  00000000  00003348  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  00003a50  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001cce  00000000  00000000  00003cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b6d  00000000  00000000  000059be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001068  00000000  00000000  0000652b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006c8  00000000  00000000  00007594  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000077d  00000000  00000000  00007c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000fc3  00000000  00000000  000083d9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 2e 07 	jmp	0xe5c	; 0xe5c <__vector_1>
       8:	0c 94 47 07 	jmp	0xe8e	; 0xe8e <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 a9 06 	jmp	0xd52	; 0xd52 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 eb       	ldi	r30, 0xB0	; 176
      68:	f3 e1       	ldi	r31, 0x13	; 19
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a4 37       	cpi	r26, 0x74	; 116
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a4 e7       	ldi	r26, 0x74	; 116
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 3c       	cpi	r26, 0xC6	; 198
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <main>
      8a:	0c 94 d6 09 	jmp	0x13ac	; 0x13ac <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <segment7_init>:
extern uint8 read;


void segment7_init(void)
{
	DIO_SetPINDIR(DIO_PORTB, DIO_PIN1, DIO_PIN_OUTPUT);
      92:	81 e0       	ldi	r24, 0x01	; 1
      94:	61 e0       	ldi	r22, 0x01	; 1
      96:	41 e0       	ldi	r20, 0x01	; 1
      98:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_SetPINDIR(DIO_PORTB, DIO_PIN2, DIO_PIN_OUTPUT);
      9c:	81 e0       	ldi	r24, 0x01	; 1
      9e:	62 e0       	ldi	r22, 0x02	; 2
      a0:	41 e0       	ldi	r20, 0x01	; 1
      a2:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_SetPortDIR(DIO_PORTA, DIO_PORT_OUTPUT);
      a6:	80 e0       	ldi	r24, 0x00	; 0
      a8:	6f ef       	ldi	r22, 0xFF	; 255
      aa:	0e 94 28 01 	call	0x250	; 0x250 <DIO_SetPortDIR>
	
}
      ae:	08 95       	ret

000000b0 <segment7_display>:
void segment7_display(uint8 num, uint8 mode)
{
      b0:	cf 93       	push	r28
      b2:	df 93       	push	r29
      b4:	c8 2f       	mov	r28, r24
      b6:	26 2f       	mov	r18, r22
	
	uint8 temp=0;
	
	if (num >=10)
      b8:	8a 30       	cpi	r24, 0x0A	; 10
      ba:	08 f4       	brcc	.+2      	; 0xbe <segment7_display+0xe>
      bc:	70 c0       	rjmp	.+224    	; 0x19e <segment7_display+0xee>
	{
		temp=num/10;
      be:	6a e0       	ldi	r22, 0x0A	; 10
      c0:	0e 94 8d 09 	call	0x131a	; 0x131a <__udivmodqi4>
      c4:	d8 2f       	mov	r29, r24
      c6:	c9 2f       	mov	r28, r25
		num=num%10;
		
		if (mode==1)
      c8:	21 30       	cpi	r18, 0x01	; 1
      ca:	61 f5       	brne	.+88     	; 0x124 <segment7_display+0x74>
		{
			DIO_WritePIN(DIO_PORTB, DIO_PIN3, DIO_PIN_LOW);
      cc:	81 e0       	ldi	r24, 0x01	; 1
      ce:	63 e0       	ldi	r22, 0x03	; 3
      d0:	40 e0       	ldi	r20, 0x00	; 0
      d2:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
			
			PORTA=(temp <<4);
      d6:	d2 95       	swap	r29
      d8:	d0 7f       	andi	r29, 0xF0	; 240
      da:	db bb       	out	0x1b, r29	; 27
			DIO_WritePIN(DIO_PORTB, DIO_PIN2, DIO_PIN_HIGH);
      dc:	81 e0       	ldi	r24, 0x01	; 1
      de:	62 e0       	ldi	r22, 0x02	; 2
      e0:	41 e0       	ldi	r20, 0x01	; 1
      e2:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      e6:	89 ef       	ldi	r24, 0xF9	; 249
      e8:	90 e0       	ldi	r25, 0x00	; 0
      ea:	01 97       	sbiw	r24, 0x01	; 1
      ec:	f1 f7       	brne	.-4      	; 0xea <segment7_display+0x3a>
      ee:	00 c0       	rjmp	.+0      	; 0xf0 <segment7_display+0x40>
      f0:	00 00       	nop
			_delay_ms(1);
			DIO_WritePIN(DIO_PORTB, DIO_PIN2, DIO_PIN_LOW);
      f2:	81 e0       	ldi	r24, 0x01	; 1
      f4:	62 e0       	ldi	r22, 0x02	; 2
      f6:	40 e0       	ldi	r20, 0x00	; 0
      f8:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
			
			
			PORTA=(num <<4);
      fc:	c2 95       	swap	r28
      fe:	c0 7f       	andi	r28, 0xF0	; 240
     100:	cb bb       	out	0x1b, r28	; 27
			DIO_WritePIN(DIO_PORTB, DIO_PIN1, DIO_PIN_HIGH);
     102:	81 e0       	ldi	r24, 0x01	; 1
     104:	61 e0       	ldi	r22, 0x01	; 1
     106:	41 e0       	ldi	r20, 0x01	; 1
     108:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     10c:	a9 ef       	ldi	r26, 0xF9	; 249
     10e:	b0 e0       	ldi	r27, 0x00	; 0
     110:	11 97       	sbiw	r26, 0x01	; 1
     112:	f1 f7       	brne	.-4      	; 0x110 <segment7_display+0x60>
     114:	00 c0       	rjmp	.+0      	; 0x116 <segment7_display+0x66>
     116:	00 00       	nop
			_delay_ms(1);
			DIO_WritePIN(DIO_PORTB, DIO_PIN1, DIO_PIN_LOW);
     118:	81 e0       	ldi	r24, 0x01	; 1
     11a:	61 e0       	ldi	r22, 0x01	; 1
     11c:	40 e0       	ldi	r20, 0x00	; 0
     11e:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     122:	4a c0       	rjmp	.+148    	; 0x1b8 <segment7_display+0x108>
		}
		
		if (mode==0)
     124:	22 23       	and	r18, r18
     126:	09 f0       	breq	.+2      	; 0x12a <segment7_display+0x7a>
     128:	47 c0       	rjmp	.+142    	; 0x1b8 <segment7_display+0x108>
		{
			
			DIO_WritePIN(DIO_PORTB, DIO_PIN3, DIO_PIN_LOW);
     12a:	81 e0       	ldi	r24, 0x01	; 1
     12c:	63 e0       	ldi	r22, 0x03	; 3
     12e:	40 e0       	ldi	r20, 0x00	; 0
     130:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
			
			PORTA=(temp <<4);
     134:	d2 95       	swap	r29
     136:	d0 7f       	andi	r29, 0xF0	; 240
     138:	db bb       	out	0x1b, r29	; 27
			DIO_WritePIN(DIO_PORTB, DIO_PIN2, DIO_PIN_HIGH);
     13a:	81 e0       	ldi	r24, 0x01	; 1
     13c:	62 e0       	ldi	r22, 0x02	; 2
     13e:	41 e0       	ldi	r20, 0x01	; 1
     140:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     144:	83 e2       	ldi	r24, 0x23	; 35
     146:	94 ef       	ldi	r25, 0xF4	; 244
     148:	01 97       	sbiw	r24, 0x01	; 1
     14a:	f1 f7       	brne	.-4      	; 0x148 <segment7_display+0x98>
     14c:	00 c0       	rjmp	.+0      	; 0x14e <segment7_display+0x9e>
     14e:	00 00       	nop
			_delay_ms(250);
			DIO_WritePIN(DIO_PORTB, DIO_PIN2, DIO_PIN_LOW);
     150:	81 e0       	ldi	r24, 0x01	; 1
     152:	62 e0       	ldi	r22, 0x02	; 2
     154:	40 e0       	ldi	r20, 0x00	; 0
     156:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
			
			
			PORTA=(num <<4);
     15a:	c2 95       	swap	r28
     15c:	c0 7f       	andi	r28, 0xF0	; 240
     15e:	cb bb       	out	0x1b, r28	; 27
			DIO_WritePIN(DIO_PORTB, DIO_PIN1, DIO_PIN_HIGH);
     160:	81 e0       	ldi	r24, 0x01	; 1
     162:	61 e0       	ldi	r22, 0x01	; 1
     164:	41 e0       	ldi	r20, 0x01	; 1
     166:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     16a:	a3 e2       	ldi	r26, 0x23	; 35
     16c:	b4 ef       	ldi	r27, 0xF4	; 244
     16e:	11 97       	sbiw	r26, 0x01	; 1
     170:	f1 f7       	brne	.-4      	; 0x16e <segment7_display+0xbe>
     172:	00 c0       	rjmp	.+0      	; 0x174 <segment7_display+0xc4>
     174:	00 00       	nop
			_delay_ms(250);
			DIO_WritePIN(DIO_PORTB, DIO_PIN1, DIO_PIN_LOW);
     176:	81 e0       	ldi	r24, 0x01	; 1
     178:	61 e0       	ldi	r22, 0x01	; 1
     17a:	40 e0       	ldi	r20, 0x00	; 0
     17c:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
			DIO_WritePIN(DIO_PORTB, DIO_PIN2, DIO_PIN_LOW);
     180:	81 e0       	ldi	r24, 0x01	; 1
     182:	62 e0       	ldi	r22, 0x02	; 2
     184:	40 e0       	ldi	r20, 0x00	; 0
     186:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     18a:	8f e3       	ldi	r24, 0x3F	; 63
     18c:	9d e0       	ldi	r25, 0x0D	; 13
     18e:	a3 e0       	ldi	r26, 0x03	; 3
     190:	81 50       	subi	r24, 0x01	; 1
     192:	90 40       	sbci	r25, 0x00	; 0
     194:	a0 40       	sbci	r26, 0x00	; 0
     196:	e1 f7       	brne	.-8      	; 0x190 <segment7_display+0xe0>
     198:	00 c0       	rjmp	.+0      	; 0x19a <segment7_display+0xea>
     19a:	00 00       	nop
     19c:	0d c0       	rjmp	.+26     	; 0x1b8 <segment7_display+0x108>
		
		
	}
	else if (num>=1 && num <10 ||num==0)
	{
		DIO_WritePIN(DIO_PORTB, DIO_PIN3, DIO_PIN_LOW);
     19e:	81 e0       	ldi	r24, 0x01	; 1
     1a0:	63 e0       	ldi	r22, 0x03	; 3
     1a2:	40 e0       	ldi	r20, 0x00	; 0
     1a4:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
		PORTA=(num<<4 );
     1a8:	c2 95       	swap	r28
     1aa:	c0 7f       	andi	r28, 0xF0	; 240
     1ac:	cb bb       	out	0x1b, r28	; 27
		DIO_WritePIN(DIO_PORTB, DIO_PIN2, DIO_PIN_HIGH);
     1ae:	81 e0       	ldi	r24, 0x01	; 1
     1b0:	62 e0       	ldi	r22, 0x02	; 2
     1b2:	41 e0       	ldi	r20, 0x01	; 1
     1b4:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
		

	}
	
}
     1b8:	df 91       	pop	r29
     1ba:	cf 91       	pop	r28
     1bc:	08 95       	ret

000001be <ADC_INIT>:

void ADC_INIT(void)
{
#if VOLTAGE_REFRENCE   ==    ADC_VREF_AVCC

Set_bit(ADMUX,6);
     1be:	3e 9a       	sbi	0x07, 6	; 7
Clr_bit(ADMUX,7);
     1c0:	3f 98       	cbi	0x07, 7	; 7
#if ADC_CHANNEL       ==   ADC_CHANNEL_1

Set_bit(ADMUX,0);

#elif ADC_CHANNEL     ==   ADC_CHANNEL_0
Clr_bit(ADMUX,0);
     1c2:	38 98       	cbi	0x07, 0	; 7

#endif

#if VOLTAGE_ADJUCENT   ==    ADC_RIGHT_ADJUST
Clr_bit(ADMUX,5);
     1c4:	3d 98       	cbi	0x07, 5	; 7
#endif

#if ADC_CONVERSION_TRIGGER== ADC_AUTO_TRIGGER

Set_bit(ADCSRA,5);
     1c6:	35 9a       	sbi	0x06, 5	; 6

#endif

#if ADC_PRESCALER     ==     ADC_PRESEC_128

Set_bit(ADCSRA,0);
     1c8:	30 9a       	sbi	0x06, 0	; 6
Set_bit(ADCSRA,1);
     1ca:	31 9a       	sbi	0x06, 1	; 6
Set_bit(ADCSRA,2);
     1cc:	32 9a       	sbi	0x06, 2	; 6

#endif

#if ADC_INTERRUPT_STATUS  == ADC_INTERRUPT_DISABLE

Clr_bit(ADCSRA,3);
     1ce:	33 98       	cbi	0x06, 3	; 6

#endif

/* Enable ADC */

Set_bit(ADCSRA,7);
     1d0:	37 9a       	sbi	0x06, 7	; 6
}
     1d2:	08 95       	ret

000001d4 <ADC_READ>:

void ADC_READ(uint16* value)
{
     1d4:	fc 01       	movw	r30, r24
	uint16 Digital_value=0;
	
	Set_bit(ADCSRA,6);
     1d6:	36 9a       	sbi	0x06, 6	; 6
	
	#if ADC_INTERRUPT_STATUS  == ADC_INTERRUPT_DISABLE
	
	while (! Get_bit(ADCSRA,4));
     1d8:	86 b1       	in	r24, 0x06	; 6
     1da:	84 ff       	sbrs	r24, 4
     1dc:	fd cf       	rjmp	.-6      	; 0x1d8 <ADC_READ+0x4>
	
	Digital_value=ADC_ADJUST;
     1de:	24 b1       	in	r18, 0x04	; 4
     1e0:	35 b1       	in	r19, 0x05	; 5
	
	*value=((Digital_value *500)/1024);
     1e2:	84 ef       	ldi	r24, 0xF4	; 244
     1e4:	91 e0       	ldi	r25, 0x01	; 1
     1e6:	28 9f       	mul	r18, r24
     1e8:	a0 01       	movw	r20, r0
     1ea:	29 9f       	mul	r18, r25
     1ec:	50 0d       	add	r21, r0
     1ee:	38 9f       	mul	r19, r24
     1f0:	50 0d       	add	r21, r0
     1f2:	11 24       	eor	r1, r1
     1f4:	85 2f       	mov	r24, r21
     1f6:	86 95       	lsr	r24
     1f8:	86 95       	lsr	r24
     1fa:	80 83       	st	Z, r24
     1fc:	11 82       	std	Z+1, r1	; 0x01
	
	#endif
	
     1fe:	08 95       	ret

00000200 <cooling_Init>:

#include "cooling_fan.h"

void cooling_Init(void)
{
	DIO_SetPINDIR(DIO_PORTC , DIO_PIN2 , DIO_PIN_OUTPUT) ;
     200:	82 e0       	ldi	r24, 0x02	; 2
     202:	62 e0       	ldi	r22, 0x02	; 2
     204:	41 e0       	ldi	r20, 0x01	; 1
     206:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
}
     20a:	08 95       	ret

0000020c <cooling_set_state>:

void cooling_set_state(uint8 state)
{
	switch (state)
     20c:	88 23       	and	r24, r24
     20e:	41 f0       	breq	.+16     	; 0x220 <cooling_set_state+0x14>
     210:	81 30       	cpi	r24, 0x01	; 1
     212:	59 f4       	brne	.+22     	; 0x22a <cooling_set_state+0x1e>
	{
		case cool_ON :
			DIO_WritePIN(DIO_PORTC , DIO_PIN2 , DIO_PIN_HIGH) ;
     214:	82 e0       	ldi	r24, 0x02	; 2
     216:	62 e0       	ldi	r22, 0x02	; 2
     218:	41 e0       	ldi	r20, 0x01	; 1
     21a:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
			break;
     21e:	08 95       	ret
			
		case cool_OFF :
			DIO_WritePIN(DIO_PORTC , DIO_PIN2 ,DIO_PIN_LOW) ;
     220:	82 e0       	ldi	r24, 0x02	; 2
     222:	62 e0       	ldi	r22, 0x02	; 2
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     22a:	08 95       	ret

0000022c <cooling_get_state>:
			break;
	}
}

uint8 cooling_get_state (void)
{
     22c:	cf 93       	push	r28
     22e:	df 93       	push	r29
     230:	0f 92       	push	r0
     232:	cd b7       	in	r28, 0x3d	; 61
     234:	de b7       	in	r29, 0x3e	; 62
	uint8 st = 0;
     236:	19 82       	std	Y+1, r1	; 0x01
	DIO_ReadPin(DIO_PORTC , DIO_PIN2,&st);
     238:	82 e0       	ldi	r24, 0x02	; 2
     23a:	62 e0       	ldi	r22, 0x02	; 2
     23c:	ae 01       	movw	r20, r28
     23e:	4f 5f       	subi	r20, 0xFF	; 255
     240:	5f 4f       	sbci	r21, 0xFF	; 255
     242:	0e 94 6d 02 	call	0x4da	; 0x4da <DIO_ReadPin>
	
	return st ;
     246:	89 81       	ldd	r24, Y+1	; 0x01
     248:	0f 90       	pop	r0
     24a:	df 91       	pop	r29
     24c:	cf 91       	pop	r28
     24e:	08 95       	ret

00000250 <DIO_SetPortDIR>:

#include "DIO.h"

void DIO_SetPortDIR(uint8 PORT , uint8 dir)
{
	switch (PORT)
     250:	81 30       	cpi	r24, 0x01	; 1
     252:	49 f0       	breq	.+18     	; 0x266 <DIO_SetPortDIR+0x16>
     254:	81 30       	cpi	r24, 0x01	; 1
     256:	28 f0       	brcs	.+10     	; 0x262 <DIO_SetPortDIR+0x12>
     258:	82 30       	cpi	r24, 0x02	; 2
     25a:	39 f0       	breq	.+14     	; 0x26a <DIO_SetPortDIR+0x1a>
     25c:	83 30       	cpi	r24, 0x03	; 3
     25e:	41 f4       	brne	.+16     	; 0x270 <DIO_SetPortDIR+0x20>
     260:	06 c0       	rjmp	.+12     	; 0x26e <DIO_SetPortDIR+0x1e>
	{
		case DIO_PORTA:
		DDRA=dir;
     262:	6a bb       	out	0x1a, r22	; 26
		break;
     264:	08 95       	ret
		
		case DIO_PORTB:
		DDRB=dir;
     266:	67 bb       	out	0x17, r22	; 23
		break;
     268:	08 95       	ret
		
		case DIO_PORTC:
		DDRC=dir;
     26a:	64 bb       	out	0x14, r22	; 20
		break;
     26c:	08 95       	ret
		
		case DIO_PORTD:
		DDRD=dir;
     26e:	61 bb       	out	0x11, r22	; 17
     270:	08 95       	ret

00000272 <DIO_SetPINDIR>:
		break;
	}
}
void DIO_SetPINDIR(uint8 PORT  , uint8 PIN , uint8 DIR)
{
	switch (DIR)
     272:	44 23       	and	r20, r20
     274:	09 f4       	brne	.+2      	; 0x278 <DIO_SetPINDIR+0x6>
     276:	41 c0       	rjmp	.+130    	; 0x2fa <DIO_SetPINDIR+0x88>
     278:	41 30       	cpi	r20, 0x01	; 1
     27a:	09 f0       	breq	.+2      	; 0x27e <DIO_SetPINDIR+0xc>
     27c:	7e c0       	rjmp	.+252    	; 0x37a <DIO_SetPINDIR+0x108>
	{
		case DIO_PIN_OUTPUT:
		switch (PORT)
     27e:	81 30       	cpi	r24, 0x01	; 1
     280:	a9 f0       	breq	.+42     	; 0x2ac <DIO_SetPINDIR+0x3a>
     282:	81 30       	cpi	r24, 0x01	; 1
     284:	30 f0       	brcs	.+12     	; 0x292 <DIO_SetPINDIR+0x20>
     286:	82 30       	cpi	r24, 0x02	; 2
     288:	f1 f0       	breq	.+60     	; 0x2c6 <DIO_SetPINDIR+0x54>
     28a:	83 30       	cpi	r24, 0x03	; 3
     28c:	09 f0       	breq	.+2      	; 0x290 <DIO_SetPINDIR+0x1e>
     28e:	75 c0       	rjmp	.+234    	; 0x37a <DIO_SetPINDIR+0x108>
     290:	27 c0       	rjmp	.+78     	; 0x2e0 <DIO_SetPINDIR+0x6e>
		{
			case DIO_PORTA:
			Set_bit(DDRA,PIN);
     292:	2a b3       	in	r18, 0x1a	; 26
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	ac 01       	movw	r20, r24
     29a:	02 c0       	rjmp	.+4      	; 0x2a0 <DIO_SetPINDIR+0x2e>
     29c:	44 0f       	add	r20, r20
     29e:	55 1f       	adc	r21, r21
     2a0:	6a 95       	dec	r22
     2a2:	e2 f7       	brpl	.-8      	; 0x29c <DIO_SetPINDIR+0x2a>
     2a4:	ba 01       	movw	r22, r20
     2a6:	62 2b       	or	r22, r18
     2a8:	6a bb       	out	0x1a, r22	; 26
			break;
     2aa:	08 95       	ret
			
			case DIO_PORTB:
			Set_bit(DDRB,PIN);
     2ac:	27 b3       	in	r18, 0x17	; 23
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	90 e0       	ldi	r25, 0x00	; 0
     2b2:	ac 01       	movw	r20, r24
     2b4:	02 c0       	rjmp	.+4      	; 0x2ba <DIO_SetPINDIR+0x48>
     2b6:	44 0f       	add	r20, r20
     2b8:	55 1f       	adc	r21, r21
     2ba:	6a 95       	dec	r22
     2bc:	e2 f7       	brpl	.-8      	; 0x2b6 <DIO_SetPINDIR+0x44>
     2be:	ba 01       	movw	r22, r20
     2c0:	62 2b       	or	r22, r18
     2c2:	67 bb       	out	0x17, r22	; 23
			break;
     2c4:	08 95       	ret
			
			case DIO_PORTC:
			Set_bit(DDRC,PIN);
     2c6:	24 b3       	in	r18, 0x14	; 20
     2c8:	81 e0       	ldi	r24, 0x01	; 1
     2ca:	90 e0       	ldi	r25, 0x00	; 0
     2cc:	ac 01       	movw	r20, r24
     2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <DIO_SetPINDIR+0x62>
     2d0:	44 0f       	add	r20, r20
     2d2:	55 1f       	adc	r21, r21
     2d4:	6a 95       	dec	r22
     2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <DIO_SetPINDIR+0x5e>
     2d8:	ba 01       	movw	r22, r20
     2da:	62 2b       	or	r22, r18
     2dc:	64 bb       	out	0x14, r22	; 20
			break;
     2de:	08 95       	ret
			
			case DIO_PORTD:
			Set_bit(DDRD,PIN);
     2e0:	21 b3       	in	r18, 0x11	; 17
     2e2:	81 e0       	ldi	r24, 0x01	; 1
     2e4:	90 e0       	ldi	r25, 0x00	; 0
     2e6:	ac 01       	movw	r20, r24
     2e8:	02 c0       	rjmp	.+4      	; 0x2ee <DIO_SetPINDIR+0x7c>
     2ea:	44 0f       	add	r20, r20
     2ec:	55 1f       	adc	r21, r21
     2ee:	6a 95       	dec	r22
     2f0:	e2 f7       	brpl	.-8      	; 0x2ea <DIO_SetPINDIR+0x78>
     2f2:	ba 01       	movw	r22, r20
     2f4:	62 2b       	or	r22, r18
     2f6:	61 bb       	out	0x11, r22	; 17
			break;
     2f8:	08 95       	ret
		}
		
		break;
		
		case DIO_PIN_INPUT:
		switch (PORT)
     2fa:	81 30       	cpi	r24, 0x01	; 1
     2fc:	a9 f0       	breq	.+42     	; 0x328 <DIO_SetPINDIR+0xb6>
     2fe:	81 30       	cpi	r24, 0x01	; 1
     300:	28 f0       	brcs	.+10     	; 0x30c <DIO_SetPINDIR+0x9a>
     302:	82 30       	cpi	r24, 0x02	; 2
     304:	f9 f0       	breq	.+62     	; 0x344 <DIO_SetPINDIR+0xd2>
     306:	83 30       	cpi	r24, 0x03	; 3
     308:	c1 f5       	brne	.+112    	; 0x37a <DIO_SetPINDIR+0x108>
     30a:	2a c0       	rjmp	.+84     	; 0x360 <DIO_SetPINDIR+0xee>
		{
			case DIO_PORTA:
			Clr_bit(DDRA,PIN);
     30c:	2a b3       	in	r18, 0x1a	; 26
     30e:	81 e0       	ldi	r24, 0x01	; 1
     310:	90 e0       	ldi	r25, 0x00	; 0
     312:	ac 01       	movw	r20, r24
     314:	02 c0       	rjmp	.+4      	; 0x31a <DIO_SetPINDIR+0xa8>
     316:	44 0f       	add	r20, r20
     318:	55 1f       	adc	r21, r21
     31a:	6a 95       	dec	r22
     31c:	e2 f7       	brpl	.-8      	; 0x316 <DIO_SetPINDIR+0xa4>
     31e:	ba 01       	movw	r22, r20
     320:	60 95       	com	r22
     322:	62 23       	and	r22, r18
     324:	6a bb       	out	0x1a, r22	; 26
			break;
     326:	08 95       	ret
			
			case DIO_PORTB:
			Clr_bit(DDRB,PIN);
     328:	27 b3       	in	r18, 0x17	; 23
     32a:	81 e0       	ldi	r24, 0x01	; 1
     32c:	90 e0       	ldi	r25, 0x00	; 0
     32e:	ac 01       	movw	r20, r24
     330:	02 c0       	rjmp	.+4      	; 0x336 <DIO_SetPINDIR+0xc4>
     332:	44 0f       	add	r20, r20
     334:	55 1f       	adc	r21, r21
     336:	6a 95       	dec	r22
     338:	e2 f7       	brpl	.-8      	; 0x332 <DIO_SetPINDIR+0xc0>
     33a:	ba 01       	movw	r22, r20
     33c:	60 95       	com	r22
     33e:	62 23       	and	r22, r18
     340:	67 bb       	out	0x17, r22	; 23
			break;
     342:	08 95       	ret
			
			case DIO_PORTC:
			Clr_bit(DDRC,PIN);
     344:	24 b3       	in	r18, 0x14	; 20
     346:	81 e0       	ldi	r24, 0x01	; 1
     348:	90 e0       	ldi	r25, 0x00	; 0
     34a:	ac 01       	movw	r20, r24
     34c:	02 c0       	rjmp	.+4      	; 0x352 <DIO_SetPINDIR+0xe0>
     34e:	44 0f       	add	r20, r20
     350:	55 1f       	adc	r21, r21
     352:	6a 95       	dec	r22
     354:	e2 f7       	brpl	.-8      	; 0x34e <DIO_SetPINDIR+0xdc>
     356:	ba 01       	movw	r22, r20
     358:	60 95       	com	r22
     35a:	62 23       	and	r22, r18
     35c:	64 bb       	out	0x14, r22	; 20
			break;
     35e:	08 95       	ret
			
			case DIO_PORTD:
			Clr_bit(DDRD,PIN);
     360:	21 b3       	in	r18, 0x11	; 17
     362:	81 e0       	ldi	r24, 0x01	; 1
     364:	90 e0       	ldi	r25, 0x00	; 0
     366:	ac 01       	movw	r20, r24
     368:	02 c0       	rjmp	.+4      	; 0x36e <DIO_SetPINDIR+0xfc>
     36a:	44 0f       	add	r20, r20
     36c:	55 1f       	adc	r21, r21
     36e:	6a 95       	dec	r22
     370:	e2 f7       	brpl	.-8      	; 0x36a <DIO_SetPINDIR+0xf8>
     372:	ba 01       	movw	r22, r20
     374:	60 95       	com	r22
     376:	62 23       	and	r22, r18
     378:	61 bb       	out	0x11, r22	; 17
     37a:	08 95       	ret

0000037c <DIO_WritePort>:
	}
}

void DIO_WritePort(uint8 PORT , uint8 val)
{
	switch (PORT)
     37c:	81 30       	cpi	r24, 0x01	; 1
     37e:	49 f0       	breq	.+18     	; 0x392 <DIO_WritePort+0x16>
     380:	81 30       	cpi	r24, 0x01	; 1
     382:	28 f0       	brcs	.+10     	; 0x38e <DIO_WritePort+0x12>
     384:	82 30       	cpi	r24, 0x02	; 2
     386:	39 f0       	breq	.+14     	; 0x396 <DIO_WritePort+0x1a>
     388:	83 30       	cpi	r24, 0x03	; 3
     38a:	41 f4       	brne	.+16     	; 0x39c <DIO_WritePort+0x20>
     38c:	06 c0       	rjmp	.+12     	; 0x39a <DIO_WritePort+0x1e>
	{
	case DIO_PORTA:
	PORTA = val;
     38e:	6b bb       	out	0x1b, r22	; 27
	break;
     390:	08 95       	ret
	
	case DIO_PORTB:
	PORTB = val;
     392:	68 bb       	out	0x18, r22	; 24
	break;
     394:	08 95       	ret
	
	case DIO_PORTC:
	PORTC = val;
     396:	65 bb       	out	0x15, r22	; 21
	break;
     398:	08 95       	ret
	
	case DIO_PORTD:
	PORTD = val;
     39a:	62 bb       	out	0x12, r22	; 18
     39c:	08 95       	ret

0000039e <DIO_WritePIN>:
	break;
	}
}
void DIO_WritePIN(uint8 PORT , uint8 PIN ,uint8 val)
{
	switch (val)
     39e:	44 23       	and	r20, r20
     3a0:	09 f4       	brne	.+2      	; 0x3a4 <DIO_WritePIN+0x6>
     3a2:	41 c0       	rjmp	.+130    	; 0x426 <DIO_WritePIN+0x88>
     3a4:	41 30       	cpi	r20, 0x01	; 1
     3a6:	09 f0       	breq	.+2      	; 0x3aa <DIO_WritePIN+0xc>
     3a8:	7e c0       	rjmp	.+252    	; 0x4a6 <DIO_WritePIN+0x108>
	{
		case DIO_PIN_HIGH:
		switch (PORT)
     3aa:	81 30       	cpi	r24, 0x01	; 1
     3ac:	a9 f0       	breq	.+42     	; 0x3d8 <DIO_WritePIN+0x3a>
     3ae:	81 30       	cpi	r24, 0x01	; 1
     3b0:	30 f0       	brcs	.+12     	; 0x3be <DIO_WritePIN+0x20>
     3b2:	82 30       	cpi	r24, 0x02	; 2
     3b4:	f1 f0       	breq	.+60     	; 0x3f2 <DIO_WritePIN+0x54>
     3b6:	83 30       	cpi	r24, 0x03	; 3
     3b8:	09 f0       	breq	.+2      	; 0x3bc <DIO_WritePIN+0x1e>
     3ba:	75 c0       	rjmp	.+234    	; 0x4a6 <DIO_WritePIN+0x108>
     3bc:	27 c0       	rjmp	.+78     	; 0x40c <DIO_WritePIN+0x6e>
		{
			case DIO_PORTA:
			Set_bit(PORTA,PIN);
     3be:	2b b3       	in	r18, 0x1b	; 27
     3c0:	81 e0       	ldi	r24, 0x01	; 1
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	ac 01       	movw	r20, r24
     3c6:	02 c0       	rjmp	.+4      	; 0x3cc <DIO_WritePIN+0x2e>
     3c8:	44 0f       	add	r20, r20
     3ca:	55 1f       	adc	r21, r21
     3cc:	6a 95       	dec	r22
     3ce:	e2 f7       	brpl	.-8      	; 0x3c8 <DIO_WritePIN+0x2a>
     3d0:	ba 01       	movw	r22, r20
     3d2:	62 2b       	or	r22, r18
     3d4:	6b bb       	out	0x1b, r22	; 27
			break;
     3d6:	08 95       	ret
			
			case DIO_PORTB:
			Set_bit(PORTB,PIN);
     3d8:	28 b3       	in	r18, 0x18	; 24
     3da:	81 e0       	ldi	r24, 0x01	; 1
     3dc:	90 e0       	ldi	r25, 0x00	; 0
     3de:	ac 01       	movw	r20, r24
     3e0:	02 c0       	rjmp	.+4      	; 0x3e6 <DIO_WritePIN+0x48>
     3e2:	44 0f       	add	r20, r20
     3e4:	55 1f       	adc	r21, r21
     3e6:	6a 95       	dec	r22
     3e8:	e2 f7       	brpl	.-8      	; 0x3e2 <DIO_WritePIN+0x44>
     3ea:	ba 01       	movw	r22, r20
     3ec:	62 2b       	or	r22, r18
     3ee:	68 bb       	out	0x18, r22	; 24
			break;
     3f0:	08 95       	ret
			
			case DIO_PORTC:
			Set_bit(PORTC,PIN);
     3f2:	25 b3       	in	r18, 0x15	; 21
     3f4:	81 e0       	ldi	r24, 0x01	; 1
     3f6:	90 e0       	ldi	r25, 0x00	; 0
     3f8:	ac 01       	movw	r20, r24
     3fa:	02 c0       	rjmp	.+4      	; 0x400 <DIO_WritePIN+0x62>
     3fc:	44 0f       	add	r20, r20
     3fe:	55 1f       	adc	r21, r21
     400:	6a 95       	dec	r22
     402:	e2 f7       	brpl	.-8      	; 0x3fc <DIO_WritePIN+0x5e>
     404:	ba 01       	movw	r22, r20
     406:	62 2b       	or	r22, r18
     408:	65 bb       	out	0x15, r22	; 21
			break;
     40a:	08 95       	ret
			
			case DIO_PORTD:
			Set_bit(PORTD,PIN);
     40c:	22 b3       	in	r18, 0x12	; 18
     40e:	81 e0       	ldi	r24, 0x01	; 1
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	ac 01       	movw	r20, r24
     414:	02 c0       	rjmp	.+4      	; 0x41a <DIO_WritePIN+0x7c>
     416:	44 0f       	add	r20, r20
     418:	55 1f       	adc	r21, r21
     41a:	6a 95       	dec	r22
     41c:	e2 f7       	brpl	.-8      	; 0x416 <DIO_WritePIN+0x78>
     41e:	ba 01       	movw	r22, r20
     420:	62 2b       	or	r22, r18
     422:	62 bb       	out	0x12, r22	; 18
			break;
     424:	08 95       	ret
			break;
		}
		break;
		
		case DIO_PIN_LOW:
		switch (PORT)
     426:	81 30       	cpi	r24, 0x01	; 1
     428:	a9 f0       	breq	.+42     	; 0x454 <DIO_WritePIN+0xb6>
     42a:	81 30       	cpi	r24, 0x01	; 1
     42c:	28 f0       	brcs	.+10     	; 0x438 <DIO_WritePIN+0x9a>
     42e:	82 30       	cpi	r24, 0x02	; 2
     430:	f9 f0       	breq	.+62     	; 0x470 <DIO_WritePIN+0xd2>
     432:	83 30       	cpi	r24, 0x03	; 3
     434:	c1 f5       	brne	.+112    	; 0x4a6 <DIO_WritePIN+0x108>
     436:	2a c0       	rjmp	.+84     	; 0x48c <DIO_WritePIN+0xee>
		{
		case DIO_PORTA:
		Clr_bit(PORTA,PIN);
     438:	2b b3       	in	r18, 0x1b	; 27
     43a:	81 e0       	ldi	r24, 0x01	; 1
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	ac 01       	movw	r20, r24
     440:	02 c0       	rjmp	.+4      	; 0x446 <DIO_WritePIN+0xa8>
     442:	44 0f       	add	r20, r20
     444:	55 1f       	adc	r21, r21
     446:	6a 95       	dec	r22
     448:	e2 f7       	brpl	.-8      	; 0x442 <DIO_WritePIN+0xa4>
     44a:	ba 01       	movw	r22, r20
     44c:	60 95       	com	r22
     44e:	62 23       	and	r22, r18
     450:	6b bb       	out	0x1b, r22	; 27
		break;
     452:	08 95       	ret
		
		case DIO_PORTB:
		Clr_bit(PORTB,PIN);
     454:	28 b3       	in	r18, 0x18	; 24
     456:	81 e0       	ldi	r24, 0x01	; 1
     458:	90 e0       	ldi	r25, 0x00	; 0
     45a:	ac 01       	movw	r20, r24
     45c:	02 c0       	rjmp	.+4      	; 0x462 <DIO_WritePIN+0xc4>
     45e:	44 0f       	add	r20, r20
     460:	55 1f       	adc	r21, r21
     462:	6a 95       	dec	r22
     464:	e2 f7       	brpl	.-8      	; 0x45e <DIO_WritePIN+0xc0>
     466:	ba 01       	movw	r22, r20
     468:	60 95       	com	r22
     46a:	62 23       	and	r22, r18
     46c:	68 bb       	out	0x18, r22	; 24
		break;
     46e:	08 95       	ret
		
		case DIO_PORTC:
		Clr_bit(PORTC,PIN);
     470:	25 b3       	in	r18, 0x15	; 21
     472:	81 e0       	ldi	r24, 0x01	; 1
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	ac 01       	movw	r20, r24
     478:	02 c0       	rjmp	.+4      	; 0x47e <DIO_WritePIN+0xe0>
     47a:	44 0f       	add	r20, r20
     47c:	55 1f       	adc	r21, r21
     47e:	6a 95       	dec	r22
     480:	e2 f7       	brpl	.-8      	; 0x47a <DIO_WritePIN+0xdc>
     482:	ba 01       	movw	r22, r20
     484:	60 95       	com	r22
     486:	62 23       	and	r22, r18
     488:	65 bb       	out	0x15, r22	; 21
		break;
     48a:	08 95       	ret
		
		case DIO_PORTD:
		Clr_bit(PORTD,PIN);
     48c:	22 b3       	in	r18, 0x12	; 18
     48e:	81 e0       	ldi	r24, 0x01	; 1
     490:	90 e0       	ldi	r25, 0x00	; 0
     492:	ac 01       	movw	r20, r24
     494:	02 c0       	rjmp	.+4      	; 0x49a <DIO_WritePIN+0xfc>
     496:	44 0f       	add	r20, r20
     498:	55 1f       	adc	r21, r21
     49a:	6a 95       	dec	r22
     49c:	e2 f7       	brpl	.-8      	; 0x496 <DIO_WritePIN+0xf8>
     49e:	ba 01       	movw	r22, r20
     4a0:	60 95       	com	r22
     4a2:	62 23       	and	r22, r18
     4a4:	62 bb       	out	0x12, r22	; 18
     4a6:	08 95       	ret

000004a8 <DIO_ReadPort>:
	
}

void DIO_ReadPort(uint8 PORT , uint8*val)
{
	switch (PORT)
     4a8:	81 30       	cpi	r24, 0x01	; 1
     4aa:	59 f0       	breq	.+22     	; 0x4c2 <DIO_ReadPort+0x1a>
     4ac:	81 30       	cpi	r24, 0x01	; 1
     4ae:	28 f0       	brcs	.+10     	; 0x4ba <DIO_ReadPort+0x12>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	59 f0       	breq	.+22     	; 0x4ca <DIO_ReadPort+0x22>
     4b4:	83 30       	cpi	r24, 0x03	; 3
     4b6:	81 f4       	brne	.+32     	; 0x4d8 <DIO_ReadPort+0x30>
     4b8:	0c c0       	rjmp	.+24     	; 0x4d2 <DIO_ReadPort+0x2a>
	{
		case DIO_PORTA:
		*val=PINA;
     4ba:	89 b3       	in	r24, 0x19	; 25
     4bc:	fb 01       	movw	r30, r22
     4be:	80 83       	st	Z, r24
		break;
     4c0:	08 95       	ret
		
		case DIO_PORTB:
		*val=PINB;
     4c2:	86 b3       	in	r24, 0x16	; 22
     4c4:	fb 01       	movw	r30, r22
     4c6:	80 83       	st	Z, r24
		break;
     4c8:	08 95       	ret
		
		case DIO_PORTC:
		*val=PINC;
     4ca:	83 b3       	in	r24, 0x13	; 19
     4cc:	fb 01       	movw	r30, r22
     4ce:	80 83       	st	Z, r24
		break;
     4d0:	08 95       	ret
		
		case DIO_PORTD:
		*val=PIND;
     4d2:	80 b3       	in	r24, 0x10	; 16
     4d4:	fb 01       	movw	r30, r22
     4d6:	80 83       	st	Z, r24
     4d8:	08 95       	ret

000004da <DIO_ReadPin>:
		break;
	}
}
void DIO_ReadPin(uint8 PORT ,uint8 PIN , uint8* val)
{
	switch(PORT)
     4da:	81 30       	cpi	r24, 0x01	; 1
     4dc:	a1 f0       	breq	.+40     	; 0x506 <DIO_ReadPin+0x2c>
     4de:	81 30       	cpi	r24, 0x01	; 1
     4e0:	28 f0       	brcs	.+10     	; 0x4ec <DIO_ReadPin+0x12>
     4e2:	82 30       	cpi	r24, 0x02	; 2
     4e4:	e9 f0       	breq	.+58     	; 0x520 <DIO_ReadPin+0x46>
     4e6:	83 30       	cpi	r24, 0x03	; 3
     4e8:	a1 f5       	brne	.+104    	; 0x552 <DIO_ReadPin+0x78>
     4ea:	27 c0       	rjmp	.+78     	; 0x53a <DIO_ReadPin+0x60>
	{
		case DIO_PORTA:
		*val=Get_bit(PINA,PIN);
     4ec:	89 b3       	in	r24, 0x19	; 25
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	9c 01       	movw	r18, r24
     4f2:	02 c0       	rjmp	.+4      	; 0x4f8 <DIO_ReadPin+0x1e>
     4f4:	35 95       	asr	r19
     4f6:	27 95       	ror	r18
     4f8:	6a 95       	dec	r22
     4fa:	e2 f7       	brpl	.-8      	; 0x4f4 <DIO_ReadPin+0x1a>
     4fc:	b9 01       	movw	r22, r18
     4fe:	61 70       	andi	r22, 0x01	; 1
     500:	fa 01       	movw	r30, r20
     502:	60 83       	st	Z, r22
		break;
     504:	08 95       	ret
		
		case DIO_PORTB:
		*val=Get_bit(PINB,PIN);
     506:	86 b3       	in	r24, 0x16	; 22
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	9c 01       	movw	r18, r24
     50c:	02 c0       	rjmp	.+4      	; 0x512 <DIO_ReadPin+0x38>
     50e:	35 95       	asr	r19
     510:	27 95       	ror	r18
     512:	6a 95       	dec	r22
     514:	e2 f7       	brpl	.-8      	; 0x50e <DIO_ReadPin+0x34>
     516:	b9 01       	movw	r22, r18
     518:	61 70       	andi	r22, 0x01	; 1
     51a:	fa 01       	movw	r30, r20
     51c:	60 83       	st	Z, r22
		break;
     51e:	08 95       	ret
		
		case DIO_PORTC:
		*val=Get_bit(PINC,PIN);
     520:	83 b3       	in	r24, 0x13	; 19
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	9c 01       	movw	r18, r24
     526:	02 c0       	rjmp	.+4      	; 0x52c <DIO_ReadPin+0x52>
     528:	35 95       	asr	r19
     52a:	27 95       	ror	r18
     52c:	6a 95       	dec	r22
     52e:	e2 f7       	brpl	.-8      	; 0x528 <DIO_ReadPin+0x4e>
     530:	b9 01       	movw	r22, r18
     532:	61 70       	andi	r22, 0x01	; 1
     534:	fa 01       	movw	r30, r20
     536:	60 83       	st	Z, r22
		break;
     538:	08 95       	ret
		
		case DIO_PORTD:
		*val=Get_bit(PIND,PIN);
     53a:	80 b3       	in	r24, 0x10	; 16
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	9c 01       	movw	r18, r24
     540:	02 c0       	rjmp	.+4      	; 0x546 <DIO_ReadPin+0x6c>
     542:	35 95       	asr	r19
     544:	27 95       	ror	r18
     546:	6a 95       	dec	r22
     548:	e2 f7       	brpl	.-8      	; 0x542 <DIO_ReadPin+0x68>
     54a:	b9 01       	movw	r22, r18
     54c:	61 70       	andi	r22, 0x01	; 1
     54e:	fa 01       	movw	r30, r20
     550:	60 83       	st	Z, r22
     552:	08 95       	ret

00000554 <DIO_togglePin>:
	}
}

void DIO_togglePin(uint8 PORT , uint8 PIN)
{
	switch (PORT)
     554:	81 30       	cpi	r24, 0x01	; 1
     556:	a1 f0       	breq	.+40     	; 0x580 <DIO_togglePin+0x2c>
     558:	81 30       	cpi	r24, 0x01	; 1
     55a:	28 f0       	brcs	.+10     	; 0x566 <DIO_togglePin+0x12>
     55c:	82 30       	cpi	r24, 0x02	; 2
     55e:	e9 f0       	breq	.+58     	; 0x59a <DIO_togglePin+0x46>
     560:	83 30       	cpi	r24, 0x03	; 3
     562:	a1 f5       	brne	.+104    	; 0x5cc <DIO_togglePin+0x78>
     564:	27 c0       	rjmp	.+78     	; 0x5b4 <DIO_togglePin+0x60>
	{
		case DIO_PORTA:
		toggle_bit(PORTA,PIN);
     566:	2b b3       	in	r18, 0x1b	; 27
     568:	81 e0       	ldi	r24, 0x01	; 1
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	ac 01       	movw	r20, r24
     56e:	02 c0       	rjmp	.+4      	; 0x574 <DIO_togglePin+0x20>
     570:	44 0f       	add	r20, r20
     572:	55 1f       	adc	r21, r21
     574:	6a 95       	dec	r22
     576:	e2 f7       	brpl	.-8      	; 0x570 <DIO_togglePin+0x1c>
     578:	ba 01       	movw	r22, r20
     57a:	62 27       	eor	r22, r18
     57c:	6b bb       	out	0x1b, r22	; 27
		break;
     57e:	08 95       	ret
		
		case DIO_PORTB:
		toggle_bit(PORTB,PIN);
     580:	28 b3       	in	r18, 0x18	; 24
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	ac 01       	movw	r20, r24
     588:	02 c0       	rjmp	.+4      	; 0x58e <DIO_togglePin+0x3a>
     58a:	44 0f       	add	r20, r20
     58c:	55 1f       	adc	r21, r21
     58e:	6a 95       	dec	r22
     590:	e2 f7       	brpl	.-8      	; 0x58a <DIO_togglePin+0x36>
     592:	ba 01       	movw	r22, r20
     594:	62 27       	eor	r22, r18
     596:	68 bb       	out	0x18, r22	; 24
		break;
     598:	08 95       	ret
		
		case DIO_PORTC:
		toggle_bit(PORTC,PIN);
     59a:	25 b3       	in	r18, 0x15	; 21
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	90 e0       	ldi	r25, 0x00	; 0
     5a0:	ac 01       	movw	r20, r24
     5a2:	02 c0       	rjmp	.+4      	; 0x5a8 <DIO_togglePin+0x54>
     5a4:	44 0f       	add	r20, r20
     5a6:	55 1f       	adc	r21, r21
     5a8:	6a 95       	dec	r22
     5aa:	e2 f7       	brpl	.-8      	; 0x5a4 <DIO_togglePin+0x50>
     5ac:	ba 01       	movw	r22, r20
     5ae:	62 27       	eor	r22, r18
     5b0:	65 bb       	out	0x15, r22	; 21
		break;
     5b2:	08 95       	ret
		
		case DIO_PORTD:
		toggle_bit(PORTD,PIN);
     5b4:	22 b3       	in	r18, 0x12	; 18
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	ac 01       	movw	r20, r24
     5bc:	02 c0       	rjmp	.+4      	; 0x5c2 <DIO_togglePin+0x6e>
     5be:	44 0f       	add	r20, r20
     5c0:	55 1f       	adc	r21, r21
     5c2:	6a 95       	dec	r22
     5c4:	e2 f7       	brpl	.-8      	; 0x5be <DIO_togglePin+0x6a>
     5c6:	ba 01       	movw	r22, r20
     5c8:	62 27       	eor	r22, r18
     5ca:	62 bb       	out	0x12, r22	; 18
     5cc:	08 95       	ret

000005ce <EEPROM_Init>:

#include "EEPROM.h"

void EEPROM_Init(void)
{
	i2c_voidInit(I2C_Prescaler_1) ;
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	0e 94 63 03 	call	0x6c6	; 0x6c6 <i2c_voidInit>
}
     5d4:	08 95       	ret

000005d6 <EEPROM_Write>:

void EEPROM_Write (uint8 data, uint8 address)
{
     5d6:	cf 93       	push	r28
     5d8:	df 93       	push	r29
     5da:	c8 2f       	mov	r28, r24
     5dc:	d6 2f       	mov	r29, r22
	i2c_voidStart( ) ;
     5de:	0e 94 79 03 	call	0x6f2	; 0x6f2 <i2c_voidStart>
	
	i2c_voidSend_Data( 0xA0 ) ;				//Write Mode
     5e2:	80 ea       	ldi	r24, 0xA0	; 160
     5e4:	0e 94 90 03 	call	0x720	; 0x720 <i2c_voidSend_Data>
	i2c_voidSend_Data( address ) ;
     5e8:	8d 2f       	mov	r24, r29
     5ea:	0e 94 90 03 	call	0x720	; 0x720 <i2c_voidSend_Data>
	i2c_voidSend_Data( data ) ;
     5ee:	8c 2f       	mov	r24, r28
     5f0:	0e 94 90 03 	call	0x720	; 0x720 <i2c_voidSend_Data>
	
	i2c_voidStop( ) ;
     5f4:	0e 94 86 03 	call	0x70c	; 0x70c <i2c_voidStop>
}
     5f8:	df 91       	pop	r29
     5fa:	cf 91       	pop	r28
     5fc:	08 95       	ret

000005fe <EEPROM_Read>:


uint8 EEPROM_Read (uint8 address)
{
     5fe:	cf 93       	push	r28
     600:	c8 2f       	mov	r28, r24
	uint8 res = 0 ;
	
	i2c_voidStart( ) ;
     602:	0e 94 79 03 	call	0x6f2	; 0x6f2 <i2c_voidStart>
	
	i2c_voidSend_Data( 0xA0 ) ;				//Write Mode
     606:	80 ea       	ldi	r24, 0xA0	; 160
     608:	0e 94 90 03 	call	0x720	; 0x720 <i2c_voidSend_Data>
	i2c_voidSend_Data( address ) ;
     60c:	8c 2f       	mov	r24, r28
     60e:	0e 94 90 03 	call	0x720	; 0x720 <i2c_voidSend_Data>
	
	i2c_voidStart( ) ;
     612:	0e 94 79 03 	call	0x6f2	; 0x6f2 <i2c_voidStart>
	
	i2c_voidSend_Data( 0xA1 ) ;				//Read Mode
     616:	81 ea       	ldi	r24, 0xA1	; 161
     618:	0e 94 90 03 	call	0x720	; 0x720 <i2c_voidSend_Data>
	
	res = i2c_u8Read_NACK() ;
     61c:	0e 94 a9 03 	call	0x752	; 0x752 <i2c_u8Read_NACK>
     620:	c8 2f       	mov	r28, r24
	
	i2c_voidStop( ) ;
     622:	0e 94 86 03 	call	0x70c	; 0x70c <i2c_voidStop>

	return res ;
     626:	8c 2f       	mov	r24, r28
     628:	cf 91       	pop	r28
     62a:	08 95       	ret

0000062c <Set_GlobalInterrupts>:
#include "External_INT.h"

void Set_GlobalInterrupts(void)
{
	#if GLOBAL_INTERRUPT==GLOBAL_INTERRUPT_ENABLE
	Set_bit(SREG,7);
     62c:	8f b7       	in	r24, 0x3f	; 63
     62e:	80 68       	ori	r24, 0x80	; 128
     630:	8f bf       	out	0x3f, r24	; 63
	#elif GLOBAL_INTERRUPT==GLOBAL_INTERRUPT_DISABLE
	Clr_bit(SREG,7);
	#endif
}
     632:	08 95       	ret

00000634 <ExternalINT0_INIT>:
void ExternalINT0_INIT(void)
{
	Set_GlobalInterrupts();
     634:	0e 94 16 03 	call	0x62c	; 0x62c <Set_GlobalInterrupts>
	Set_bit(GICR,EXTERNAL_INT0);
     638:	8b b7       	in	r24, 0x3b	; 59
     63a:	80 64       	ori	r24, 0x40	; 64
     63c:	8b bf       	out	0x3b, r24	; 59
	Clr_bit(MCUCR,0);
	Set_bit(MCUCR,1);
	
	#elif EXTERNAL_INT0_TRIGGER ==INT0_TRIGGER_RISING_EDGE
	
	Set_bit(MCUCR,0);
     63e:	85 b7       	in	r24, 0x35	; 53
     640:	81 60       	ori	r24, 0x01	; 1
     642:	85 bf       	out	0x35, r24	; 53
	Set_bit(MCUCR,1);
     644:	85 b7       	in	r24, 0x35	; 53
     646:	82 60       	ori	r24, 0x02	; 2
     648:	85 bf       	out	0x35, r24	; 53
	
	#endif
	
}
     64a:	08 95       	ret

0000064c <ExternalINT1_INIT>:
void ExternalINT1_INIT(void)
{
	Set_GlobalInterrupts();
     64c:	0e 94 16 03 	call	0x62c	; 0x62c <Set_GlobalInterrupts>
	Set_bit(GICR,EXTERNAL_INT1);
     650:	8b b7       	in	r24, 0x3b	; 59
     652:	80 68       	ori	r24, 0x80	; 128
     654:	8b bf       	out	0x3b, r24	; 59
	Clr_bit(MCUCR,2);
	Set_bit(MCUCR,3);
	
	#elif EXTERNAL_INT1_TRIGGER ==INT1_TRIGGER_RISING_EDGE
	
	Set_bit(MCUCR,2);
     656:	85 b7       	in	r24, 0x35	; 53
     658:	84 60       	ori	r24, 0x04	; 4
     65a:	85 bf       	out	0x35, r24	; 53
	Set_bit(MCUCR,3);
     65c:	85 b7       	in	r24, 0x35	; 53
     65e:	88 60       	ori	r24, 0x08	; 8
     660:	85 bf       	out	0x35, r24	; 53
	
	#endif
}
     662:	08 95       	ret

00000664 <ExternalINT2_INIT>:
void ExternalINT2_INIT(void)
{
	Set_GlobalInterrupts();
     664:	0e 94 16 03 	call	0x62c	; 0x62c <Set_GlobalInterrupts>
	Set_bit(GICR,EXTERNAL_INT1);
     668:	8b b7       	in	r24, 0x3b	; 59
     66a:	80 68       	ori	r24, 0x80	; 128
     66c:	8b bf       	out	0x3b, r24	; 59
	Clr_bit(MCUCSR,6);
	
	
	#elif EXTERNAL_INT2_TRIGGER ==INT2_TRIGGER_RISING_EDGE
	
	Set_bit(MCUCSR,6);
     66e:	84 b7       	in	r24, 0x34	; 52
     670:	80 64       	ori	r24, 0x40	; 64
     672:	84 bf       	out	0x34, r24	; 52
	
	#endif
}
     674:	08 95       	ret

00000676 <heating_Init>:

#include "heating_element.h"

void heating_Init(void)
{
	DIO_SetPINDIR(DIO_PORTC , DIO_PIN7 , DIO_PIN_OUTPUT) ;
     676:	82 e0       	ldi	r24, 0x02	; 2
     678:	67 e0       	ldi	r22, 0x07	; 7
     67a:	41 e0       	ldi	r20, 0x01	; 1
     67c:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
}
     680:	08 95       	ret

00000682 <heating_set_state>:

void heating_set_state(uint8 state)
{
	switch (state)
     682:	88 23       	and	r24, r24
     684:	41 f0       	breq	.+16     	; 0x696 <heating_set_state+0x14>
     686:	81 30       	cpi	r24, 0x01	; 1
     688:	59 f4       	brne	.+22     	; 0x6a0 <heating_set_state+0x1e>
	{
		case heat_ON :
		DIO_WritePIN(DIO_PORTC , DIO_PIN7 ,DIO_PIN_HIGH) ;
     68a:	82 e0       	ldi	r24, 0x02	; 2
     68c:	67 e0       	ldi	r22, 0x07	; 7
     68e:	41 e0       	ldi	r20, 0x01	; 1
     690:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
		break;
     694:	08 95       	ret
		
		case heat_OFF :
		DIO_WritePIN(DIO_PORTC , DIO_PIN7 , DIO_PIN_LOW) ;
     696:	82 e0       	ldi	r24, 0x02	; 2
     698:	67 e0       	ldi	r22, 0x07	; 7
     69a:	40 e0       	ldi	r20, 0x00	; 0
     69c:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     6a0:	08 95       	ret

000006a2 <heating_get_state>:
		break;
	}
}

uint8 heating_get_state (void)
{
     6a2:	cf 93       	push	r28
     6a4:	df 93       	push	r29
     6a6:	0f 92       	push	r0
     6a8:	cd b7       	in	r28, 0x3d	; 61
     6aa:	de b7       	in	r29, 0x3e	; 62
	 uint8 st =0;
     6ac:	19 82       	std	Y+1, r1	; 0x01
	 DIO_ReadPin(DIO_PORTC , DIO_PIN7,&st) ;
     6ae:	82 e0       	ldi	r24, 0x02	; 2
     6b0:	67 e0       	ldi	r22, 0x07	; 7
     6b2:	ae 01       	movw	r20, r28
     6b4:	4f 5f       	subi	r20, 0xFF	; 255
     6b6:	5f 4f       	sbci	r21, 0xFF	; 255
     6b8:	0e 94 6d 02 	call	0x4da	; 0x4da <DIO_ReadPin>
	
	return st ;
     6bc:	89 81       	ldd	r24, Y+1	; 0x01
     6be:	0f 90       	pop	r0
     6c0:	df 91       	pop	r29
     6c2:	cf 91       	pop	r28
     6c4:	08 95       	ret

000006c6 <i2c_voidInit>:

/* Initialize I2C */
void i2c_voidInit(I2C_PRESCALER pre)
{
	//Enable I2C
	Set_bit(TWCR , TWEN) ;			
     6c6:	96 b7       	in	r25, 0x36	; 54
     6c8:	94 60       	ori	r25, 0x04	; 4
     6ca:	96 bf       	out	0x36, r25	; 54
	
	//Bit Rate
	TWBR = 72 ;		
     6cc:	98 e4       	ldi	r25, 0x48	; 72
     6ce:	90 b9       	out	0x00, r25	; 0
				
	TWSR=0x00; ;	
     6d0:	11 b8       	out	0x01, r1	; 1
	
	switch ( pre )
     6d2:	82 30       	cpi	r24, 0x02	; 2
     6d4:	31 f0       	breq	.+12     	; 0x6e2 <i2c_voidInit+0x1c>
     6d6:	83 30       	cpi	r24, 0x03	; 3
     6d8:	31 f0       	breq	.+12     	; 0x6e6 <i2c_voidInit+0x20>
     6da:	81 30       	cpi	r24, 0x01	; 1
     6dc:	31 f4       	brne	.+12     	; 0x6ea <i2c_voidInit+0x24>
	{
		case I2C_Prescaler_1 :
			break;
		case I2C_Prescaler_4 :
			Set_bit(TWSR , TWPS0) ;
     6de:	08 9a       	sbi	0x01, 0	; 1
			break;
     6e0:	04 c0       	rjmp	.+8      	; 0x6ea <i2c_voidInit+0x24>
		case I2C_Prescaler_16 :
			Set_bit(TWSR , TWPS1) ;
     6e2:	09 9a       	sbi	0x01, 1	; 1
			break;
     6e4:	02 c0       	rjmp	.+4      	; 0x6ea <i2c_voidInit+0x24>
		case I2C_Prescaler_64 :
			Set_bit(TWSR , TWPS0) ;
     6e6:	08 9a       	sbi	0x01, 0	; 1
			Set_bit(TWSR , TWPS1) ;
     6e8:	09 9a       	sbi	0x01, 1	; 1
		default:
			break;
	}
	
	//Enable Ack
	Set_bit(TWCR , TWEA) ;
     6ea:	86 b7       	in	r24, 0x36	; 54
     6ec:	80 64       	ori	r24, 0x40	; 64
     6ee:	86 bf       	out	0x36, r24	; 54
	
}
     6f0:	08 95       	ret

000006f2 <i2c_voidStart>:

/* Send Start condition */
void i2c_voidStart(void)
{
	Set_bit(TWCR , TWINT) ;				//Clear flag
     6f2:	86 b7       	in	r24, 0x36	; 54
     6f4:	80 68       	ori	r24, 0x80	; 128
     6f6:	86 bf       	out	0x36, r24	; 54
	Set_bit(TWCR , TWSTA) ;				//Send start
     6f8:	86 b7       	in	r24, 0x36	; 54
     6fa:	80 62       	ori	r24, 0x20	; 32
     6fc:	86 bf       	out	0x36, r24	; 54
	Set_bit(TWCR , TWEN)  ;				//Enable I2C
     6fe:	86 b7       	in	r24, 0x36	; 54
     700:	84 60       	ori	r24, 0x04	; 4
     702:	86 bf       	out	0x36, r24	; 54
	
	while (!(TWCR & (1 << TWINT)))
     704:	06 b6       	in	r0, 0x36	; 54
     706:	07 fe       	sbrs	r0, 7
     708:	fd cf       	rjmp	.-6      	; 0x704 <i2c_voidStart+0x12>
	;
}
     70a:	08 95       	ret

0000070c <i2c_voidStop>:

/* Send Stop condition */
void i2c_voidStop(void)
{
	Set_bit(TWCR , TWINT) ;				//Clear flag
     70c:	86 b7       	in	r24, 0x36	; 54
     70e:	80 68       	ori	r24, 0x80	; 128
     710:	86 bf       	out	0x36, r24	; 54
	Set_bit(TWCR , TWSTO) ;				//Send stop
     712:	86 b7       	in	r24, 0x36	; 54
     714:	80 61       	ori	r24, 0x10	; 16
     716:	86 bf       	out	0x36, r24	; 54
	Set_bit(TWCR , TWEN)  ;				//Enable I2C
     718:	86 b7       	in	r24, 0x36	; 54
     71a:	84 60       	ori	r24, 0x04	; 4
     71c:	86 bf       	out	0x36, r24	; 54
	
	//while( !(TWC_R & (1<<TWINT) ) ){};		//Wait for TWINT Flag set
}
     71e:	08 95       	ret

00000720 <i2c_voidSend_Data>:

/* Send data */
void i2c_voidSend_Data(uint8 data)
{
	TWDR = data ;
     720:	83 b9       	out	0x03, r24	; 3
	
	Set_bit(TWCR , TWINT) ;				//Clear flag
     722:	86 b7       	in	r24, 0x36	; 54
     724:	80 68       	ori	r24, 0x80	; 128
     726:	86 bf       	out	0x36, r24	; 54
	Set_bit(TWCR , TWEN)  ;				//Enable I2C
     728:	86 b7       	in	r24, 0x36	; 54
     72a:	84 60       	ori	r24, 0x04	; 4
     72c:	86 bf       	out	0x36, r24	; 54
		
	while (!(TWCR & (1 << TWINT)))
     72e:	06 b6       	in	r0, 0x36	; 54
     730:	07 fe       	sbrs	r0, 7
     732:	fd cf       	rjmp	.-6      	; 0x72e <i2c_voidSend_Data+0xe>
	;
}
     734:	08 95       	ret

00000736 <i2c_u8Read_Ack>:

/* Check Acknowledge Bit */
uint8 i2c_u8Read_Ack(void)
{
	Set_bit(TWCR , TWINT) ;				//Clear flag
     736:	86 b7       	in	r24, 0x36	; 54
     738:	80 68       	ori	r24, 0x80	; 128
     73a:	86 bf       	out	0x36, r24	; 54
	Set_bit(TWCR , TWEN)  ;				//Enable I2C
     73c:	86 b7       	in	r24, 0x36	; 54
     73e:	84 60       	ori	r24, 0x04	; 4
     740:	86 bf       	out	0x36, r24	; 54
	Set_bit(TWCR , TWEA)  ;				//Enable Ack
     742:	86 b7       	in	r24, 0x36	; 54
     744:	80 64       	ori	r24, 0x40	; 64
     746:	86 bf       	out	0x36, r24	; 54
		
	while (!(TWCR & (1 << TWINT)))
     748:	06 b6       	in	r0, 0x36	; 54
     74a:	07 fe       	sbrs	r0, 7
     74c:	fd cf       	rjmp	.-6      	; 0x748 <i2c_u8Read_Ack+0x12>
	;
		
	return TWDR ;
     74e:	83 b1       	in	r24, 0x03	; 3
}
     750:	08 95       	ret

00000752 <i2c_u8Read_NACK>:

/* Read NACK */
uint8 i2c_u8Read_NACK(void)
{
	Set_bit(TWCR , TWINT) ;				//Clear flag
     752:	86 b7       	in	r24, 0x36	; 54
     754:	80 68       	ori	r24, 0x80	; 128
     756:	86 bf       	out	0x36, r24	; 54
	Set_bit(TWCR , TWEN)  ;				//Enable I2C
     758:	86 b7       	in	r24, 0x36	; 54
     75a:	84 60       	ori	r24, 0x04	; 4
     75c:	86 bf       	out	0x36, r24	; 54
	
	while (!(TWCR & (1 << TWINT)))
     75e:	06 b6       	in	r0, 0x36	; 54
     760:	07 fe       	sbrs	r0, 7
     762:	fd cf       	rjmp	.-6      	; 0x75e <i2c_u8Read_NACK+0xc>
	;
	
	return TWDR ;
     764:	83 b1       	in	r24, 0x03	; 3
}
     766:	08 95       	ret

00000768 <i2c_u8get_Status>:

/* Get status */
uint8 i2c_u8get_Status(void)
{
	uint8 status;
	status = TWSR & 0xF8;
     768:	81 b1       	in	r24, 0x01	; 1
	return status;
     76a:	88 7f       	andi	r24, 0xF8	; 248
     76c:	08 95       	ret

0000076e <LCD_WRITE_COMMAND>:
	LCD_WRITE_COMMAND(0x02);	
	
	#endif
}
void LCD_WRITE_COMMAND(uint8 cmd)
{
     76e:	cf 93       	push	r28
     770:	c8 2f       	mov	r28, r24
	
	_delay_ms(5);
	
	#elif LCD_MODE==4
	
	DIO_WritePIN(LCD_8BIT_CMD_PORT , LCD_RS , DIO_PIN_LOW) ;
     772:	81 e0       	ldi	r24, 0x01	; 1
     774:	61 e0       	ldi	r22, 0x01	; 1
     776:	40 e0       	ldi	r20, 0x00	; 0
     778:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	DIO_WritePIN(LCD_8BIT_CMD_PORT , LCD_RW , DIO_PIN_LOW) ;
     77c:	81 e0       	ldi	r24, 0x01	; 1
     77e:	62 e0       	ldi	r22, 0x02	; 2
     780:	40 e0       	ldi	r20, 0x00	; 0
     782:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	DIO_WritePIN(LCD_8BIT_CMD_PORT , LCD_E  , DIO_PIN_LOW) ;
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	63 e0       	ldi	r22, 0x03	; 3
     78a:	40 e0       	ldi	r20, 0x00	; 0
     78c:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	
	PORTA = (cmd & 0xF0) | (PORTA & 0x0F);
     790:	8b b3       	in	r24, 0x1b	; 27
     792:	9c 2f       	mov	r25, r28
     794:	90 7f       	andi	r25, 0xF0	; 240
     796:	8f 70       	andi	r24, 0x0F	; 15
     798:	89 2b       	or	r24, r25
     79a:	8b bb       	out	0x1b, r24	; 27
	
	DIO_WritePIN(LCD_4BIT_CMD_PORT ,LCD_E, DIO_PIN_HIGH);
     79c:	81 e0       	ldi	r24, 0x01	; 1
     79e:	63 e0       	ldi	r22, 0x03	; 3
     7a0:	41 e0       	ldi	r20, 0x01	; 1
     7a2:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     7a6:	8f e9       	ldi	r24, 0x9F	; 159
     7a8:	9f e0       	ldi	r25, 0x0F	; 15
     7aa:	01 97       	sbiw	r24, 0x01	; 1
     7ac:	f1 f7       	brne	.-4      	; 0x7aa <LCD_WRITE_COMMAND+0x3c>
     7ae:	00 c0       	rjmp	.+0      	; 0x7b0 <LCD_WRITE_COMMAND+0x42>
     7b0:	00 00       	nop
	_delay_ms(1);
	DIO_WritePIN(LCD_4BIT_CMD_PORT ,LCD_E, DIO_PIN_LOW);
     7b2:	81 e0       	ldi	r24, 0x01	; 1
     7b4:	63 e0       	ldi	r22, 0x03	; 3
     7b6:	40 e0       	ldi	r20, 0x00	; 0
     7b8:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	
	PORTA = (cmd <<4) | (PORTA & 0x0F);
     7bc:	8b b3       	in	r24, 0x1b	; 27
     7be:	c2 95       	swap	r28
     7c0:	c0 7f       	andi	r28, 0xF0	; 240
     7c2:	8f 70       	andi	r24, 0x0F	; 15
     7c4:	c8 2b       	or	r28, r24
     7c6:	cb bb       	out	0x1b, r28	; 27
	
	DIO_WritePIN(LCD_4BIT_CMD_PORT ,LCD_E, DIO_PIN_HIGH);
     7c8:	81 e0       	ldi	r24, 0x01	; 1
     7ca:	63 e0       	ldi	r22, 0x03	; 3
     7cc:	41 e0       	ldi	r20, 0x01	; 1
     7ce:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     7d2:	8f e9       	ldi	r24, 0x9F	; 159
     7d4:	9f e0       	ldi	r25, 0x0F	; 15
     7d6:	01 97       	sbiw	r24, 0x01	; 1
     7d8:	f1 f7       	brne	.-4      	; 0x7d6 <LCD_WRITE_COMMAND+0x68>
     7da:	00 c0       	rjmp	.+0      	; 0x7dc <LCD_WRITE_COMMAND+0x6e>
     7dc:	00 00       	nop
	_delay_ms(1);
	DIO_WritePIN(LCD_4BIT_CMD_PORT ,LCD_E, DIO_PIN_LOW);
     7de:	81 e0       	ldi	r24, 0x01	; 1
     7e0:	63 e0       	ldi	r22, 0x03	; 3
     7e2:	40 e0       	ldi	r20, 0x00	; 0
     7e4:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     7e8:	8f e1       	ldi	r24, 0x1F	; 31
     7ea:	9e e4       	ldi	r25, 0x4E	; 78
     7ec:	01 97       	sbiw	r24, 0x01	; 1
     7ee:	f1 f7       	brne	.-4      	; 0x7ec <LCD_WRITE_COMMAND+0x7e>
     7f0:	00 c0       	rjmp	.+0      	; 0x7f2 <LCD_WRITE_COMMAND+0x84>
     7f2:	00 00       	nop
	
	_delay_ms(5);
	
	#endif 
	
}
     7f4:	cf 91       	pop	r28
     7f6:	08 95       	ret

000007f8 <LCD_INIT>:
	
	_delay_ms(5);
	
	#elif LCD_MODE==4
	
	DIO_SetPINDIR(LCD_8BIT_CMD_PORT , LCD_RS , DIO_PIN_OUTPUT) ;
     7f8:	81 e0       	ldi	r24, 0x01	; 1
     7fa:	61 e0       	ldi	r22, 0x01	; 1
     7fc:	41 e0       	ldi	r20, 0x01	; 1
     7fe:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_SetPINDIR(LCD_8BIT_CMD_PORT , LCD_RW , DIO_PIN_OUTPUT) ;
     802:	81 e0       	ldi	r24, 0x01	; 1
     804:	62 e0       	ldi	r22, 0x02	; 2
     806:	41 e0       	ldi	r20, 0x01	; 1
     808:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_SetPINDIR(LCD_8BIT_CMD_PORT , LCD_E  , DIO_PIN_OUTPUT) ;
     80c:	81 e0       	ldi	r24, 0x01	; 1
     80e:	63 e0       	ldi	r22, 0x03	; 3
     810:	41 e0       	ldi	r20, 0x01	; 1
     812:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	
	
	DIO_SetPINDIR(LCD_4BIT_DATA_PORT,LCD_D4,DIO_PIN_OUTPUT);
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	64 e0       	ldi	r22, 0x04	; 4
     81a:	41 e0       	ldi	r20, 0x01	; 1
     81c:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_SetPINDIR(LCD_4BIT_DATA_PORT,LCD_D5,DIO_PIN_OUTPUT);
     820:	80 e0       	ldi	r24, 0x00	; 0
     822:	65 e0       	ldi	r22, 0x05	; 5
     824:	41 e0       	ldi	r20, 0x01	; 1
     826:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_SetPINDIR(LCD_4BIT_DATA_PORT,LCD_D6,DIO_PIN_OUTPUT);
     82a:	80 e0       	ldi	r24, 0x00	; 0
     82c:	66 e0       	ldi	r22, 0x06	; 6
     82e:	41 e0       	ldi	r20, 0x01	; 1
     830:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_SetPINDIR(LCD_4BIT_DATA_PORT,LCD_D7,DIO_PIN_OUTPUT);
     834:	80 e0       	ldi	r24, 0x00	; 0
     836:	67 e0       	ldi	r22, 0x07	; 7
     838:	41 e0       	ldi	r20, 0x01	; 1
     83a:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
     83e:	8f ef       	ldi	r24, 0xFF	; 255
     840:	91 ee       	ldi	r25, 0xE1	; 225
     842:	a4 e0       	ldi	r26, 0x04	; 4
     844:	81 50       	subi	r24, 0x01	; 1
     846:	90 40       	sbci	r25, 0x00	; 0
     848:	a0 40       	sbci	r26, 0x00	; 0
     84a:	e1 f7       	brne	.-8      	; 0x844 <LCD_INIT+0x4c>
     84c:	00 c0       	rjmp	.+0      	; 0x84e <LCD_INIT+0x56>
     84e:	00 00       	nop
	
	_delay_ms(100);
	
	LCD_WRITE_COMMAND(0x33);
     850:	83 e3       	ldi	r24, 0x33	; 51
     852:	0e 94 b7 03 	call	0x76e	; 0x76e <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x32);
     856:	82 e3       	ldi	r24, 0x32	; 50
     858:	0e 94 b7 03 	call	0x76e	; 0x76e <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x28);
     85c:	88 e2       	ldi	r24, 0x28	; 40
     85e:	0e 94 b7 03 	call	0x76e	; 0x76e <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x0E);
     862:	8e e0       	ldi	r24, 0x0E	; 14
     864:	0e 94 b7 03 	call	0x76e	; 0x76e <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x01);
     868:	81 e0       	ldi	r24, 0x01	; 1
     86a:	0e 94 b7 03 	call	0x76e	; 0x76e <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x02);	
     86e:	82 e0       	ldi	r24, 0x02	; 2
     870:	0e 94 b7 03 	call	0x76e	; 0x76e <LCD_WRITE_COMMAND>
	
	#endif
}
     874:	08 95       	ret

00000876 <LCD_WRITE_CHARACHTER>:
	
	#endif 
	
}
void LCD_WRITE_CHARACHTER(uint8 chr)
{
     876:	cf 93       	push	r28
     878:	c8 2f       	mov	r28, r24
	
	_delay_ms(5);
	
	#elif LCD_MODE==4
	
	DIO_WritePIN(LCD_8BIT_CMD_PORT , LCD_RS , DIO_PIN_HIGH) ;
     87a:	81 e0       	ldi	r24, 0x01	; 1
     87c:	61 e0       	ldi	r22, 0x01	; 1
     87e:	41 e0       	ldi	r20, 0x01	; 1
     880:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	DIO_WritePIN(LCD_8BIT_CMD_PORT , LCD_RW , DIO_PIN_LOW) ;
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	62 e0       	ldi	r22, 0x02	; 2
     888:	40 e0       	ldi	r20, 0x00	; 0
     88a:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	DIO_WritePIN(LCD_8BIT_CMD_PORT , LCD_E  , DIO_PIN_LOW) ;
     88e:	81 e0       	ldi	r24, 0x01	; 1
     890:	63 e0       	ldi	r22, 0x03	; 3
     892:	40 e0       	ldi	r20, 0x00	; 0
     894:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	
	PORTA = (chr & 0xF0);
     898:	8c 2f       	mov	r24, r28
     89a:	80 7f       	andi	r24, 0xF0	; 240
     89c:	8b bb       	out	0x1b, r24	; 27
	
	DIO_WritePIN(LCD_4BIT_CMD_PORT ,LCD_E, DIO_PIN_HIGH);
     89e:	81 e0       	ldi	r24, 0x01	; 1
     8a0:	63 e0       	ldi	r22, 0x03	; 3
     8a2:	41 e0       	ldi	r20, 0x01	; 1
     8a4:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     8a8:	8f e9       	ldi	r24, 0x9F	; 159
     8aa:	9f e0       	ldi	r25, 0x0F	; 15
     8ac:	01 97       	sbiw	r24, 0x01	; 1
     8ae:	f1 f7       	brne	.-4      	; 0x8ac <LCD_WRITE_CHARACHTER+0x36>
     8b0:	00 c0       	rjmp	.+0      	; 0x8b2 <LCD_WRITE_CHARACHTER+0x3c>
     8b2:	00 00       	nop
	_delay_ms(1);
	DIO_WritePIN(LCD_4BIT_CMD_PORT ,LCD_E, DIO_PIN_LOW);
     8b4:	81 e0       	ldi	r24, 0x01	; 1
     8b6:	63 e0       	ldi	r22, 0x03	; 3
     8b8:	40 e0       	ldi	r20, 0x00	; 0
     8ba:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
	
	PORTA = (chr <<4);
     8be:	c2 95       	swap	r28
     8c0:	c0 7f       	andi	r28, 0xF0	; 240
     8c2:	cb bb       	out	0x1b, r28	; 27
	
	DIO_WritePIN(LCD_4BIT_CMD_PORT ,LCD_E, DIO_PIN_HIGH);
     8c4:	81 e0       	ldi	r24, 0x01	; 1
     8c6:	63 e0       	ldi	r22, 0x03	; 3
     8c8:	41 e0       	ldi	r20, 0x01	; 1
     8ca:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     8ce:	8f e9       	ldi	r24, 0x9F	; 159
     8d0:	9f e0       	ldi	r25, 0x0F	; 15
     8d2:	01 97       	sbiw	r24, 0x01	; 1
     8d4:	f1 f7       	brne	.-4      	; 0x8d2 <LCD_WRITE_CHARACHTER+0x5c>
     8d6:	00 c0       	rjmp	.+0      	; 0x8d8 <LCD_WRITE_CHARACHTER+0x62>
     8d8:	00 00       	nop
	_delay_ms(1);
	DIO_WritePIN(LCD_4BIT_CMD_PORT ,LCD_E, DIO_PIN_LOW);
     8da:	81 e0       	ldi	r24, 0x01	; 1
     8dc:	63 e0       	ldi	r22, 0x03	; 3
     8de:	40 e0       	ldi	r20, 0x00	; 0
     8e0:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
     8e4:	8f e1       	ldi	r24, 0x1F	; 31
     8e6:	9e e4       	ldi	r25, 0x4E	; 78
     8e8:	01 97       	sbiw	r24, 0x01	; 1
     8ea:	f1 f7       	brne	.-4      	; 0x8e8 <LCD_WRITE_CHARACHTER+0x72>
     8ec:	00 c0       	rjmp	.+0      	; 0x8ee <LCD_WRITE_CHARACHTER+0x78>
     8ee:	00 00       	nop
	
	_delay_ms(5);
	
	#endif
}
     8f0:	cf 91       	pop	r28
     8f2:	08 95       	ret

000008f4 <LCD_WriteString>:
void LCD_WriteString(uint8 *str)
{
     8f4:	0f 93       	push	r16
     8f6:	1f 93       	push	r17
     8f8:	cf 93       	push	r28
     8fa:	8c 01       	movw	r16, r24
	uint8 i=0;
	while(str[i] != '\0')
     8fc:	fc 01       	movw	r30, r24
     8fe:	80 81       	ld	r24, Z
     900:	88 23       	and	r24, r24
     902:	51 f0       	breq	.+20     	; 0x918 <LCD_WriteString+0x24>
	
	#endif
}
void LCD_WriteString(uint8 *str)
{
	uint8 i=0;
     904:	c0 e0       	ldi	r28, 0x00	; 0
	while(str[i] != '\0')
	{
		LCD_WRITE_CHARACHTER(str[i]);
     906:	0e 94 3b 04 	call	0x876	; 0x876 <LCD_WRITE_CHARACHTER>
		i++;
     90a:	cf 5f       	subi	r28, 0xFF	; 255
	#endif
}
void LCD_WriteString(uint8 *str)
{
	uint8 i=0;
	while(str[i] != '\0')
     90c:	f8 01       	movw	r30, r16
     90e:	ec 0f       	add	r30, r28
     910:	f1 1d       	adc	r31, r1
     912:	80 81       	ld	r24, Z
     914:	88 23       	and	r24, r24
     916:	b9 f7       	brne	.-18     	; 0x906 <LCD_WriteString+0x12>
	{
		LCD_WRITE_CHARACHTER(str[i]);
		i++;
	}
}
     918:	cf 91       	pop	r28
     91a:	1f 91       	pop	r17
     91c:	0f 91       	pop	r16
     91e:	08 95       	ret

00000920 <LCD_CLEAR>:
void LCD_CLEAR(void)
{
	LCD_WRITE_COMMAND(0x01);
     920:	81 e0       	ldi	r24, 0x01	; 1
     922:	0e 94 b7 03 	call	0x76e	; 0x76e <LCD_WRITE_COMMAND>
}
     926:	08 95       	ret

00000928 <LCD_MoveTo>:
void LCD_MoveTo(uint8 row , uint8 col)
{
     928:	cf 93       	push	r28
     92a:	df 93       	push	r29
     92c:	00 d0       	rcall	.+0      	; 0x92e <LCD_MoveTo+0x6>
     92e:	cd b7       	in	r28, 0x3d	; 61
     930:	de b7       	in	r29, 0x3e	; 62
          uint8 pos[2] = {0x80 , 0xC0};
     932:	90 e8       	ldi	r25, 0x80	; 128
     934:	99 83       	std	Y+1, r25	; 0x01
     936:	90 ec       	ldi	r25, 0xC0	; 192
     938:	9a 83       	std	Y+2, r25	; 0x02

          LCD_WRITE_COMMAND(pos[row]+col);
     93a:	fe 01       	movw	r30, r28
     93c:	e8 0f       	add	r30, r24
     93e:	f1 1d       	adc	r31, r1
     940:	81 81       	ldd	r24, Z+1	; 0x01
     942:	86 0f       	add	r24, r22
     944:	0e 94 b7 03 	call	0x76e	; 0x76e <LCD_WRITE_COMMAND>
}
     948:	0f 90       	pop	r0
     94a:	0f 90       	pop	r0
     94c:	df 91       	pop	r29
     94e:	cf 91       	pop	r28
     950:	08 95       	ret

00000952 <LCD_WriteInteger>:
void LCD_WriteInteger(sint32 num)
{
     952:	4f 92       	push	r4
     954:	5f 92       	push	r5
     956:	6f 92       	push	r6
     958:	7f 92       	push	r7
     95a:	8f 92       	push	r8
     95c:	9f 92       	push	r9
     95e:	af 92       	push	r10
     960:	bf 92       	push	r11
     962:	cf 92       	push	r12
     964:	df 92       	push	r13
     966:	ef 92       	push	r14
     968:	ff 92       	push	r15
     96a:	cf 93       	push	r28
     96c:	df 93       	push	r29
     96e:	6b 01       	movw	r12, r22
     970:	7c 01       	movw	r14, r24
	sint32 temp =1;
	if(num < 0)
     972:	99 23       	and	r25, r25
     974:	5c f4       	brge	.+22     	; 0x98c <LCD_WriteInteger+0x3a>
	{
		LCD_WRITE_CHARACHTER('-');
     976:	8d e2       	ldi	r24, 0x2D	; 45
     978:	0e 94 3b 04 	call	0x876	; 0x876 <LCD_WRITE_CHARACHTER>
		num *= -1;
     97c:	f0 94       	com	r15
     97e:	e0 94       	com	r14
     980:	d0 94       	com	r13
     982:	c0 94       	com	r12
     984:	c1 1c       	adc	r12, r1
     986:	d1 1c       	adc	r13, r1
     988:	e1 1c       	adc	r14, r1
     98a:	f1 1c       	adc	r15, r1
	}
	
	while (num != 0)
     98c:	c1 14       	cp	r12, r1
     98e:	d1 04       	cpc	r13, r1
     990:	e1 04       	cpc	r14, r1
     992:	f1 04       	cpc	r15, r1
     994:	09 f4       	brne	.+2      	; 0x998 <LCD_WriteInteger+0x46>
     996:	4f c0       	rjmp	.+158    	; 0xa36 <LCD_WriteInteger+0xe4>
     998:	81 e0       	ldi	r24, 0x01	; 1
     99a:	90 e0       	ldi	r25, 0x00	; 0
     99c:	a0 e0       	ldi	r26, 0x00	; 0
     99e:	b0 e0       	ldi	r27, 0x00	; 0
	{
		
		temp = (temp *10) +num %10;
     9a0:	0f 2e       	mov	r0, r31
     9a2:	fa e0       	ldi	r31, 0x0A	; 10
     9a4:	8f 2e       	mov	r8, r31
     9a6:	f0 e0       	ldi	r31, 0x00	; 0
     9a8:	9f 2e       	mov	r9, r31
     9aa:	f0 e0       	ldi	r31, 0x00	; 0
     9ac:	af 2e       	mov	r10, r31
     9ae:	f0 e0       	ldi	r31, 0x00	; 0
     9b0:	bf 2e       	mov	r11, r31
     9b2:	f0 2d       	mov	r31, r0
     9b4:	bc 01       	movw	r22, r24
     9b6:	cd 01       	movw	r24, r26
     9b8:	a5 01       	movw	r20, r10
     9ba:	94 01       	movw	r18, r8
     9bc:	0e 94 6e 09 	call	0x12dc	; 0x12dc <__mulsi3>
     9c0:	2b 01       	movw	r4, r22
     9c2:	3c 01       	movw	r6, r24
     9c4:	c7 01       	movw	r24, r14
     9c6:	b6 01       	movw	r22, r12
     9c8:	0e 94 99 09 	call	0x1332	; 0x1332 <__divmodsi4>
     9cc:	dc 01       	movw	r26, r24
     9ce:	cb 01       	movw	r24, r22
     9d0:	84 0d       	add	r24, r4
     9d2:	95 1d       	adc	r25, r5
     9d4:	a6 1d       	adc	r26, r6
     9d6:	b7 1d       	adc	r27, r7
		num=num/10;
     9d8:	c2 2e       	mov	r12, r18
     9da:	d3 2e       	mov	r13, r19
     9dc:	e4 2e       	mov	r14, r20
     9de:	f5 2e       	mov	r15, r21
	{
		LCD_WRITE_CHARACHTER('-');
		num *= -1;
	}
	
	while (num != 0)
     9e0:	c1 14       	cp	r12, r1
     9e2:	d1 04       	cpc	r13, r1
     9e4:	e1 04       	cpc	r14, r1
     9e6:	f1 04       	cpc	r15, r1
     9e8:	29 f7       	brne	.-54     	; 0x9b4 <LCD_WriteInteger+0x62>
	{
		
		temp = (temp *10) +num %10;
		num=num/10;
	}
	while (temp>1)
     9ea:	82 30       	cpi	r24, 0x02	; 2
     9ec:	91 05       	cpc	r25, r1
     9ee:	a1 05       	cpc	r26, r1
     9f0:	b1 05       	cpc	r27, r1
     9f2:	0c f1       	brlt	.+66     	; 0xa36 <LCD_WriteInteger+0xe4>
	{
		LCD_WRITE_CHARACHTER((temp)%10+48);
     9f4:	0f 2e       	mov	r0, r31
     9f6:	fa e0       	ldi	r31, 0x0A	; 10
     9f8:	4f 2e       	mov	r4, r31
     9fa:	f0 e0       	ldi	r31, 0x00	; 0
     9fc:	5f 2e       	mov	r5, r31
     9fe:	f0 e0       	ldi	r31, 0x00	; 0
     a00:	6f 2e       	mov	r6, r31
     a02:	f0 e0       	ldi	r31, 0x00	; 0
     a04:	7f 2e       	mov	r7, r31
     a06:	f0 2d       	mov	r31, r0
     a08:	bc 01       	movw	r22, r24
     a0a:	cd 01       	movw	r24, r26
     a0c:	a3 01       	movw	r20, r6
     a0e:	92 01       	movw	r18, r4
     a10:	0e 94 99 09 	call	0x1332	; 0x1332 <__divmodsi4>
     a14:	82 2e       	mov	r8, r18
     a16:	c3 2e       	mov	r12, r19
     a18:	c4 2f       	mov	r28, r20
     a1a:	d5 2f       	mov	r29, r21
     a1c:	86 2f       	mov	r24, r22
     a1e:	80 5d       	subi	r24, 0xD0	; 208
     a20:	0e 94 3b 04 	call	0x876	; 0x876 <LCD_WRITE_CHARACHTER>
		temp/=10;
     a24:	88 2d       	mov	r24, r8
     a26:	9c 2d       	mov	r25, r12
     a28:	ac 2f       	mov	r26, r28
     a2a:	bd 2f       	mov	r27, r29
	{
		
		temp = (temp *10) +num %10;
		num=num/10;
	}
	while (temp>1)
     a2c:	82 30       	cpi	r24, 0x02	; 2
     a2e:	91 05       	cpc	r25, r1
     a30:	a1 05       	cpc	r26, r1
     a32:	b1 05       	cpc	r27, r1
     a34:	4c f7       	brge	.-46     	; 0xa08 <LCD_WriteInteger+0xb6>
	{
		LCD_WRITE_CHARACHTER((temp)%10+48);
		temp/=10;
	}
}
     a36:	df 91       	pop	r29
     a38:	cf 91       	pop	r28
     a3a:	ff 90       	pop	r15
     a3c:	ef 90       	pop	r14
     a3e:	df 90       	pop	r13
     a40:	cf 90       	pop	r12
     a42:	bf 90       	pop	r11
     a44:	af 90       	pop	r10
     a46:	9f 90       	pop	r9
     a48:	8f 90       	pop	r8
     a4a:	7f 90       	pop	r7
     a4c:	6f 90       	pop	r6
     a4e:	5f 90       	pop	r5
     a50:	4f 90       	pop	r4
     a52:	08 95       	ret

00000a54 <LCD_WriteFloat>:

LCD_WriteFloat(float num)
{
     a54:	8f 92       	push	r8
     a56:	9f 92       	push	r9
     a58:	af 92       	push	r10
     a5a:	bf 92       	push	r11
     a5c:	cf 92       	push	r12
     a5e:	df 92       	push	r13
     a60:	ef 92       	push	r14
     a62:	ff 92       	push	r15
     a64:	6b 01       	movw	r12, r22
     a66:	7c 01       	movw	r14, r24
	if (num<0)
     a68:	20 e0       	ldi	r18, 0x00	; 0
     a6a:	30 e0       	ldi	r19, 0x00	; 0
     a6c:	a9 01       	movw	r20, r18
     a6e:	0e 94 20 08 	call	0x1040	; 0x1040 <__cmpsf2>
     a72:	88 23       	and	r24, r24
     a74:	3c f4       	brge	.+14     	; 0xa84 <LCD_WriteFloat+0x30>
	{
		LCD_WRITE_CHARACHTER('-');
     a76:	8d e2       	ldi	r24, 0x2D	; 45
     a78:	0e 94 3b 04 	call	0x876	; 0x876 <LCD_WRITE_CHARACHTER>
		num=-1*num;
     a7c:	f7 fa       	bst	r15, 7
     a7e:	f0 94       	com	r15
     a80:	f7 f8       	bld	r15, 7
     a82:	f0 94       	com	r15
	}
	if (num>0 && num<1)
     a84:	c7 01       	movw	r24, r14
     a86:	b6 01       	movw	r22, r12
     a88:	20 e0       	ldi	r18, 0x00	; 0
     a8a:	30 e0       	ldi	r19, 0x00	; 0
     a8c:	a9 01       	movw	r20, r18
     a8e:	0e 94 07 09 	call	0x120e	; 0x120e <__gesf2>
     a92:	18 16       	cp	r1, r24
     a94:	7c f4       	brge	.+30     	; 0xab4 <LCD_WriteFloat+0x60>
     a96:	c7 01       	movw	r24, r14
     a98:	b6 01       	movw	r22, r12
     a9a:	20 e0       	ldi	r18, 0x00	; 0
     a9c:	30 e0       	ldi	r19, 0x00	; 0
     a9e:	40 e8       	ldi	r20, 0x80	; 128
     aa0:	5f e3       	ldi	r21, 0x3F	; 63
     aa2:	0e 94 20 08 	call	0x1040	; 0x1040 <__cmpsf2>
     aa6:	88 23       	and	r24, r24
     aa8:	2c f4       	brge	.+10     	; 0xab4 <LCD_WriteFloat+0x60>
	{
		LCD_WriteInteger(0);
     aaa:	60 e0       	ldi	r22, 0x00	; 0
     aac:	70 e0       	ldi	r23, 0x00	; 0
     aae:	cb 01       	movw	r24, r22
     ab0:	0e 94 a9 04 	call	0x952	; 0x952 <LCD_WriteInteger>
	}

	LCD_WriteInteger((uint32)num);
     ab4:	c7 01       	movw	r24, r14
     ab6:	b6 01       	movw	r22, r12
     ab8:	0e 94 29 08 	call	0x1052	; 0x1052 <__fixunssfsi>
     abc:	4b 01       	movw	r8, r22
     abe:	5c 01       	movw	r10, r24
     ac0:	0e 94 a9 04 	call	0x952	; 0x952 <LCD_WriteInteger>
	LCD_WRITE_CHARACHTER('.');
     ac4:	8e e2       	ldi	r24, 0x2E	; 46
     ac6:	0e 94 3b 04 	call	0x876	; 0x876 <LCD_WRITE_CHARACHTER>
	num=(num-(uint32)num)*100;
     aca:	c5 01       	movw	r24, r10
     acc:	b4 01       	movw	r22, r8
     ace:	0e 94 55 08 	call	0x10aa	; 0x10aa <__floatunsisf>
     ad2:	9b 01       	movw	r18, r22
     ad4:	ac 01       	movw	r20, r24
     ad6:	c7 01       	movw	r24, r14
     ad8:	b6 01       	movw	r22, r12
     ada:	0e 94 bb 07 	call	0xf76	; 0xf76 <__subsf3>
     ade:	46 2f       	mov	r20, r22
     ae0:	57 2f       	mov	r21, r23
     ae2:	68 2f       	mov	r22, r24
     ae4:	79 2f       	mov	r23, r25
     ae6:	cb 01       	movw	r24, r22
     ae8:	ba 01       	movw	r22, r20
     aea:	20 e0       	ldi	r18, 0x00	; 0
     aec:	30 e0       	ldi	r19, 0x00	; 0
     aee:	48 ec       	ldi	r20, 0xC8	; 200
     af0:	52 e4       	ldi	r21, 0x42	; 66
     af2:	0e 94 0b 09 	call	0x1216	; 0x1216 <__mulsf3>
	LCD_WriteInteger(num);
     af6:	0e 94 24 08 	call	0x1048	; 0x1048 <__fixsfsi>
     afa:	0e 94 a9 04 	call	0x952	; 0x952 <LCD_WriteInteger>
     afe:	ff 90       	pop	r15
     b00:	ef 90       	pop	r14
     b02:	df 90       	pop	r13
     b04:	cf 90       	pop	r12
     b06:	bf 90       	pop	r11
     b08:	af 90       	pop	r10
     b0a:	9f 90       	pop	r9
     b0c:	8f 90       	pop	r8
     b0e:	08 95       	ret

00000b10 <LED0_INIT>:

#include "LED.h"

void LED0_INIT()
{
	DIO_SetPINDIR(DIO_PORTD, DIO_PIN3 , DIO_PIN_OUTPUT);
     b10:	83 e0       	ldi	r24, 0x03	; 3
     b12:	63 e0       	ldi	r22, 0x03	; 3
     b14:	41 e0       	ldi	r20, 0x01	; 1
     b16:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
}
     b1a:	08 95       	ret

00000b1c <LED0_ON>:

void LED0_ON()
{
	DIO_WritePIN(DIO_PORTD , DIO_PIN3 , DIO_PIN_HIGH);
     b1c:	83 e0       	ldi	r24, 0x03	; 3
     b1e:	63 e0       	ldi	r22, 0x03	; 3
     b20:	41 e0       	ldi	r20, 0x01	; 1
     b22:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
}
     b26:	08 95       	ret

00000b28 <LED0_OFF>:

void LED0_OFF()
{
	DIO_WritePIN(DIO_PORTD , DIO_PIN3 , DIO_PIN_LOW);
     b28:	83 e0       	ldi	r24, 0x03	; 3
     b2a:	63 e0       	ldi	r22, 0x03	; 3
     b2c:	40 e0       	ldi	r20, 0x00	; 0
     b2e:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
}
     b32:	08 95       	ret

00000b34 <LED0_toggle>:

void LED0_toggle()
{
	DIO_togglePin(DIO_PORTD , DIO_PIN3);
     b34:	83 e0       	ldi	r24, 0x03	; 3
     b36:	63 e0       	ldi	r22, 0x03	; 3
     b38:	0e 94 aa 02 	call	0x554	; 0x554 <DIO_togglePin>
}
     b3c:	08 95       	ret

00000b3e <Button_UP_Init>:

void Button_UP_Init(void)
{
	DIO_SetPINDIR(DIO_PORTB, DIO_PIN0, DIO_PIN_INPUT);
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	60 e0       	ldi	r22, 0x00	; 0
     b42:	40 e0       	ldi	r20, 0x00	; 0
     b44:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_WritePIN(DIO_PORTB, DIO_PIN0, DIO_PIN_HIGH);
     b48:	81 e0       	ldi	r24, 0x01	; 1
     b4a:	60 e0       	ldi	r22, 0x00	; 0
     b4c:	41 e0       	ldi	r20, 0x01	; 1
     b4e:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
}
     b52:	08 95       	ret

00000b54 <Button_UP_GetVal>:
uint8 Button_UP_GetVal(void)
{
     b54:	cf 93       	push	r28
     b56:	df 93       	push	r29
     b58:	0f 92       	push	r0
     b5a:	cd b7       	in	r28, 0x3d	; 61
     b5c:	de b7       	in	r29, 0x3e	; 62
	uint8 Button_value=0;
     b5e:	19 82       	std	Y+1, r1	; 0x01
	DIO_ReadPin(DIO_PORTB, DIO_PIN0, &Button_value);
     b60:	81 e0       	ldi	r24, 0x01	; 1
     b62:	60 e0       	ldi	r22, 0x00	; 0
     b64:	ae 01       	movw	r20, r28
     b66:	4f 5f       	subi	r20, 0xFF	; 255
     b68:	5f 4f       	sbci	r21, 0xFF	; 255
     b6a:	0e 94 6d 02 	call	0x4da	; 0x4da <DIO_ReadPin>
	return Button_value;
}
     b6e:	89 81       	ldd	r24, Y+1	; 0x01
     b70:	0f 90       	pop	r0
     b72:	df 91       	pop	r29
     b74:	cf 91       	pop	r28
     b76:	08 95       	ret

00000b78 <Button_Down_Init>:
void Button_Down_Init(void)
{
	DIO_SetPINDIR(DIO_PORTD, DIO_PIN2, DIO_PIN_INPUT);
     b78:	83 e0       	ldi	r24, 0x03	; 3
     b7a:	62 e0       	ldi	r22, 0x02	; 2
     b7c:	40 e0       	ldi	r20, 0x00	; 0
     b7e:	0e 94 39 01 	call	0x272	; 0x272 <DIO_SetPINDIR>
	DIO_WritePIN(DIO_PORTD, DIO_PIN2, DIO_PIN_HIGH);
     b82:	83 e0       	ldi	r24, 0x03	; 3
     b84:	62 e0       	ldi	r22, 0x02	; 2
     b86:	41 e0       	ldi	r20, 0x01	; 1
     b88:	0e 94 cf 01 	call	0x39e	; 0x39e <DIO_WritePIN>
}
     b8c:	08 95       	ret

00000b8e <Button_Down_GetVal>:
uint8 Button_Down_GetVal(void)
{
     b8e:	cf 93       	push	r28
     b90:	df 93       	push	r29
     b92:	0f 92       	push	r0
     b94:	cd b7       	in	r28, 0x3d	; 61
     b96:	de b7       	in	r29, 0x3e	; 62
	uint8 Button_value=0;
     b98:	19 82       	std	Y+1, r1	; 0x01
	DIO_ReadPin(DIO_PORTD, DIO_PIN2, &Button_value);
     b9a:	83 e0       	ldi	r24, 0x03	; 3
     b9c:	62 e0       	ldi	r22, 0x02	; 2
     b9e:	ae 01       	movw	r20, r28
     ba0:	4f 5f       	subi	r20, 0xFF	; 255
     ba2:	5f 4f       	sbci	r21, 0xFF	; 255
     ba4:	0e 94 6d 02 	call	0x4da	; 0x4da <DIO_ReadPin>
	return Button_value;
     ba8:	89 81       	ldd	r24, Y+1	; 0x01
     baa:	0f 90       	pop	r0
     bac:	df 91       	pop	r29
     bae:	cf 91       	pop	r28
     bb0:	08 95       	ret

00000bb2 <main>:
 

int main(void)
{
	
	SCH_Init_T2();
     bb2:	0e 94 9b 06 	call	0xd36	; 0xd36 <SCH_Init_T2>
	LED0_INIT();
     bb6:	0e 94 88 05 	call	0xb10	; 0xb10 <LED0_INIT>
	TempsSensor_INIT();
     bba:	0e 94 60 07 	call	0xec0	; 0xec0 <TempsSensor_INIT>
	cooling_Init();
     bbe:	0e 94 00 01 	call	0x200	; 0x200 <cooling_Init>
	heating_Init();
     bc2:	0e 94 3b 03 	call	0x676	; 0x676 <heating_Init>
	ExternalINT0_INIT();
     bc6:	0e 94 1a 03 	call	0x634	; 0x634 <ExternalINT0_INIT>
	ExternalINT1_INIT();
     bca:	0e 94 26 03 	call	0x64c	; 0x64c <ExternalINT1_INIT>
	segment7_init();
     bce:	0e 94 49 00 	call	0x92	; 0x92 <segment7_init>
	Button_UP_Init();
     bd2:	0e 94 9f 05 	call	0xb3e	; 0xb3e <Button_UP_Init>
	Button_Down_Init();
     bd6:	0e 94 bc 05 	call	0xb78	; 0xb78 <Button_Down_Init>
	EEPROM_Init();
     bda:	0e 94 e7 02 	call	0x5ce	; 0x5ce <EEPROM_Init>
	
	if (EEPROM_Read(EEPROM_Address)!=60)
     bde:	80 e0       	ldi	r24, 0x00	; 0
     be0:	0e 94 ff 02 	call	0x5fe	; 0x5fe <EEPROM_Read>
     be4:	8c 33       	cpi	r24, 0x3C	; 60
     be6:	29 f0       	breq	.+10     	; 0xbf2 <main+0x40>
	{
		Set_Tempreature=EEPROM_Read(EEPROM_Address);
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	0e 94 ff 02 	call	0x5fe	; 0x5fe <EEPROM_Read>
     bee:	80 93 61 00 	sts	0x0061, r24
	}
	//Sch_Add_Task(mode_selection(),0,1);
    while(1)
    {	
		SCH_Dispatch_Tasks();
     bf2:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <SCH_Dispatch_Tasks>
     bf6:	fd cf       	rjmp	.-6      	; 0xbf2 <main+0x40>

00000bf8 <Sch_Add_Task>:
	
	
}

uint8 Sch_Add_Task (void(*Task_Name)(void),const uint16 Initial_Delay,const uint16 Period)
{
     bf8:	ef 92       	push	r14
     bfa:	ff 92       	push	r15
     bfc:	0f 93       	push	r16
     bfe:	1f 93       	push	r17
     c00:	cf 93       	push	r28
     c02:	dc 01       	movw	r26, r24
     c04:	7b 01       	movw	r14, r22
     c06:	8a 01       	movw	r16, r20
	uint8 index=0;
	
	// First find a gap in the array (if there is one)
	while ((SCH_Tasks_G[index].ptask != 0) && (index < SCH_MAX_TASKS))
     c08:	80 91 80 00 	lds	r24, 0x0080
     c0c:	90 91 81 00 	lds	r25, 0x0081
     c10:	00 97       	sbiw	r24, 0x00	; 0
     c12:	f9 f0       	breq	.+62     	; 0xc52 <Sch_Add_Task+0x5a>
     c14:	e7 e8       	ldi	r30, 0x87	; 135
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	41 e0       	ldi	r20, 0x01	; 1
     c1a:	50 e0       	ldi	r21, 0x00	; 0
	{
		index++;
     c1c:	84 2f       	mov	r24, r20
uint8 Sch_Add_Task (void(*Task_Name)(void),const uint16 Initial_Delay,const uint16 Period)
{
	uint8 index=0;
	
	// First find a gap in the array (if there is one)
	while ((SCH_Tasks_G[index].ptask != 0) && (index < SCH_MAX_TASKS))
     c1e:	ba 01       	movw	r22, r20
     c20:	20 81       	ld	r18, Z
     c22:	31 81       	ldd	r19, Z+1	; 0x01
     c24:	21 15       	cp	r18, r1
     c26:	31 05       	cpc	r19, r1
     c28:	41 f0       	breq	.+16     	; 0xc3a <Sch_Add_Task+0x42>
     c2a:	4f 5f       	subi	r20, 0xFF	; 255
     c2c:	5f 4f       	sbci	r21, 0xFF	; 255
     c2e:	37 96       	adiw	r30, 0x07	; 7
     c30:	4b 30       	cpi	r20, 0x0B	; 11
     c32:	51 05       	cpc	r21, r1
     c34:	99 f7       	brne	.-26     	; 0xc1c <Sch_Add_Task+0x24>
	{
		index++;
     c36:	c8 2f       	mov	r28, r24
     c38:	01 c0       	rjmp	.+2      	; 0xc3c <Sch_Add_Task+0x44>
     c3a:	c4 2f       	mov	r28, r20
	}
	if (index==SCH_MAX_TASKS)
     c3c:	ca 30       	cpi	r28, 0x0A	; 10
     c3e:	61 f4       	brne	.+24     	; 0xc58 <Sch_Add_Task+0x60>
	{
		//Task List is full
		LCD_WriteString("Too many Tasks");
     c40:	82 e6       	ldi	r24, 0x62	; 98
     c42:	90 e0       	ldi	r25, 0x00	; 0
     c44:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <LCD_WriteString>
		Error_Code_G=ERROR_SCH_TOO_MANY_TASKS;//set the global error variable
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	80 93 74 00 	sts	0x0074, r24
		//return an error code
		return SCH_MAX_TASKS;
     c4e:	8c 2f       	mov	r24, r28
     c50:	16 c0       	rjmp	.+44     	; 0xc7e <Sch_Add_Task+0x86>
uint8 Sch_Add_Task (void(*Task_Name)(void),const uint16 Initial_Delay,const uint16 Period)
{
	uint8 index=0;
	
	// First find a gap in the array (if there is one)
	while ((SCH_Tasks_G[index].ptask != 0) && (index < SCH_MAX_TASKS))
     c52:	60 e0       	ldi	r22, 0x00	; 0
     c54:	70 e0       	ldi	r23, 0x00	; 0
	
}

uint8 Sch_Add_Task (void(*Task_Name)(void),const uint16 Initial_Delay,const uint16 Period)
{
	uint8 index=0;
     c56:	80 e0       	ldi	r24, 0x00	; 0
		Error_Code_G=ERROR_SCH_TOO_MANY_TASKS;//set the global error variable
		//return an error code
		return SCH_MAX_TASKS;
	}
	//if there is a space for a new task
	SCH_Tasks_G[index].ptask=Task_Name;
     c58:	9b 01       	movw	r18, r22
     c5a:	22 0f       	add	r18, r18
     c5c:	33 1f       	adc	r19, r19
     c5e:	22 0f       	add	r18, r18
     c60:	33 1f       	adc	r19, r19
     c62:	22 0f       	add	r18, r18
     c64:	33 1f       	adc	r19, r19
     c66:	26 1b       	sub	r18, r22
     c68:	37 0b       	sbc	r19, r23
     c6a:	f9 01       	movw	r30, r18
     c6c:	e0 58       	subi	r30, 0x80	; 128
     c6e:	ff 4f       	sbci	r31, 0xFF	; 255
     c70:	b1 83       	std	Z+1, r27	; 0x01
     c72:	a0 83       	st	Z, r26
	SCH_Tasks_G[index].delay=Initial_Delay;
     c74:	f3 82       	std	Z+3, r15	; 0x03
     c76:	e2 82       	std	Z+2, r14	; 0x02
	SCH_Tasks_G[index].period=Period;
     c78:	15 83       	std	Z+5, r17	; 0x05
     c7a:	04 83       	std	Z+4, r16	; 0x04
	SCH_Tasks_G[index].Runme=0;
     c7c:	16 82       	std	Z+6, r1	; 0x06
	return index; // return position of task (to allow later deletion)
}
     c7e:	cf 91       	pop	r28
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	08 95       	ret

00000c8a <SCH_Delete_Task>:
		}
	}
}
uint8 SCH_Delete_Task(const uint8 id)
{
	if (SCH_Tasks_G[id].ptask==0)
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	fc 01       	movw	r30, r24
     c8e:	ee 0f       	add	r30, r30
     c90:	ff 1f       	adc	r31, r31
     c92:	ee 0f       	add	r30, r30
     c94:	ff 1f       	adc	r31, r31
     c96:	ee 0f       	add	r30, r30
     c98:	ff 1f       	adc	r31, r31
     c9a:	e8 1b       	sub	r30, r24
     c9c:	f9 0b       	sbc	r31, r25
     c9e:	e0 58       	subi	r30, 0x80	; 128
     ca0:	ff 4f       	sbci	r31, 0xFF	; 255
     ca2:	20 81       	ld	r18, Z
     ca4:	31 81       	ldd	r19, Z+1	; 0x01
     ca6:	21 15       	cp	r18, r1
     ca8:	31 05       	cpc	r19, r1
     caa:	11 f4       	brne	.+4      	; 0xcb0 <SCH_Delete_Task+0x26>
	{
		return 0;
     cac:	80 e0       	ldi	r24, 0x00	; 0
     cae:	08 95       	ret
	}
	SCH_Tasks_G[id].ptask=0x00;
     cb0:	fc 01       	movw	r30, r24
     cb2:	ee 0f       	add	r30, r30
     cb4:	ff 1f       	adc	r31, r31
     cb6:	ee 0f       	add	r30, r30
     cb8:	ff 1f       	adc	r31, r31
     cba:	ee 0f       	add	r30, r30
     cbc:	ff 1f       	adc	r31, r31
     cbe:	e8 1b       	sub	r30, r24
     cc0:	f9 0b       	sbc	r31, r25
     cc2:	e0 58       	subi	r30, 0x80	; 128
     cc4:	ff 4f       	sbci	r31, 0xFF	; 255
     cc6:	11 82       	std	Z+1, r1	; 0x01
     cc8:	10 82       	st	Z, r1
	SCH_Tasks_G[id].period=0;
     cca:	15 82       	std	Z+5, r1	; 0x05
     ccc:	14 82       	std	Z+4, r1	; 0x04
	SCH_Tasks_G[id].delay=0;
     cce:	13 82       	std	Z+3, r1	; 0x03
     cd0:	12 82       	std	Z+2, r1	; 0x02
	SCH_Tasks_G[id].Runme=0;
     cd2:	16 82       	std	Z+6, r1	; 0x06
}
     cd4:	08 95       	ret

00000cd6 <SCH_Dispatch_Tasks>:
	SCH_Tasks_G[index].Runme=0;
	return index; // return position of task (to allow later deletion)
}

void SCH_Dispatch_Tasks(void)
{
     cd6:	ef 92       	push	r14
     cd8:	ff 92       	push	r15
     cda:	1f 93       	push	r17
     cdc:	cf 93       	push	r28
     cde:	df 93       	push	r29
	uint8 index=0;
	// Dispatches (runs) the next task (if one is ready).
	for (index=0;index<SCH_MAX_TASKS;index++)
     ce0:	c6 e8       	ldi	r28, 0x86	; 134
     ce2:	d0 e0       	ldi	r29, 0x00	; 0
     ce4:	0f 2e       	mov	r0, r31
     ce6:	fa ef       	ldi	r31, 0xFA	; 250
     ce8:	ef 2e       	mov	r14, r31
     cea:	ff ef       	ldi	r31, 0xFF	; 255
     cec:	ff 2e       	mov	r15, r31
     cee:	f0 2d       	mov	r31, r0
     cf0:	ec 0e       	add	r14, r28
     cf2:	fd 1e       	adc	r15, r29
     cf4:	10 e0       	ldi	r17, 0x00	; 0
	{
		if (SCH_Tasks_G[index].Runme>0)
     cf6:	88 81       	ld	r24, Y
     cf8:	88 23       	and	r24, r24
     cfa:	79 f0       	breq	.+30     	; 0xd1a <SCH_Dispatch_Tasks+0x44>
		{
			(*SCH_Tasks_G[index].ptask)();//run the task.
     cfc:	d7 01       	movw	r26, r14
     cfe:	ed 91       	ld	r30, X+
     d00:	fc 91       	ld	r31, X
     d02:	09 95       	icall
			SCH_Tasks_G[index].Runme-=1;
     d04:	88 81       	ld	r24, Y
     d06:	81 50       	subi	r24, 0x01	; 1
     d08:	88 83       	st	Y, r24
			if (SCH_Tasks_G[index].period==0)
     d0a:	f7 01       	movw	r30, r14
     d0c:	84 81       	ldd	r24, Z+4	; 0x04
     d0e:	95 81       	ldd	r25, Z+5	; 0x05
     d10:	00 97       	sbiw	r24, 0x00	; 0
     d12:	19 f4       	brne	.+6      	; 0xd1a <SCH_Dispatch_Tasks+0x44>
			{
				SCH_Delete_Task(index);
     d14:	81 2f       	mov	r24, r17
     d16:	0e 94 45 06 	call	0xc8a	; 0xc8a <SCH_Delete_Task>

void SCH_Dispatch_Tasks(void)
{
	uint8 index=0;
	// Dispatches (runs) the next task (if one is ready).
	for (index=0;index<SCH_MAX_TASKS;index++)
     d1a:	1f 5f       	subi	r17, 0xFF	; 255
     d1c:	27 96       	adiw	r28, 0x07	; 7
     d1e:	87 e0       	ldi	r24, 0x07	; 7
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	e8 0e       	add	r14, r24
     d24:	f9 1e       	adc	r15, r25
     d26:	1a 30       	cpi	r17, 0x0A	; 10
     d28:	31 f7       	brne	.-52     	; 0xcf6 <SCH_Dispatch_Tasks+0x20>
				SCH_Delete_Task(index);
			}
			
		}
	}
}
     d2a:	df 91       	pop	r29
     d2c:	cf 91       	pop	r28
     d2e:	1f 91       	pop	r17
     d30:	ff 90       	pop	r15
     d32:	ef 90       	pop	r14
     d34:	08 95       	ret

00000d36 <SCH_Init_T2>:
#include <avr/interrupt.h>

uint8 Error_Code_G=0;

void SCH_Init_T2(void)
{
     d36:	cf 93       	push	r28
	uint8 i;
	for (i=0;i<SCH_MAX_TASKS;i++)
     d38:	c0 e0       	ldi	r28, 0x00	; 0
	{
	 SCH_Delete_Task(i);
     d3a:	8c 2f       	mov	r24, r28
     d3c:	0e 94 45 06 	call	0xc8a	; 0xc8a <SCH_Delete_Task>
uint8 Error_Code_G=0;

void SCH_Init_T2(void)
{
	uint8 i;
	for (i=0;i<SCH_MAX_TASKS;i++)
     d40:	cf 5f       	subi	r28, 0xFF	; 255
     d42:	ca 30       	cpi	r28, 0x0A	; 10
     d44:	d1 f7       	brne	.-12     	; 0xd3a <SCH_Init_T2+0x4>
	{
	 SCH_Delete_Task(i);
	}
	
	Error_Code_G=0;
     d46:	10 92 74 00 	sts	0x0074, r1
	
	Timer1_Init();
     d4a:	0e 94 66 07 	call	0xecc	; 0xecc <Timer1_Init>
	
	
}
     d4e:	cf 91       	pop	r28
     d50:	08 95       	ret

00000d52 <__vector_7>:
}

														

ISR(TIMER1_COMPA_vect)
{
     d52:	1f 92       	push	r1
     d54:	0f 92       	push	r0
     d56:	0f b6       	in	r0, 0x3f	; 63
     d58:	0f 92       	push	r0
     d5a:	11 24       	eor	r1, r1
     d5c:	2f 93       	push	r18
     d5e:	3f 93       	push	r19
     d60:	4f 93       	push	r20
     d62:	5f 93       	push	r21
     d64:	6f 93       	push	r22
     d66:	7f 93       	push	r23
     d68:	8f 93       	push	r24
     d6a:	9f 93       	push	r25
     d6c:	af 93       	push	r26
     d6e:	bf 93       	push	r27
     d70:	cf 93       	push	r28
     d72:	df 93       	push	r29
     d74:	ef 93       	push	r30
     d76:	ff 93       	push	r31
			average=average+read;
		}
		average=average/10;
		i=0;
	}************** Hashed till finishing 7sement mode selection module*******************/
		TempSensor_READ(&read);
     d78:	82 e7       	ldi	r24, 0x72	; 114
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	0e 94 63 07 	call	0xec6	; 0xec6 <TempSensor_READ>
	
	if ((!(Get_bit(GIFR,6)))&&(!(Get_bit(GIFR,7)))&&k<5000)//if the buttons not pressed & counter less than 5 seconds
     d80:	8a b7       	in	r24, 0x3a	; 58
     d82:	82 95       	swap	r24
     d84:	86 95       	lsr	r24
     d86:	86 95       	lsr	r24
     d88:	83 70       	andi	r24, 0x03	; 3
     d8a:	80 fd       	sbrc	r24, 0
     d8c:	08 c0       	rjmp	.+16     	; 0xd9e <__vector_7+0x4c>
     d8e:	0a b6       	in	r0, 0x3a	; 58
     d90:	07 fc       	sbrc	r0, 7
     d92:	05 c0       	rjmp	.+10     	; 0xd9e <__vector_7+0x4c>
	{
		k++;											   //increase the counter
     d94:	80 91 75 00 	lds	r24, 0x0075
     d98:	8f 5f       	subi	r24, 0xFF	; 255
     d9a:	80 93 75 00 	sts	0x0075, r24
			Set_Tempreature=read;                        //display the adc(actual) value
			k-=1;					                     //reduce the counter by one to make loop.
		}
	}
	
	segment7_display(Set_Tempreature,Frist_Click);
     d9e:	60 91 71 00 	lds	r22, 0x0071
     da2:	80 91 61 00 	lds	r24, 0x0061
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	70 e0       	ldi	r23, 0x00	; 0
     daa:	0e 94 58 00 	call	0xb0	; 0xb0 <segment7_display>
	/*********************************** Heating Elements Control *******************************************/
	if (read<=Set_Tempreature_mask-5)
     dae:	20 91 60 00 	lds	r18, 0x0060
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	25 50       	subi	r18, 0x05	; 5
     db6:	30 40       	sbci	r19, 0x00	; 0
     db8:	80 91 72 00 	lds	r24, 0x0072
     dbc:	90 91 73 00 	lds	r25, 0x0073
     dc0:	28 17       	cp	r18, r24
     dc2:	39 07       	cpc	r19, r25
     dc4:	30 f0       	brcs	.+12     	; 0xdd2 <__vector_7+0x80>
	{
		heating_set_state(heat_ON);
     dc6:	81 e0       	ldi	r24, 0x01	; 1
     dc8:	0e 94 41 03 	call	0x682	; 0x682 <heating_set_state>
		cooling_set_state(cool_OFF);
     dcc:	80 e0       	ldi	r24, 0x00	; 0
     dce:	0e 94 06 01 	call	0x20c	; 0x20c <cooling_set_state>
	}
	if (read+5>Set_Tempreature_mask)
     dd2:	20 91 72 00 	lds	r18, 0x0072
     dd6:	30 91 73 00 	lds	r19, 0x0073
     dda:	2b 5f       	subi	r18, 0xFB	; 251
     ddc:	3f 4f       	sbci	r19, 0xFF	; 255
     dde:	80 91 60 00 	lds	r24, 0x0060
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	82 17       	cp	r24, r18
     de6:	93 07       	cpc	r25, r19
     de8:	30 f4       	brcc	.+12     	; 0xdf6 <__vector_7+0xa4>
	{
		heating_set_state(heat_OFF);
     dea:	80 e0       	ldi	r24, 0x00	; 0
     dec:	0e 94 41 03 	call	0x682	; 0x682 <heating_set_state>
		cooling_set_state(cool_ON);
     df0:	81 e0       	ldi	r24, 0x01	; 1
     df2:	0e 94 06 01 	call	0x20c	; 0x20c <cooling_set_state>
     df6:	e0 e8       	ldi	r30, 0x80	; 128
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	df 01       	movw	r26, r30
     dfc:	16 96       	adiw	r26, 0x06	; 6
	SCH_Tasks_G[id].Runme=0;
}

														

ISR(TIMER1_COMPA_vect)
     dfe:	26 ec       	ldi	r18, 0xC6	; 198
     e00:	30 e0       	ldi	r19, 0x00	; 0
	
	//calculations are in ticks not milliseconds.
	for (index=0;index<SCH_MAX_TASKS;index++)
	{
		//check if there is a task at this location.
		if (SCH_Tasks_G[index].ptask)
     e02:	80 81       	ld	r24, Z
     e04:	91 81       	ldd	r25, Z+1	; 0x01
     e06:	00 97       	sbiw	r24, 0x00	; 0
     e08:	89 f0       	breq	.+34     	; 0xe2c <__vector_7+0xda>
		{
			if (SCH_Tasks_G[index].delay==0)
     e0a:	82 81       	ldd	r24, Z+2	; 0x02
     e0c:	93 81       	ldd	r25, Z+3	; 0x03
     e0e:	00 97       	sbiw	r24, 0x00	; 0
     e10:	51 f4       	brne	.+20     	; 0xe26 <__vector_7+0xd4>
			{
				//The task is due to run.
				SCH_Tasks_G[index].Runme+=1; // increase the tun me flag.
     e12:	8c 91       	ld	r24, X
     e14:	8f 5f       	subi	r24, 0xFF	; 255
     e16:	8c 93       	st	X, r24
				if (SCH_Tasks_G[index].period)
     e18:	84 81       	ldd	r24, Z+4	; 0x04
     e1a:	95 81       	ldd	r25, Z+5	; 0x05
     e1c:	00 97       	sbiw	r24, 0x00	; 0
     e1e:	31 f0       	breq	.+12     	; 0xe2c <__vector_7+0xda>
				{
					//schedule periodic task to run again.
					SCH_Tasks_G[index].delay=SCH_Tasks_G[index].period;
     e20:	93 83       	std	Z+3, r25	; 0x03
     e22:	82 83       	std	Z+2, r24	; 0x02
     e24:	03 c0       	rjmp	.+6      	; 0xe2c <__vector_7+0xda>
				
			}
			else
			{
				//not yet ready to run.
				SCH_Tasks_G[index].delay-=1;
     e26:	01 97       	sbiw	r24, 0x01	; 1
     e28:	93 83       	std	Z+3, r25	; 0x03
     e2a:	82 83       	std	Z+2, r24	; 0x02
     e2c:	37 96       	adiw	r30, 0x07	; 7
     e2e:	17 96       	adiw	r26, 0x07	; 7
	}
	/************************************** End of Elements control block**************************************/
	uint8 index=0;
	
	//calculations are in ticks not milliseconds.
	for (index=0;index<SCH_MAX_TASKS;index++)
     e30:	e2 17       	cp	r30, r18
     e32:	f3 07       	cpc	r31, r19
     e34:	31 f7       	brne	.-52     	; 0xe02 <__vector_7+0xb0>
				SCH_Tasks_G[index].delay-=1;
			}
		}
		//Timer1_Manual_Reload();
	}
}
     e36:	ff 91       	pop	r31
     e38:	ef 91       	pop	r30
     e3a:	df 91       	pop	r29
     e3c:	cf 91       	pop	r28
     e3e:	bf 91       	pop	r27
     e40:	af 91       	pop	r26
     e42:	9f 91       	pop	r25
     e44:	8f 91       	pop	r24
     e46:	7f 91       	pop	r23
     e48:	6f 91       	pop	r22
     e4a:	5f 91       	pop	r21
     e4c:	4f 91       	pop	r20
     e4e:	3f 91       	pop	r19
     e50:	2f 91       	pop	r18
     e52:	0f 90       	pop	r0
     e54:	0f be       	out	0x3f, r0	; 63
     e56:	0f 90       	pop	r0
     e58:	1f 90       	pop	r1
     e5a:	18 95       	reti

00000e5c <__vector_1>:

																							

ISR(INT0_vect)
{
     e5c:	1f 92       	push	r1
     e5e:	0f 92       	push	r0
     e60:	0f b6       	in	r0, 0x3f	; 63
     e62:	0f 92       	push	r0
     e64:	11 24       	eor	r1, r1
     e66:	8f 93       	push	r24
	Frist_Click=0;										 //if button pressed change mode to setting mode
     e68:	10 92 71 00 	sts	0x0071, r1
	k=0;												//re-initialize the counter
     e6c:	10 92 75 00 	sts	0x0075, r1
	if (Set_Tempreature_mask>35)
     e70:	80 91 60 00 	lds	r24, 0x0060
     e74:	84 32       	cpi	r24, 0x24	; 36
     e76:	28 f0       	brcs	.+10     	; 0xe82 <__vector_1+0x26>
	{
		Set_Tempreature_mask=Set_Tempreature_mask-5;   //change the required temperature
     e78:	85 50       	subi	r24, 0x05	; 5
     e7a:	80 93 60 00 	sts	0x0060, r24
		Set_Tempreature=Set_Tempreature_mask;		  //set_tempreature variable will store the required value to send it to the 7-segment
     e7e:	80 93 61 00 	sts	0x0061, r24
	}
	//EEPROM_Write(Set_Tempreature,EEPROM_Address);
}
     e82:	8f 91       	pop	r24
     e84:	0f 90       	pop	r0
     e86:	0f be       	out	0x3f, r0	; 63
     e88:	0f 90       	pop	r0
     e8a:	1f 90       	pop	r1
     e8c:	18 95       	reti

00000e8e <__vector_2>:
ISR(INT1_vect)
{
     e8e:	1f 92       	push	r1
     e90:	0f 92       	push	r0
     e92:	0f b6       	in	r0, 0x3f	; 63
     e94:	0f 92       	push	r0
     e96:	11 24       	eor	r1, r1
     e98:	8f 93       	push	r24
	Frist_Click=0;									 //if button pressed change mode to setting mode
     e9a:	10 92 71 00 	sts	0x0071, r1
	k=0;											//re-initialize the counter
     e9e:	10 92 75 00 	sts	0x0075, r1
	if (Set_Tempreature_mask<75)
     ea2:	80 91 60 00 	lds	r24, 0x0060
     ea6:	8b 34       	cpi	r24, 0x4B	; 75
     ea8:	28 f4       	brcc	.+10     	; 0xeb4 <__vector_2+0x26>
	{
		Set_Tempreature_mask+=5;					//change the required temperature
     eaa:	8b 5f       	subi	r24, 0xFB	; 251
     eac:	80 93 60 00 	sts	0x0060, r24
		Set_Tempreature=Set_Tempreature_mask;	   //set_tempreature variable will store the required value to send it to the 7-segment
     eb0:	80 93 61 00 	sts	0x0061, r24
	}
	//EEPROM_Write(Set_Tempreature,EEPROM_Address);
     eb4:	8f 91       	pop	r24
     eb6:	0f 90       	pop	r0
     eb8:	0f be       	out	0x3f, r0	; 63
     eba:	0f 90       	pop	r0
     ebc:	1f 90       	pop	r1
     ebe:	18 95       	reti

00000ec0 <TempsSensor_INIT>:

#include "Temp_sensor.h"
#include "DIO.h"
void TempsSensor_INIT(void)
{
	ADC_INIT();
     ec0:	0e 94 df 00 	call	0x1be	; 0x1be <ADC_INIT>
}
     ec4:	08 95       	ret

00000ec6 <TempSensor_READ>:
void TempSensor_READ(uint16* temp)
{
	ADC_READ(temp);
     ec6:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <ADC_READ>
     eca:	08 95       	ret

00000ecc <Timer1_Init>:
uint8  Num0_ComMatch=0;

/*****************************************************************Timer 1********************************************************************/
void Timer1_Init(void)
{
	TIMSK  |=0x10; //Enable interrupt for timer over flow.
     ecc:	89 b7       	in	r24, 0x39	; 57
     ece:	80 61       	ori	r24, 0x10	; 16
     ed0:	89 bf       	out	0x39, r24	; 57
	SREG   |=0x80; //Enable the global interrupt.
     ed2:	8f b7       	in	r24, 0x3f	; 63
     ed4:	80 68       	ori	r24, 0x80	; 128
     ed6:	8f bf       	out	0x3f, r24	; 63
	//Timer1_Manual_Reload();
	TCCR1A |=0x00; //OC1A state at compare match & mode of the timer.
     ed8:	8f b5       	in	r24, 0x2f	; 47
     eda:	8f bd       	out	0x2f, r24	; 47
	TCNT1 =0;
     edc:	1d bc       	out	0x2d, r1	; 45
     ede:	1c bc       	out	0x2c, r1	; 44
	OCR1A=16;
     ee0:	80 e1       	ldi	r24, 0x10	; 16
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	9b bd       	out	0x2b, r25	; 43
     ee6:	8a bd       	out	0x2a, r24	; 42
	TCCR1B =13;
     ee8:	8d e0       	ldi	r24, 0x0D	; 13
     eea:	8e bd       	out	0x2e, r24	; 46
	
	
}
     eec:	08 95       	ret

00000eee <Set_Call_Back_Timer1>:

void Set_Call_Back_Timer1(void(*ptr)(void))
{
	Time1_Call_Back_ptr = ptr;
     eee:	90 93 7d 00 	sts	0x007D, r25
     ef2:	80 93 7c 00 	sts	0x007C, r24
}
     ef6:	08 95       	ret

00000ef8 <Timer0_Init>:
{
	#if TIMER0_MODE==NORMAL
	
	/*Initialize Timer 0  in Normal mode */
	
	TCCR0 |= 0x00 ;
     ef8:	83 b7       	in	r24, 0x33	; 51
     efa:	83 bf       	out	0x33, r24	; 51
	
	TIMSK |= 0x01;
     efc:	89 b7       	in	r24, 0x39	; 57
     efe:	81 60       	ori	r24, 0x01	; 1
     f00:	89 bf       	out	0x39, r24	; 57

	SREG |= 0x80;
     f02:	8f b7       	in	r24, 0x3f	; 63
     f04:	80 68       	ori	r24, 0x80	; 128
     f06:	8f bf       	out	0x3f, r24	; 63
	Set_bit(TCCR0,3);
	SREG |=0x80;
	Set_bit(TIMSK,1);
	
	#endif
}
     f08:	08 95       	ret

00000f0a <Timer0_Start>:
void Timer0_Start(void)
{
	
	/* start timer with prescaller   1024 */
	
	TCCR0 |= 0x05;
     f0a:	83 b7       	in	r24, 0x33	; 51
     f0c:	85 60       	ori	r24, 0x05	; 5
     f0e:	83 bf       	out	0x33, r24	; 51
	
}
     f10:	08 95       	ret

00000f12 <Timer0_Manual_Reload>:

void Timer0_Manual_Reload(void)
{
	TCCR0 |=0x00;
     f12:	83 b7       	in	r24, 0x33	; 51
     f14:	83 bf       	out	0x33, r24	; 51
	TCNT0 =0;
     f16:	12 be       	out	0x32, r1	; 50
	TCCR0 |=0x05;
     f18:	83 b7       	in	r24, 0x33	; 51
     f1a:	85 60       	ori	r24, 0x05	; 5
     f1c:	83 bf       	out	0x33, r24	; 51
}
     f1e:	08 95       	ret

00000f20 <Set_Call_Back_Timer0>:

void Set_Call_Back_Timer0(void(*ptr)(uint8 *str))
{
	Time0_Call_Back_ptr=ptr;
     f20:	90 93 7f 00 	sts	0x007F, r25
     f24:	80 93 7e 00 	sts	0x007E, r24
}
     f28:	08 95       	ret

00000f2a <Timer0_SetDelay>:
	
	
	/* tick time in micro second */
	uint8 Tick_Time_us = (1024 / 16);
	
	uint32 Total_Ticks = (Delay_Ms * 1000) / Tick_Time_us;
     f2a:	28 ee       	ldi	r18, 0xE8	; 232
     f2c:	33 e0       	ldi	r19, 0x03	; 3
     f2e:	40 e0       	ldi	r20, 0x00	; 0
     f30:	50 e0       	ldi	r21, 0x00	; 0
     f32:	0e 94 6e 09 	call	0x12dc	; 0x12dc <__mulsi3>
     f36:	dc 01       	movw	r26, r24
     f38:	cb 01       	movw	r24, r22
     f3a:	68 94       	set
     f3c:	15 f8       	bld	r1, 5
     f3e:	b6 95       	lsr	r27
     f40:	a7 95       	ror	r26
     f42:	97 95       	ror	r25
     f44:	87 95       	ror	r24
     f46:	16 94       	lsr	r1
     f48:	d1 f7       	brne	.-12     	; 0xf3e <Timer0_SetDelay+0x14>
	
	#if TIMER0_MODE==NORMAL
	
	Number_OverFlows = Total_Ticks / 256 ;
     f4a:	49 2f       	mov	r20, r25
     f4c:	5a 2f       	mov	r21, r26
     f4e:	6b 2f       	mov	r22, r27
     f50:	77 27       	eor	r23, r23
	
	CounterRegister_InitValue = 256 - (Total_Ticks % 256) ; //256 - ((  ((float) Total_Ticks / 256 ) - Number_OverFlows ) * 256 );
     f52:	81 95       	neg	r24
     f54:	80 93 7b 00 	sts	0x007B, r24
	
	
	TCNT0 = CounterRegister_InitValue ;
     f58:	82 bf       	out	0x32, r24	; 50
	
	Number_OverFlows ++;
     f5a:	db 01       	movw	r26, r22
     f5c:	ca 01       	movw	r24, r20
     f5e:	01 96       	adiw	r24, 0x01	; 1
     f60:	a1 1d       	adc	r26, r1
     f62:	b1 1d       	adc	r27, r1
     f64:	80 93 77 00 	sts	0x0077, r24
     f68:	90 93 78 00 	sts	0x0078, r25
     f6c:	a0 93 79 00 	sts	0x0079, r26
     f70:	b0 93 7a 00 	sts	0x007A, r27
		Num0_ComMatch=1;
	}
	
	
	#endif
     f74:	08 95       	ret

00000f76 <__subsf3>:
     f76:	50 58       	subi	r21, 0x80	; 128

00000f78 <__addsf3>:
     f78:	bb 27       	eor	r27, r27
     f7a:	aa 27       	eor	r26, r26
     f7c:	0e d0       	rcall	.+28     	; 0xf9a <__addsf3x>
     f7e:	0d c1       	rjmp	.+538    	; 0x119a <__fp_round>
     f80:	fe d0       	rcall	.+508    	; 0x117e <__fp_pscA>
     f82:	30 f0       	brcs	.+12     	; 0xf90 <__addsf3+0x18>
     f84:	03 d1       	rcall	.+518    	; 0x118c <__fp_pscB>
     f86:	20 f0       	brcs	.+8      	; 0xf90 <__addsf3+0x18>
     f88:	31 f4       	brne	.+12     	; 0xf96 <__addsf3+0x1e>
     f8a:	9f 3f       	cpi	r25, 0xFF	; 255
     f8c:	11 f4       	brne	.+4      	; 0xf92 <__addsf3+0x1a>
     f8e:	1e f4       	brtc	.+6      	; 0xf96 <__addsf3+0x1e>
     f90:	f3 c0       	rjmp	.+486    	; 0x1178 <__fp_nan>
     f92:	0e f4       	brtc	.+2      	; 0xf96 <__addsf3+0x1e>
     f94:	e0 95       	com	r30
     f96:	e7 fb       	bst	r30, 7
     f98:	e9 c0       	rjmp	.+466    	; 0x116c <__fp_inf>

00000f9a <__addsf3x>:
     f9a:	e9 2f       	mov	r30, r25
     f9c:	0f d1       	rcall	.+542    	; 0x11bc <__fp_split3>
     f9e:	80 f3       	brcs	.-32     	; 0xf80 <__addsf3+0x8>
     fa0:	ba 17       	cp	r27, r26
     fa2:	62 07       	cpc	r22, r18
     fa4:	73 07       	cpc	r23, r19
     fa6:	84 07       	cpc	r24, r20
     fa8:	95 07       	cpc	r25, r21
     faa:	18 f0       	brcs	.+6      	; 0xfb2 <__addsf3x+0x18>
     fac:	71 f4       	brne	.+28     	; 0xfca <__addsf3x+0x30>
     fae:	9e f5       	brtc	.+102    	; 0x1016 <__addsf3x+0x7c>
     fb0:	27 c1       	rjmp	.+590    	; 0x1200 <__fp_zero>
     fb2:	0e f4       	brtc	.+2      	; 0xfb6 <__addsf3x+0x1c>
     fb4:	e0 95       	com	r30
     fb6:	0b 2e       	mov	r0, r27
     fb8:	ba 2f       	mov	r27, r26
     fba:	a0 2d       	mov	r26, r0
     fbc:	0b 01       	movw	r0, r22
     fbe:	b9 01       	movw	r22, r18
     fc0:	90 01       	movw	r18, r0
     fc2:	0c 01       	movw	r0, r24
     fc4:	ca 01       	movw	r24, r20
     fc6:	a0 01       	movw	r20, r0
     fc8:	11 24       	eor	r1, r1
     fca:	ff 27       	eor	r31, r31
     fcc:	59 1b       	sub	r21, r25
     fce:	99 f0       	breq	.+38     	; 0xff6 <__addsf3x+0x5c>
     fd0:	59 3f       	cpi	r21, 0xF9	; 249
     fd2:	50 f4       	brcc	.+20     	; 0xfe8 <__addsf3x+0x4e>
     fd4:	50 3e       	cpi	r21, 0xE0	; 224
     fd6:	68 f1       	brcs	.+90     	; 0x1032 <__addsf3x+0x98>
     fd8:	1a 16       	cp	r1, r26
     fda:	f0 40       	sbci	r31, 0x00	; 0
     fdc:	a2 2f       	mov	r26, r18
     fde:	23 2f       	mov	r18, r19
     fe0:	34 2f       	mov	r19, r20
     fe2:	44 27       	eor	r20, r20
     fe4:	58 5f       	subi	r21, 0xF8	; 248
     fe6:	f3 cf       	rjmp	.-26     	; 0xfce <__addsf3x+0x34>
     fe8:	46 95       	lsr	r20
     fea:	37 95       	ror	r19
     fec:	27 95       	ror	r18
     fee:	a7 95       	ror	r26
     ff0:	f0 40       	sbci	r31, 0x00	; 0
     ff2:	53 95       	inc	r21
     ff4:	c9 f7       	brne	.-14     	; 0xfe8 <__addsf3x+0x4e>
     ff6:	7e f4       	brtc	.+30     	; 0x1016 <__addsf3x+0x7c>
     ff8:	1f 16       	cp	r1, r31
     ffa:	ba 0b       	sbc	r27, r26
     ffc:	62 0b       	sbc	r22, r18
     ffe:	73 0b       	sbc	r23, r19
    1000:	84 0b       	sbc	r24, r20
    1002:	ba f0       	brmi	.+46     	; 0x1032 <__addsf3x+0x98>
    1004:	91 50       	subi	r25, 0x01	; 1
    1006:	a1 f0       	breq	.+40     	; 0x1030 <__addsf3x+0x96>
    1008:	ff 0f       	add	r31, r31
    100a:	bb 1f       	adc	r27, r27
    100c:	66 1f       	adc	r22, r22
    100e:	77 1f       	adc	r23, r23
    1010:	88 1f       	adc	r24, r24
    1012:	c2 f7       	brpl	.-16     	; 0x1004 <__addsf3x+0x6a>
    1014:	0e c0       	rjmp	.+28     	; 0x1032 <__addsf3x+0x98>
    1016:	ba 0f       	add	r27, r26
    1018:	62 1f       	adc	r22, r18
    101a:	73 1f       	adc	r23, r19
    101c:	84 1f       	adc	r24, r20
    101e:	48 f4       	brcc	.+18     	; 0x1032 <__addsf3x+0x98>
    1020:	87 95       	ror	r24
    1022:	77 95       	ror	r23
    1024:	67 95       	ror	r22
    1026:	b7 95       	ror	r27
    1028:	f7 95       	ror	r31
    102a:	9e 3f       	cpi	r25, 0xFE	; 254
    102c:	08 f0       	brcs	.+2      	; 0x1030 <__addsf3x+0x96>
    102e:	b3 cf       	rjmp	.-154    	; 0xf96 <__addsf3+0x1e>
    1030:	93 95       	inc	r25
    1032:	88 0f       	add	r24, r24
    1034:	08 f0       	brcs	.+2      	; 0x1038 <__addsf3x+0x9e>
    1036:	99 27       	eor	r25, r25
    1038:	ee 0f       	add	r30, r30
    103a:	97 95       	ror	r25
    103c:	87 95       	ror	r24
    103e:	08 95       	ret

00001040 <__cmpsf2>:
    1040:	71 d0       	rcall	.+226    	; 0x1124 <__fp_cmp>
    1042:	08 f4       	brcc	.+2      	; 0x1046 <__cmpsf2+0x6>
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	08 95       	ret

00001048 <__fixsfsi>:
    1048:	04 d0       	rcall	.+8      	; 0x1052 <__fixunssfsi>
    104a:	68 94       	set
    104c:	b1 11       	cpse	r27, r1
    104e:	d9 c0       	rjmp	.+434    	; 0x1202 <__fp_szero>
    1050:	08 95       	ret

00001052 <__fixunssfsi>:
    1052:	bc d0       	rcall	.+376    	; 0x11cc <__fp_splitA>
    1054:	88 f0       	brcs	.+34     	; 0x1078 <__fixunssfsi+0x26>
    1056:	9f 57       	subi	r25, 0x7F	; 127
    1058:	90 f0       	brcs	.+36     	; 0x107e <__fixunssfsi+0x2c>
    105a:	b9 2f       	mov	r27, r25
    105c:	99 27       	eor	r25, r25
    105e:	b7 51       	subi	r27, 0x17	; 23
    1060:	a0 f0       	brcs	.+40     	; 0x108a <__fixunssfsi+0x38>
    1062:	d1 f0       	breq	.+52     	; 0x1098 <__fixunssfsi+0x46>
    1064:	66 0f       	add	r22, r22
    1066:	77 1f       	adc	r23, r23
    1068:	88 1f       	adc	r24, r24
    106a:	99 1f       	adc	r25, r25
    106c:	1a f0       	brmi	.+6      	; 0x1074 <__fixunssfsi+0x22>
    106e:	ba 95       	dec	r27
    1070:	c9 f7       	brne	.-14     	; 0x1064 <__fixunssfsi+0x12>
    1072:	12 c0       	rjmp	.+36     	; 0x1098 <__fixunssfsi+0x46>
    1074:	b1 30       	cpi	r27, 0x01	; 1
    1076:	81 f0       	breq	.+32     	; 0x1098 <__fixunssfsi+0x46>
    1078:	c3 d0       	rcall	.+390    	; 0x1200 <__fp_zero>
    107a:	b1 e0       	ldi	r27, 0x01	; 1
    107c:	08 95       	ret
    107e:	c0 c0       	rjmp	.+384    	; 0x1200 <__fp_zero>
    1080:	67 2f       	mov	r22, r23
    1082:	78 2f       	mov	r23, r24
    1084:	88 27       	eor	r24, r24
    1086:	b8 5f       	subi	r27, 0xF8	; 248
    1088:	39 f0       	breq	.+14     	; 0x1098 <__fixunssfsi+0x46>
    108a:	b9 3f       	cpi	r27, 0xF9	; 249
    108c:	cc f3       	brlt	.-14     	; 0x1080 <__fixunssfsi+0x2e>
    108e:	86 95       	lsr	r24
    1090:	77 95       	ror	r23
    1092:	67 95       	ror	r22
    1094:	b3 95       	inc	r27
    1096:	d9 f7       	brne	.-10     	; 0x108e <__fixunssfsi+0x3c>
    1098:	3e f4       	brtc	.+14     	; 0x10a8 <__fixunssfsi+0x56>
    109a:	90 95       	com	r25
    109c:	80 95       	com	r24
    109e:	70 95       	com	r23
    10a0:	61 95       	neg	r22
    10a2:	7f 4f       	sbci	r23, 0xFF	; 255
    10a4:	8f 4f       	sbci	r24, 0xFF	; 255
    10a6:	9f 4f       	sbci	r25, 0xFF	; 255
    10a8:	08 95       	ret

000010aa <__floatunsisf>:
    10aa:	e8 94       	clt
    10ac:	09 c0       	rjmp	.+18     	; 0x10c0 <__floatsisf+0x12>

000010ae <__floatsisf>:
    10ae:	97 fb       	bst	r25, 7
    10b0:	3e f4       	brtc	.+14     	; 0x10c0 <__floatsisf+0x12>
    10b2:	90 95       	com	r25
    10b4:	80 95       	com	r24
    10b6:	70 95       	com	r23
    10b8:	61 95       	neg	r22
    10ba:	7f 4f       	sbci	r23, 0xFF	; 255
    10bc:	8f 4f       	sbci	r24, 0xFF	; 255
    10be:	9f 4f       	sbci	r25, 0xFF	; 255
    10c0:	99 23       	and	r25, r25
    10c2:	a9 f0       	breq	.+42     	; 0x10ee <__floatsisf+0x40>
    10c4:	f9 2f       	mov	r31, r25
    10c6:	96 e9       	ldi	r25, 0x96	; 150
    10c8:	bb 27       	eor	r27, r27
    10ca:	93 95       	inc	r25
    10cc:	f6 95       	lsr	r31
    10ce:	87 95       	ror	r24
    10d0:	77 95       	ror	r23
    10d2:	67 95       	ror	r22
    10d4:	b7 95       	ror	r27
    10d6:	f1 11       	cpse	r31, r1
    10d8:	f8 cf       	rjmp	.-16     	; 0x10ca <__floatsisf+0x1c>
    10da:	fa f4       	brpl	.+62     	; 0x111a <__floatsisf+0x6c>
    10dc:	bb 0f       	add	r27, r27
    10de:	11 f4       	brne	.+4      	; 0x10e4 <__floatsisf+0x36>
    10e0:	60 ff       	sbrs	r22, 0
    10e2:	1b c0       	rjmp	.+54     	; 0x111a <__floatsisf+0x6c>
    10e4:	6f 5f       	subi	r22, 0xFF	; 255
    10e6:	7f 4f       	sbci	r23, 0xFF	; 255
    10e8:	8f 4f       	sbci	r24, 0xFF	; 255
    10ea:	9f 4f       	sbci	r25, 0xFF	; 255
    10ec:	16 c0       	rjmp	.+44     	; 0x111a <__floatsisf+0x6c>
    10ee:	88 23       	and	r24, r24
    10f0:	11 f0       	breq	.+4      	; 0x10f6 <__floatsisf+0x48>
    10f2:	96 e9       	ldi	r25, 0x96	; 150
    10f4:	11 c0       	rjmp	.+34     	; 0x1118 <__floatsisf+0x6a>
    10f6:	77 23       	and	r23, r23
    10f8:	21 f0       	breq	.+8      	; 0x1102 <__floatsisf+0x54>
    10fa:	9e e8       	ldi	r25, 0x8E	; 142
    10fc:	87 2f       	mov	r24, r23
    10fe:	76 2f       	mov	r23, r22
    1100:	05 c0       	rjmp	.+10     	; 0x110c <__floatsisf+0x5e>
    1102:	66 23       	and	r22, r22
    1104:	71 f0       	breq	.+28     	; 0x1122 <__floatsisf+0x74>
    1106:	96 e8       	ldi	r25, 0x86	; 134
    1108:	86 2f       	mov	r24, r22
    110a:	70 e0       	ldi	r23, 0x00	; 0
    110c:	60 e0       	ldi	r22, 0x00	; 0
    110e:	2a f0       	brmi	.+10     	; 0x111a <__floatsisf+0x6c>
    1110:	9a 95       	dec	r25
    1112:	66 0f       	add	r22, r22
    1114:	77 1f       	adc	r23, r23
    1116:	88 1f       	adc	r24, r24
    1118:	da f7       	brpl	.-10     	; 0x1110 <__floatsisf+0x62>
    111a:	88 0f       	add	r24, r24
    111c:	96 95       	lsr	r25
    111e:	87 95       	ror	r24
    1120:	97 f9       	bld	r25, 7
    1122:	08 95       	ret

00001124 <__fp_cmp>:
    1124:	99 0f       	add	r25, r25
    1126:	00 08       	sbc	r0, r0
    1128:	55 0f       	add	r21, r21
    112a:	aa 0b       	sbc	r26, r26
    112c:	e0 e8       	ldi	r30, 0x80	; 128
    112e:	fe ef       	ldi	r31, 0xFE	; 254
    1130:	16 16       	cp	r1, r22
    1132:	17 06       	cpc	r1, r23
    1134:	e8 07       	cpc	r30, r24
    1136:	f9 07       	cpc	r31, r25
    1138:	c0 f0       	brcs	.+48     	; 0x116a <__fp_cmp+0x46>
    113a:	12 16       	cp	r1, r18
    113c:	13 06       	cpc	r1, r19
    113e:	e4 07       	cpc	r30, r20
    1140:	f5 07       	cpc	r31, r21
    1142:	98 f0       	brcs	.+38     	; 0x116a <__fp_cmp+0x46>
    1144:	62 1b       	sub	r22, r18
    1146:	73 0b       	sbc	r23, r19
    1148:	84 0b       	sbc	r24, r20
    114a:	95 0b       	sbc	r25, r21
    114c:	39 f4       	brne	.+14     	; 0x115c <__fp_cmp+0x38>
    114e:	0a 26       	eor	r0, r26
    1150:	61 f0       	breq	.+24     	; 0x116a <__fp_cmp+0x46>
    1152:	23 2b       	or	r18, r19
    1154:	24 2b       	or	r18, r20
    1156:	25 2b       	or	r18, r21
    1158:	21 f4       	brne	.+8      	; 0x1162 <__fp_cmp+0x3e>
    115a:	08 95       	ret
    115c:	0a 26       	eor	r0, r26
    115e:	09 f4       	brne	.+2      	; 0x1162 <__fp_cmp+0x3e>
    1160:	a1 40       	sbci	r26, 0x01	; 1
    1162:	a6 95       	lsr	r26
    1164:	8f ef       	ldi	r24, 0xFF	; 255
    1166:	81 1d       	adc	r24, r1
    1168:	81 1d       	adc	r24, r1
    116a:	08 95       	ret

0000116c <__fp_inf>:
    116c:	97 f9       	bld	r25, 7
    116e:	9f 67       	ori	r25, 0x7F	; 127
    1170:	80 e8       	ldi	r24, 0x80	; 128
    1172:	70 e0       	ldi	r23, 0x00	; 0
    1174:	60 e0       	ldi	r22, 0x00	; 0
    1176:	08 95       	ret

00001178 <__fp_nan>:
    1178:	9f ef       	ldi	r25, 0xFF	; 255
    117a:	80 ec       	ldi	r24, 0xC0	; 192
    117c:	08 95       	ret

0000117e <__fp_pscA>:
    117e:	00 24       	eor	r0, r0
    1180:	0a 94       	dec	r0
    1182:	16 16       	cp	r1, r22
    1184:	17 06       	cpc	r1, r23
    1186:	18 06       	cpc	r1, r24
    1188:	09 06       	cpc	r0, r25
    118a:	08 95       	ret

0000118c <__fp_pscB>:
    118c:	00 24       	eor	r0, r0
    118e:	0a 94       	dec	r0
    1190:	12 16       	cp	r1, r18
    1192:	13 06       	cpc	r1, r19
    1194:	14 06       	cpc	r1, r20
    1196:	05 06       	cpc	r0, r21
    1198:	08 95       	ret

0000119a <__fp_round>:
    119a:	09 2e       	mov	r0, r25
    119c:	03 94       	inc	r0
    119e:	00 0c       	add	r0, r0
    11a0:	11 f4       	brne	.+4      	; 0x11a6 <__fp_round+0xc>
    11a2:	88 23       	and	r24, r24
    11a4:	52 f0       	brmi	.+20     	; 0x11ba <__fp_round+0x20>
    11a6:	bb 0f       	add	r27, r27
    11a8:	40 f4       	brcc	.+16     	; 0x11ba <__fp_round+0x20>
    11aa:	bf 2b       	or	r27, r31
    11ac:	11 f4       	brne	.+4      	; 0x11b2 <__fp_round+0x18>
    11ae:	60 ff       	sbrs	r22, 0
    11b0:	04 c0       	rjmp	.+8      	; 0x11ba <__fp_round+0x20>
    11b2:	6f 5f       	subi	r22, 0xFF	; 255
    11b4:	7f 4f       	sbci	r23, 0xFF	; 255
    11b6:	8f 4f       	sbci	r24, 0xFF	; 255
    11b8:	9f 4f       	sbci	r25, 0xFF	; 255
    11ba:	08 95       	ret

000011bc <__fp_split3>:
    11bc:	57 fd       	sbrc	r21, 7
    11be:	90 58       	subi	r25, 0x80	; 128
    11c0:	44 0f       	add	r20, r20
    11c2:	55 1f       	adc	r21, r21
    11c4:	59 f0       	breq	.+22     	; 0x11dc <__fp_splitA+0x10>
    11c6:	5f 3f       	cpi	r21, 0xFF	; 255
    11c8:	71 f0       	breq	.+28     	; 0x11e6 <__fp_splitA+0x1a>
    11ca:	47 95       	ror	r20

000011cc <__fp_splitA>:
    11cc:	88 0f       	add	r24, r24
    11ce:	97 fb       	bst	r25, 7
    11d0:	99 1f       	adc	r25, r25
    11d2:	61 f0       	breq	.+24     	; 0x11ec <__fp_splitA+0x20>
    11d4:	9f 3f       	cpi	r25, 0xFF	; 255
    11d6:	79 f0       	breq	.+30     	; 0x11f6 <__fp_splitA+0x2a>
    11d8:	87 95       	ror	r24
    11da:	08 95       	ret
    11dc:	12 16       	cp	r1, r18
    11de:	13 06       	cpc	r1, r19
    11e0:	14 06       	cpc	r1, r20
    11e2:	55 1f       	adc	r21, r21
    11e4:	f2 cf       	rjmp	.-28     	; 0x11ca <__fp_split3+0xe>
    11e6:	46 95       	lsr	r20
    11e8:	f1 df       	rcall	.-30     	; 0x11cc <__fp_splitA>
    11ea:	08 c0       	rjmp	.+16     	; 0x11fc <__fp_splitA+0x30>
    11ec:	16 16       	cp	r1, r22
    11ee:	17 06       	cpc	r1, r23
    11f0:	18 06       	cpc	r1, r24
    11f2:	99 1f       	adc	r25, r25
    11f4:	f1 cf       	rjmp	.-30     	; 0x11d8 <__fp_splitA+0xc>
    11f6:	86 95       	lsr	r24
    11f8:	71 05       	cpc	r23, r1
    11fa:	61 05       	cpc	r22, r1
    11fc:	08 94       	sec
    11fe:	08 95       	ret

00001200 <__fp_zero>:
    1200:	e8 94       	clt

00001202 <__fp_szero>:
    1202:	bb 27       	eor	r27, r27
    1204:	66 27       	eor	r22, r22
    1206:	77 27       	eor	r23, r23
    1208:	cb 01       	movw	r24, r22
    120a:	97 f9       	bld	r25, 7
    120c:	08 95       	ret

0000120e <__gesf2>:
    120e:	8a df       	rcall	.-236    	; 0x1124 <__fp_cmp>
    1210:	08 f4       	brcc	.+2      	; 0x1214 <__gesf2+0x6>
    1212:	8f ef       	ldi	r24, 0xFF	; 255
    1214:	08 95       	ret

00001216 <__mulsf3>:
    1216:	0b d0       	rcall	.+22     	; 0x122e <__mulsf3x>
    1218:	c0 cf       	rjmp	.-128    	; 0x119a <__fp_round>
    121a:	b1 df       	rcall	.-158    	; 0x117e <__fp_pscA>
    121c:	28 f0       	brcs	.+10     	; 0x1228 <__mulsf3+0x12>
    121e:	b6 df       	rcall	.-148    	; 0x118c <__fp_pscB>
    1220:	18 f0       	brcs	.+6      	; 0x1228 <__mulsf3+0x12>
    1222:	95 23       	and	r25, r21
    1224:	09 f0       	breq	.+2      	; 0x1228 <__mulsf3+0x12>
    1226:	a2 cf       	rjmp	.-188    	; 0x116c <__fp_inf>
    1228:	a7 cf       	rjmp	.-178    	; 0x1178 <__fp_nan>
    122a:	11 24       	eor	r1, r1
    122c:	ea cf       	rjmp	.-44     	; 0x1202 <__fp_szero>

0000122e <__mulsf3x>:
    122e:	c6 df       	rcall	.-116    	; 0x11bc <__fp_split3>
    1230:	a0 f3       	brcs	.-24     	; 0x121a <__mulsf3+0x4>

00001232 <__mulsf3_pse>:
    1232:	95 9f       	mul	r25, r21
    1234:	d1 f3       	breq	.-12     	; 0x122a <__mulsf3+0x14>
    1236:	95 0f       	add	r25, r21
    1238:	50 e0       	ldi	r21, 0x00	; 0
    123a:	55 1f       	adc	r21, r21
    123c:	62 9f       	mul	r22, r18
    123e:	f0 01       	movw	r30, r0
    1240:	72 9f       	mul	r23, r18
    1242:	bb 27       	eor	r27, r27
    1244:	f0 0d       	add	r31, r0
    1246:	b1 1d       	adc	r27, r1
    1248:	63 9f       	mul	r22, r19
    124a:	aa 27       	eor	r26, r26
    124c:	f0 0d       	add	r31, r0
    124e:	b1 1d       	adc	r27, r1
    1250:	aa 1f       	adc	r26, r26
    1252:	64 9f       	mul	r22, r20
    1254:	66 27       	eor	r22, r22
    1256:	b0 0d       	add	r27, r0
    1258:	a1 1d       	adc	r26, r1
    125a:	66 1f       	adc	r22, r22
    125c:	82 9f       	mul	r24, r18
    125e:	22 27       	eor	r18, r18
    1260:	b0 0d       	add	r27, r0
    1262:	a1 1d       	adc	r26, r1
    1264:	62 1f       	adc	r22, r18
    1266:	73 9f       	mul	r23, r19
    1268:	b0 0d       	add	r27, r0
    126a:	a1 1d       	adc	r26, r1
    126c:	62 1f       	adc	r22, r18
    126e:	83 9f       	mul	r24, r19
    1270:	a0 0d       	add	r26, r0
    1272:	61 1d       	adc	r22, r1
    1274:	22 1f       	adc	r18, r18
    1276:	74 9f       	mul	r23, r20
    1278:	33 27       	eor	r19, r19
    127a:	a0 0d       	add	r26, r0
    127c:	61 1d       	adc	r22, r1
    127e:	23 1f       	adc	r18, r19
    1280:	84 9f       	mul	r24, r20
    1282:	60 0d       	add	r22, r0
    1284:	21 1d       	adc	r18, r1
    1286:	82 2f       	mov	r24, r18
    1288:	76 2f       	mov	r23, r22
    128a:	6a 2f       	mov	r22, r26
    128c:	11 24       	eor	r1, r1
    128e:	9f 57       	subi	r25, 0x7F	; 127
    1290:	50 40       	sbci	r21, 0x00	; 0
    1292:	8a f0       	brmi	.+34     	; 0x12b6 <__mulsf3_pse+0x84>
    1294:	e1 f0       	breq	.+56     	; 0x12ce <__mulsf3_pse+0x9c>
    1296:	88 23       	and	r24, r24
    1298:	4a f0       	brmi	.+18     	; 0x12ac <__mulsf3_pse+0x7a>
    129a:	ee 0f       	add	r30, r30
    129c:	ff 1f       	adc	r31, r31
    129e:	bb 1f       	adc	r27, r27
    12a0:	66 1f       	adc	r22, r22
    12a2:	77 1f       	adc	r23, r23
    12a4:	88 1f       	adc	r24, r24
    12a6:	91 50       	subi	r25, 0x01	; 1
    12a8:	50 40       	sbci	r21, 0x00	; 0
    12aa:	a9 f7       	brne	.-22     	; 0x1296 <__mulsf3_pse+0x64>
    12ac:	9e 3f       	cpi	r25, 0xFE	; 254
    12ae:	51 05       	cpc	r21, r1
    12b0:	70 f0       	brcs	.+28     	; 0x12ce <__mulsf3_pse+0x9c>
    12b2:	5c cf       	rjmp	.-328    	; 0x116c <__fp_inf>
    12b4:	a6 cf       	rjmp	.-180    	; 0x1202 <__fp_szero>
    12b6:	5f 3f       	cpi	r21, 0xFF	; 255
    12b8:	ec f3       	brlt	.-6      	; 0x12b4 <__mulsf3_pse+0x82>
    12ba:	98 3e       	cpi	r25, 0xE8	; 232
    12bc:	dc f3       	brlt	.-10     	; 0x12b4 <__mulsf3_pse+0x82>
    12be:	86 95       	lsr	r24
    12c0:	77 95       	ror	r23
    12c2:	67 95       	ror	r22
    12c4:	b7 95       	ror	r27
    12c6:	f7 95       	ror	r31
    12c8:	e7 95       	ror	r30
    12ca:	9f 5f       	subi	r25, 0xFF	; 255
    12cc:	c1 f7       	brne	.-16     	; 0x12be <__mulsf3_pse+0x8c>
    12ce:	fe 2b       	or	r31, r30
    12d0:	88 0f       	add	r24, r24
    12d2:	91 1d       	adc	r25, r1
    12d4:	96 95       	lsr	r25
    12d6:	87 95       	ror	r24
    12d8:	97 f9       	bld	r25, 7
    12da:	08 95       	ret

000012dc <__mulsi3>:
    12dc:	62 9f       	mul	r22, r18
    12de:	d0 01       	movw	r26, r0
    12e0:	73 9f       	mul	r23, r19
    12e2:	f0 01       	movw	r30, r0
    12e4:	82 9f       	mul	r24, r18
    12e6:	e0 0d       	add	r30, r0
    12e8:	f1 1d       	adc	r31, r1
    12ea:	64 9f       	mul	r22, r20
    12ec:	e0 0d       	add	r30, r0
    12ee:	f1 1d       	adc	r31, r1
    12f0:	92 9f       	mul	r25, r18
    12f2:	f0 0d       	add	r31, r0
    12f4:	83 9f       	mul	r24, r19
    12f6:	f0 0d       	add	r31, r0
    12f8:	74 9f       	mul	r23, r20
    12fa:	f0 0d       	add	r31, r0
    12fc:	65 9f       	mul	r22, r21
    12fe:	f0 0d       	add	r31, r0
    1300:	99 27       	eor	r25, r25
    1302:	72 9f       	mul	r23, r18
    1304:	b0 0d       	add	r27, r0
    1306:	e1 1d       	adc	r30, r1
    1308:	f9 1f       	adc	r31, r25
    130a:	63 9f       	mul	r22, r19
    130c:	b0 0d       	add	r27, r0
    130e:	e1 1d       	adc	r30, r1
    1310:	f9 1f       	adc	r31, r25
    1312:	bd 01       	movw	r22, r26
    1314:	cf 01       	movw	r24, r30
    1316:	11 24       	eor	r1, r1
    1318:	08 95       	ret

0000131a <__udivmodqi4>:
    131a:	99 1b       	sub	r25, r25
    131c:	79 e0       	ldi	r23, 0x09	; 9
    131e:	04 c0       	rjmp	.+8      	; 0x1328 <__udivmodqi4_ep>

00001320 <__udivmodqi4_loop>:
    1320:	99 1f       	adc	r25, r25
    1322:	96 17       	cp	r25, r22
    1324:	08 f0       	brcs	.+2      	; 0x1328 <__udivmodqi4_ep>
    1326:	96 1b       	sub	r25, r22

00001328 <__udivmodqi4_ep>:
    1328:	88 1f       	adc	r24, r24
    132a:	7a 95       	dec	r23
    132c:	c9 f7       	brne	.-14     	; 0x1320 <__udivmodqi4_loop>
    132e:	80 95       	com	r24
    1330:	08 95       	ret

00001332 <__divmodsi4>:
    1332:	97 fb       	bst	r25, 7
    1334:	09 2e       	mov	r0, r25
    1336:	05 26       	eor	r0, r21
    1338:	0e d0       	rcall	.+28     	; 0x1356 <__divmodsi4_neg1>
    133a:	57 fd       	sbrc	r21, 7
    133c:	04 d0       	rcall	.+8      	; 0x1346 <__divmodsi4_neg2>
    133e:	14 d0       	rcall	.+40     	; 0x1368 <__udivmodsi4>
    1340:	0a d0       	rcall	.+20     	; 0x1356 <__divmodsi4_neg1>
    1342:	00 1c       	adc	r0, r0
    1344:	38 f4       	brcc	.+14     	; 0x1354 <__divmodsi4_exit>

00001346 <__divmodsi4_neg2>:
    1346:	50 95       	com	r21
    1348:	40 95       	com	r20
    134a:	30 95       	com	r19
    134c:	21 95       	neg	r18
    134e:	3f 4f       	sbci	r19, 0xFF	; 255
    1350:	4f 4f       	sbci	r20, 0xFF	; 255
    1352:	5f 4f       	sbci	r21, 0xFF	; 255

00001354 <__divmodsi4_exit>:
    1354:	08 95       	ret

00001356 <__divmodsi4_neg1>:
    1356:	f6 f7       	brtc	.-4      	; 0x1354 <__divmodsi4_exit>
    1358:	90 95       	com	r25
    135a:	80 95       	com	r24
    135c:	70 95       	com	r23
    135e:	61 95       	neg	r22
    1360:	7f 4f       	sbci	r23, 0xFF	; 255
    1362:	8f 4f       	sbci	r24, 0xFF	; 255
    1364:	9f 4f       	sbci	r25, 0xFF	; 255
    1366:	08 95       	ret

00001368 <__udivmodsi4>:
    1368:	a1 e2       	ldi	r26, 0x21	; 33
    136a:	1a 2e       	mov	r1, r26
    136c:	aa 1b       	sub	r26, r26
    136e:	bb 1b       	sub	r27, r27
    1370:	fd 01       	movw	r30, r26
    1372:	0d c0       	rjmp	.+26     	; 0x138e <__udivmodsi4_ep>

00001374 <__udivmodsi4_loop>:
    1374:	aa 1f       	adc	r26, r26
    1376:	bb 1f       	adc	r27, r27
    1378:	ee 1f       	adc	r30, r30
    137a:	ff 1f       	adc	r31, r31
    137c:	a2 17       	cp	r26, r18
    137e:	b3 07       	cpc	r27, r19
    1380:	e4 07       	cpc	r30, r20
    1382:	f5 07       	cpc	r31, r21
    1384:	20 f0       	brcs	.+8      	; 0x138e <__udivmodsi4_ep>
    1386:	a2 1b       	sub	r26, r18
    1388:	b3 0b       	sbc	r27, r19
    138a:	e4 0b       	sbc	r30, r20
    138c:	f5 0b       	sbc	r31, r21

0000138e <__udivmodsi4_ep>:
    138e:	66 1f       	adc	r22, r22
    1390:	77 1f       	adc	r23, r23
    1392:	88 1f       	adc	r24, r24
    1394:	99 1f       	adc	r25, r25
    1396:	1a 94       	dec	r1
    1398:	69 f7       	brne	.-38     	; 0x1374 <__udivmodsi4_loop>
    139a:	60 95       	com	r22
    139c:	70 95       	com	r23
    139e:	80 95       	com	r24
    13a0:	90 95       	com	r25
    13a2:	9b 01       	movw	r18, r22
    13a4:	ac 01       	movw	r20, r24
    13a6:	bd 01       	movw	r22, r26
    13a8:	cf 01       	movw	r24, r30
    13aa:	08 95       	ret

000013ac <_exit>:
    13ac:	f8 94       	cli

000013ae <__stop_program>:
    13ae:	ff cf       	rjmp	.-2      	; 0x13ae <__stop_program>
