my_first_fpga/**
my_stopwatch/**
!my_stopwatch/*.v
!my_stopwatch/report
sc_computer_test/*
!sc_computer_test/report
!sc_computer_test/my_sc_computer
sc_computer_test/my_sc_computer/*
!sc_computer_test/my_sc_computer/source
sc_computer_test/my_sc_computer/source/*.bak
pipeline_computer/*