

================================================================
== Vivado HLS Report for 'max_pool_1chan'
================================================================
* Date:           Tue Dec  3 11:19:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.220|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1009|  1009|  1009|  1009|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  1008|  1008|        72|          -|          -|    14|    no    |
        | + col    |    70|    70|         5|          -|          -|    14|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     495|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     104|
|Register         |        -|      -|     228|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     228|     599|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_309_p2      |     +    |      0|  0|  15|           5|           2|
    |j_5_fu_303_p2      |     +    |      0|  0|  15|           2|           5|
    |tmp_47_fu_263_p2   |     +    |      0|  0|  18|          11|          11|
    |tmp_48_fu_273_p2   |     +    |      0|  0|  18|          11|          11|
    |tmp_49_fu_288_p2   |     +    |      0|  0|  18|          11|          11|
    |tmp_50_fu_298_p2   |     +    |      0|  0|  18|          11|          11|
    |tmp_52_fu_425_p2   |     +    |      0|  0|   8|           9|           9|
    |x_1_fu_448_p2      |     +    |      0|  0|  39|           1|          32|
    |y_1_fu_436_p2      |     +    |      0|  0|  39|           1|          32|
    |tmp_43_fu_211_p2   |     -    |      0|  0|  18|          11|          11|
    |tmp_46_fu_247_p2   |     -    |      0|  0|  18|          11|          11|
    |tmp_51_fu_419_p2   |     -    |      0|  0|   8|           9|           9|
    |tmp_23_fu_253_p2   |   icmp   |      0|  0|  11|           5|           4|
    |tmp_28_fu_327_p2   |   icmp   |      0|  0|  24|          48|          48|
    |tmp_30_fu_352_p2   |   icmp   |      0|  0|  24|          48|          48|
    |tmp_32_fu_372_p2   |   icmp   |      0|  0|  24|          48|          48|
    |tmp_34_fu_442_p2   |   icmp   |      0|  0|  18|          32|           4|
    |tmp_fu_181_p2      |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1    |    or    |      0|  0|   2|           1|           1|
    |tmp_21_fu_217_p2   |    or    |      0|  0|   5|           5|           1|
    |tmp_25_fu_278_p2   |    or    |      0|  0|   5|           5|           1|
    |max_V_8_fu_337_p3  |  select  |      0|  0|  25|           1|          25|
    |max_V_9_fu_358_p3  |  select  |      0|  0|  25|           1|          25|
    |out_image_V_d0     |  select  |      0|  0|  25|           1|          25|
    |p_s_fu_462_p3      |  select  |      0|  0|  32|           1|           1|
    |p_x_1_fu_454_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 495|         295|         422|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  33|          8|    1|          8|
    |ap_done              |   9|          2|    1|          2|
    |i_reg_120            |   9|          2|    5|         10|
    |in_image_V_address0  |  13|          3|   10|         30|
    |in_image_V_address1  |  13|          3|   10|         30|
    |j_reg_132            |   9|          2|    5|         10|
    |x_fu_62              |   9|          2|   32|         64|
    |y_fu_58              |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 104|         24|   96|        218|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   7|   0|    7|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |i_reg_120        |   5|   0|    5|          0|
    |j_5_reg_532      |   5|   0|    5|          0|
    |j_reg_132        |   5|   0|    5|          0|
    |max_V_8_reg_557  |  25|   0|   25|          0|
    |max_V_9_reg_567  |  25|   0|   25|          0|
    |reg_163          |  25|   0|   25|          0|
    |reg_167          |  25|   0|   25|          0|
    |tmp_28_reg_547   |   1|   0|    1|          0|
    |tmp_30_reg_562   |   1|   0|    1|          0|
    |tmp_32_reg_572   |   1|   0|    1|          0|
    |tmp_43_reg_497   |   9|   0|   11|          2|
    |tmp_46_reg_503   |   8|   0|   11|          3|
    |tmp_48_reg_517   |  11|   0|   11|          0|
    |tmp_50_reg_527   |  10|   0|   11|          1|
    |x_fu_62          |  32|   0|   32|          0|
    |y_fu_58          |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 228|   0|  234|          6|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_start              |  in |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_done               | out |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_idle               | out |    1| ap_ctrl_hs | max_pool_1chan | return value |
|ap_ready              | out |    1| ap_ctrl_hs | max_pool_1chan | return value |
|in_image_V_address0   | out |   10|  ap_memory |   in_image_V   |     array    |
|in_image_V_ce0        | out |    1|  ap_memory |   in_image_V   |     array    |
|in_image_V_q0         |  in |   48|  ap_memory |   in_image_V   |     array    |
|in_image_V_address1   | out |   10|  ap_memory |   in_image_V   |     array    |
|in_image_V_ce1        | out |    1|  ap_memory |   in_image_V   |     array    |
|in_image_V_q1         |  in |   48|  ap_memory |   in_image_V   |     array    |
|out_image_V_address0  | out |    8|  ap_memory |   out_image_V  |     array    |
|out_image_V_ce0       | out |    1|  ap_memory |   out_image_V  |     array    |
|out_image_V_we0       | out |    1|  ap_memory |   out_image_V  |     array    |
|out_image_V_d0        | out |   25|  ap_memory |   out_image_V  |     array    |
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (tmp_23)
	2  / (!tmp_23)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32"   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "store i32 0, i32* %x"   --->   Operation 10 'store' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "store i32 0, i32* %y"   --->   Operation 11 'store' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:269]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_5, %4 ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%tmp = icmp ult i5 %i, -4" [../src/CNN_final.cpp:269]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %5" [../src/CNN_final.cpp:269]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:270]   --->   Operation 17 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:270]   --->   Operation 18 'specregionbegin' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [../src/CNN_final.cpp:269]   --->   Operation 19 'bitconcatenate' 'tmp_41' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_41 to i11" [../src/CNN_final.cpp:269]   --->   Operation 20 'zext' 'p_shl2_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_42 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)" [../src/CNN_final.cpp:269]   --->   Operation 21 'bitconcatenate' 'tmp_42' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %tmp_42 to i11" [../src/CNN_final.cpp:276]   --->   Operation 22 'zext' 'p_shl3_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "%tmp_43 = sub i11 %p_shl2_cast, %p_shl3_cast" [../src/CNN_final.cpp:276]   --->   Operation 23 'sub' 'tmp_43' <Predicate = (tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_21 = or i5 %i, 1" [../src/CNN_final.cpp:281]   --->   Operation 24 'or' 'tmp_21' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_21, i5 0)" [../src/CNN_final.cpp:281]   --->   Operation 25 'bitconcatenate' 'tmp_44' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_44 to i11" [../src/CNN_final.cpp:281]   --->   Operation 26 'zext' 'p_shl_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_45 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_21, i2 0)" [../src/CNN_final.cpp:281]   --->   Operation 27 'bitconcatenate' 'tmp_45' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_45 to i11" [../src/CNN_final.cpp:281]   --->   Operation 28 'zext' 'p_shl1_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "%tmp_46 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:281]   --->   Operation 29 'sub' 'tmp_46' <Predicate = (tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.87ns)   --->   "br label %3" [../src/CNN_final.cpp:271]   --->   Operation 30 'br' <Predicate = (tmp)> <Delay = 0.87>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:299]   --->   Operation 31 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %2 ], [ %j_5, %_ifconv ]"   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.88ns)   --->   "%tmp_23 = icmp ult i5 %j, -4" [../src/CNN_final.cpp:271]   --->   Operation 33 'icmp' 'tmp_23' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 34 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %_ifconv, label %4" [../src/CNN_final.cpp:271]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i5 %j to i11" [../src/CNN_final.cpp:276]   --->   Operation 36 'zext' 'tmp_24_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.35ns)   --->   "%tmp_47 = add i11 %tmp_24_cast, %tmp_43" [../src/CNN_final.cpp:276]   --->   Operation 37 'add' 'tmp_47' <Predicate = (tmp_23)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i11 %tmp_47 to i64" [../src/CNN_final.cpp:276]   --->   Operation 38 'sext' 'tmp_51_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [784 x i48]* %in_image_V, i64 0, i64 %tmp_51_cast" [../src/CNN_final.cpp:276]   --->   Operation 39 'getelementptr' 'in_image_V_addr' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.35ns)   --->   "%tmp_48 = add i11 %tmp_24_cast, %tmp_46" [../src/CNN_final.cpp:281]   --->   Operation 40 'add' 'tmp_48' <Predicate = (tmp_23)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/2] (2.26ns)   --->   "%p_Val2_s = load i48* %in_image_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 41 'load' 'p_Val2_s' <Predicate = (tmp_23)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_25 = or i5 %j, 1" [../src/CNN_final.cpp:278]   --->   Operation 42 'or' 'tmp_25' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i5 %tmp_25 to i11" [../src/CNN_final.cpp:278]   --->   Operation 43 'zext' 'tmp_26_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.35ns)   --->   "%tmp_49 = add i11 %tmp_26_cast, %tmp_43" [../src/CNN_final.cpp:278]   --->   Operation 44 'add' 'tmp_49' <Predicate = (tmp_23)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_53_cast = sext i11 %tmp_49 to i64" [../src/CNN_final.cpp:278]   --->   Operation 45 'sext' 'tmp_53_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in_image_V_addr_1 = getelementptr [784 x i48]* %in_image_V, i64 0, i64 %tmp_53_cast" [../src/CNN_final.cpp:278]   --->   Operation 46 'getelementptr' 'in_image_V_addr_1' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.35ns)   --->   "%tmp_50 = add i11 %tmp_26_cast, %tmp_46" [../src/CNN_final.cpp:284]   --->   Operation 47 'add' 'tmp_50' <Predicate = (tmp_23)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/2] (2.26ns)   --->   "%p_Val2_4 = load i48* %in_image_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 48 'load' 'p_Val2_4' <Predicate = (tmp_23)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 49 [1/1] (1.10ns)   --->   "%j_5 = add i5 2, %j" [../src/CNN_final.cpp:271]   --->   Operation 49 'add' 'j_5' <Predicate = (tmp_23)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_s)" [../src/CNN_final.cpp:298]   --->   Operation 50 'specregionend' 'empty_48' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.10ns)   --->   "%i_5 = add i5 %i, 2" [../src/CNN_final.cpp:269]   --->   Operation 51 'add' 'i_5' <Predicate = (!tmp_23)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:269]   --->   Operation 52 'br' <Predicate = (!tmp_23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i11 %tmp_48 to i64" [../src/CNN_final.cpp:281]   --->   Operation 53 'sext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%in_image_V_addr_2 = getelementptr [784 x i48]* %in_image_V, i64 0, i64 %tmp_52_cast" [../src/CNN_final.cpp:281]   --->   Operation 54 'getelementptr' 'in_image_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (2.26ns)   --->   "%p_Val2_s = load i48* %in_image_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 55 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%max_V_7 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_s, i32 23, i32 47)" [../src/CNN_final.cpp:276]   --->   Operation 56 'partselect' 'max_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.26ns)   --->   "%p_Val2_4 = load i48* %in_image_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 57 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_27 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %max_V_7, i23 0)" [../src/CNN_final.cpp:278]   --->   Operation 58 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.33ns)   --->   "%tmp_28 = icmp sgt i48 %p_Val2_4, %tmp_27" [../src/CNN_final.cpp:278]   --->   Operation 59 'icmp' 'tmp_28' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%max_V = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_4, i32 23, i32 47)" [../src/CNN_final.cpp:279]   --->   Operation 60 'partselect' 'max_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.26ns)   --->   "%p_Val2_6 = load i48* %in_image_V_addr_2, align 8" [../src/CNN_final.cpp:281]   --->   Operation 61 'load' 'p_Val2_6' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_54_cast = sext i11 %tmp_50 to i64" [../src/CNN_final.cpp:284]   --->   Operation 62 'sext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%in_image_V_addr_3 = getelementptr [784 x i48]* %in_image_V, i64 0, i64 %tmp_54_cast" [../src/CNN_final.cpp:284]   --->   Operation 63 'getelementptr' 'in_image_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.80ns)   --->   "%max_V_8 = select i1 %tmp_28, i25 %max_V, i25 %max_V_7" [../src/CNN_final.cpp:281]   --->   Operation 64 'select' 'max_V_8' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/2] (2.26ns)   --->   "%p_Val2_6 = load i48* %in_image_V_addr_2, align 8" [../src/CNN_final.cpp:281]   --->   Operation 65 'load' 'p_Val2_6' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_29 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %max_V_8, i23 0)" [../src/CNN_final.cpp:281]   --->   Operation 66 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.33ns)   --->   "%tmp_30 = icmp sgt i48 %p_Val2_6, %tmp_29" [../src/CNN_final.cpp:281]   --->   Operation 67 'icmp' 'tmp_30' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%max_V_1 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_6, i32 23, i32 47)" [../src/CNN_final.cpp:282]   --->   Operation 68 'partselect' 'max_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (2.26ns)   --->   "%p_Val2_8 = load i48* %in_image_V_addr_3, align 8" [../src/CNN_final.cpp:284]   --->   Operation 69 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 70 [1/1] (0.80ns)   --->   "%max_V_9 = select i1 %tmp_30, i25 %max_V_1, i25 %max_V_8" [../src/CNN_final.cpp:284]   --->   Operation 70 'select' 'max_V_9' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/2] (2.26ns)   --->   "%p_Val2_8 = load i48* %in_image_V_addr_3, align 8" [../src/CNN_final.cpp:284]   --->   Operation 71 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_31 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %max_V_9, i23 0)" [../src/CNN_final.cpp:284]   --->   Operation 72 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.33ns)   --->   "%tmp_32 = icmp sgt i48 %p_Val2_8, %tmp_31" [../src/CNN_final.cpp:284]   --->   Operation 73 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%max_V_2 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_8, i32 23, i32 47)" [../src/CNN_final.cpp:285]   --->   Operation 74 'partselect' 'max_V_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.22>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%y_load = load i32* %y" [../src/CNN_final.cpp:290]   --->   Operation 75 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [../src/CNN_final.cpp:294]   --->   Operation 76 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:272]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.80ns)   --->   "%max_V_6 = select i1 %tmp_32, i25 %max_V_2, i25 %max_V_9" [../src/CNN_final.cpp:284]   --->   Operation 78 'select' 'max_V_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %y_load to i9" [../src/CNN_final.cpp:290]   --->   Operation 79 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %x_load to i5" [../src/CNN_final.cpp:294]   --->   Operation 80 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_11, i4 0)" [../src/CNN_final.cpp:294]   --->   Operation 81 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %x_load to i8" [../src/CNN_final.cpp:294]   --->   Operation 82 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_12, i1 false)" [../src/CNN_final.cpp:288]   --->   Operation 83 'bitconcatenate' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_51 = sub i9 %p_shl4_cast, %p_shl5_cast" [../src/CNN_final.cpp:288]   --->   Operation 84 'sub' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (1.95ns) (root node of TernaryAdder)   --->   "%tmp_52 = add i9 %tmp_10, %tmp_51" [../src/CNN_final.cpp:288]   --->   Operation 85 'add' 'tmp_52' <Predicate = true> <Delay = 1.95> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_59_cast = sext i9 %tmp_52 to i64" [../src/CNN_final.cpp:288]   --->   Operation 86 'sext' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [196 x i25]* %out_image_V, i64 0, i64 %tmp_59_cast" [../src/CNN_final.cpp:288]   --->   Operation 87 'getelementptr' 'out_image_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.26ns)   --->   "store i25 %max_V_6, i25* %out_image_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_7 : Operation 89 [1/1] (1.51ns)   --->   "%y_1 = add i32 1, %y_load" [../src/CNN_final.cpp:290]   --->   Operation 89 'add' 'y_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.28ns)   --->   "%tmp_34 = icmp eq i32 %y_1, 14" [../src/CNN_final.cpp:291]   --->   Operation 90 'icmp' 'tmp_34' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.51ns)   --->   "%x_1 = add i32 1, %x_load" [../src/CNN_final.cpp:294]   --->   Operation 91 'add' 'x_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.49ns)   --->   "%p_x_1 = select i1 %tmp_34, i32 %x_1, i32 %x_load" [../src/CNN_final.cpp:291]   --->   Operation 92 'select' 'p_x_1' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.49ns)   --->   "%p_s = select i1 %tmp_34, i32 0, i32 %y_1" [../src/CNN_final.cpp:291]   --->   Operation 93 'select' 'p_s' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.87ns)   --->   "store i32 %p_x_1, i32* %x" [../src/CNN_final.cpp:291]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.87>
ST_7 : Operation 95 [1/1] (0.87ns)   --->   "store i32 %p_s, i32* %y" [../src/CNN_final.cpp:291]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.87>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br label %3" [../src/CNN_final.cpp:271]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                 (alloca           ) [ 01111111]
x                 (alloca           ) [ 01111111]
StgValue_10       (store            ) [ 00000000]
StgValue_11       (store            ) [ 00000000]
StgValue_12       (br               ) [ 01111111]
i                 (phi              ) [ 00111111]
tmp               (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
StgValue_16       (br               ) [ 00000000]
StgValue_17       (specloopname     ) [ 00000000]
tmp_s             (specregionbegin  ) [ 00011111]
tmp_41            (bitconcatenate   ) [ 00000000]
p_shl2_cast       (zext             ) [ 00000000]
tmp_42            (bitconcatenate   ) [ 00000000]
p_shl3_cast       (zext             ) [ 00000000]
tmp_43            (sub              ) [ 00011111]
tmp_21            (or               ) [ 00000000]
tmp_44            (bitconcatenate   ) [ 00000000]
p_shl_cast        (zext             ) [ 00000000]
tmp_45            (bitconcatenate   ) [ 00000000]
p_shl1_cast       (zext             ) [ 00000000]
tmp_46            (sub              ) [ 00011111]
StgValue_30       (br               ) [ 00111111]
StgValue_31       (ret              ) [ 00000000]
j                 (phi              ) [ 00010000]
tmp_23            (icmp             ) [ 00111111]
empty_47          (speclooptripcount) [ 00000000]
StgValue_35       (br               ) [ 00000000]
tmp_24_cast       (zext             ) [ 00000000]
tmp_47            (add              ) [ 00000000]
tmp_51_cast       (sext             ) [ 00000000]
in_image_V_addr   (getelementptr    ) [ 00001000]
tmp_48            (add              ) [ 00001000]
tmp_25            (or               ) [ 00000000]
tmp_26_cast       (zext             ) [ 00000000]
tmp_49            (add              ) [ 00000000]
tmp_53_cast       (sext             ) [ 00000000]
in_image_V_addr_1 (getelementptr    ) [ 00001000]
tmp_50            (add              ) [ 00001100]
j_5               (add              ) [ 00111111]
empty_48          (specregionend    ) [ 00000000]
i_5               (add              ) [ 01111111]
StgValue_52       (br               ) [ 01111111]
tmp_52_cast       (sext             ) [ 00000000]
in_image_V_addr_2 (getelementptr    ) [ 00000100]
p_Val2_s          (load             ) [ 00000000]
max_V_7           (partselect       ) [ 00000100]
p_Val2_4          (load             ) [ 00000000]
tmp_27            (bitconcatenate   ) [ 00000000]
tmp_28            (icmp             ) [ 00000100]
max_V             (partselect       ) [ 00000100]
tmp_54_cast       (sext             ) [ 00000000]
in_image_V_addr_3 (getelementptr    ) [ 00000010]
max_V_8           (select           ) [ 00000010]
p_Val2_6          (load             ) [ 00000000]
tmp_29            (bitconcatenate   ) [ 00000000]
tmp_30            (icmp             ) [ 00000010]
max_V_1           (partselect       ) [ 00000010]
max_V_9           (select           ) [ 00000001]
p_Val2_8          (load             ) [ 00000000]
tmp_31            (bitconcatenate   ) [ 00000000]
tmp_32            (icmp             ) [ 00000001]
max_V_2           (partselect       ) [ 00000001]
y_load            (load             ) [ 00000000]
x_load            (load             ) [ 00000000]
StgValue_77       (specloopname     ) [ 00000000]
max_V_6           (select           ) [ 00000000]
tmp_10            (trunc            ) [ 00000000]
tmp_11            (trunc            ) [ 00000000]
p_shl4_cast       (bitconcatenate   ) [ 00000000]
tmp_12            (trunc            ) [ 00000000]
p_shl5_cast       (bitconcatenate   ) [ 00000000]
tmp_51            (sub              ) [ 00000000]
tmp_52            (add              ) [ 00000000]
tmp_59_cast       (sext             ) [ 00000000]
out_image_V_addr  (getelementptr    ) [ 00000000]
StgValue_88       (store            ) [ 00000000]
y_1               (add              ) [ 00000000]
tmp_34            (icmp             ) [ 00000000]
x_1               (add              ) [ 00000000]
p_x_1             (select           ) [ 00000000]
p_s               (select           ) [ 00000000]
StgValue_94       (store            ) [ 00000000]
StgValue_95       (store            ) [ 00000000]
StgValue_96       (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i25.i23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str434"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="y_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="in_image_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="48" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="48" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="48" slack="0"/>
<pin id="89" dir="1" index="7" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 p_Val2_4/3 p_Val2_6/4 p_Val2_8/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="in_image_V_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="48" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr_1/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="in_image_V_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="48" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr_2/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="in_image_V_addr_3_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="48" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr_3/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="out_image_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="25" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_88_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="25" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/7 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="j_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="0"/>
<pin id="145" dir="0" index="1" bw="48" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="max_V_7/4 max_V_1/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="25" slack="0"/>
<pin id="155" dir="0" index="1" bw="48" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="0" index="3" bw="7" slack="0"/>
<pin id="158" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="max_V/4 max_V_2/6 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="25" slack="1"/>
<pin id="165" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="max_V_7 max_V_1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="25" slack="1"/>
<pin id="169" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="max_V max_V_2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="StgValue_10_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_11_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_41_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_shl2_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_42_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_shl3_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_43_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_21_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_44_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_shl_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_45_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl1_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_46_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_23_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_24_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_47_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="1"/>
<pin id="266" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_51_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_cast/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_48_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="1"/>
<pin id="276" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_25_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_26_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_49_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="1"/>
<pin id="291" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_53_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_50_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="11" slack="1"/>
<pin id="301" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="1"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_52_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_52_cast/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_27_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="48" slack="0"/>
<pin id="321" dir="0" index="1" bw="25" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_28_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="48" slack="0"/>
<pin id="329" dir="0" index="1" bw="48" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_54_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="2"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54_cast/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="max_V_8_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="25" slack="1"/>
<pin id="340" dir="0" index="2" bw="25" slack="1"/>
<pin id="341" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_8/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_29_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="48" slack="0"/>
<pin id="346" dir="0" index="1" bw="25" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_30_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="48" slack="0"/>
<pin id="354" dir="0" index="1" bw="48" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="max_V_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="25" slack="1"/>
<pin id="361" dir="0" index="2" bw="25" slack="1"/>
<pin id="362" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_9/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_31_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="48" slack="0"/>
<pin id="366" dir="0" index="1" bw="25" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_32_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="48" slack="0"/>
<pin id="374" dir="0" index="1" bw="48" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="y_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="6"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="x_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="6"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="max_V_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="25" slack="1"/>
<pin id="387" dir="0" index="2" bw="25" slack="1"/>
<pin id="388" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_6/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_10_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_11_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_shl4_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_12_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_shl5_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_51_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="0" index="1" bw="9" slack="0"/>
<pin id="422" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_51/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_52_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_59_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59_cast/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="y_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_34_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="x_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_x_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_x_1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_s_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="StgValue_94_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="6"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="StgValue_95_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="6"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/7 "/>
</bind>
</comp>

<comp id="480" class="1005" name="y_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="487" class="1005" name="x_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_43_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="1"/>
<pin id="499" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_46_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="1"/>
<pin id="505" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="512" class="1005" name="in_image_V_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="1"/>
<pin id="514" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_48_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="1"/>
<pin id="519" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="522" class="1005" name="in_image_V_addr_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="1"/>
<pin id="524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_50_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="2"/>
<pin id="529" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="532" class="1005" name="j_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="537" class="1005" name="i_5_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="1"/>
<pin id="539" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="in_image_V_addr_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="1"/>
<pin id="544" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr_2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_28_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="552" class="1005" name="in_image_V_addr_3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="1"/>
<pin id="554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr_3 "/>
</bind>
</comp>

<comp id="557" class="1005" name="max_V_8_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="25" slack="1"/>
<pin id="559" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="max_V_8 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_30_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="567" class="1005" name="max_V_9_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="25" slack="1"/>
<pin id="569" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="max_V_9 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_32_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="73" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="73" pin="7"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="166"><net_src comp="143" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="153" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="124" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="124" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="124" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="195" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="124" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="217" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="231" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="136" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="136" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="277"><net_src comp="259" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="136" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="302"><net_src comp="284" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="136" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="120" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="143" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="73" pin="7"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="319" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="342"><net_src comp="167" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="163" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="337" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="73" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="344" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="163" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="73" pin="7"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="364" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="389"><net_src comp="167" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="394"><net_src comp="378" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="381" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="381" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="399" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="411" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="391" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="440"><net_src comp="4" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="378" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="4" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="381" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="442" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="381" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="442" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="6" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="436" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="454" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="462" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="58" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="490"><net_src comp="62" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="500"><net_src comp="211" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="506"><net_src comp="247" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="515"><net_src comp="66" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="520"><net_src comp="273" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="525"><net_src comp="79" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="530"><net_src comp="298" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="535"><net_src comp="303" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="540"><net_src comp="309" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="545"><net_src comp="91" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="550"><net_src comp="327" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="555"><net_src comp="99" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="560"><net_src comp="337" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="565"><net_src comp="352" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="570"><net_src comp="358" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="575"><net_src comp="372" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="384" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_V | {7 }
 - Input state : 
	Port: max_pool_1chan : in_image_V | {3 4 5 6 }
  - Chain level:
	State 1
		StgValue_10 : 1
		StgValue_11 : 1
	State 2
		tmp : 1
		StgValue_16 : 2
		tmp_41 : 1
		p_shl2_cast : 2
		tmp_42 : 1
		p_shl3_cast : 2
		tmp_43 : 3
		tmp_21 : 1
		tmp_44 : 1
		p_shl_cast : 2
		tmp_45 : 1
		p_shl1_cast : 2
		tmp_46 : 3
	State 3
		tmp_23 : 1
		StgValue_35 : 2
		tmp_24_cast : 1
		tmp_47 : 2
		tmp_51_cast : 3
		in_image_V_addr : 4
		tmp_48 : 2
		p_Val2_s : 5
		tmp_25 : 1
		tmp_26_cast : 1
		tmp_49 : 2
		tmp_53_cast : 3
		in_image_V_addr_1 : 4
		tmp_50 : 2
		p_Val2_4 : 5
		j_5 : 1
	State 4
		in_image_V_addr_2 : 1
		max_V_7 : 1
		tmp_27 : 2
		tmp_28 : 3
		max_V : 1
		p_Val2_6 : 2
	State 5
		in_image_V_addr_3 : 1
		tmp_29 : 1
		tmp_30 : 2
		max_V_1 : 1
		p_Val2_8 : 2
	State 6
		tmp_31 : 1
		tmp_32 : 2
		max_V_2 : 1
	State 7
		tmp_10 : 1
		tmp_11 : 1
		p_shl4_cast : 2
		tmp_12 : 1
		p_shl5_cast : 2
		tmp_51 : 3
		tmp_52 : 4
		tmp_59_cast : 5
		out_image_V_addr : 6
		StgValue_88 : 7
		y_1 : 1
		tmp_34 : 2
		x_1 : 1
		p_x_1 : 3
		p_s : 3
		StgValue_94 : 4
		StgValue_95 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |    tmp_47_fu_263   |    0    |    18   |
|          |    tmp_48_fu_273   |    0    |    18   |
|          |    tmp_49_fu_288   |    0    |    18   |
|          |    tmp_50_fu_298   |    0    |    18   |
|    add   |     j_5_fu_303     |    0    |    15   |
|          |     i_5_fu_309     |    0    |    15   |
|          |    tmp_52_fu_425   |    0    |    8    |
|          |     y_1_fu_436     |    0    |    39   |
|          |     x_1_fu_448     |    0    |    39   |
|----------|--------------------|---------|---------|
|          |   max_V_8_fu_337   |    0    |    25   |
|          |   max_V_9_fu_358   |    0    |    25   |
|  select  |   max_V_6_fu_384   |    0    |    25   |
|          |    p_x_1_fu_454    |    0    |    32   |
|          |     p_s_fu_462     |    0    |    32   |
|----------|--------------------|---------|---------|
|          |     tmp_fu_181     |    0    |    11   |
|          |    tmp_23_fu_253   |    0    |    11   |
|   icmp   |    tmp_28_fu_327   |    0    |    24   |
|          |    tmp_30_fu_352   |    0    |    24   |
|          |    tmp_32_fu_372   |    0    |    24   |
|          |    tmp_34_fu_442   |    0    |    18   |
|----------|--------------------|---------|---------|
|          |    tmp_43_fu_211   |    0    |    17   |
|    sub   |    tmp_46_fu_247   |    0    |    17   |
|          |    tmp_51_fu_419   |    0    |    8    |
|----------|--------------------|---------|---------|
|partselect|     grp_fu_143     |    0    |    0    |
|          |     grp_fu_153     |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_41_fu_187   |    0    |    0    |
|          |    tmp_42_fu_199   |    0    |    0    |
|          |    tmp_44_fu_223   |    0    |    0    |
|          |    tmp_45_fu_235   |    0    |    0    |
|bitconcatenate|    tmp_27_fu_319   |    0    |    0    |
|          |    tmp_29_fu_344   |    0    |    0    |
|          |    tmp_31_fu_364   |    0    |    0    |
|          | p_shl4_cast_fu_399 |    0    |    0    |
|          | p_shl5_cast_fu_411 |    0    |    0    |
|----------|--------------------|---------|---------|
|          | p_shl2_cast_fu_195 |    0    |    0    |
|          | p_shl3_cast_fu_207 |    0    |    0    |
|   zext   |  p_shl_cast_fu_231 |    0    |    0    |
|          | p_shl1_cast_fu_243 |    0    |    0    |
|          | tmp_24_cast_fu_259 |    0    |    0    |
|          | tmp_26_cast_fu_284 |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |    tmp_21_fu_217   |    0    |    0    |
|          |    tmp_25_fu_278   |    0    |    0    |
|----------|--------------------|---------|---------|
|          | tmp_51_cast_fu_268 |    0    |    0    |
|          | tmp_53_cast_fu_293 |    0    |    0    |
|   sext   | tmp_52_cast_fu_315 |    0    |    0    |
|          | tmp_54_cast_fu_333 |    0    |    0    |
|          | tmp_59_cast_fu_431 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_10_fu_391   |    0    |    0    |
|   trunc  |    tmp_11_fu_395   |    0    |    0    |
|          |    tmp_12_fu_407   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   481   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_5_reg_537       |    5   |
|        i_reg_120        |    5   |
|in_image_V_addr_1_reg_522|   10   |
|in_image_V_addr_2_reg_542|   10   |
|in_image_V_addr_3_reg_552|   10   |
| in_image_V_addr_reg_512 |   10   |
|       j_5_reg_532       |    5   |
|        j_reg_132        |    5   |
|     max_V_8_reg_557     |   25   |
|     max_V_9_reg_567     |   25   |
|         reg_163         |   25   |
|         reg_167         |   25   |
|      tmp_28_reg_547     |    1   |
|      tmp_30_reg_562     |    1   |
|      tmp_32_reg_572     |    1   |
|      tmp_43_reg_497     |   11   |
|      tmp_46_reg_503     |   11   |
|      tmp_48_reg_517     |   11   |
|      tmp_50_reg_527     |   11   |
|        x_reg_487        |   32   |
|        y_reg_480        |   32   |
+-------------------------+--------+
|          Total          |   271  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_73 |  p2  |   4  |   0  |    0   ||    17   |
|     i_reg_120    |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   50   || 2.75829 ||    43   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   481  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   43   |
|  Register |    -   |   271  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   271  |   524  |
+-----------+--------+--------+--------+
