OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/pikachu/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/alu/runs/RUN_2025.04.27_14.15.03/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     853
Number of terminals:      29
Number of snets:          2
Number of nets:           161

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 108.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7090.
[INFO DRT-0033] mcon shape region query size = 6336.
[INFO DRT-0033] met1 shape region query size = 1882.
[INFO DRT-0033] via shape region query size = 580.
[INFO DRT-0033] met2 shape region query size = 348.
[INFO DRT-0033] via2 shape region query size = 464.
[INFO DRT-0033] met3 shape region query size = 375.
[INFO DRT-0033] via3 shape region query size = 464.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 330 pins.
[INFO DRT-0081]   Complete 90 unique inst patterns.
[INFO DRT-0084]   Complete 133 groups.
#scanned instances     = 853
#unique  instances     = 108
#stdCellGenAp          = 2464
#stdCellValidPlanarAp  = 9
#stdCellValidViaAp     = 2033
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 492
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 119.59 (MB), peak = 119.59 (MB)

Number of guides:     1662

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 480.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 478.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 295.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 51.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 782 vertical wires in 1 frboxes and 529 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 91 vertical wires in 1 frboxes and 162 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.47 (MB), peak = 123.47 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.47 (MB), peak = 123.47 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 129.61 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:01, memory = 132.17 (MB).
    Completing 30% with 58 violations.
    elapsed time = 00:00:01, memory = 139.25 (MB).
    Completing 40% with 79 violations.
    elapsed time = 00:00:02, memory = 144.34 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met1   met2   met3
Metal Spacing       10     13     14
Recheck              8      3      0
Short               54     20      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 484.89 (MB), peak = 484.89 (MB)
Total wire length = 12426 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6056 um.
Total wire length on LAYER met2 = 5269 um.
Total wire length on LAYER met3 = 798 um.
Total wire length on LAYER met4 = 302 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1264.
Up-via summary (total 1264):

-----------------------
 FR_MASTERSLICE       0
            li1     493
           met1     697
           met2      60
           met3      14
           met4       0
-----------------------
                   1264


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 487.21 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 487.21 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 488.76 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 488.76 (MB).
    Completing 50% with 112 violations.
    elapsed time = 00:00:00, memory = 494.37 (MB).
    Completing 60% with 112 violations.
    elapsed time = 00:00:00, memory = 494.37 (MB).
    Completing 70% with 116 violations.
    elapsed time = 00:00:00, memory = 494.37 (MB).
    Completing 80% with 116 violations.
    elapsed time = 00:00:00, memory = 494.37 (MB).
    Completing 90% with 94 violations.
    elapsed time = 00:00:01, memory = 494.37 (MB).
    Completing 100% with 74 violations.
    elapsed time = 00:00:01, memory = 494.37 (MB).
[INFO DRT-0199]   Number of violations = 74.
Viol/Layer        met1   met2   met3
Metal Spacing        5     19      8
Short               39      3      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 497.51 (MB), peak = 497.51 (MB)
Total wire length = 12431 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6056 um.
Total wire length on LAYER met2 = 5271 um.
Total wire length on LAYER met3 = 798 um.
Total wire length on LAYER met4 = 303 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1300.
Up-via summary (total 1300):

-----------------------
 FR_MASTERSLICE       0
            li1     493
           met1     733
           met2      60
           met3      14
           met4       0
-----------------------
                   1300


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 74 violations.
    elapsed time = 00:00:00, memory = 497.51 (MB).
    Completing 20% with 74 violations.
    elapsed time = 00:00:00, memory = 497.51 (MB).
    Completing 30% with 74 violations.
    elapsed time = 00:00:00, memory = 497.51 (MB).
    Completing 40% with 74 violations.
    elapsed time = 00:00:00, memory = 498.28 (MB).
    Completing 50% with 57 violations.
    elapsed time = 00:00:00, memory = 503.37 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:00, memory = 505.69 (MB).
    Completing 70% with 52 violations.
    elapsed time = 00:00:00, memory = 505.69 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:01, memory = 505.69 (MB).
    Completing 90% with 56 violations.
    elapsed time = 00:00:02, memory = 505.69 (MB).
    Completing 100% with 65 violations.
    elapsed time = 00:00:02, memory = 505.69 (MB).
[INFO DRT-0199]   Number of violations = 65.
Viol/Layer        met1   met2
Metal Spacing        9      4
Short               45      7
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 505.69 (MB), peak = 505.69 (MB)
Total wire length = 12438 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6111 um.
Total wire length on LAYER met2 = 5189 um.
Total wire length on LAYER met3 = 830 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1284.
Up-via summary (total 1284):

-----------------------
 FR_MASTERSLICE       0
            li1     493
           met1     711
           met2      66
           met3      14
           met4       0
-----------------------
                   1284


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 65 violations.
    elapsed time = 00:00:00, memory = 506.21 (MB).
    Completing 20% with 57 violations.
    elapsed time = 00:00:00, memory = 509.04 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 509.04 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 511.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 511.36 (MB), peak = 511.36 (MB)
Total wire length = 12441 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5937 um.
Total wire length on LAYER met2 = 5180 um.
Total wire length on LAYER met3 = 1017 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1314.
Up-via summary (total 1314):

-----------------------
 FR_MASTERSLICE       0
            li1     493
           met1     723
           met2      84
           met3      14
           met4       0
-----------------------
                   1314


[INFO DRT-0198] Complete detail routing.
Total wire length = 12441 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5937 um.
Total wire length on LAYER met2 = 5180 um.
Total wire length on LAYER met3 = 1017 um.
Total wire length on LAYER met4 = 306 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1314.
Up-via summary (total 1314):

-----------------------
 FR_MASTERSLICE       0
            li1     493
           met1     723
           met2      84
           met3      14
           met4       0
-----------------------
                   1314


[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 511.36 (MB), peak = 511.36 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.04.27_14.15.03/results/routing/alu.odb'…
Writing netlist to '/openlane/designs/alu/runs/RUN_2025.04.27_14.15.03/results/routing/alu.nl.v'…
Writing powered netlist to '/openlane/designs/alu/runs/RUN_2025.04.27_14.15.03/results/routing/alu.pnl.v'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.04.27_14.15.03/results/routing/alu.def'…
