{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653392219131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653392219136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 18:36:59 2022 " "Processing started: Tue May 24 18:36:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653392219136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653392219136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sev_Seg_Display -c Sev_Seg_Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sev_Seg_Display -c Sev_Seg_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653392219136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653392219454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653392219456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sev_Seg_Display " "Found entity 1: Sev_Seg_Display" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653392225529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653392225529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sev_Seg_Display " "Elaborating entity \"Sev_Seg_Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653392225550 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(27) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(27): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225550 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(28) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(28): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225550 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(29) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(29): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225550 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(30) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(30): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225550 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(31) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(31): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225550 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(32) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(32): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225550 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(65) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(65): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225551 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(66) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(66): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225551 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(99) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(99): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 99 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225551 "|Sev_Seg_Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sev_Seg_Display.sv(100) " "Verilog HDL Case Statement warning at Sev_Seg_Display.sv(100): case item expression never matches the case expression" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 100 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653392225551 "|Sev_Seg_Display"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\]\[1\] GND " "Pin \"HEX\[5\]\[1\]\" is stuck at GND" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653392225785 "|Sev_Seg_Display|HEX[5][1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653392225785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653392225831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653392225994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653392225994 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hr\[6\] " "No output dependent on input pin \"hr\[6\]\"" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653392226019 "|Sev_Seg_Display|hr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hr\[7\] " "No output dependent on input pin \"hr\[7\]\"" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653392226019 "|Sev_Seg_Display|hr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "min\[7\] " "No output dependent on input pin \"min\[7\]\"" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653392226019 "|Sev_Seg_Display|min[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sec\[7\] " "No output dependent on input pin \"sec\[7\]\"" {  } { { "Sev_Seg_Display.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Clock_w_DS1302/Sev_Seg_Display/Sev_Seg_Display.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653392226019 "|Sev_Seg_Display|sec[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653392226019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653392226019 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653392226019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653392226019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653392226019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653392226030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 18:37:06 2022 " "Processing ended: Tue May 24 18:37:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653392226030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653392226030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653392226030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653392226030 ""}
