Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 13 17:34:29 2021
| Host         : DESKTOP-C10D95D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Basys3_timing_summary_routed.rpt -pb Basys3_timing_summary_routed.pb -rpx Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1072 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: inst_Programmer/inst_UART/rx_state_reg[enable]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10513 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.082        0.000                      0                 1613        0.145        0.000                      0                 1613        3.750        0.000                       0                  1546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.082        0.000                      0                 1613        0.145        0.000                      0                 1613        3.750        0.000                       0                  1546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.580ns (11.066%)  route 4.661ns (88.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.428     6.959    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.083 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1__0/O
                         net (fo=92, routed)          3.233    10.316    inst_ROM/memory_reg_1536_1791_24_24/WE
    SLICE_X30Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.445    14.786    inst_ROM/memory_reg_1536_1791_24_24/WCLK
    SLICE_X30Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_A/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X30Y43         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.580ns (11.066%)  route 4.661ns (88.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.428     6.959    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.083 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1__0/O
                         net (fo=92, routed)          3.233    10.316    inst_ROM/memory_reg_1536_1791_24_24/WE
    SLICE_X30Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.445    14.786    inst_ROM/memory_reg_1536_1791_24_24/WCLK
    SLICE_X30Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_B/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X30Y43         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.580ns (11.066%)  route 4.661ns (88.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.428     6.959    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.083 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1__0/O
                         net (fo=92, routed)          3.233    10.316    inst_ROM/memory_reg_1536_1791_24_24/WE
    SLICE_X30Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.445    14.786    inst_ROM/memory_reg_1536_1791_24_24/WCLK
    SLICE_X30Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_C/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X30Y43         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.580ns (11.066%)  route 4.661ns (88.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.428     6.959    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.083 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1__0/O
                         net (fo=92, routed)          3.233    10.316    inst_ROM/memory_reg_1536_1791_24_24/WE
    SLICE_X30Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.445    14.786    inst_ROM/memory_reg_1536_1791_24_24/WCLK
    SLICE_X30Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_D/CLK
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X30Y43         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.398    inst_ROM/memory_reg_1536_1791_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.574ns (12.018%)  route 4.202ns (87.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.424     6.955    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.118     7.073 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1__0/O
                         net (fo=92, routed)          2.778     9.851    inst_ROM/memory_reg_2560_2815_3_3/WE
    SLICE_X34Y65         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.428    14.769    inst_ROM/memory_reg_2560_2815_3_3/WCLK
    SLICE_X34Y65         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_A/CLK
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y65         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.185    inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.574ns (12.018%)  route 4.202ns (87.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.424     6.955    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.118     7.073 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1__0/O
                         net (fo=92, routed)          2.778     9.851    inst_ROM/memory_reg_2560_2815_3_3/WE
    SLICE_X34Y65         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.428    14.769    inst_ROM/memory_reg_2560_2815_3_3/WCLK
    SLICE_X34Y65         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_B/CLK
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y65         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.185    inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.574ns (12.018%)  route 4.202ns (87.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.424     6.955    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.118     7.073 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1__0/O
                         net (fo=92, routed)          2.778     9.851    inst_ROM/memory_reg_2560_2815_3_3/WE
    SLICE_X34Y65         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.428    14.769    inst_ROM/memory_reg_2560_2815_3_3/WCLK
    SLICE_X34Y65         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_C/CLK
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y65         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.185    inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.574ns (12.018%)  route 4.202ns (87.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.424     6.955    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.118     7.073 r  inst_Programmer/memory_reg_2560_2815_0_0_i_1__0/O
                         net (fo=92, routed)          2.778     9.851    inst_ROM/memory_reg_2560_2815_3_3/WE
    SLICE_X34Y65         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.428    14.769    inst_ROM/memory_reg_2560_2815_3_3/WCLK
    SLICE_X34Y65         RAMS64E                                      r  inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_D/CLK
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y65         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.185    inst_ROM/memory_reg_2560_2815_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_23_23/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.580ns (11.691%)  route 4.381ns (88.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.428     6.959    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.083 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1__0/O
                         net (fo=92, routed)          2.953    10.036    inst_ROM/memory_reg_1536_1791_23_23/WE
    SLICE_X34Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_23_23/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.444    14.785    inst_ROM/memory_reg_1536_1791_23_23/WCLK
    SLICE_X34Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_23_23/RAMS64E_A/CLK
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y43         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.397    inst_ROM/memory_reg_1536_1791_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 inst_Programmer/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ROM/memory_reg_1536_1791_23_23/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.580ns (11.691%)  route 4.381ns (88.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.554     5.075    inst_Programmer/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  inst_Programmer/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  inst_Programmer/ready_reg/Q
                         net (fo=16, routed)          1.428     6.959    inst_Programmer/ready
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.083 r  inst_Programmer/memory_reg_1536_1791_0_0_i_1__0/O
                         net (fo=92, routed)          2.953    10.036    inst_ROM/memory_reg_1536_1791_23_23/WE
    SLICE_X34Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_23_23/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        1.444    14.785    inst_ROM/memory_reg_1536_1791_23_23/WCLK
    SLICE_X34Y43         RAMS64E                                      r  inst_ROM/memory_reg_1536_1791_23_23/RAMS64E_B/CLK
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y43         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.397    inst_ROM/memory_reg_1536_1791_23_23/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.562     1.445    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Programmer/inst_UART/sample_counter_reg[4]/Q
                         net (fo=5, routed)           0.064     1.650    inst_Programmer/inst_UART/sample_counter_reg[4]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.695 r  inst_Programmer/inst_UART/sample_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.695    inst_Programmer/inst_UART/p_0_in[5]
    SLICE_X33Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.831     1.958    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.092     1.550    inst_Programmer/inst_UART/sample_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.562     1.445    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Programmer/inst_UART/sample_counter_reg[1]/Q
                         net (fo=6, routed)           0.098     1.684    inst_Programmer/inst_UART/sample_counter_reg[1]
    SLICE_X33Y40         LUT4 (Prop_lut4_I2_O)        0.048     1.732 r  inst_Programmer/inst_UART/sample_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.732    inst_Programmer/inst_UART/p_0_in[3]
    SLICE_X33Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.831     1.958    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.107     1.565    inst_Programmer/inst_UART/sample_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.339%)  route 0.134ns (48.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.562     1.445    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/Q
                         net (fo=8, routed)           0.134     1.720    inst_Programmer/inst_UART/rx_data[6]
    SLICE_X46Y55         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.831     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][5]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.060     1.521    inst_Programmer/inst_UART/rx_state_reg[bits][5]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.562     1.445    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_Programmer/inst_UART/rx_state_reg[bits][1]/Q
                         net (fo=6, routed)           0.122     1.732    inst_Programmer/inst_UART/rx_data[1]
    SLICE_X45Y54         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.831     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][0]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.070     1.531    inst_Programmer/inst_UART/rx_state_reg[bits][0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.967%)  route 0.152ns (45.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.562     1.445    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Programmer/inst_UART/sample_counter_reg[0]/Q
                         net (fo=7, routed)           0.152     1.739    inst_Programmer/inst_UART/sample_counter_reg[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  inst_Programmer/inst_UART/sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    inst_Programmer/inst_UART/p_0_in[1]
    SLICE_X32Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.831     1.958    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.091     1.549    inst_Programmer/inst_UART/sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/sample_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/sample_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.805%)  route 0.153ns (45.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.562     1.445    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Programmer/inst_UART/sample_counter_reg[0]/Q
                         net (fo=7, routed)           0.153     1.740    inst_Programmer/inst_UART/sample_counter_reg[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  inst_Programmer/inst_UART/sample_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    inst_Programmer/inst_UART/p_0_in[2]
    SLICE_X32Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.831     1.958    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  inst_Programmer/inst_UART/sample_counter_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.092     1.550    inst_Programmer/inst_UART/sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.606%)  route 0.197ns (51.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.563     1.446    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inst_Programmer/inst_UART/rx_state_reg[nbits][0]/Q
                         net (fo=6, routed)           0.197     1.784    inst_Programmer/inst_UART/rx_state_reg[nbits][0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  inst_Programmer/inst_UART/rx_state[nbits][1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    inst_Programmer/inst_UART/rx_state[nbits][1]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.833     1.960    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[nbits][1]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.092     1.574    inst_Programmer/inst_UART/rx_state_reg[nbits][1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_Programmer/inst_UART/rx_state_reg[bits][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Programmer/inst_UART/rx_state_reg[bits][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.320%)  route 0.227ns (61.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.561     1.444    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_Programmer/inst_UART/rx_state_reg[bits][7]/Q
                         net (fo=6, routed)           0.227     1.812    inst_Programmer/inst_UART/rx_data[7]
    SLICE_X45Y54         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.831     1.959    inst_Programmer/inst_UART/clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  inst_Programmer/inst_UART/rx_state_reg[bits][6]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.066     1.547    inst_Programmer/inst_UART/rx_state_reg[bits][6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.566     1.449    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  inst_Display_Controller/clock_divide_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.712    inst_Display_Controller/clock_divide_counter_reg_n_0_[2]
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  inst_Display_Controller/clock_divide_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.823    inst_Display_Controller/clock_divide_counter_reg[0]_i_2_n_5
    SLICE_X48Y44         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.836     1.963    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.105     1.554    inst_Display_Controller/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.566     1.449    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  inst_Display_Controller/clock_divide_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.712    inst_Display_Controller/clock_divide_counter_reg_n_0_[6]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.823    inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0_n_5
    SLICE_X48Y45         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1545, routed)        0.836     1.963    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.105     1.554    inst_Display_Controller/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y27   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y29   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y29   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y30   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y30   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y30   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y30   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y31   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y31   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y63   inst_ROM/memory_reg_1024_1279_33_33/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y63   inst_ROM/memory_reg_1024_1279_33_33/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y63   inst_ROM/memory_reg_1024_1279_33_33/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y63   inst_ROM/memory_reg_1024_1279_33_33/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y45   inst_ROM/memory_reg_2560_2815_23_23/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y45   inst_ROM/memory_reg_2560_2815_23_23/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_3072_3327_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y79   inst_ROM/memory_reg_3072_3327_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_3072_3327_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y69   inst_ROM/memory_reg_3072_3327_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y53   inst_ROM/memory_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y63   inst_ROM/memory_reg_1024_1279_34_34/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y63   inst_ROM/memory_reg_1024_1279_34_34/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y71   inst_ROM/memory_reg_2048_2303_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y71   inst_ROM/memory_reg_2048_2303_27_27/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y71   inst_ROM/memory_reg_2048_2303_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y71   inst_ROM/memory_reg_2048_2303_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y64   inst_ROM/memory_reg_2048_2303_28_28/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y64   inst_ROM/memory_reg_2048_2303_28_28/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y40   inst_ROM/memory_reg_2816_3071_21_21/RAMS64E_A/CLK



