Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Thu Jul  4 12:51:37 2024
| Host              : Elitebook-QCommsUB-Adria running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file coincidence_detector_wrapper_timing_summary_routed.rpt -pb coincidence_detector_wrapper_timing_summary_routed.pb -rpx coincidence_detector_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : coincidence_detector_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
LUTAR-1    Warning           LUT drives async reset alert                    7           
TIMING-16  Warning           Large setup violation                           292         
TIMING-18  Warning           Missing input or output delay                   8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.215    -7538.548                   5159                18683        0.001        0.000                      0                18683        0.148        0.000                       0                  8105  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)           Period(ns)      Frequency(MHz)
-----     ------------           ----------      --------------
clk_pl_0  {0.000 0.424}          0.847           1180.638        
clk_pl_3  {0.000 1.666}          3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -1.787     -159.705                    685                 4244        0.011        0.000                      0                 4244        0.148        0.000                       0                  4338  
clk_pl_3           -0.449      -13.141                     86                 9869        0.011        0.000                      0                 9869        0.166        0.000                       0                  3767  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_3      clk_pl_0           -2.215     -375.619                    238                  238        0.012        0.000                      0                  238  
clk_pl_0      clk_pl_3           -1.749      -78.702                     54                   54        0.001        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_3           clk_pl_0                -1.918    -7007.459                   4172                 4172        0.101        0.000                      0                 4172  
**async_default**  clk_pl_3           clk_pl_3                 1.471        0.000                      0                  214        0.190        0.000                      0                  214  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_3      
(none)        clk_pl_3      clk_pl_3      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :          685  Failing Endpoints,  Worst Slack       -1.787ns,  Total Violation     -159.705ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.787ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][333]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.708ns (27.768%)  route 1.842ns (72.232%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 2.607 - 0.847 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.815ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.739ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.724     1.931    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X12Y33         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.029 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][333]/Q
                         net (fo=2, routed)           1.095     3.124    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[334]
    SLICE_X23Y41         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     3.302 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann[0]_i_381/O
                         net (fo=1, routed)           0.011     3.313    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann[0]_i_381_n_0
    SLICE_X23Y41         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.389 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_173/O
                         net (fo=1, routed)           0.000     3.389    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_173_n_0
    SLICE_X23Y41         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.416 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_69/O
                         net (fo=1, routed)           0.457     3.873    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_69_n_0
    SLICE_X24Y40         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     3.911 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann[0]_i_23/O
                         net (fo=1, routed)           0.023     3.934    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann[0]_i_23_n_0
    SLICE_X24Y40         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     4.016 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_10/O
                         net (fo=1, routed)           0.000     4.016    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_10_n_0
    SLICE_X24Y40         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.046 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_4/O
                         net (fo=1, routed)           0.187     4.233    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_4_n_0
    SLICE_X24Y42         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     4.412 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann[0]_i_1/O
                         net (fo=1, routed)           0.069     4.481    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[0]
    SLICE_X24Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.593     2.607    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X24Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]/C
                         clock pessimism              0.154     2.761    
                         clock uncertainty           -0.095     2.667    
    SLICE_X24Y42         FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027     2.694    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]
  -------------------------------------------------------------------
                         required time                          2.694    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                 -1.787    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][861]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.669ns (27.167%)  route 1.794ns (72.833%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 2.553 - 0.847 ) 
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.815ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.739ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.722     1.929    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X12Y39         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][861]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.027 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][861]/Q
                         net (fo=2, routed)           1.272     3.299    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[862]
    SLICE_X19Y42         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.447 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_249/O
                         net (fo=1, routed)           0.014     3.461    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_249_n_0
    SLICE_X19Y42         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.079     3.540 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_107/O
                         net (fo=1, routed)           0.000     3.540    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_107_n_0
    SLICE_X19Y42         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.568 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_36/O
                         net (fo=1, routed)           0.280     3.848    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_36_n_0
    SLICE_X18Y45         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     3.948 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_15/O
                         net (fo=1, routed)           0.009     3.957    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_15_n_0
    SLICE_X18Y45         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     4.032 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_6/O
                         net (fo=1, routed)           0.000     4.032    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_6_n_0
    SLICE_X18Y45         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.059 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_2/O
                         net (fo=1, routed)           0.162     4.221    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann_reg[2]_i_2_n_0
    SLICE_X18Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     4.335 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__1/DlayChann[2]_i_1/O
                         net (fo=1, routed)           0.057     4.392    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[2]
    SLICE_X18Y43         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.539     2.553    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X18Y43         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[2]/C
                         clock pessimism              0.155     2.708    
                         clock uncertainty           -0.095     2.613    
    SLICE_X18Y43         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027     2.640    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[2]
  -------------------------------------------------------------------
                         required time                          2.640    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][1007]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.637ns (26.534%)  route 1.764ns (73.466%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 2.513 - 0.847 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.815ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.739ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.725     1.932    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X12Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][1007]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.028 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][1007]/Q
                         net (fo=2, routed)           1.167     3.195    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_6_out[1008]
    SLICE_X9Y23          LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     3.310 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann[1]_i_277/O
                         net (fo=1, routed)           0.014     3.324    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann[1]_i_277_n_0
    SLICE_X9Y23          MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.079     3.403 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann_reg[1]_i_121/O
                         net (fo=1, routed)           0.000     3.403    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann_reg[1]_i_121_n_0
    SLICE_X9Y23          MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.431 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann_reg[1]_i_43/O
                         net (fo=1, routed)           0.182     3.613    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann_reg[1]_i_43_n_0
    SLICE_X9Y21          LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.763 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann[1]_i_17/O
                         net (fo=1, routed)           0.012     3.775    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann[1]_i_17_n_0
    SLICE_X9Y21          MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.853 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann_reg[1]_i_7/O
                         net (fo=1, routed)           0.000     3.853    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann_reg[1]_i_7_n_0
    SLICE_X9Y21          MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.881 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann_reg[1]_i_2/O
                         net (fo=1, routed)           0.330     4.211    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann_reg[1]_i_2_n_0
    SLICE_X10Y18         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     4.274 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__0/DlayChann[1]_i_1/O
                         net (fo=1, routed)           0.059     4.333    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[1]
    SLICE_X10Y18         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.499     2.513    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X10Y18         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[1]/C
                         clock pessimism              0.155     2.668    
                         clock uncertainty           -0.095     2.573    
    SLICE_X10Y18         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027     2.600    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[1]
  -------------------------------------------------------------------
                         required time                          2.600    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][79]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.593ns (26.399%)  route 1.653ns (73.601%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 2.557 - 0.847 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.815ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.739ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.760     1.967    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X19Y20         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.065 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][79]/Q
                         net (fo=2, routed)           0.907     2.972    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[80]
    SLICE_X20Y21         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     3.151 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann[3]_i_445/O
                         net (fo=1, routed)           0.012     3.163    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann[3]_i_445_n_0
    SLICE_X20Y21         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.241 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann_reg[3]_i_205/O
                         net (fo=1, routed)           0.000     3.241    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann_reg[3]_i_205_n_0
    SLICE_X20Y21         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.269 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann_reg[3]_i_85/O
                         net (fo=1, routed)           0.405     3.674    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann_reg[3]_i_85_n_0
    SLICE_X20Y21         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     3.713 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann[3]_i_27/O
                         net (fo=1, routed)           0.017     3.730    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann[3]_i_27_n_0
    SLICE_X20Y21         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.080     3.810 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann_reg[3]_i_12/O
                         net (fo=1, routed)           0.000     3.810    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann_reg[3]_i_12_n_0
    SLICE_X20Y21         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     3.838 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann_reg[3]_i_5/O
                         net (fo=1, routed)           0.254     4.092    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann_reg[3]_i_5_n_0
    SLICE_X21Y21         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     4.155 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann0_inferred__2/DlayChann[3]_i_1/O
                         net (fo=1, routed)           0.058     4.213    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[3]
    SLICE_X21Y21         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.543     2.557    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y21         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[3]/C
                         clock pessimism              0.155     2.712    
                         clock uncertainty           -0.095     2.617    
    SLICE_X21Y21         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027     2.644    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[3]
  -------------------------------------------------------------------
                         required time                          2.644    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.532ns (27.704%)  route 1.388ns (72.296%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 2.510 - 0.847 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.815ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.739ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.725     1.932    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.028 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/Q
                         net (fo=3, routed)           0.665     2.693    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_1[0]
    SLICE_X10Y30         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     2.757 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_12/O
                         net (fo=1, routed)           0.008     2.765    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[4]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.960 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.988    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     3.018 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228     3.246    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.393 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.459     3.852    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.496     2.510    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]/C
                         clock pessimism              0.155     2.665    
                         clock uncertainty           -0.095     2.570    
    SLICE_X10Y28         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042     2.528    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.532ns (27.704%)  route 1.388ns (72.296%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 2.510 - 0.847 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.815ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.739ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.725     1.932    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.028 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/Q
                         net (fo=3, routed)           0.665     2.693    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_1[0]
    SLICE_X10Y30         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     2.757 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_12/O
                         net (fo=1, routed)           0.008     2.765    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[4]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.960 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.988    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     3.018 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228     3.246    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.393 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.459     3.852    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.496     2.510    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][1]/C
                         clock pessimism              0.155     2.665    
                         clock uncertainty           -0.095     2.570    
    SLICE_X10Y28         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042     2.528    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][1]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.532ns (27.704%)  route 1.388ns (72.296%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 2.510 - 0.847 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.815ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.739ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.725     1.932    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.028 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/Q
                         net (fo=3, routed)           0.665     2.693    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_1[0]
    SLICE_X10Y30         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     2.757 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_12/O
                         net (fo=1, routed)           0.008     2.765    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[4]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.960 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.988    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     3.018 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228     3.246    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.393 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.459     3.852    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.496     2.510    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][2]/C
                         clock pessimism              0.155     2.665    
                         clock uncertainty           -0.095     2.570    
    SLICE_X10Y28         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042     2.528    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][2]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.532ns (27.704%)  route 1.388ns (72.296%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 2.510 - 0.847 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.815ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.739ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.725     1.932    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.028 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/Q
                         net (fo=3, routed)           0.665     2.693    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_1[0]
    SLICE_X10Y30         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     2.757 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_12/O
                         net (fo=1, routed)           0.008     2.765    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[4]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.960 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.988    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     3.018 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228     3.246    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.393 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.459     3.852    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.496     2.510    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][3]/C
                         clock pessimism              0.155     2.665    
                         clock uncertainty           -0.095     2.570    
    SLICE_X10Y28         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     2.528    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][3]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.532ns (27.973%)  route 1.370ns (72.027%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 2.518 - 0.847 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.815ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.739ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.725     1.932    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.028 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/Q
                         net (fo=3, routed)           0.665     2.693    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_1[0]
    SLICE_X10Y30         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     2.757 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_12/O
                         net (fo=1, routed)           0.008     2.765    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[4]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.960 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.988    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     3.018 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228     3.246    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.393 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.441     3.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.504     2.518    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[2][0]/C
                         clock pessimism              0.155     2.673    
                         clock uncertainty           -0.095     2.578    
    SLICE_X11Y35         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042     2.536    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[2][0]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[2][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.847ns  (clk_pl_0 rise@0.847ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.532ns (27.973%)  route 1.370ns (72.027%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 2.518 - 0.847 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.815ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.739ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.725     1.932    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.028 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/Q
                         net (fo=3, routed)           0.665     2.693    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_1[0]
    SLICE_X10Y30         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     2.757 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_12/O
                         net (fo=1, routed)           0.008     2.765    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[4]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.960 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.988    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     3.018 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228     3.246    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.393 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.441     3.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.847     0.847 r  
    PS8_X0Y0             PS8                          0.000     0.847 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.987    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     1.014 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.504     2.518    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[2][1]/C
                         clock pessimism              0.155     2.673    
                         clock uncertainty           -0.095     2.578    
    SLICE_X11Y35         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042     2.536    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[2][1]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 -1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][95]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][96]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.073ns (47.035%)  route 0.082ns (52.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.531ns (routing 0.739ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.815ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.531     1.698    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X19Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.771 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][95]/Q
                         net (fo=2, routed)           0.082     1.853    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[96]
    SLICE_X18Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.735     1.942    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X18Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][96]/C
                         clock pessimism             -0.155     1.787    
    SLICE_X18Y28         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.842    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][96]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][645]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][646]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.070ns (38.002%)  route 0.114ns (61.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.512ns (routing 0.739ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.815ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.512     1.679    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X13Y19         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][645]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.749 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][645]/Q
                         net (fo=2, routed)           0.114     1.863    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_6_out[646]
    SLICE_X14Y18         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][646]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.744     1.951    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y18         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][646]/C
                         clock pessimism             -0.155     1.796    
    SLICE_X14Y18         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     1.851    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][646]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][842]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][843]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.069ns (38.504%)  route 0.110ns (61.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.501ns (routing 0.739ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.815ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.501     1.668    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X12Y30         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][842]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.737 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][842]/Q
                         net (fo=2, routed)           0.110     1.847    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_6_out[843]
    SLICE_X12Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][843]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.730     1.937    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X12Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][843]/C
                         clock pessimism             -0.155     1.782    
    SLICE_X12Y29         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.835    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][843]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][64]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][65]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.071ns (41.471%)  route 0.100ns (58.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.540ns (routing 0.739ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.815ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.540     1.707    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X18Y20         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.778 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][64]/Q
                         net (fo=2, routed)           0.100     1.878    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_8_out[65]
    SLICE_X19Y20         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.759     1.966    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X19Y20         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][65]/C
                         clock pessimism             -0.155     1.811    
    SLICE_X19Y20         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.864    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][65]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][809]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][810]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.070ns (36.921%)  route 0.120ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.544ns (routing 0.739ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.815ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.544     1.711    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y40         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][809]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.781 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][809]/Q
                         net (fo=2, routed)           0.120     1.901    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[810]
    SLICE_X23Y39         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][810]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.777     1.984    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X23Y39         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][810]/C
                         clock pessimism             -0.154     1.830    
    SLICE_X23Y39         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.885    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][810]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][798]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][799]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.898ns (routing 0.423ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.477ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.898     1.009    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X26Y37         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][798]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.048 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][798]/Q
                         net (fo=2, routed)           0.033     1.081    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[799]
    SLICE_X26Y37         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][799]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.024     1.162    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X26Y37         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][799]/C
                         clock pessimism             -0.148     1.015    
    SLICE_X26Y37         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.062    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][799]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][953]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][954]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.904ns (routing 0.423ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.477ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.904     1.015    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X22Y37         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][953]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.054 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][953]/Q
                         net (fo=2, routed)           0.033     1.087    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_5_out[954]
    SLICE_X22Y37         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][954]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.032     1.170    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X22Y37         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][954]/C
                         clock pessimism             -0.149     1.021    
    SLICE_X22Y37         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.068    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][954]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][344]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][345]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.894ns (routing 0.423ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.477ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.894     1.005    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X15Y40         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][344]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.044 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][344]/Q
                         net (fo=2, routed)           0.033     1.077    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[345]
    SLICE_X15Y40         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][345]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.019     1.157    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X15Y40         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][345]/C
                         clock pessimism             -0.147     1.011    
    SLICE_X15Y40         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.058    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][345]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][875]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][876]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.071ns (38.955%)  route 0.111ns (61.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.507ns (routing 0.739ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.815ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.507     1.674    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X13Y26         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][875]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.745 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][875]/Q
                         net (fo=2, routed)           0.111     1.856    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_6_out[876]
    SLICE_X12Y26         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][876]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.730     1.937    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X12Y26         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][876]/C
                         clock pessimism             -0.155     1.782    
    SLICE_X12Y26         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.837    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][876]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][932]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][933]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.072ns (36.409%)  route 0.126ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.524ns (routing 0.739ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.815ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.524     1.691    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X15Y27         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][932]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.763 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][932]/Q
                         net (fo=2, routed)           0.126     1.889    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_7_out[933]
    SLICE_X16Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][933]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.763     1.970    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X16Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][933]/C
                         clock pessimism             -0.155     1.816    
    SLICE_X16Y29         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     1.870    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][933]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 0.424 }
Period(ns):         0.847
Sources:            { coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y28  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y30  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y30  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.550         0.847       0.297      SLICE_X11Y30  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y28  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y28  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y28  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y28  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         0.423       0.148      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         0.424       0.149      SLICE_X11Y29  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_3
  To Clock:  clk_pl_3

Setup :           86  Failing Endpoints,  Worst Slack       -0.449ns,  Total Violation      -13.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.842ns (24.390%)  route 2.610ns (75.610%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.900ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.934     5.577    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.662     5.162    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y23         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]_rep__0/C
                         clock pessimism              0.132     5.294    
                         clock uncertainty           -0.124     5.170    
    SLICE_X22Y23         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.128    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -0.449    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.842ns (24.390%)  route 2.610ns (75.610%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.900ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.934     5.577    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.662     5.162    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y23         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
                         clock pessimism              0.132     5.294    
                         clock uncertainty           -0.124     5.170    
    SLICE_X22Y23         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042     5.128    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -0.449    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.842ns (24.390%)  route 2.610ns (75.610%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.900ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.934     5.577    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.662     5.162    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y23         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
                         clock pessimism              0.132     5.294    
                         clock uncertainty           -0.124     5.170    
    SLICE_X22Y23         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042     5.128    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -0.449    

Slack (VIOLATED) :        -0.448ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.842ns (24.397%)  route 2.609ns (75.603%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.900ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.933     5.576    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.662     5.162    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y23         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                         clock pessimism              0.132     5.294    
                         clock uncertainty           -0.124     5.170    
    SLICE_X22Y23         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     5.128    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          5.128    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                 -0.448    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.842ns (24.298%)  route 2.623ns (75.702%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.178 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.900ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.947     5.590    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X20Y16         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.678     5.178    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y16         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep/C
                         clock pessimism              0.132     5.310    
                         clock uncertainty           -0.124     5.186    
    SLICE_X20Y16         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.144    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.842ns (24.305%)  route 2.622ns (75.695%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.178 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.900ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.946     5.589    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X20Y16         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.678     5.178    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y16         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                         clock pessimism              0.132     5.310    
                         clock uncertainty           -0.124     5.186    
    SLICE_X20Y16         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043     5.143    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.842ns (24.620%)  route 2.578ns (75.380%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 5.169 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.900ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.902     5.545    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X22Y21         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.669     5.169    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y21         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep__0/C
                         clock pessimism              0.132     5.301    
                         clock uncertainty           -0.124     5.177    
    SLICE_X22Y21         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     5.135    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.842ns (24.674%)  route 2.570ns (75.326%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 5.176 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.900ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.895     5.537    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X20Y18         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.676     5.176    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.132     5.308    
                         clock uncertainty           -0.124     5.184    
    SLICE_X20Y18         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     5.141    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.842ns (24.681%)  route 2.569ns (75.319%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 5.176 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.900ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.894     5.536    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X20Y18         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.676     5.176    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.132     5.308    
                         clock uncertainty           -0.124     5.184    
    SLICE_X20Y18         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     5.140    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          5.140    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.842ns (25.204%)  route 2.499ns (74.796%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 5.158 - 3.333 ) 
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.992ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.900ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.918     2.125    coincidence_detector_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      0.477     2.602 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WVALID
                         net (fo=3, routed)           0.589     3.191    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X8Y64          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.231 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.354     3.585    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X9Y55          LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.110     3.734    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X10Y55         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     3.773 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.104     3.877    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y55         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.916 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=9, routed)           0.455     4.372    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg1[0]_i_3_n_0
    SLICE_X9Y32          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.436 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           0.063     4.499    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X9Y32          LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     4.643 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=14, routed)          0.823     5.466    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X21Y28         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.658     5.158    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y28         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.132     5.290    
                         clock uncertainty           -0.124     5.166    
    SLICE_X21Y28         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     5.123    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                 -0.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.069ns (46.471%)  route 0.079ns (53.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.686ns (routing 0.900ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.992ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.686     1.853    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X1Y32          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.922 r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[2]/Q
                         net (fo=2, routed)           0.079     2.002    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[2]
    SLICE_X0Y32          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.900     2.107    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X0Y32          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[2]/C
                         clock pessimism             -0.171     1.936    
    SLICE_X0Y32          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.991    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.069ns (36.469%)  route 0.120ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.697ns (routing 0.900ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.992ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.697     1.864    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y44          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     1.933 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=2, routed)           0.120     2.053    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X4Y42          SRLC32E                                      r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.950     2.157    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.171     1.986    
    SLICE_X4Y42          SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.054     2.040    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.069ns (31.336%)  route 0.151ns (68.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.697ns (routing 0.900ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.992ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.697     1.864    coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y44          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.933 r  coincidence_detector_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=2, routed)           0.151     2.084    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X4Y46          SRLC32E                                      r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.954     2.161    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.171     1.990    
    SLICE_X4Y46          SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.080     2.070    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/access_fit_mi_side_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.070ns (31.757%)  route 0.150ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.718ns (routing 0.900ns, distribution 0.818ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.992ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.718     1.885    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X6Y88          FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/access_fit_mi_side_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.955 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/access_fit_mi_side_q_reg/Q
                         net (fo=17, routed)          0.150     2.105    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIG0
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.038     2.245    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG/CLK
                         clock pessimism             -0.236     2.009    
    SLICE_X5Y83          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.091    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMG
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.070ns (34.447%)  route 0.133ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.739ns (routing 0.900ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.992ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.739     1.906    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y83          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.976 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=38, routed)          0.133     2.109    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH4
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.038     2.245    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.247     1.998    
    SLICE_X5Y83          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.094    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.070ns (34.447%)  route 0.133ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.739ns (routing 0.900ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.992ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.739     1.906    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y83          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.976 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=38, routed)          0.133     2.109    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH4
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.038     2.245    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/CLK
                         clock pessimism             -0.247     1.998    
    SLICE_X5Y83          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.094    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.070ns (34.447%)  route 0.133ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.739ns (routing 0.900ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.992ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.739     1.906    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y83          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.976 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=38, routed)          0.133     2.109    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH4
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.038     2.245    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.247     1.998    
    SLICE_X5Y83          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.094    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.070ns (34.447%)  route 0.133ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.739ns (routing 0.900ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.992ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.739     1.906    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y83          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.976 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=38, routed)          0.133     2.109    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH4
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.038     2.245    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.247     1.998    
    SLICE_X5Y83          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.094    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.070ns (34.447%)  route 0.133ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.739ns (routing 0.900ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.992ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.739     1.906    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y83          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.976 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=38, routed)          0.133     2.109    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH4
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.038     2.245    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/CLK
                         clock pessimism             -0.247     1.998    
    SLICE_X5Y83          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.094    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.070ns (34.447%)  route 0.133ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.739ns (routing 0.900ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.992ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.739     1.906    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y83          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.976 r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=38, routed)          0.133     2.109    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH4
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.038     2.245    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X5Y83          RAMD32                                       r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1/CLK
                         clock pessimism             -0.247     1.998    
    SLICE_X5Y83          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.094    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_3
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         3.333       0.333      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         3.333       0.333      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         3.333       2.187      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         3.333       2.187      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         3.333       2.187      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         3.333       2.187      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         3.333       2.187      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         3.333       2.187      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         3.333       2.187      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         3.333       2.187      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         1.666       0.166      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         1.666       0.166      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         1.666       0.166      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         1.666       0.166      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         1.666       0.166      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0     coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.573         1.666       1.093      SLICE_X5Y50  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_3
  To Clock:  clk_pl_0

Setup :          238  Failing Endpoints,  Worst Slack       -2.215ns,  Total Violation     -375.619ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.215ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.619ns  (logic 0.650ns (40.153%)  route 0.969ns (59.847%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 105.007 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.739ns, distribution 0.767ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.476   107.055    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.506   105.007    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]/C
                         clock pessimism              0.000   105.007    
                         clock uncertainty           -0.124   104.883    
    SLICE_X11Y29         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043   104.840    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[12]
  -------------------------------------------------------------------
                         required time                        104.840    
                         arrival time                        -107.055    
  -------------------------------------------------------------------
                         slack                                 -2.215    

Slack (VIOLATED) :        -2.215ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.619ns  (logic 0.650ns (40.153%)  route 0.969ns (59.847%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 105.007 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.739ns, distribution 0.767ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.476   107.055    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.506   105.007    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]/C
                         clock pessimism              0.000   105.007    
                         clock uncertainty           -0.124   104.883    
    SLICE_X11Y29         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043   104.840    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[13]
  -------------------------------------------------------------------
                         required time                        104.840    
                         arrival time                        -107.055    
  -------------------------------------------------------------------
                         slack                                 -2.215    

Slack (VIOLATED) :        -2.215ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.619ns  (logic 0.650ns (40.153%)  route 0.969ns (59.847%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 105.007 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.739ns, distribution 0.767ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.476   107.055    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.506   105.007    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[14]/C
                         clock pessimism              0.000   105.007    
                         clock uncertainty           -0.124   104.883    
    SLICE_X11Y29         FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043   104.840    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[14]
  -------------------------------------------------------------------
                         required time                        104.840    
                         arrival time                        -107.055    
  -------------------------------------------------------------------
                         slack                                 -2.215    

Slack (VIOLATED) :        -2.215ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.619ns  (logic 0.650ns (40.153%)  route 0.969ns (59.847%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 105.007 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.739ns, distribution 0.767ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.476   107.055    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.506   105.007    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[15]/C
                         clock pessimism              0.000   105.007    
                         clock uncertainty           -0.124   104.883    
    SLICE_X11Y29         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043   104.840    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[15]
  -------------------------------------------------------------------
                         required time                        104.840    
                         arrival time                        -107.055    
  -------------------------------------------------------------------
                         slack                                 -2.215    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.613ns  (logic 0.650ns (40.303%)  route 0.963ns (59.697%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 105.003 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.739ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.470   107.049    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.502   105.003    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]/C
                         clock pessimism              0.000   105.003    
                         clock uncertainty           -0.124   104.879    
    SLICE_X11Y29         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042   104.837    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[10]
  -------------------------------------------------------------------
                         required time                        104.837    
                         arrival time                        -107.049    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.613ns  (logic 0.650ns (40.303%)  route 0.963ns (59.697%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 105.003 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.739ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.470   107.049    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.502   105.003    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]/C
                         clock pessimism              0.000   105.003    
                         clock uncertainty           -0.124   104.879    
    SLICE_X11Y29         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042   104.837    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[11]
  -------------------------------------------------------------------
                         required time                        104.837    
                         arrival time                        -107.049    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.613ns  (logic 0.650ns (40.303%)  route 0.963ns (59.697%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 105.003 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.739ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.470   107.049    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.502   105.003    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]/C
                         clock pessimism              0.000   105.003    
                         clock uncertainty           -0.124   104.879    
    SLICE_X11Y29         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042   104.837    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[8]
  -------------------------------------------------------------------
                         required time                        104.837    
                         arrival time                        -107.049    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.613ns  (logic 0.650ns (40.303%)  route 0.963ns (59.697%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 105.003 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.739ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.470   107.049    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.502   105.003    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[9]/C
                         clock pessimism              0.000   105.003    
                         clock uncertainty           -0.124   104.879    
    SLICE_X11Y29         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042   104.837    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk_reg[9]
  -------------------------------------------------------------------
                         required time                        104.837    
                         arrival time                        -107.049    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.602ns  (logic 0.650ns (40.566%)  route 0.952ns (59.434%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 104.997 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.739ns, distribution 0.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.459   107.039    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.496   104.997    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]/C
                         clock pessimism              0.000   104.997    
                         clock uncertainty           -0.124   104.873    
    SLICE_X10Y28         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042   104.831    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][0]
  -------------------------------------------------------------------
                         required time                        104.831    
                         arrival time                        -107.039    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.602ns  (logic 0.650ns (40.566%)  route 0.952ns (59.434%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 104.997 - 103.334 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 105.436 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.992ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.739ns, distribution 0.757ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.906   105.436    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099   105.535 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=3, routed)           0.225   105.761    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/D[11]
    SLICE_X10Y30         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177   105.938 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk1_carry_i_11/O
                         net (fo=1, routed)           0.012   105.950    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/S[5]
    SLICE_X10Y30         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197   106.147 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry/CO[7]
                         net (fo=1, routed)           0.028   106.175    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry_n_0
    SLICE_X10Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030   106.205 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk1_carry__0/CO[7]
                         net (fo=1, routed)           0.228   106.433    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/CO[0]
    SLICE_X10Y32         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147   106.580 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Cnt_Clk[0]_i_1/O
                         net (fo=72, routed)          0.459   107.039    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_Clk0
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.496   104.997    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X10Y28         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][1]/C
                         clock pessimism              0.000   104.997    
                         clock uncertainty           -0.124   104.873    
    SLICE_X10Y28         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042   104.831    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_chann_reg[1][1]
  -------------------------------------------------------------------
                         required time                        104.831    
                         arrival time                        -107.039    
  -------------------------------------------------------------------
                         slack                                 -2.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.039ns (17.568%)  route 0.183ns (82.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.508ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.477ns, distribution 0.508ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.972     1.083    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.122 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[17]/Q
                         net (fo=1, routed)           0.183     1.305    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][31]_1[17]
    SLICE_X6Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.985     1.123    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X6Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][17]/C
                         clock pessimism              0.000     1.123    
                         clock uncertainty            0.124     1.247    
    SLICE_X6Y33          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.293    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.039ns (16.667%)  route 0.195ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.966ns (routing 0.508ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.477ns, distribution 0.513ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.966     1.077    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y28          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.116 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[11]/Q
                         net (fo=1, routed)           0.195     1.311    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][31]_1[11]
    SLICE_X6Y28          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.990     1.128    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X6Y28          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][11]/C
                         clock pessimism              0.000     1.128    
                         clock uncertainty            0.124     1.252    
    SLICE_X6Y28          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.298    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.508ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.477ns, distribution 0.513ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.964     1.075    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.114 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg4_reg[27]/Q
                         net (fo=1, routed)           0.203     1.317    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][31]_1[27]
    SLICE_X6Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.990     1.128    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X6Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][27]/C
                         clock pessimism              0.000     1.128    
                         clock uncertainty            0.124     1.252    
    SLICE_X6Y30          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.298    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][27]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.039ns (16.318%)  route 0.200ns (83.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.967ns (routing 0.508ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.477ns, distribution 0.513ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.967     1.078    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y29          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.117 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[31]/Q
                         net (fo=1, routed)           0.200     1.317    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][31]_1[31]
    SLICE_X5Y29          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.990     1.128    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X5Y29          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][31]/C
                         clock pessimism              0.000     1.128    
                         clock uncertainty            0.124     1.252    
    SLICE_X5Y29          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.298    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.039ns (16.250%)  route 0.201ns (83.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.508ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.477ns, distribution 0.510ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.969     1.080    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.119 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.201     1.320    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][31]_1[26]
    SLICE_X3Y28          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.987     1.125    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X3Y28          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][26]/C
                         clock pessimism              0.000     1.125    
                         clock uncertainty            0.124     1.249    
    SLICE_X3Y28          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.295    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][26]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.088ns (28.324%)  route 0.223ns (71.676%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.508ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.477ns, distribution 0.573ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.963     1.074    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y39         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.113 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg6_reg[5]/Q
                         net (fo=17, routed)          0.134     1.246    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_0[5]
    SLICE_X25Y42         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.260 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann[0]_i_26/O
                         net (fo=1, routed)           0.007     1.267    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann[0]_i_26_n_0
    SLICE_X25Y42         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.277 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_12/O
                         net (fo=1, routed)           0.000     1.277    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_12_n_0
    SLICE_X25Y42         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.011     1.288 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_5/O
                         net (fo=1, routed)           0.061     1.349    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]_i_5_n_0
    SLICE_X24Y42         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     1.363 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann[0]_i_1/O
                         net (fo=1, routed)           0.021     1.384    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/p_4_out[0]
    SLICE_X24Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.050     1.188    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X24Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.124     1.312    
    SLICE_X24Y42         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.358    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/DlayChann_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.039ns (15.538%)  route 0.212ns (84.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.508ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.477ns, distribution 0.512ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.968     1.079    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y28          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.118 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg3_reg[11]/Q
                         net (fo=1, routed)           0.212     1.330    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][31]_1[11]
    SLICE_X4Y28          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.989     1.127    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X4Y28          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][11]/C
                         clock pessimism              0.000     1.127    
                         clock uncertainty            0.124     1.251    
    SLICE_X4Y28          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.298    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.039ns (15.538%)  route 0.212ns (84.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.508ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.477ns, distribution 0.507ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.965     1.076    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y31          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.115 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[30]/Q
                         net (fo=1, routed)           0.212     1.327    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][31]_1[30]
    SLICE_X4Y31          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.984     1.122    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X4Y31          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][30]/C
                         clock pessimism              0.000     1.122    
                         clock uncertainty            0.124     1.246    
    SLICE_X4Y31          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.293    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.040ns (15.706%)  route 0.215ns (84.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.508ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.477ns, distribution 0.513ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.969     1.080    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.120 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=3, routed)           0.215     1.335    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[31]_0[14]
    SLICE_X4Y27          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.990     1.128    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X4Y27          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[14]/C
                         clock pessimism              0.000     1.128    
                         clock uncertainty            0.124     1.252    
    SLICE_X4Y27          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.299    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.039ns (15.600%)  route 0.211ns (84.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.967ns (routing 0.508ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.477ns, distribution 0.506ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.967     1.078    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.117 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/slv_reg5_reg[10]/Q
                         net (fo=1, routed)           0.211     1.328    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][31]_1[10]
    SLICE_X7Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.983     1.121    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X7Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][10]/C
                         clock pessimism              0.000     1.121    
                         clock uncertainty            0.124     1.245    
    SLICE_X7Y30          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.291    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_3

Setup :           54  Failing Endpoints,  Worst Slack       -1.749ns,  Total Violation      -78.702ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.749ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.715ns  (logic 0.335ns (19.534%)  route 1.380ns (80.466%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 155.284 - 153.318 ) 
    Source Clock Delay      (SCD):    1.914ns = ( 155.221 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.815ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.900ns, distribution 0.899ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.707   155.221    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X10Y37         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097   155.318 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[9]/Q
                         net (fo=1, routed)           0.456   155.774    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Q[9]
    SLICE_X10Y37         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100   155.874 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_7/O
                         net (fo=1, routed)           0.502   156.376    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_7_n_0
    SLICE_X10Y37         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098   156.474 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.362   156.836    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040   156.876 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.060   156.936    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X12Y40         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.799   155.284    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000   155.284    
                         clock uncertainty           -0.124   155.160    
    SLICE_X12Y40         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027   155.187    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                        155.187    
                         arrival time                        -156.936    
  -------------------------------------------------------------------
                         slack                                 -1.749    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.653ns  (logic 0.601ns (36.358%)  route 1.052ns (63.642%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 155.212 - 153.318 ) 
    Source Clock Delay      (SCD):    1.896ns = ( 155.203 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.815ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.900ns, distribution 0.827ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.689   155.203    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X3Y27          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099   155.302 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][14]/Q
                         net (fo=1, routed)           0.350   155.652    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_2[14]
    SLICE_X3Y27          LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147   155.799 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[14]_i_6/O
                         net (fo=1, routed)           0.250   156.049    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[14]_i_6_n_0
    SLICE_X3Y27          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177   156.226 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[14]_i_2/O
                         net (fo=1, routed)           0.395   156.621    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[14]_i_2_n_0
    SLICE_X3Y35          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178   156.799 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.057   156.856    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X3Y35          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.727   155.212    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y35          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000   155.212    
                         clock uncertainty           -0.124   155.088    
    SLICE_X3Y35          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027   155.115    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                        155.115    
                         arrival time                        -156.856    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.754ns  (logic 0.518ns (29.532%)  route 1.236ns (70.468%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 155.370 - 153.318 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 155.204 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.815ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.900ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.690   155.204    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X5Y32          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098   155.302 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][18]/Q
                         net (fo=1, routed)           0.440   155.742    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_3[18]
    SLICE_X5Y32          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179   155.921 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[18]_i_6/O
                         net (fo=1, routed)           0.317   156.238    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[18]_i_6_n_0
    SLICE_X5Y32          LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177   156.415 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.421   156.836    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[18]_i_2_n_0
    SLICE_X6Y32          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064   156.900 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.058   156.958    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X6Y32          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.885   155.370    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y32          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000   155.370    
                         clock uncertainty           -0.124   155.246    
    SLICE_X6Y32          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   155.273    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                        155.273    
                         arrival time                        -156.958    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.537ns  (logic 0.405ns (26.350%)  route 1.132ns (73.650%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 155.158 - 153.318 ) 
    Source Clock Delay      (SCD):    1.890ns = ( 155.197 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.683ns (routing 0.815ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.900ns, distribution 0.773ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.683   155.197    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X7Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099   155.296 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][13]/Q
                         net (fo=1, routed)           0.440   155.736    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_3[13]
    SLICE_X7Y30          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064   155.800 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_6/O
                         net (fo=1, routed)           0.411   156.211    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_6_n_0
    SLICE_X7Y30          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178   156.389 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.223   156.612    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_2_n_0
    SLICE_X7Y33          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064   156.676 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.058   156.734    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X7Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.673   155.158    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000   155.158    
                         clock uncertainty           -0.124   155.034    
    SLICE_X7Y33          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   155.061    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                        155.061    
                         arrival time                        -156.734    
  -------------------------------------------------------------------
                         slack                                 -1.673    

Slack (VIOLATED) :        -1.671ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.534ns  (logic 0.425ns (27.705%)  route 1.109ns (72.295%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 155.160 - 153.318 ) 
    Source Clock Delay      (SCD):    1.893ns = ( 155.200 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.815ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.900ns, distribution 0.775ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.686   155.200    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X3Y29          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099   155.299 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][28]/Q
                         net (fo=1, routed)           0.394   155.693    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_1[28]
    SLICE_X3Y29          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116   155.809 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[28]_i_6/O
                         net (fo=1, routed)           0.295   156.104    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[28]_i_6_n_0
    SLICE_X3Y29          LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063   156.167 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.338   156.505    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[28]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147   156.652 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.082   156.734    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X4Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.675   155.160    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000   155.160    
                         clock uncertainty           -0.124   155.036    
    SLICE_X4Y33          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027   155.063    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                        155.063    
                         arrival time                        -156.734    
  -------------------------------------------------------------------
                         slack                                 -1.671    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.517ns  (logic 0.402ns (26.500%)  route 1.115ns (73.500%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 155.166 - 153.318 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 155.204 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.815ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.900ns, distribution 0.781ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.690   155.204    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X1Y29          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097   155.301 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][29]/Q
                         net (fo=1, routed)           0.499   155.800    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_1[29]
    SLICE_X3Y29          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178   155.978 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[29]_i_6/O
                         net (fo=1, routed)           0.441   156.419    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[29]_i_6_n_0
    SLICE_X5Y32          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063   156.482 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.112   156.594    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[29]_i_2_n_0
    SLICE_X5Y34          LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064   156.658 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.063   156.721    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X5Y34          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.681   155.166    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y34          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000   155.166    
                         clock uncertainty           -0.124   155.042    
    SLICE_X5Y34          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027   155.069    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                        155.069    
                         arrival time                        -156.721    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (VIOLATED) :        -1.635ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.505ns  (logic 0.410ns (27.243%)  route 1.095ns (72.757%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 155.166 - 153.318 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 155.199 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.685ns (routing 0.815ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.900ns, distribution 0.781ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.685   155.199    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X6Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096   155.295 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][17]/Q
                         net (fo=1, routed)           0.325   155.620    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_3[17]
    SLICE_X6Y33          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116   155.736 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[17]_i_6/O
                         net (fo=1, routed)           0.404   156.140    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[17]_i_6_n_0
    SLICE_X6Y34          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100   156.240 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.284   156.524    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[17]_i_2_n_0
    SLICE_X5Y34          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098   156.622 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.082   156.704    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X5Y34          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.681   155.166    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y34          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000   155.166    
                         clock uncertainty           -0.124   155.042    
    SLICE_X5Y34          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027   155.069    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                        155.069    
                         arrival time                        -156.704    
  -------------------------------------------------------------------
                         slack                                 -1.635    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.447ns  (logic 0.315ns (21.769%)  route 1.132ns (78.231%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 155.173 - 153.318 ) 
    Source Clock Delay      (SCD):    1.930ns = ( 155.237 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.815ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.900ns, distribution 0.788ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.723   155.237    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X9Y36          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097   155.334 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[20]/Q
                         net (fo=1, routed)           0.421   155.755    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Q[20]
    SLICE_X9Y36          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116   155.871 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[20]_i_7/O
                         net (fo=1, routed)           0.246   156.117    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[20]_i_7_n_0
    SLICE_X9Y36          LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062   156.179 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.405   156.584    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[20]_i_2_n_0
    SLICE_X10Y38         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040   156.624 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.060   156.684    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X10Y38         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.688   155.173    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y38         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000   155.173    
                         clock uncertainty           -0.124   155.049    
    SLICE_X10Y38         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027   155.076    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                        155.076    
                         arrival time                        -156.684    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.468ns  (logic 0.380ns (25.886%)  route 1.088ns (74.114%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 155.166 - 153.318 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 155.209 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.695ns (routing 0.815ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.900ns, distribution 0.781ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.695   155.209    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X5Y27          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098   155.307 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[26]/Q
                         net (fo=1, routed)           0.348   155.655    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Q[26]
    SLICE_X5Y27          LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   155.755 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[26]_i_7/O
                         net (fo=1, routed)           0.370   156.125    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[26]_i_7_n_0
    SLICE_X5Y28          LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066   156.191 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           0.300   156.491    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[26]_i_2_n_0
    SLICE_X5Y34          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116   156.607 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.070   156.677    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X5Y34          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.681   155.166    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y34          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000   155.166    
                         clock uncertainty           -0.124   155.042    
    SLICE_X5Y34          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027   155.069    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                        155.069    
                         arrival time                        -156.677    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.607ns  (required time - arrival time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_3 rise@153.318ns - clk_pl_0 rise@153.307ns)
  Data Path Delay:        1.476ns  (logic 0.309ns (20.935%)  route 1.167ns (79.065%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 155.164 - 153.318 ) 
    Source Clock Delay      (SCD):    1.891ns = ( 155.198 - 153.307 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.684ns (routing 0.815ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.900ns, distribution 0.779ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                    153.307   153.307 r  
    PS8_X0Y0             PS8                          0.000   153.307 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178   153.485    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   153.514 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.684   155.198    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X4Y31          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094   155.292 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][31]/Q
                         net (fo=1, routed)           0.406   155.698    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_3[31]
    SLICE_X5Y29          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114   155.812 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_7/O
                         net (fo=1, routed)           0.290   156.102    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_7_n_0
    SLICE_X5Y29          LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062   156.164 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.402   156.566    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_n_0
    SLICE_X5Y33          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039   156.605 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.069   156.674    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X5Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                    153.318   153.318 r  
    PS8_X0Y0             PS8                          0.000   153.318 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140   153.458    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   153.485 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.679   155.164    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000   155.164    
                         clock uncertainty           -0.124   155.040    
    SLICE_X5Y33          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027   155.067    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                        155.067    
                         arrival time                        -156.674    
  -------------------------------------------------------------------
                         slack                                 -1.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.224ns (25.225%)  route 0.664ns (74.775%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.739ns, distribution 0.744ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.992ns, distribution 1.161ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.483     1.650    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X5Y32          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.719 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[1][16]/Q
                         net (fo=1, routed)           0.161     1.880    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_3[16]
    SLICE_X5Y32          LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     1.981 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[16]_i_6/O
                         net (fo=1, routed)           0.238     2.219    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[16]_i_6_n_0
    SLICE_X5Y32          LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.027     2.246 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           0.237     2.483    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[16]_i_2_n_0
    SLICE_X6Y32          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.027     2.510 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.028     2.538    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X6Y32          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.153     2.360    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y32          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty            0.124     2.484    
    SLICE_X6Y32          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     2.537    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.185ns (23.748%)  route 0.594ns (76.252%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.495ns (routing 0.739ns, distribution 0.756ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.992ns, distribution 1.061ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.495     1.662    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X10Y37         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.733 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[3][9]/Q
                         net (fo=1, routed)           0.216     1.949    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_1[9]
    SLICE_X10Y37         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.043     1.992 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_6/O
                         net (fo=1, routed)           0.125     2.117    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_6_n_0
    SLICE_X10Y37         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.043     2.160 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.225     2.385    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.028     2.413 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.028     2.441    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X12Y40         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        2.053     2.260    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y40         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.124     2.384    
    SLICE_X12Y40         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.437    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.163ns (33.817%)  route 0.319ns (66.183%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.865ns (routing 0.423ns, distribution 0.442ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.571ns, distribution 0.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.865     0.976    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X4Y27          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.014 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[12]/Q
                         net (fo=1, routed)           0.069     1.083    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Q[12]
    SLICE_X4Y27          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     1.118 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[12]_i_7/O
                         net (fo=1, routed)           0.085     1.203    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[12]_i_7_n_0
    SLICE_X3Y27          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     1.243 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.148     1.391    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[12]_i_2_n_0
    SLICE_X3Y35          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     1.441 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.017     1.458    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X3Y35          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.127     1.265    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y35          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.265    
                         clock uncertainty            0.124     1.389    
    SLICE_X3Y35          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.435    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/regs_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.070ns (10.975%)  route 0.568ns (89.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.739ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.992ns, distribution 0.911ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.508     1.675    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X11Y38         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.745 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[5][2]/Q
                         net (fo=2, routed)           0.568     2.313    coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/D[0]
    SLICE_X13Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/regs_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.903     2.110    coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/s00_axi_aclk
    SLICE_X13Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/regs_reg[1][0]/C
                         clock pessimism              0.000     2.110    
                         clock uncertainty            0.124     2.234    
    SLICE_X13Y42         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.053     2.287    coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/regs_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.098ns (21.121%)  route 0.366ns (78.879%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.868ns (routing 0.423ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.571ns, distribution 0.536ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.868     0.979    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X9Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.018 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][25]/Q
                         net (fo=1, routed)           0.133     1.151    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_0[25]
    SLICE_X9Y33          LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.173 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[25]_i_7/O
                         net (fo=1, routed)           0.110     1.283    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[25]_i_7_n_0
    SLICE_X7Y33          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.306 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.099     1.405    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X5Y34          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.419 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.024     1.443    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X5Y34          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.107     1.245    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y34          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000     1.245    
                         clock uncertainty            0.124     1.370    
    SLICE_X5Y34          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.416    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.127ns (27.195%)  route 0.340ns (72.805%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.861ns (routing 0.423ns, distribution 0.438ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.571ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.861     0.972    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X7Y30          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.012 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[13]/Q
                         net (fo=1, routed)           0.151     1.163    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Q[13]
    SLICE_X7Y30          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     1.213 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_7/O
                         net (fo=1, routed)           0.077     1.290    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_7_n_0
    SLICE_X7Y30          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.304 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.097     1.401    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_2_n_0
    SLICE_X7Y33          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.424 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.015     1.439    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X7Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.102     1.240    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.240    
                         clock uncertainty            0.124     1.365    
    SLICE_X7Y33          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.411    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.097ns (23.040%)  route 0.324ns (76.960%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.423ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.571ns, distribution 0.522ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.898     1.009    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X18Y50         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.048 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/nCycles_o_reg[5]/Q
                         net (fo=1, routed)           0.123     1.171    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/Q[5]
    SLICE_X18Y50         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.185 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[5]_i_7/O
                         net (fo=1, routed)           0.090     1.275    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[5]_i_7_n_0
    SLICE_X18Y50         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.297 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.095     1.392    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X18Y50         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.414 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.016     1.430    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X18Y50         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.093     1.231    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y50         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.231    
                         clock uncertainty            0.124     1.355    
    SLICE_X18Y50         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.401    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.090ns (21.176%)  route 0.335ns (78.824%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.423ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.571ns, distribution 0.519ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.895     1.006    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X17Y51         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.045 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[2][3]/Q
                         net (fo=1, routed)           0.131     1.176    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_2[3]
    SLICE_X17Y51         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.199 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[3]_i_6/O
                         net (fo=1, routed)           0.095     1.294    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[3]_i_6_n_0
    SLICE_X17Y51         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.308 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.093     1.401    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X15Y51         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.415 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.016     1.431    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X15Y51         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.090     1.228    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.124     1.352    
    SLICE_X15Y51         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.398    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/regs_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.070ns (10.856%)  route 0.575ns (89.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.739ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.992ns, distribution 0.898ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.501     1.668    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X12Y33         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.738 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Cnt_pairs_reg[1][2]/Q
                         net (fo=2, routed)           0.575     2.313    coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/D[0]
    SLICE_X10Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/regs_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.890     2.097    coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/s00_axi_aclk
    SLICE_X10Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/regs_reg[1][0]/C
                         clock pessimism              0.000     2.097    
                         clock uncertainty            0.124     2.221    
    SLICE_X10Y29         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.276    coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/regs_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.149ns (31.568%)  route 0.323ns (68.432%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.868ns (routing 0.423ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.571ns, distribution 0.533ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        0.868     0.979    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/PL_Clk
    SLICE_X6Y31          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.018 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/Delays_o_reg[0][30]/Q
                         net (fo=1, routed)           0.085     1.103    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_0[30]
    SLICE_X6Y31          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.138 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.113     1.251    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[30]_i_7_n_0
    SLICE_X4Y31          LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.061     1.312 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.101     1.413    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[30]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.427 r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.024     1.451    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X4Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.104     1.242    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33          FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000     1.242    
                         clock uncertainty            0.124     1.366    
    SLICE_X4Y33          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.412    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_3
  To Clock:  clk_pl_0

Setup :         4172  Failing Endpoints,  Worst Slack       -1.918ns,  Total Violation    -7007.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][226]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 105.030 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.739ns, distribution 0.790ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][226]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.529   105.030    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][226]/C
                         clock pessimism              0.000   105.030    
                         clock uncertainty           -0.124   104.906    
    SLICE_X21Y35         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072   104.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][226]
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][235]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 105.030 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.739ns, distribution 0.790ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][235]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.529   105.030    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][235]/C
                         clock pessimism              0.000   105.030    
                         clock uncertainty           -0.124   104.906    
    SLICE_X21Y35         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072   104.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][235]
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][236]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 105.030 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.739ns, distribution 0.790ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][236]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.529   105.030    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][236]/C
                         clock pessimism              0.000   105.030    
                         clock uncertainty           -0.124   104.906    
    SLICE_X21Y35         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072   104.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][236]
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][237]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 105.030 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.739ns, distribution 0.790ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][237]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.529   105.030    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][237]/C
                         clock pessimism              0.000   105.030    
                         clock uncertainty           -0.124   104.906    
    SLICE_X21Y35         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072   104.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][237]
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][238]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 105.030 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.739ns, distribution 0.790ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][238]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.529   105.030    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][238]/C
                         clock pessimism              0.000   105.030    
                         clock uncertainty           -0.124   104.906    
    SLICE_X21Y35         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072   104.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][238]
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][239]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 105.030 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.739ns, distribution 0.790ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][239]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.529   105.030    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][239]/C
                         clock pessimism              0.000   105.030    
                         clock uncertainty           -0.124   104.906    
    SLICE_X21Y35         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072   104.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][239]
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][240]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 105.030 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.739ns, distribution 0.790ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.529   105.030    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][240]/C
                         clock pessimism              0.000   105.030    
                         clock uncertainty           -0.124   104.906    
    SLICE_X21Y35         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072   104.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][240]
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][402]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 105.030 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.739ns, distribution 0.790ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][402]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.529   105.030    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][402]/C
                         clock pessimism              0.000   105.030    
                         clock uncertainty           -0.124   104.906    
    SLICE_X21Y35         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072   104.834    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][402]
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.914ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][227]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 105.034 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.739ns, distribution 0.794ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][227]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.533   105.034    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][227]/C
                         clock pessimism              0.000   105.034    
                         clock uncertainty           -0.124   104.910    
    SLICE_X21Y35         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072   104.838    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][227]
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.914    

Slack (VIOLATED) :        -1.914ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][228]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.011ns  (clk_pl_0 rise@103.334ns - clk_pl_3 rise@103.323ns)
  Data Path Delay:        1.339ns  (logic 0.193ns (14.411%)  route 1.146ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 105.034 - 103.334 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 105.413 - 103.323 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.992ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.739ns, distribution 0.794ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                    103.323   103.323 r  
    PS8_X0Y0             PS8                          0.000   103.323 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178   103.501    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029   103.530 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.883   105.413    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093   105.506 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.148   105.654    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100   105.754 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.998   106.752    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X21Y35         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][228]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    103.334   103.334 r  
    PS8_X0Y0             PS8                          0.000   103.334 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140   103.474    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027   103.501 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.533   105.034    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y35         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][228]/C
                         clock pessimism              0.000   105.034    
                         clock uncertainty           -0.124   104.910    
    SLICE_X21Y35         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072   104.838    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][228]
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                 -1.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][296]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.073ns (26.088%)  route 0.207ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.477ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.137     1.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][296]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.008     1.146    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][296]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            0.124     1.270    
    SLICE_X14Y29         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.250    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][296]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][297]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.073ns (26.088%)  route 0.207ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.477ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.137     1.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][297]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.008     1.146    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][297]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            0.124     1.270    
    SLICE_X14Y29         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.250    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][297]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][870]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.073ns (26.088%)  route 0.207ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.477ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.137     1.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][870]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.008     1.146    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][870]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            0.124     1.270    
    SLICE_X14Y29         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.250    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][870]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][871]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.073ns (26.088%)  route 0.207ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.477ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.137     1.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][871]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.008     1.146    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][871]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            0.124     1.270    
    SLICE_X14Y29         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.250    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][871]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][872]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.073ns (26.088%)  route 0.207ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.477ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.137     1.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][872]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.008     1.146    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][872]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            0.124     1.270    
    SLICE_X14Y29         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.250    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][872]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][890]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.073ns (26.088%)  route 0.207ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.477ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.137     1.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][890]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.008     1.146    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][890]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            0.124     1.270    
    SLICE_X14Y29         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.250    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][890]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][891]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.073ns (26.088%)  route 0.207ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.477ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.137     1.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][891]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.008     1.146    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][891]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            0.124     1.270    
    SLICE_X14Y29         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.250    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][891]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][46]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.073ns (26.088%)  route 0.207ns (73.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.477ns, distribution 0.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.137     1.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.008     1.146    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][46]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            0.124     1.270    
    SLICE_X14Y29         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.250    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][46]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][1014]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.073ns (25.995%)  route 0.208ns (74.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.477ns, distribution 0.532ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.138     1.352    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][1014]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.009     1.147    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][1014]/C
                         clock pessimism              0.000     1.147    
                         clock uncertainty            0.124     1.271    
    SLICE_X14Y29         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.251    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][1014]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][1021]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.073ns (25.995%)  route 0.208ns (74.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.508ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.477ns, distribution 0.532ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.960     1.071    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X14Y31         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.109 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=120, routed)         0.070     1.179    coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/peripheral_aresetn[0]_repN_alias
    SLICE_X14Y29         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.214 f  coincidence_detector_i/axilite_detector_0/inst/axilite_detector_v1_0_S00_AXI_inst/delayRegs[0][1023]_i_1/O
                         net (fo=4172, routed)        0.138     1.352    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][1023]_0
    SLICE_X14Y29         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][1021]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.009     1.147    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X14Y29         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][1021]/C
                         clock pessimism              0.000     1.147    
                         clock uncertainty            0.124     1.271    
    SLICE_X14Y29         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.251    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][1021]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_3
  To Clock:  clk_pl_3

Setup :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/regs_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.096ns (6.040%)  route 1.493ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.992ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.891     2.098    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X17Y15         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.194 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=89, routed)          1.493     3.687    coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/peripheral_aresetn[0]_repN_8_alias
    SLICE_X13Y49         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/regs_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/s00_axi_aclk
    SLICE_X13Y49         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/regs_reg[1][1]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X13Y49         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/axilite_detector_0/inst/cnt_AC_sync/regs_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_AD_sync/regs_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.096ns (6.040%)  route 1.493ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.992ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.891     2.098    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X17Y15         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.194 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=89, routed)          1.493     3.687    coincidence_detector_i/axilite_detector_0/inst/cnt_AD_sync/peripheral_aresetn[0]_repN_8_alias
    SLICE_X13Y49         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/cnt_AD_sync/regs_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/axilite_detector_0/inst/cnt_AD_sync/s00_axi_aclk
    SLICE_X13Y49         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_AD_sync/regs_reg[1][1]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X13Y49         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/axilite_detector_0/inst/cnt_AD_sync/regs_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_A_sync/regs_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.096ns (6.040%)  route 1.493ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.992ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.891     2.098    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X17Y15         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.194 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=89, routed)          1.493     3.687    coincidence_detector_i/axilite_detector_0/inst/cnt_A_sync/peripheral_aresetn[0]_repN_8_alias
    SLICE_X13Y49         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/cnt_A_sync/regs_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/axilite_detector_0/inst/cnt_A_sync/s00_axi_aclk
    SLICE_X13Y49         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_A_sync/regs_reg[1][1]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X13Y49         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/axilite_detector_0/inst/cnt_A_sync/regs_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_BC_sync/regs_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.096ns (6.040%)  route 1.493ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.992ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.891     2.098    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X17Y15         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.194 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=89, routed)          1.493     3.687    coincidence_detector_i/axilite_detector_0/inst/cnt_BC_sync/peripheral_aresetn[0]_repN_8_alias
    SLICE_X13Y49         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/cnt_BC_sync/regs_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/axilite_detector_0/inst/cnt_BC_sync/s00_axi_aclk
    SLICE_X13Y49         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_BC_sync/regs_reg[1][1]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X13Y49         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/axilite_detector_0/inst/cnt_BC_sync/regs_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_BD_sync/regs_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.096ns (6.040%)  route 1.493ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.992ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.891     2.098    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X17Y15         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.194 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=89, routed)          1.493     3.687    coincidence_detector_i/axilite_detector_0/inst/cnt_BD_sync/peripheral_aresetn[0]_repN_8_alias
    SLICE_X13Y49         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/cnt_BD_sync/regs_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/axilite_detector_0/inst/cnt_BD_sync/s00_axi_aclk
    SLICE_X13Y49         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_BD_sync/regs_reg[1][1]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X13Y49         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/axilite_detector_0/inst/cnt_BD_sync/regs_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_B_sync/regs_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.096ns (6.040%)  route 1.493ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.992ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.891     2.098    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X17Y15         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.194 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=89, routed)          1.493     3.687    coincidence_detector_i/axilite_detector_0/inst/cnt_B_sync/peripheral_aresetn[0]_repN_8_alias
    SLICE_X13Y49         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/cnt_B_sync/regs_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/axilite_detector_0/inst/cnt_B_sync/s00_axi_aclk
    SLICE_X13Y49         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_B_sync/regs_reg[1][1]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X13Y49         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/axilite_detector_0/inst/cnt_B_sync/regs_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/regs_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.096ns (6.040%)  route 1.493ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.992ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.891     2.098    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X17Y15         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.194 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=89, routed)          1.493     3.687    coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/peripheral_aresetn[0]_repN_8_alias
    SLICE_X13Y49         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/regs_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/s00_axi_aclk
    SLICE_X13Y49         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/regs_reg[1][1]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X13Y49         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/axilite_detector_0/inst/cnt_CD_sync/regs_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/axilite_detector_0/inst/cnt_Clk_sync/regs_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.096ns (6.040%)  route 1.493ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.992ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.891     2.098    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X17Y15         FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.194 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=89, routed)          1.493     3.687    coincidence_detector_i/axilite_detector_0/inst/cnt_Clk_sync/peripheral_aresetn[0]_repN_8_alias
    SLICE_X13Y49         FDCE                                         f  coincidence_detector_i/axilite_detector_0/inst/cnt_Clk_sync/regs_reg[1][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/axilite_detector_0/inst/cnt_Clk_sync/s00_axi_aclk
    SLICE_X13Y49         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/cnt_Clk_sync/regs_reg[1][0]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X13Y49         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/axilite_detector_0/inst/cnt_Clk_sync/regs_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.246ns (16.507%)  route 1.244ns (83.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 5.162 - 3.333 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.992ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.900ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.902     2.109    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y50         FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.207 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.244     2.451    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X16Y50         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.599 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.000     3.599    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y48         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.662     5.162    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y48         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.231     5.393    
                         clock uncertainty           -0.124     5.269    
    SLICE_X17Y48         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072     5.197    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_3 rise@3.333ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.246ns (18.510%)  route 1.083ns (81.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.183 - 3.333 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.902ns (routing 0.992ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.900ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.902     2.109    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y50         FDRE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.207 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.244     2.451    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X16Y50         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.599 f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.839     3.438    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y48         FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     3.473    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.683     5.183    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y48         FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.171     5.354    
                         clock uncertainty           -0.124     5.230    
    SLICE_X14Y48         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     5.158    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  1.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.571ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y66          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.145     1.283    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y66          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.116     1.168    
    SLICE_X8Y66          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.148    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.571ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y66          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.145     1.283    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y66          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.116     1.168    
    SLICE_X8Y66          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.148    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.571ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y66          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.145     1.283    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y66          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.116     1.168    
    SLICE_X8Y66          FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.148    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.571ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y66          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.145     1.283    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y66          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.116     1.168    
    SLICE_X8Y66          FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.148    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.571ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X7Y66          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.145     1.283    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y66          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.116     1.168    
    SLICE_X7Y66          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.148    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.571ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X7Y66          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.145     1.283    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y66          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.116     1.168    
    SLICE_X7Y66          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.148    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.571ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y66          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.141     1.279    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y66          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.116     1.164    
    SLICE_X8Y66          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.144    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.571ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y66          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.141     1.279    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y66          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.116     1.164    
    SLICE_X8Y66          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.144    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.571ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y66          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.141     1.279    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y66          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.116     1.164    
    SLICE_X8Y66          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.144    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_3 rise@0.000ns - clk_pl_3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.062ns (28.022%)  route 0.159ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.006ns (routing 0.508ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.571ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.006     1.117    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.157 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.056     1.213    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y68          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.235 f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     1.338    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y66          FDCE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.141     1.279    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y66          FDCE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.116     1.164    
    SLICE_X8Y66          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.144    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.194    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.527ns  (logic 0.041ns (1.622%)  route 2.486ns (98.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.688ns (routing 0.900ns, distribution 0.788ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.166     2.166    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y2          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     2.207 r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.320     2.527    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y2          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.688     1.855    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y2          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.015ns (1.313%)  route 1.127ns (98.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.109ns (routing 0.571ns, distribution 0.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.012     1.012    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y2          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.027 r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.115     1.142    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y2          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.109     1.247    coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y2          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_3
  To Clock:  clk_pl_3

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.622ns  (logic 0.099ns (6.102%)  route 1.523ns (93.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.900ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.523     3.760    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y48          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.699     1.866    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y48          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.622ns  (logic 0.099ns (6.102%)  route 1.523ns (93.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.900ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.523     3.760    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y48          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.699     1.866    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y48          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.099ns (6.314%)  route 1.469ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.900ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.469     3.706    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.740     1.907    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.099ns (6.314%)  route 1.469ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.900ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.469     3.706    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.740     1.907    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.099ns (6.314%)  route 1.469ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.900ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.469     3.706    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.740     1.907    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.099ns (6.314%)  route 1.469ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.900ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.469     3.706    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.740     1.907    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.099ns (6.640%)  route 1.392ns (93.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.900ns, distribution 0.837ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.392     3.629    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.737     1.904    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.099ns (6.640%)  route 1.392ns (93.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.900ns, distribution 0.837ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.392     3.629    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.737     1.904    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.079ns  (logic 0.099ns (9.178%)  route 0.980ns (90.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.900ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.980     3.217    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X16Y50         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.673     1.840    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y50         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.079ns  (logic 0.099ns (9.178%)  route 0.980ns (90.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.992ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.900ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.178     0.178    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.931     2.138    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.237 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.980     3.217    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X16Y50         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.673     1.840    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y50         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.040ns (13.836%)  route 0.249ns (86.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.571ns, distribution 0.539ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.249     1.380    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y37          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.110     1.248    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y37          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.040ns (13.836%)  route 0.249ns (86.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.571ns, distribution 0.539ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.249     1.380    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y37          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.110     1.248    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y37          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.040ns (8.386%)  route 0.437ns (91.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.571ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.437     1.568    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X16Y50         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.099     1.237    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y50         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.040ns (8.386%)  route 0.437ns (91.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.571ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.437     1.568    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X16Y50         FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.099     1.237    coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y50         FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.040ns (6.018%)  route 0.625ns (93.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.571ns, distribution 0.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.625     1.755    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.141     1.279    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.040ns (6.018%)  route 0.625ns (93.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.571ns, distribution 0.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.625     1.755    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.141     1.279    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.040ns (5.717%)  route 0.660ns (94.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.571ns, distribution 0.573ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.660     1.790    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.144     1.282    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.040ns (5.717%)  route 0.660ns (94.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.571ns, distribution 0.573ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.660     1.790    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.144     1.282    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.040ns (5.717%)  route 0.660ns (94.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.571ns, distribution 0.573ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.660     1.790    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.144     1.282    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.040ns (5.717%)  route 0.660ns (94.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.508ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.571ns, distribution 0.573ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.094     0.094    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        0.980     1.091    coincidence_detector_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X7Y38          FDRE                                         r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.131 r  coincidence_detector_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.660     1.790    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y68          FDPE                                         f  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_3 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3767, routed)        1.144     1.282    coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y68          FDPE                                         r  coincidence_detector_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DS_Channels[3]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.129ns  (logic 0.403ns (12.884%)  route 2.726ns (87.116%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.739ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  DS_Channels[3] (IN)
                         net (fo=0)                   0.100     0.100    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/IB
    HPIOBDIFFINBUF_X0Y32 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.403     0.503 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.553    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/OUT
    M2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.576     3.129    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X13Y18         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.513     1.680    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/PL_Clk
    SLICE_X13Y18         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/C

Slack:                    inf
  Source:                 DS_Channels[3]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 0.519ns (17.432%)  route 2.459ns (82.568%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.739ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  DS_Channels[3] (IN)
                         net (fo=0)                   0.100     0.100    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/IB
    HPIOBDIFFINBUF_X0Y32 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.403     0.503 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.553    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/OUT
    M2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.553 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.249     2.802    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X13Y19         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     2.918 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[1][0]_i_1/O
                         net (fo=1, routed)           0.060     2.978    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[1]
    SLICE_X13Y19         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.516     1.683    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X13Y19         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/C

Slack:                    inf
  Source:                 DS_Channels[4]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.880ns  (logic 0.449ns (15.593%)  route 2.431ns (84.407%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.739ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  DS_Channels[4] (IN)
                         net (fo=0)                   0.100     0.100    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/I
    HPIOBDIFFINBUF_X0Y31 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.487 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.537    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/OUT
    N5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.736     2.273    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X20Y51         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     2.335 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[2][0]_i_1/O
                         net (fo=1, routed)           0.545     2.880    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[2]
    SLICE_X13Y33         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.503     1.670    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X13Y33         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/C

Slack:                    inf
  Source:                 DS_Channels[7]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.407ns (14.800%)  route 2.342ns (85.200%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.739ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  DS_Channels[7] (IN)
                         net (fo=0)                   0.100     0.100    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/IB
    HPIOBDIFFINBUF_X0Y30 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.407     0.507 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.557    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/OUT
    N2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.192     2.749    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[3]
    SLICE_X21Y26         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.536     1.703    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/PL_Clk
    SLICE_X21Y26         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/C

Slack:                    inf
  Source:                 DS_Channels[0]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 0.578ns (22.660%)  route 1.974ns (77.340%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.537ns (routing 0.739ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  DS_Channels[0] (IN)
                         net (fo=0)                   0.100     0.100    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/I
    HPIOBDIFFINBUF_X0Y33 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.385     0.485 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.535    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/OUT
    M5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.802     2.337    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X22Y42         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     2.530 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[0][0]_i_1/O
                         net (fo=1, routed)           0.022     2.552    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[0]
    SLICE_X22Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.537     1.704    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X22Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/C

Slack:                    inf
  Source:                 DS_Channels[7]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 0.470ns (18.433%)  route 2.079ns (81.567%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.739ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  DS_Channels[7] (IN)
                         net (fo=0)                   0.100     0.100    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/IB
    HPIOBDIFFINBUF_X0Y30 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.407     0.507 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.557    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/OUT
    N2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.871     2.428    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[3]
    SLICE_X21Y25         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     2.491 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[3][0]_i_1/O
                         net (fo=1, routed)           0.058     2.549    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[3]
    SLICE_X21Y25         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.538     1.705    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y25         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/C

Slack:                    inf
  Source:                 DS_Channels[0]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.351ns  (logic 0.385ns (16.389%)  route 1.966ns (83.611%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.541ns (routing 0.739ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  DS_Channels[0] (IN)
                         net (fo=0)                   0.100     0.100    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/I
    HPIOBDIFFINBUF_X0Y33 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.385     0.485 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.535    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/OUT
    M5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.816     2.351    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X22Y42         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.541     1.708    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/PL_Clk
    SLICE_X22Y42         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/C

Slack:                    inf
  Source:                 DS_Channels[4]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.332ns  (logic 0.387ns (16.599%)  route 1.945ns (83.401%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.543ns (routing 0.739ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  DS_Channels[4] (IN)
                         net (fo=0)                   0.100     0.100    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/I
    HPIOBDIFFINBUF_X0Y31 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.487 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.537    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/OUT
    N5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.795     2.332    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X20Y51         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.543     1.710    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/PL_Clk
    SLICE_X20Y51         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DS_Channels[5]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.173ns (17.078%)  route 0.839ns (82.922%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.024ns (routing 0.477ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  DS_Channels[5] (IN)
                         net (fo=0)                   0.079     0.079    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/IB
    HPIOBDIFFINBUF_X0Y31 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.173     0.252 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.292    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/OUT
    N5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.720     1.012    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X20Y51         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.024     1.162    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/PL_Clk
    SLICE_X20Y51         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[2]/C

Slack:                    inf
  Source:                 DS_Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.172ns (16.715%)  route 0.856ns (83.285%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.026ns (routing 0.477ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 f  DS_Channels[1] (IN)
                         net (fo=0)                   0.079     0.079    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/IB
    HPIOBDIFFINBUF_X0Y33 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.172     0.251 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.291    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/OUT
    M5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.291 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.737     1.028    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X22Y42         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.026     1.164    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/PL_Clk
    SLICE_X22Y42         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[0]/C

Slack:                    inf
  Source:                 DS_Channels[1]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.229ns (20.804%)  route 0.871ns (79.196%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.022ns (routing 0.477ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 f  DS_Channels[1] (IN)
                         net (fo=0)                   0.079     0.079    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/IB
    HPIOBDIFFINBUF_X0Y33 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.172     0.251 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.291    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/OUT
    M5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.291 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst0/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.746     1.037    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[0]
    SLICE_X22Y42         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     1.094 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[0][0]_i_1/O
                         net (fo=1, routed)           0.006     1.100    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[0]
    SLICE_X22Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.022     1.160    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X22Y42         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[0][0]/C

Slack:                    inf
  Source:                 DS_Channels[6]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.215ns (18.963%)  route 0.917ns (81.037%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.477ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  DS_Channels[6] (IN)
                         net (fo=0)                   0.079     0.079    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/I
    HPIOBDIFFINBUF_X0Y30 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.193     0.272 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.312    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/OUT
    N2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.782     1.094    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[3]
    SLICE_X21Y25         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.116 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[3][0]_i_1/O
                         net (fo=1, routed)           0.016     1.132    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[3]
    SLICE_X21Y25         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.023     1.161    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X21Y25         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[3][0]/C

Slack:                    inf
  Source:                 DS_Channels[6]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.193ns (16.082%)  route 1.005ns (83.918%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.477ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  DS_Channels[6] (IN)
                         net (fo=0)                   0.079     0.079    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/I
    HPIOBDIFFINBUF_X0Y30 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.193     0.272 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.312    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/OUT
    N2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst3/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.886     1.198    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[3]
    SLICE_X21Y26         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.023     1.161    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/PL_Clk
    SLICE_X21Y26         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[3]/C

Slack:                    inf
  Source:                 DS_Channels[5]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.195ns (15.499%)  route 1.062ns (84.501%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        1.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.004ns (routing 0.477ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  DS_Channels[5] (IN)
                         net (fo=0)                   0.079     0.079    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/IB
    HPIOBDIFFINBUF_X0Y31 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.173     0.252 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.292    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/OUT
    N5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.292 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst2/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.715     1.007    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[2]
    SLICE_X20Y51         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.029 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[2][0]_i_1/O
                         net (fo=1, routed)           0.228     1.257    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[2]
    SLICE_X13Y33         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.004     1.142    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X13Y33         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[2][0]/C

Slack:                    inf
  Source:                 DS_Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.219ns (16.641%)  route 1.096ns (83.359%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.477ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  DS_Channels[2] (IN)
                         net (fo=0)                   0.079     0.079    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/I
    HPIOBDIFFINBUF_X0Y32 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.178     0.257 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.297    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/OUT
    M2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.297 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.960     1.256    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X13Y19         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.297 r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/delayRegs[1][0]_i_1/O
                         net (fo=1, routed)           0.017     1.314    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/Pulses[1]
    SLICE_X13Y19         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.011     1.149    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/PL_Clk
    SLICE_X13Y19         FDCE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/delay/delayRegs_reg[1][0]/C

Slack:                    inf
  Source:                 DS_Channels[2]
                            (input port)
  Destination:            coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@0.424ns period=0.847ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.178ns (13.045%)  route 1.185ns (86.955%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.007ns (routing 0.477ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  DS_Channels[2] (IN)
                         net (fo=0)                   0.079     0.079    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/I
    HPIOBDIFFINBUF_X0Y32 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.178     0.257 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.297    coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/OUT
    M2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.297 r  coincidence_detector_i/ds_to_single_0/inst/IBUFDS_inst1/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.066     1.362    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Channels[1]
    SLICE_X13Y18         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    coincidence_detector_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  coincidence_detector_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4338, routed)        1.007     1.145    coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/PL_Clk
    SLICE_X13Y18         FDRE                                         r  coincidence_detector_i/axilite_detector_0/inst/detector/detector_inst/det/posedge_det/Sig_dly_reg[1]/C





