// Seed: 346366111
module module_0 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6
    , id_15,
    input uwire id_7,
    input supply0 id_8,
    output wand id_9,
    output wire id_10,
    input supply0 id_11,
    output tri1 id_12,
    output uwire id_13
);
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    output wor  id_2
    , id_6,
    output tri0 id_3,
    output wand id_4
);
  assign id_3 = id_6 ? 1'b0 == 1'b0 : id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_10 = 0;
endmodule
