<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 7.0.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"www.ethancao.cn","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","width":250,"display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":true,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="Web模拟器: y86-64 Simulator项目源代码：Invisiphantom&#x2F;Y86-64-Single-Cycle项目环境配置：IVerilog+VSCode环境配置 | Mind City项目代码解析：Y86-64单周期CPU设计 | Mind City   相关项目 RISC-V单周期CPU：Invisiphantom&#x2F;RISC-V-SIngle-Cycle">
<meta property="og:type" content="article">
<meta property="og:title" content="Y86-64单周期CPU设计">
<meta property="og:url" content="http://www.ethancao.cn/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="Mind City">
<meta property="og:description" content="Web模拟器: y86-64 Simulator项目源代码：Invisiphantom&#x2F;Y86-64-Single-Cycle项目环境配置：IVerilog+VSCode环境配置 | Mind City项目代码解析：Y86-64单周期CPU设计 | Mind City   相关项目 RISC-V单周期CPU：Invisiphantom&#x2F;RISC-V-SIngle-Cycle">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://www.ethancao.cn/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1.png">
<meta property="og:image" content="http://www.ethancao.cn/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A11.jpg">
<meta property="article:published_time" content="2023-12-16T07:12:52.000Z">
<meta property="article:modified_time" content="2023-12-17T03:10:18.000Z">
<meta property="article:author" content="Ethan Cao">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://www.ethancao.cn/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1.png">

<link rel="canonical" href="http://www.ethancao.cn/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>Y86-64单周期CPU设计 | Mind City</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Mind City</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://www.ethancao.cn/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Ethan Cao">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Mind City">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Y86-64单周期CPU设计
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2023-12-16 15:12:52" itemprop="dateCreated datePublished" datetime="2023-12-16T15:12:52+08:00">2023-12-16</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2023-12-17 11:10:18" itemprop="dateModified" datetime="2023-12-17T11:10:18+08:00">2023-12-17</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Skill/" itemprop="url" rel="index"><span itemprop="name">Skill</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>Web模拟器: <a target="_blank" rel="noopener" href="https://boginw.github.io/js-y86-64/">y86-64 Simulator</a><br>项目源代码：<a target="_blank" rel="noopener" href="https://github.com/Invisiphantom/Y86-64-Single-Cycle">Invisiphantom&#x2F;Y86-64-Single-Cycle</a><br>项目环境配置：<a target="_blank" rel="noopener" href="https://invisiphantom.github.io/Skill/IVerilog+VSCode%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/">IVerilog+VSCode环境配置 | Mind City</a><br>项目代码解析：<a target="_blank" rel="noopener" href="https://invisiphantom.github.io/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/">Y86-64单周期CPU设计 | Mind City</a> </p>
<ul>
<li>相关项目<ul>
<li>RISC-V单周期CPU：<a target="_blank" rel="noopener" href="https://github.com/Invisiphantom/RISC-V-SIngle-Cycle">Invisiphantom&#x2F;RISC-V-SIngle-Cycle</a> </li>
<li>RISC-V流水线CPU：<a target="_blank" rel="noopener" href="https://github.com/Invisiphantom/RISC-V-Pipeline">Invisiphantom&#x2F;RISC-V-Pipeline</a></li>
</ul>
</li>
</ul>
<span id="more"></span>
<h3 id="整体架构图-csapp-P460"><a href="#整体架构图-csapp-P460" class="headerlink" title="整体架构图(csapp P460)"></a>整体架构图(csapp P460)</h3><p><img src="/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1.png"></p>
<ul>
<li>PC: 选择PCaddress的更新方式(累加or跳转)</li>
<li>InstMemory: 从内存中取出PCaddress地址处的指令，并将其解析为对应的icode, ifun, rA, rB, valC</li>
<li>PCIncre: 计算出下一条指令所在的内存地址valP</li>
<li>Regs: 选择需要读取的寄存器和要写入的寄存器</li>
<li>ALU_fun: 选择ALU需要执行的运算</li>
<li>ALU_A: 选择ALU的数据A</li>
<li>ALU_B: 选择ALU的数据B</li>
<li>ALU: 执行运算并更新标志位</li>
<li>CC: 根据标志位判断是否执行jXX或者cmovXX</li>
<li>MemControl: 判断是否需要读写内存</li>
<li>MemAddr: 选择读写内存的地址</li>
<li>MemData: 选择写入内存的数据</li>
<li>Mem: 执行内存的读写操作</li>
<li>Stat: 判断CPU是否出现运行时异常</li>
</ul>
<h3 id="Y86-64指令集-Y86-64-Reference"><a href="#Y86-64指令集-Y86-64-Reference" class="headerlink" title="Y86-64指令集(Y86-64 Reference)"></a>Y86-64指令集(<a target="_blank" rel="noopener" href="https://cs.millersville.edu/~wkillian/archive/2019/fall/files/csci370/Y86-64%20Reference.pdf">Y86-64 Reference</a>)</h3><p><img src="/Skill/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1/Y86-64%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A11.jpg"></p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">         Decode | Execute     |  Memory      |  Writeback</span><br><span class="line">			    | aluB   aluA |              |  </span><br><span class="line">2 rrmovq: rA    | 0   +  rA   |              |  -&gt; rB</span><br><span class="line">3 irmovq:       | 0   +  valC |              |  -&gt; rB</span><br><span class="line">4 rmmovq: rA rB | (rB + valC) | rA =&gt; Mem    |</span><br><span class="line">5 mrmovq:    rB | (rB + valC) | Mem -&gt;       |  -&gt; rA</span><br><span class="line">6 ops   : rA rB | rB +-&amp;^ rA  |              |  -&gt; rB</span><br><span class="line"></span><br><span class="line">7 jXX   :</span><br><span class="line">8 call  : rRsp  | (rRsp - 8)  | valP =&gt; Mem  |  -&gt; rRsp</span><br><span class="line">9 ret   : rRsp  | (rRsp) + 8  | Mem -&gt; pValM |  -&gt; rRsp</span><br><span class="line">A pushq : rRsp  | (rRsp - 8)  | rA =&gt; Mem    |  -&gt; rRsp</span><br><span class="line">B popq  : rRsp  | (rRsp) + 8  | Mem -&gt; rA    |  -&gt; rA rRsp</span><br></pre></td></tr></table></figure>
<ul>
<li><p>2 rrmovq 需要读取rA寄存器 需要计算rA+0 不需要读写内存 需要写回rB寄存器</p>
</li>
<li><p>3 irmovq 不需要读取寄存器 需要计算valC+0 不需要读写内存 需要写回rB寄存器</p>
</li>
<li><p>4 rmmovq 需要读取rA和rB寄存器 需要计算rB+valC 需要将rA寄存器的值写入(rB+valC)地址的内存处 不需要写回寄存器</p>
</li>
<li><p>5 mrmovq 需要读取rB寄存器 需要计算rB+valC 需要读取(rB+valC)地址处的内存值 需要写回rA寄存器</p>
</li>
<li><p>6 ops 需要读取rA和rB寄存器 需要计算rB+-&amp;^rA 不需要读写内存 需要写回rB寄存器</p>
</li>
<li><p>7 jXX</p>
</li>
<li><p>8 call 需要读取rRsp寄存器的值 需要计算rRsp-8 需要将valP写入(rRsp-8)地址处的内存 写回rRsp寄存器</p>
</li>
<li><p>9 ret 需要读取rRsp寄存器的值 需要计算rRsp+8 需要读取(rRsp)地址处的内存 写回rRsp寄存器</p>
</li>
<li><p>A pushq 需要读取rA和rRsp寄存器的值 需要计算rRsp-8 需要将rA写入(rRsp-8)地址处的内存 需要写回rRsp寄存器</p>
</li>
<li><p>B popq 需要读取rRsp寄存器的值 需要计算rRsp+8 需要读取(rRsp)地址处的内存 写回rA和rRsp寄存器</p>
</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">ALU flags</span><br><span class="line">ZF: valE == 64&#x27;b0</span><br><span class="line">SF: valE[63] == 1&#x27;b1</span><br><span class="line">OF: + aluB[63] == aluA[63] &amp;&amp; aluB[63] != valE[63]</span><br><span class="line">	- aluB[63] != aluA[63] &amp;&amp; aluB[63] != valE[63]</span><br></pre></td></tr></table></figure>
<ul>
<li>ZF 零标志位 当ALU计算结果为0时置为1 否则置为0</li>
<li>SF 符号标志位 当ALU计算结果为负数时置为1 否则置为0</li>
<li>OF 溢出标志位 如果是加法，则当B和A同号且B和valE异号时置为1 否则置为0 | 如果是减法，则当B和A异号且B和valE异号时置为1 否则置为0</li>
</ul>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">fn Codes</span><br><span class="line">0 all: 1&#x27;b1</span><br><span class="line">1 le : ZF == 1 || SF != OF</span><br><span class="line">2 l  : ZF != OF</span><br><span class="line">3 e  : ZF == 1</span><br><span class="line">4 ne : ZF == 0</span><br><span class="line">5 ge : SF == OF</span><br><span class="line">6 g  : ZF == 0 &amp;&amp; SF == OF</span><br></pre></td></tr></table></figure>
<ul>
<li>0 all (always)</li>
<li>1 le	(less or equal)</li>
<li>2 l	(less)</li>
<li>3 e	(qeual)</li>
<li>4 ne 	(not equal)</li>
<li>5 ge 	(greater or equal)</li>
<li>6 g	(greater)</li>
</ul>
<h3 id="Verilog代码细节"><a href="#Verilog代码细节" class="headerlink" title="Verilog代码细节"></a>Verilog代码细节</h3><ul>
<li><p>PC: 选择PCaddress的更新方式，</p>
<ul>
<li>默认更新为下一条指令的地址处</li>
<li>jXX需要根据条件码来判断是否跳转到valC</li>
<li>call直接跳转到valC地址处</li>
<li>ret跳转到外层函数栈帧地址处<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PC (</span><br><span class="line">    <span class="keyword">input</span>             clk,</span><br><span class="line">    <span class="keyword">input</span>      [ <span class="number">3</span>:<span class="number">0</span>] pIcode,</span><br><span class="line">    <span class="keyword">input</span>             pCnd,      <span class="comment">// jXX 判断是否启用</span></span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">63</span>:<span class="number">0</span>] pValM,     <span class="comment">// ret</span></span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">63</span>:<span class="number">0</span>] pValC,     <span class="comment">// jmp jXX call</span></span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">63</span>:<span class="number">0</span>] pValP,     <span class="comment">// normal PC update</span></span><br><span class="line">    <span class="keyword">input</span>      [ <span class="number">2</span>:<span class="number">0</span>] stat,      <span class="comment">// 1: AOK, 2: HLT, 3: ADR, 4: INS</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] PCaddress</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> PCaddress = &#123;<span class="number">64</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 如果出现异常，则停止更新PC</span></span><br><span class="line">        <span class="keyword">if</span> (stat != <span class="number">3&#x27;b001</span>) PCaddress &lt;= PCaddress;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">case</span> (pIcode)</span><br><span class="line">                <span class="comment">// 将PC更新为下一条指令的地址</span></span><br><span class="line">                <span class="number">4&#x27;h0</span>: PCaddress &lt;= pValP;  <span class="comment">// halt</span></span><br><span class="line">                <span class="number">4&#x27;h1</span>: PCaddress &lt;= pValP;  <span class="comment">// nop</span></span><br><span class="line">                <span class="number">4&#x27;h2</span>: PCaddress &lt;= pValP;  <span class="comment">// rrmovq, cmovXX</span></span><br><span class="line">                <span class="number">4&#x27;h3</span>: PCaddress &lt;= pValP;  <span class="comment">// irmovq</span></span><br><span class="line">                <span class="number">4&#x27;h4</span>: PCaddress &lt;= pValP;  <span class="comment">// rmmovq</span></span><br><span class="line">                <span class="number">4&#x27;h5</span>: PCaddress &lt;= pValP;  <span class="comment">// mrmovq</span></span><br><span class="line">                <span class="number">4&#x27;h6</span>: PCaddress &lt;= pValP;  <span class="comment">// addq, subq, andq, xorq</span></span><br><span class="line">                <span class="number">4&#x27;hA</span>: PCaddress &lt;= pValP;  <span class="comment">// pushq</span></span><br><span class="line">                <span class="number">4&#x27;hB</span>: PCaddress &lt;= pValP;  <span class="comment">// popq</span></span><br><span class="line"></span><br><span class="line">                <span class="comment">// 根据条件判断是否跳转</span></span><br><span class="line">                <span class="number">4&#x27;h7</span>: PCaddress &lt;= pCnd ? pValC : pValP;  <span class="comment">// jmp, jXX</span></span><br><span class="line">                <span class="comment">// 跳转到valC地址处</span></span><br><span class="line">                <span class="number">4&#x27;h8</span>: PCaddress &lt;= pValC;  <span class="comment">// call</span></span><br><span class="line">                <span class="comment">// 跳转到栈帧存储的地址处</span></span><br><span class="line">                <span class="number">4&#x27;h9</span>: PCaddress &lt;= pValM;  <span class="comment">// ret</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
</li>
<li><p>InstMemory: 从内存中取出PCaddress地址处的指令，并将其解析为对应的icode, ifun, rA, rB, valC</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> InstMemory (</span><br><span class="line">    <span class="keyword">input</span>      [<span class="number">63</span>:<span class="number">0</span>] PCaddress,</span><br><span class="line">    <span class="keyword">input</span>      [ <span class="number">2</span>:<span class="number">0</span>] stat,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [ <span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [ <span class="number">3</span>:<span class="number">0</span>] ifun,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [ <span class="number">3</span>:<span class="number">0</span>] rA,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [ <span class="number">3</span>:<span class="number">0</span>] rB,</span><br><span class="line">    <span class="keyword">output</span>     [<span class="number">63</span>:<span class="number">0</span>] valC,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> instr_valid</span><br><span class="line">);</span><br><span class="line">    <span class="comment">// 总共1024字节的内存空间</span></span><br><span class="line">    <span class="keyword">parameter</span> MEM_SIZE = <span class="number">1024</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] inst_mem[<span class="number">0</span>:MEM_SIZE-<span class="number">1</span>];</span><br><span class="line">    <span class="comment">// 使用ROMreplace.py修改至当前绝对路径</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="built_in">$readmemh</span>(<span class="string">&quot;/home/ethan/Y86-64-Single-Cycle/ROM.txt&quot;</span>, inst_mem);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">79</span>:<span class="number">0</span>] instruction;</span><br><span class="line">    <span class="keyword">assign</span> instruction[<span class="number">79</span>:<span class="number">0</span>] =</span><br><span class="line">        (stat == <span class="number">3&#x27;b001</span>) ? &#123;</span><br><span class="line">        inst_mem[PCaddress],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">1</span>],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">2</span>],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">3</span>],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">4</span>],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">5</span>],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">6</span>],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">7</span>],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">8</span>],</span><br><span class="line">        inst_mem[PCaddress+<span class="number">9</span>]</span><br><span class="line">    &#125; : &#123;<span class="number">80</span>&#123;<span class="number">1&#x27;bx</span>&#125;&#125;; <span class="comment">// 如果出现异常，则停止取指</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] valC_litend; <span class="comment">// 小端法存储的立即数</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        icode = instruction[<span class="number">79</span>:<span class="number">76</span>]; <span class="comment">// 4 bits</span></span><br><span class="line">        ifun  = instruction[<span class="number">75</span>:<span class="number">72</span>]; <span class="comment">// 4 bits</span></span><br><span class="line">        rA    = instruction[<span class="number">71</span>:<span class="number">68</span>]; <span class="comment">// 4 bits</span></span><br><span class="line">        rB    = instruction[<span class="number">67</span>:<span class="number">64</span>]; <span class="comment">// 4 bits</span></span><br><span class="line">        <span class="keyword">if</span>(icode &gt; <span class="number">4&#x27;hC</span>) instr_valid = <span class="number">1&#x27;b0</span>; <span class="comment">// 不合法指令</span></span><br><span class="line">        <span class="keyword">else</span> instr_valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="number">4&#x27;d3</span>, <span class="number">4&#x27;d4</span>, <span class="number">4&#x27;d5</span>: valC_litend = instruction[<span class="number">63</span>:<span class="number">0</span>];  <span class="comment">// irmovq, rmmovq, mrmovq</span></span><br><span class="line">            <span class="number">4&#x27;d7</span>, <span class="number">4&#x27;d8</span>: valC_litend = instruction[<span class="number">71</span>:<span class="number">8</span>];  <span class="comment">// jmp, jXX, call</span></span><br><span class="line">            <span class="keyword">default</span>: valC_litend = &#123;<span class="number">64</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 转换小端法存储的数据</span></span><br><span class="line">    <span class="keyword">assign</span> valC = &#123;</span><br><span class="line">        valC_litend[<span class="number">7</span>:<span class="number">0</span>],</span><br><span class="line">        valC_litend[<span class="number">15</span>:<span class="number">8</span>],</span><br><span class="line">        valC_litend[<span class="number">23</span>:<span class="number">16</span>],</span><br><span class="line">        valC_litend[<span class="number">31</span>:<span class="number">24</span>],</span><br><span class="line">        valC_litend[<span class="number">39</span>:<span class="number">32</span>],</span><br><span class="line">        valC_litend[<span class="number">47</span>:<span class="number">40</span>],</span><br><span class="line">        valC_litend[<span class="number">55</span>:<span class="number">48</span>],</span><br><span class="line">        valC_litend[<span class="number">63</span>:<span class="number">56</span>]</span><br><span class="line">    &#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>PCIncre: 计算出下一条指令所在的内存地址valP</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PCIncre (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] PCaddress,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] valP</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="number">4&#x27;h0</span>:  valP = PCaddress;  <span class="comment">// halt</span></span><br><span class="line">            <span class="number">4&#x27;h1</span>:  valP = PCaddress + <span class="number">1</span>;  <span class="comment">// nop</span></span><br><span class="line">            <span class="number">4&#x27;h2</span>:  valP = PCaddress + <span class="number">2</span>;  <span class="comment">// rrmovq, cmovXX</span></span><br><span class="line">            <span class="number">4&#x27;h3</span>:  valP = PCaddress + <span class="number">10</span>;  <span class="comment">// irmovq</span></span><br><span class="line">            <span class="number">4&#x27;h4</span>:  valP = PCaddress + <span class="number">10</span>;  <span class="comment">// rmmovq</span></span><br><span class="line">            <span class="number">4&#x27;h5</span>:  valP = PCaddress + <span class="number">10</span>;  <span class="comment">// mrmovq</span></span><br><span class="line">            <span class="number">4&#x27;h6</span>:  valP = PCaddress + <span class="number">2</span>;  <span class="comment">// addq, subq, andq, xorq</span></span><br><span class="line">            <span class="number">4&#x27;h7</span>:  valP = PCaddress + <span class="number">9</span>;  <span class="comment">// jmp, jXX</span></span><br><span class="line">            <span class="number">4&#x27;h8</span>:  valP = PCaddress + <span class="number">9</span>;  <span class="comment">// call</span></span><br><span class="line">            <span class="number">4&#x27;h9</span>:  valP = PCaddress + <span class="number">1</span>;  <span class="comment">// ret</span></span><br><span class="line">            <span class="number">4&#x27;hA</span>: valP = PCaddress + <span class="number">2</span>;  <span class="comment">// pushq</span></span><br><span class="line">            <span class="number">4&#x27;hB</span>: valP = PCaddress + <span class="number">2</span>;  <span class="comment">// popq  </span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
<li><p>Regs: 选择需要读取的寄存器和要写入的寄存器</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Regs (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> Cnd,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] rA,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] rB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valM,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] valA,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] valB,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rax,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rcx,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rdx,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rbx,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rsp,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rbp,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rsi,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] rdi,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] r8,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] r9,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] r10,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] r11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] r12,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] r13,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">63</span>:<span class="number">0</span>] r14</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] Register[<span class="number">0</span>:<span class="number">15</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        Register[<span class="number">0</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">1</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">2</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">3</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">4</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">5</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">6</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">7</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">8</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">9</span>]  = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">10</span>] = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">11</span>] = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">12</span>] = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">13</span>] = <span class="number">64&#x27;h0</span>;</span><br><span class="line">        Register[<span class="number">14</span>] = <span class="number">64&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="number">4&#x27;h2</span>, <span class="number">4&#x27;h5</span>, <span class="number">4&#x27;h4</span>, <span class="number">4&#x27;h6</span>: <span class="keyword">begin</span></span><br><span class="line">                valA &lt;= Register[rA];  <span class="comment">// rA</span></span><br><span class="line">                valB &lt;= Register[rB];  <span class="comment">// rB</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">4&#x27;h8</span>, <span class="number">4&#x27;h9</span>, <span class="number">4&#x27;hB</span>: <span class="keyword">begin</span></span><br><span class="line">                valA &lt;= Register[<span class="number">4</span>];  <span class="comment">// %rsp</span></span><br><span class="line">                valB &lt;= Register[<span class="number">4</span>];  <span class="comment">// %rsp</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">4&#x27;hA</span>: <span class="keyword">begin</span>  <span class="comment">// pushq</span></span><br><span class="line">                valA &lt;= Register[rA];  <span class="comment">// rA</span></span><br><span class="line">                valB &lt;= Register[<span class="number">4</span>];  <span class="comment">// %rsp</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                valA &lt;= valA;</span><br><span class="line">                valB &lt;= valB;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="number">4&#x27;h2</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (Cnd == <span class="number">1&#x27;b1</span>) Register[rB] &lt;= valE;  <span class="comment">// rrmovq, cmovXX</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">4&#x27;h3</span>: Register[rB] &lt;= valE;  <span class="comment">// irmovq</span></span><br><span class="line">            <span class="number">4&#x27;h5</span>: Register[rA] &lt;= valM;  <span class="comment">// mrmovq</span></span><br><span class="line">            <span class="number">4&#x27;h6</span>: Register[rB] &lt;= valE;  <span class="comment">// addq, subq, andq, xorq</span></span><br><span class="line">            <span class="number">4&#x27;h8</span>: Register[<span class="number">4</span>] &lt;= valE;  <span class="comment">// call</span></span><br><span class="line">            <span class="number">4&#x27;h9</span>: Register[<span class="number">4</span>] &lt;= valE;  <span class="comment">// ret</span></span><br><span class="line">            <span class="number">4&#x27;hA</span>: Register[<span class="number">4</span>] &lt;= valE;  <span class="comment">// pushq</span></span><br><span class="line">            <span class="number">4&#x27;hB</span>: <span class="keyword">begin</span>  <span class="comment">// popq</span></span><br><span class="line">                Register[<span class="number">4</span>]  &lt;= valE;</span><br><span class="line">                Register[rA] &lt;= valM;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> rax = Register[<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> rcx = Register[<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> rdx = Register[<span class="number">2</span>];</span><br><span class="line">    <span class="keyword">assign</span> rbx = Register[<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">assign</span> rsp = Register[<span class="number">4</span>];</span><br><span class="line">    <span class="keyword">assign</span> rbp = Register[<span class="number">5</span>];</span><br><span class="line">    <span class="keyword">assign</span> rsi = Register[<span class="number">6</span>];</span><br><span class="line">    <span class="keyword">assign</span> rdi = Register[<span class="number">7</span>];</span><br><span class="line">    <span class="keyword">assign</span> r8  = Register[<span class="number">8</span>];</span><br><span class="line">    <span class="keyword">assign</span> r9  = Register[<span class="number">9</span>];</span><br><span class="line">    <span class="keyword">assign</span> r10 = Register[<span class="number">10</span>];</span><br><span class="line">    <span class="keyword">assign</span> r11 = Register[<span class="number">11</span>];</span><br><span class="line">    <span class="keyword">assign</span> r12 = Register[<span class="number">12</span>];</span><br><span class="line">    <span class="keyword">assign</span> r13 = Register[<span class="number">13</span>];</span><br><span class="line">    <span class="keyword">assign</span> r14 = Register[<span class="number">14</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>ALU_fun: 选择ALU需要执行的运算</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU_fun (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ifun,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] aluFun</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="comment">// rrmovq, irmovq, rmmovq, mrmovq</span></span><br><span class="line">            <span class="number">4&#x27;h2</span>, <span class="number">4&#x27;h3</span>, <span class="number">4&#x27;h4</span>, <span class="number">4&#x27;h5</span>: aluFun = <span class="number">2&#x27;b00</span>;</span><br><span class="line">            <span class="comment">// ops</span></span><br><span class="line">            <span class="number">4&#x27;h6</span>: aluFun = ifun;</span><br><span class="line">            <span class="comment">// call, pushq 计算(rRsp - 8)</span></span><br><span class="line">            <span class="number">4&#x27;h8</span>, <span class="number">4&#x27;hA</span>: aluFun = <span class="number">2&#x27;b01</span>;</span><br><span class="line">            <span class="comment">// ret, popq 计算(rRsp) + 8</span></span><br><span class="line">            <span class="number">4&#x27;h9</span>, <span class="number">4&#x27;hB</span>: aluFun = <span class="number">2&#x27;b00</span>;</span><br><span class="line">            <span class="keyword">default</span>: aluFun = aluFun;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>ALU_A: 选择ALU的数据A</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU_A (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valC,  <span class="comment">// irmovq, rmmovq, mrmovq</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valA,  <span class="comment">// rrmovq, cmovXX, ops</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] aluA</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="comment">// irmovq, rmmovq, mrmovq</span></span><br><span class="line">            <span class="number">4&#x27;h3</span>, <span class="number">4&#x27;h4</span>, <span class="number">4&#x27;h5</span>: aluA = valC;</span><br><span class="line">            <span class="comment">// rrmovq, ops</span></span><br><span class="line">            <span class="number">4&#x27;h2</span>, <span class="number">4&#x27;h6</span>: aluA = valA;</span><br><span class="line">            <span class="comment">// call, ret, pushq, popq 计算 rRsp ± 8</span></span><br><span class="line">            <span class="number">4&#x27;h8</span>, <span class="number">4&#x27;h9</span>, <span class="number">4&#x27;hA</span>, <span class="number">4&#x27;hB</span>: aluA = &#123;&#123;<span class="number">60</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;, <span class="number">4&#x27;h8</span>&#125;;</span><br><span class="line">            <span class="keyword">default</span>: aluA = aluA;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>ALU_B: 选择ALU的数据B</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU_B (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valB,  <span class="comment">// rmmovq, mrmovq, ops</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] aluB</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="comment">// rrmovq(rA+0), irmovq(valC+0) </span></span><br><span class="line">            <span class="number">4&#x27;h2</span>, <span class="number">4&#x27;h3</span>: aluB = &#123;<span class="number">64</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">            <span class="comment">// rmmovq, mrmovq, ops</span></span><br><span class="line">            <span class="number">4&#x27;h4</span>, <span class="number">4&#x27;h5</span>, <span class="number">4&#x27;h6</span>: aluB = valB;</span><br><span class="line">            <span class="comment">// call, ret, pushq, popq</span></span><br><span class="line">            <span class="number">4&#x27;h8</span>, <span class="number">4&#x27;h9</span>, <span class="number">4&#x27;hA</span>, <span class="number">4&#x27;hB</span>: aluB = valB;</span><br><span class="line">            <span class="keyword">default</span>: aluB = aluB;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>ALU: 执行运算并更新标志位</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] aluFun,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] aluA,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] aluB,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] valE,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> ZF,  <span class="comment">// zero flag</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> SF,  <span class="comment">// sign flag</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> OF  <span class="comment">// overflow flag</span></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        valE = <span class="number">64&#x27;b0</span>;</span><br><span class="line">        ZF   = <span class="number">1&#x27;b1</span>;</span><br><span class="line">        SF   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        OF   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (aluFun)</span><br><span class="line">            <span class="number">2&#x27;b00</span>: valE = aluB + aluA;</span><br><span class="line">            <span class="number">2&#x27;b01</span>: valE = aluB - aluA;</span><br><span class="line">            <span class="number">2&#x27;b10</span>: valE = aluB &amp; aluA;</span><br><span class="line">            <span class="number">2&#x27;b11</span>: valE = aluB ^ aluA;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (icode == <span class="number">4&#x27;h6</span>) <span class="keyword">begin</span></span><br><span class="line">            ZF &lt;= (valE == <span class="number">64&#x27;b0</span>) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">            SF &lt;= (valE[<span class="number">63</span>] == <span class="number">1</span>) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">if</span> (aluFun == <span class="number">2&#x27;b00</span>)  <span class="comment">// 加法</span></span><br><span class="line">                OF &lt;= (aluA[<span class="number">63</span>] == aluB[<span class="number">63</span>] &amp;&amp; aluB[<span class="number">63</span>] != valE[<span class="number">63</span>]) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (aluFun == <span class="number">2&#x27;b01</span>)  <span class="comment">// 减法</span></span><br><span class="line">                OF &lt;= (aluA[<span class="number">63</span>] != aluB[<span class="number">63</span>] &amp;&amp; aluB[<span class="number">63</span>] != valE[<span class="number">63</span>]) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            ZF &lt;= ZF;</span><br><span class="line">            SF &lt;= SF;</span><br><span class="line">            OF &lt;= OF;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>CC: 根据标志位判断是否执行jXX或者cmovXX</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CC (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ifun,</span><br><span class="line">    <span class="keyword">input</span> ZF, <span class="comment">// zero flag</span></span><br><span class="line">    <span class="keyword">input</span> SF, <span class="comment">// sign flag</span></span><br><span class="line">    <span class="keyword">input</span> OF, <span class="comment">// overflow flag</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> Cnd <span class="comment">// condition code</span></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (ifun)</span><br><span class="line">            <span class="number">4&#x27;h0</span>: Cnd = <span class="number">1&#x27;b1</span>;  <span class="comment">// all</span></span><br><span class="line">            <span class="number">4&#x27;h1</span>: Cnd = (ZF == <span class="number">1</span> || SF != OF) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;  <span class="comment">// le</span></span><br><span class="line">            <span class="number">4&#x27;h2</span>: Cnd = (SF != OF) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;  <span class="comment">// l</span></span><br><span class="line">            <span class="number">4&#x27;h3</span>: Cnd = (ZF == <span class="number">1</span>) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;  <span class="comment">// e</span></span><br><span class="line">            <span class="number">4&#x27;h4</span>: Cnd = (ZF == <span class="number">0</span>) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;  <span class="comment">// ne</span></span><br><span class="line">            <span class="number">4&#x27;h5</span>: Cnd = (SF == OF) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;  <span class="comment">// ge</span></span><br><span class="line">            <span class="number">4&#x27;h6</span>: Cnd = (ZF == <span class="number">0</span> &amp;&amp; SF == OF) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;  <span class="comment">// g</span></span><br><span class="line">            <span class="keyword">default</span>: Cnd = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>MemControl: 判断是否需要读写内存</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MemControl (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> memWrite,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> memRead</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(icode) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="comment">// 需要写入内存</span></span><br><span class="line">            <span class="comment">// rmmovq, call, pushq</span></span><br><span class="line">            <span class="number">4&#x27;h4</span>, <span class="number">4&#x27;h8</span>, <span class="number">4&#x27;hA</span>: <span class="keyword">begin</span></span><br><span class="line">                memWrite = <span class="number">1&#x27;b1</span>;</span><br><span class="line">                memRead  = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="comment">// 需要读取内存</span></span><br><span class="line">            <span class="comment">// mrmovq, ret, popq</span></span><br><span class="line">            <span class="number">4&#x27;h5</span>, <span class="number">4&#x27;h9</span>, <span class="number">4&#x27;hB</span>: <span class="keyword">begin</span></span><br><span class="line">                memWrite = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                memRead  = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                memWrite = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                memRead  = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>MemAddr: 选择读写内存的地址</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MemAddr (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valA,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] memAddr</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="comment">// rmmovq, mrmovq, call, pushq</span></span><br><span class="line">            <span class="number">4&#x27;h4</span>, <span class="number">4&#x27;h5</span>, <span class="number">4&#x27;h8</span>, <span class="number">4&#x27;hA</span>: memAddr &lt;= valE;</span><br><span class="line">            <span class="comment">// ret, popq</span></span><br><span class="line">            <span class="number">4&#x27;h9</span>, <span class="number">4&#x27;hB</span>: memAddr &lt;= valA; <span class="comment">// (rRsp)</span></span><br><span class="line">            <span class="keyword">default</span>: memAddr &lt;= <span class="number">64&#x27;hxxxxxxxxxxxxxxxx</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>MemData: 选择需要写入内存的数据</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MemData (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valP,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] valA,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] memData</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (icode)</span><br><span class="line">            <span class="comment">// call</span></span><br><span class="line">            <span class="number">4&#x27;h8</span>: memData = valP;</span><br><span class="line">            <span class="comment">// rmmovq, pushq</span></span><br><span class="line">            <span class="number">4&#x27;h4</span>, <span class="number">4&#x27;hA</span>: memData = valA;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>Mem: 执行内存的读写操作</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Mem (</span><br><span class="line">    <span class="keyword">input</span> memWrite,</span><br><span class="line">    <span class="keyword">input</span> memRead,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] memAddr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">63</span>:<span class="number">0</span>] memData,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">63</span>:<span class="number">0</span>] valM,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> dmem_error</span><br><span class="line">);</span><br><span class="line">    <span class="comment">// 总共1024字节的内存空间</span></span><br><span class="line">    <span class="keyword">parameter</span> MEM_SIZE = <span class="number">1024</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem[<span class="number">0</span>:MEM_SIZE-<span class="number">1</span>];</span><br><span class="line">    <span class="comment">// 使用ROMreplace.py修改至当前绝对路径</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="built_in">$readmemh</span>(<span class="string">&quot;/home/ethan/Y86-64-Single-Cycle/ROM.txt&quot;</span>, mem);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(memRead <span class="keyword">or</span> memWrite <span class="keyword">or</span> memAddr <span class="keyword">or</span> memData) <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">1</span>;  <span class="comment">// 消除memAddr和memData的抖动</span></span><br><span class="line">        <span class="keyword">if</span> (memAddr &gt;= MEM_SIZE) dmem_error &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            dmem_error &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="comment">// 小端法读写内存数据</span></span><br><span class="line">            <span class="keyword">if</span> (memRead == <span class="number">1&#x27;b1</span>)</span><br><span class="line">                valM &lt;= &#123;</span><br><span class="line">                    mem[memAddr+<span class="number">7</span>],</span><br><span class="line">                    mem[memAddr+<span class="number">6</span>],</span><br><span class="line">                    mem[memAddr+<span class="number">5</span>],</span><br><span class="line">                    mem[memAddr+<span class="number">4</span>],</span><br><span class="line">                    mem[memAddr+<span class="number">3</span>],</span><br><span class="line">                    mem[memAddr+<span class="number">2</span>],</span><br><span class="line">                    mem[memAddr+<span class="number">1</span>],</span><br><span class="line">                    mem[memAddr]</span><br><span class="line">                &#125;;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (memWrite == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                &#123;mem[memAddr + <span class="number">7</span>], mem[memAddr + <span class="number">6</span>], mem[memAddr + <span class="number">5</span>], mem[memAddr + <span class="number">4</span>], mem[memAddr + <span class="number">3</span>], mem[memAddr + <span class="number">2</span>], mem[memAddr + <span class="number">1</span>], mem[memAddr]&#125; &lt;= memData;</span><br><span class="line">                <span class="comment">// 打印内存写入信息</span></span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;mem %d %d&quot;</span>, memAddr, memData);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>Stat: 判断CPU是否出现运行时异常</p>
<ul>
<li>AOK: 正常运行</li>
<li>HLT: 执行HLT指令</li>
<li>ADR: 访问非法地址</li>
<li>INS: 读取非法指令<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Stat (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] icode,  <span class="comment">// HLT</span></span><br><span class="line">    <span class="keyword">input</span> instr_valid,</span><br><span class="line">    <span class="keyword">input</span> imem_error,</span><br><span class="line">    <span class="keyword">input</span> dmem_error,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] stat  <span class="comment">// 1: AOK, 2: HLT, 3: ADR, 4: INS</span></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">initial</span> stat = <span class="number">3&#x27;b001</span>;</span><br><span class="line">    <span class="keyword">always</span> @(icode <span class="keyword">or</span> dmem_error) <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">1</span>;  <span class="comment">// 延迟写入使得output能与测试答案匹配</span></span><br><span class="line">        <span class="keyword">if</span> (stat == <span class="number">3&#x27;h1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (icode == <span class="number">4&#x27;h0</span>) stat &lt;= <span class="number">3&#x27;h2</span>;  <span class="comment">// HLT</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (dmem_error == <span class="number">1&#x27;b1</span>) stat &lt;= <span class="number">3&#x27;h3</span>;  <span class="comment">// ADR</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (instr_valid == <span class="number">1&#x27;b0</span>) stat &lt;= <span class="number">3&#x27;h4</span>;  <span class="comment">// INS</span></span><br><span class="line">            <span class="keyword">else</span> stat &lt;= stat;  <span class="comment">// AOK</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
</li>
<li><p>arch: Y86-64单周期CPU顶层模块</p>
</li>
<li><p>arch_tb: 顶层模块的测试模块</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> arch (</span><br><span class="line">    <span class="keyword">input</span> clk</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> pCnd;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] pIcode;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] pValC;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] pValP;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] pValM;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] stat;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] PCaddress;</span><br><span class="line">    PC u_PC (</span><br><span class="line">        <span class="variable">.clk</span>      (clk),</span><br><span class="line">        <span class="variable">.pIcode</span>   (pIcode),</span><br><span class="line">        <span class="variable">.pCnd</span>     (pCnd),</span><br><span class="line">        <span class="variable">.pValC</span>    (pValC),</span><br><span class="line">        <span class="variable">.pValP</span>    (pValP),</span><br><span class="line">        <span class="variable">.pValM</span>    (pValM),</span><br><span class="line">        <span class="variable">.stat</span>     (stat),</span><br><span class="line">        <span class="variable">.PCaddress</span>(PCaddress)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [ <span class="number">3</span>:<span class="number">0</span>] icode;</span><br><span class="line">    <span class="keyword">wire</span> [ <span class="number">3</span>:<span class="number">0</span>] ifun;</span><br><span class="line">    <span class="keyword">wire</span> [ <span class="number">3</span>:<span class="number">0</span>] rA;</span><br><span class="line">    <span class="keyword">wire</span> [ <span class="number">3</span>:<span class="number">0</span>] rB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] valC;</span><br><span class="line">    <span class="keyword">assign</span> pIcode = icode;</span><br><span class="line">    <span class="keyword">assign</span> pValC  = valC;</span><br><span class="line">    <span class="keyword">wire</span> instr_valid;</span><br><span class="line">    InstMemory u_InstMemory (</span><br><span class="line">        <span class="variable">.PCaddress</span>  (PCaddress),</span><br><span class="line">        <span class="variable">.stat</span>       (stat),</span><br><span class="line">        <span class="variable">.icode</span>      (icode),</span><br><span class="line">        <span class="variable">.ifun</span>       (ifun),</span><br><span class="line">        <span class="variable">.rA</span>         (rA),</span><br><span class="line">        <span class="variable">.rB</span>         (rB),</span><br><span class="line">        <span class="variable">.valC</span>       (valC),</span><br><span class="line">        <span class="variable">.instr_valid</span>(instr_valid)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] valP;</span><br><span class="line">    <span class="keyword">assign</span> pValP = valP;</span><br><span class="line">    PCIncre u_PCIncre (</span><br><span class="line">        <span class="variable">.icode</span>    (icode),</span><br><span class="line">        <span class="variable">.PCaddress</span>(PCaddress),</span><br><span class="line">        <span class="variable">.valP</span>     (valP)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> Cnd;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] valE;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] valM;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] valA;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] valB;</span><br><span class="line">    <span class="keyword">assign</span> pCnd  = Cnd;</span><br><span class="line">    <span class="keyword">assign</span> pValM = valM;</span><br><span class="line">    <span class="keyword">wire</span> <span class="keyword">signed</span> [<span class="number">63</span>:<span class="number">0</span>] rax, rcx, rdx, rbx, rsp, rbp, rsi, rdi, r8, r9, r10, r11, r12, r13, r14;</span><br><span class="line">    Regs u_Regs (</span><br><span class="line">        <span class="variable">.clk</span>  (clk),</span><br><span class="line">        <span class="variable">.Cnd</span>  (Cnd),</span><br><span class="line">        <span class="variable">.icode</span>(icode),</span><br><span class="line">        <span class="variable">.rA</span>   (rA),</span><br><span class="line">        <span class="variable">.rB</span>   (rB),</span><br><span class="line">        <span class="variable">.valE</span> (valE),</span><br><span class="line">        <span class="variable">.valM</span> (valM),</span><br><span class="line">        <span class="variable">.valA</span> (valA),</span><br><span class="line">        <span class="variable">.valB</span> (valB),</span><br><span class="line">        <span class="variable">.rax</span>  (rax),</span><br><span class="line">        <span class="variable">.rcx</span>  (rcx),</span><br><span class="line">        <span class="variable">.rdx</span>  (rdx),</span><br><span class="line">        <span class="variable">.rbx</span>  (rbx),</span><br><span class="line">        <span class="variable">.rsp</span>  (rsp),</span><br><span class="line">        <span class="variable">.rbp</span>  (rbp),</span><br><span class="line">        <span class="variable">.rsi</span>  (rsi),</span><br><span class="line">        <span class="variable">.rdi</span>  (rdi),</span><br><span class="line">        <span class="variable">.r8</span>   (r8),</span><br><span class="line">        <span class="variable">.r9</span>   (r9),</span><br><span class="line">        <span class="variable">.r10</span>  (r10),</span><br><span class="line">        <span class="variable">.r11</span>  (r11),</span><br><span class="line">        <span class="variable">.r12</span>  (r12),</span><br><span class="line">        <span class="variable">.r13</span>  (r13),</span><br><span class="line">        <span class="variable">.r14</span>  (r14)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] aluFun;</span><br><span class="line">    ALU_fun u_ALU_fun (</span><br><span class="line">        <span class="variable">.icode</span> (icode),</span><br><span class="line">        <span class="variable">.ifun</span>  (ifun),</span><br><span class="line">        <span class="variable">.aluFun</span>(aluFun)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] aluA;</span><br><span class="line">    ALU_A u_ALU_A (</span><br><span class="line">        <span class="variable">.icode</span>(icode),</span><br><span class="line">        <span class="variable">.valC</span> (valC),</span><br><span class="line">        <span class="variable">.valA</span> (valA),</span><br><span class="line">        <span class="variable">.aluA</span> (aluA)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] aluB;</span><br><span class="line">    ALU_B u_ALU_B (</span><br><span class="line">        <span class="variable">.icode</span>(icode),</span><br><span class="line">        <span class="variable">.valB</span> (valB),</span><br><span class="line">        <span class="variable">.aluB</span> (aluB)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> ZF, SF, OF;</span><br><span class="line">    ALU u_ALU (</span><br><span class="line">        <span class="variable">.clk</span>   (clk),</span><br><span class="line">        <span class="variable">.icode</span> (icode),</span><br><span class="line">        <span class="variable">.aluFun</span>(aluFun),</span><br><span class="line">        <span class="variable">.aluA</span>  (aluA),</span><br><span class="line">        <span class="variable">.aluB</span>  (aluB),</span><br><span class="line">        <span class="variable">.valE</span>  (valE),</span><br><span class="line">        <span class="variable">.ZF</span>    (ZF),</span><br><span class="line">        <span class="variable">.SF</span>    (SF),</span><br><span class="line">        <span class="variable">.OF</span>    (OF)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    CC u_CC (</span><br><span class="line">        <span class="variable">.ifun</span>(ifun),</span><br><span class="line">        <span class="variable">.ZF</span>  (ZF),</span><br><span class="line">        <span class="variable">.SF</span>  (SF),</span><br><span class="line">        <span class="variable">.OF</span>  (OF),</span><br><span class="line">        <span class="variable">.Cnd</span> (Cnd)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> memWrite, memRead;</span><br><span class="line">    MemControl u_MemControl (</span><br><span class="line">        <span class="variable">.icode</span>   (icode),</span><br><span class="line">        <span class="variable">.memWrite</span>(memWrite),</span><br><span class="line">        <span class="variable">.memRead</span> (memRead)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] memAddr;</span><br><span class="line">    MemAddr u_MemAddr (</span><br><span class="line">        <span class="variable">.icode</span>  (icode),</span><br><span class="line">        <span class="variable">.valE</span>   (valE),</span><br><span class="line">        <span class="variable">.valA</span>   (valA),</span><br><span class="line">        <span class="variable">.memAddr</span>(memAddr)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">63</span>:<span class="number">0</span>] memData;</span><br><span class="line">    MemData u_MemData (</span><br><span class="line">        <span class="variable">.icode</span>  (icode),</span><br><span class="line">        <span class="variable">.valP</span>   (valP),</span><br><span class="line">        <span class="variable">.valA</span>   (valA),</span><br><span class="line">        <span class="variable">.memData</span>(memData)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> dmem_error;</span><br><span class="line">    Mem u_Mem (</span><br><span class="line">        <span class="variable">.memWrite</span>  (memWrite),</span><br><span class="line">        <span class="variable">.memRead</span>   (memRead),</span><br><span class="line">        <span class="variable">.memAddr</span>   (memAddr),</span><br><span class="line">        <span class="variable">.memData</span>   (memData),</span><br><span class="line">        <span class="variable">.valM</span>      (valM),</span><br><span class="line">        <span class="variable">.dmem_error</span>(dmem_error)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> imem_error;</span><br><span class="line"></span><br><span class="line">    Stat u_Stat (</span><br><span class="line">        <span class="variable">.icode</span>      (icode),</span><br><span class="line">        <span class="variable">.instr_valid</span>(instr_valid),</span><br><span class="line">        <span class="variable">.imem_error</span> (imem_error),</span><br><span class="line">        <span class="variable">.dmem_error</span> (dmem_error),</span><br><span class="line">        <span class="variable">.stat</span>       (stat)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> arch_tb;</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line"></span><br><span class="line">    arch arch_inst (<span class="variable">.clk</span>(clk));</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 监视PCaddress地址，寄存器状态，标志位状态，CPU运行时状态</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$monitor</span>(<span class="string">&quot;%d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d&quot;</span>,</span><br><span class="line">                 arch_tb<span class="variable">.arch_inst</span><span class="variable">.PCaddress</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.rax</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.rcx</span>,</span><br><span class="line">                 arch_tb<span class="variable">.arch_inst</span><span class="variable">.rdx</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.rbx</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.rsp</span>,</span><br><span class="line">                 arch_tb<span class="variable">.arch_inst</span><span class="variable">.rbp</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.rsi</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.rdi</span>,</span><br><span class="line">                 arch_tb<span class="variable">.arch_inst</span><span class="variable">.r8</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.r9</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.r10</span>,</span><br><span class="line">                 arch_tb<span class="variable">.arch_inst</span><span class="variable">.r11</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.r12</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.r13</span>,</span><br><span class="line">                 arch_tb<span class="variable">.arch_inst</span><span class="variable">.r14</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.ZF</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.SF</span>,</span><br><span class="line">                 arch_tb<span class="variable">.arch_inst</span><span class="variable">.OF</span>, arch_tb<span class="variable">.arch_inst</span><span class="variable">.stat</span>);</span><br><span class="line">        <span class="keyword">repeat</span> (<span class="number">100</span>) <span class="keyword">begin</span></span><br><span class="line">            clk = <span class="number">0</span>;</span><br><span class="line">            #<span class="number">5</span>;</span><br><span class="line">            clk = <span class="number">1</span>;</span><br><span class="line">            #<span class="number">5</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$dumpfile</span>(<span class="string">&quot;wave.vcd&quot;</span>);</span><br><span class="line">        <span class="built_in">$dumpvars</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ul>
<h3 id="使用Python脚本自动格式化输入输出"><a href="#使用Python脚本自动格式化输入输出" class="headerlink" title="使用Python脚本自动格式化输入输出"></a>使用Python脚本自动格式化输入输出</h3><blockquote>
<p>使用方式：打开Y86-output-batch.py文件，使用<code>Ctrl+Alt+N</code>快速执行代码，如果测试输出与答案完全匹配，则终端输出<code>All tests passed!</code></p>
</blockquote>
<figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">#!/usr/bin/env python3</span></span><br><span class="line"><span class="keyword">import</span> os</span><br><span class="line"><span class="keyword">import</span> shutil</span><br><span class="line"></span><br><span class="line">os.chdir(os.path.dirname(os.path.abspath(__file__)))</span><br><span class="line"></span><br><span class="line">test_path = <span class="string">&quot;./test&quot;</span></span><br><span class="line">yo_files = os.listdir(test_path)</span><br><span class="line"></span><br><span class="line"><span class="comment"># 清空output_path文件夹中的内容</span></span><br><span class="line">output_path = <span class="string">&quot;./Y86-output&quot;</span></span><br><span class="line">shutil.rmtree(output_path)</span><br><span class="line">os.mkdir(output_path)</span><br><span class="line"></span><br><span class="line"><span class="comment"># 将InstMemory.v和Mem.v中$readmemh()的ROM.txt路径替换为当前的绝对路径</span></span><br><span class="line">os.system(<span class="string">&quot;python3 -u ROMreplace.py&quot;</span>)</span><br><span class="line"></span><br><span class="line"><span class="comment"># 对每个测试文件进行测试，并将结果保持到Y86-output文件夹中</span></span><br><span class="line"><span class="keyword">for</span> yo_file <span class="keyword">in</span> yo_files:</span><br><span class="line">    <span class="comment"># 将test文件夹中的测试文件复制到当前目录下</span></span><br><span class="line">    <span class="keyword">with</span> <span class="built_in">open</span>(os.path.join(test_path, yo_file), <span class="string">&quot;r&quot;</span>) <span class="keyword">as</span> yo_file_IO:</span><br><span class="line">        yo_content = yo_file_IO.readlines()</span><br><span class="line">        </span><br><span class="line">    <span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;ROM.yo&quot;</span>, <span class="string">&quot;w&quot;</span>) <span class="keyword">as</span> ROM_file:</span><br><span class="line">        ROM_file.write(<span class="string">&quot;&quot;</span>.join(yo_content))</span><br><span class="line"></span><br><span class="line">    <span class="comment"># 移除之前生成的文件</span></span><br><span class="line">    os.system(<span class="string">&quot;rm -f ROM.txt ROM_M.txt Y86-output.txt Y86-output.yml&quot;</span>)</span><br><span class="line">    <span class="comment"># 读取ROM.yo文件，将其中的汇编指令转换为ROM.txt和ROM_M.txt文件中的字节编码</span></span><br><span class="line">    os.system(<span class="string">&quot;python3 -u ROMdraw.py&quot;</span>)</span><br><span class="line">    <span class="comment"># 执行仿真，并将输出结果写入Y86-output.txt文件</span></span><br><span class="line">    os.system(<span class="string">&quot;iverilog -y $PWD arch.v -o bin/arch &amp;&amp; cd bin &amp;&amp; rm -f *.vcd &amp;&amp; vvp arch &gt; ../Y86-output.txt &amp;&amp; rm arch &amp;&amp; cd ..&quot;</span>)</span><br><span class="line">    <span class="comment"># 读取ROM_M.txt和Y86-output.txt文件，将其中的状态转换为Y86-output.yml格式</span></span><br><span class="line">    os.system(<span class="string">&#x27;python3 -u Y86-output.py&#x27;</span>)</span><br><span class="line">    </span><br><span class="line">    <span class="comment"># 将Y86-output.yml文件中的内容保存到Y86-output文件夹中</span></span><br><span class="line">    <span class="keyword">with</span> <span class="built_in">open</span>(<span class="string">&quot;Y86-output.yml&quot;</span>, <span class="string">&quot;r&quot;</span>) <span class="keyword">as</span> yml_file:</span><br><span class="line">        yml_content = yml_file.readlines()</span><br><span class="line"></span><br><span class="line">    <span class="keyword">with</span> <span class="built_in">open</span>(os.path.join(output_path, yo_file.replace(<span class="string">&quot;.yo&quot;</span>, <span class="string">&quot;.yml&quot;</span>)), <span class="string">&quot;w&quot;</span>) <span class="keyword">as</span> yml_file:</span><br><span class="line">        yml_file.write(<span class="string">&quot;&quot;</span>.join(yml_content))</span><br><span class="line"></span><br><span class="line"><span class="comment"># 比较Y86-output文件夹和Y86-answer文件夹中的内容是否相同</span></span><br><span class="line">os.system(<span class="string">&#x27;python3 -u Y86-output-diff.py&#x27;</span>)</span><br></pre></td></tr></table></figure>
    </div>

    
    
    

      <footer class="post-footer">

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/Skill/Hexo+Github%E5%8D%9A%E5%AE%A2%E9%85%8D%E7%BD%AE/" rel="prev" title="Hexo+Github博客配置">
      <i class="fa fa-chevron-left"></i> Hexo+Github博客配置
    </a></div>
      <div class="post-nav-item"></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="gitalk-container"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%95%B4%E4%BD%93%E6%9E%B6%E6%9E%84%E5%9B%BE-csapp-P460"><span class="nav-number">1.</span> <span class="nav-text">整体架构图(csapp P460)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Y86-64%E6%8C%87%E4%BB%A4%E9%9B%86-Y86-64-Reference"><span class="nav-number">2.</span> <span class="nav-text">Y86-64指令集(Y86-64 Reference)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Verilog%E4%BB%A3%E7%A0%81%E7%BB%86%E8%8A%82"><span class="nav-number">3.</span> <span class="nav-text">Verilog代码细节</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8Python%E8%84%9A%E6%9C%AC%E8%87%AA%E5%8A%A8%E6%A0%BC%E5%BC%8F%E5%8C%96%E8%BE%93%E5%85%A5%E8%BE%93%E5%87%BA"><span class="nav-number">4.</span> <span class="nav-text">使用Python脚本自动格式化输入输出</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Ethan Cao</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">4</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">1</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/Invisiphantom" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;Invisiphantom" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://twitter.com/EthanCao_" title="Twitter → https:&#x2F;&#x2F;twitter.com&#x2F;EthanCao_" rel="noopener" target="_blank"><i class="fab fa-twitter fa-fw"></i>Twitter</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2023</span>
  <span class="author" itemprop="copyrightHolder">Ethan Cao</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="//cdn.jsdelivr.net/gh/theme-next/theme-next-pjax@0/pjax.min.js"></script>
  <script src="//cdn.jsdelivr.net/npm/jquery@3/dist/jquery.min.js"></script>
  <script src="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>




  















    <div id="pjax">
  

  

<link rel="stylesheet" href="//cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.min.css">

<script>
NexT.utils.loadComments(document.querySelector('#gitalk-container'), () => {
  NexT.utils.getScript('//cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.min.js', () => {
    var gitalk = new Gitalk({
      clientID    : '186b2c447ccc0044ec06',
      clientSecret: '210ac8b9a106f8e6364b61a51c6a272304a682d9',
      repo        : 'Invisiphantom.github.io',
      owner       : 'Invisiphantom',
      admin       : ['Invisiphantom'],
      id          : '18ecf9bf1ac953d35152ffd1c14d2669',
        language: 'zh-CN',
      distractionFreeMode: false
    });
    gitalk.render('gitalk-container');
  }, window.Gitalk);
});
</script>



    </div>
</body>
</html>
