DIGEST 447d419c30c6dac7a91cb14f4803ee0e
FThieleMachine.PhaseThree
R15:31 Coq.QArith.QArith <> <> lib
R49:66 Coq.Setoids.Setoid <> <> lib
R84:100 Coq.micromega.Lia <> <> lib
rec 138:154 <> HeadToHeadSummary
proj 163:175 <> hh_sighted_mu
proj 184:194 <> hh_blind_mu
proj 203:208 <> hh_gap
R179:179 Coq.QArith.QArith_base <> Q rec
R198:198 Coq.QArith.QArith_base <> Q rec
R212:212 Coq.QArith.QArith_base <> Q rec
def 229:251 <> head_to_head_consistent
R264:280 ThieleMachine.PhaseThree <> HeadToHeadSummary rec
binder 254:260 <> summary:5
R309:312 Coq.QArith.QArith_base <> ::Q_scope:x_'=='_x not
R295:300 ThieleMachine.PhaseThree <> hh_gap proj
R302:308 ThieleMachine.PhaseThree <> summary:5 var
R332:334 Coq.QArith.QArith_base <> ::Q_scope:x_'-'_x not
R313:323 ThieleMachine.PhaseThree <> hh_blind_mu proj
R325:331 ThieleMachine.PhaseThree <> summary:5 var
R335:347 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R349:355 ThieleMachine.PhaseThree <> summary:5 var
def 370:394 <> head_to_head_gap_positive
R407:423 ThieleMachine.PhaseThree <> HeadToHeadSummary rec
binder 397:403 <> summary:6
R441:443 Coq.QArith.QArith_base <> ::Q_scope:x_'<'_x not
R439:439 Coq.QArith.QArith_base <> ::Q_scope:x_'#'_x not
R444:449 ThieleMachine.PhaseThree <> hh_gap proj
R451:457 ThieleMachine.PhaseThree <> summary:6 var
def 472:498 <> head_to_head_sighted_better
R511:527 ThieleMachine.PhaseThree <> HeadToHeadSummary rec
binder 501:507 <> summary:7
R563:565 Coq.QArith.QArith_base <> ::Q_scope:x_'<'_x not
R542:554 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R556:562 ThieleMachine.PhaseThree <> summary:7 var
R566:576 ThieleMachine.PhaseThree <> hh_blind_mu proj
R578:584 ThieleMachine.PhaseThree <> summary:7 var
prf 594:605 <> Qlt_plus_pos
R624:624 Coq.QArith.QArith_base <> Q rec
binder 618:618 <> a:8
binder 620:620 <> b:9
R638:645 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R634:636 Coq.QArith.QArith_base <> ::Q_scope:x_'<'_x not
R632:632 Coq.QArith.QArith_base <> ::Q_scope:x_'#'_x not
R637:637 ThieleMachine.PhaseThree <> b:9 var
R647:649 Coq.QArith.QArith_base <> ::Q_scope:x_'<'_x not
R646:646 ThieleMachine.PhaseThree <> a:8 var
R651:653 Coq.QArith.QArith_base <> ::Q_scope:x_'+'_x not
R650:650 ThieleMachine.PhaseThree <> a:8 var
R654:654 ThieleMachine.PhaseThree <> b:9 var
R690:692 Coq.QArith.QArith_base <> Qlt def
prf 729:751 <> head_to_head_gap_cancel
binder 764:770 <> summary:10
R846:853 Coq.QArith.QArith_base <> ::Q_scope:x_'=='_x not
R798:801 Coq.QArith.QArith_base <> ::Q_scope:x_'+'_x not
R845:845 Coq.QArith.QArith_base <> ::Q_scope:x_'+'_x not
R777:789 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R791:797 ThieleMachine.PhaseThree <> summary:10 var
R821:823 Coq.QArith.QArith_base <> ::Q_scope:x_'-'_x not
R802:812 ThieleMachine.PhaseThree <> hh_blind_mu proj
R814:820 ThieleMachine.PhaseThree <> summary:10 var
R824:836 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R838:844 ThieleMachine.PhaseThree <> summary:10 var
R854:864 ThieleMachine.PhaseThree <> hh_blind_mu proj
R866:872 ThieleMachine.PhaseThree <> summary:10 var
R909:914 Coq.QArith.QArith_base <> Qminus def
R927:937 Coq.QArith.QArith_base <> Qplus_assoc thm
R927:937 Coq.QArith.QArith_base <> Qplus_assoc thm
R927:937 Coq.QArith.QArith_base <> Qplus_assoc thm
R951:960 Coq.QArith.QArith_base <> Qplus_comm thm
R963:975 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R987:997 ThieleMachine.PhaseThree <> hh_blind_mu proj
R951:960 Coq.QArith.QArith_base <> Qplus_comm thm
R963:975 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R987:997 ThieleMachine.PhaseThree <> hh_blind_mu proj
R951:960 Coq.QArith.QArith_base <> Qplus_comm thm
R963:975 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R987:997 ThieleMachine.PhaseThree <> hh_blind_mu proj
R1023:1033 Coq.QArith.QArith_base <> Qplus_assoc thm
R1023:1033 Coq.QArith.QArith_base <> Qplus_assoc thm
R1023:1033 Coq.QArith.QArith_base <> Qplus_assoc thm
R1046:1056 Coq.QArith.QArith_base <> Qplus_opp_r thm
R1046:1056 Coq.QArith.QArith_base <> Qplus_opp_r thm
R1046:1056 Coq.QArith.QArith_base <> Qplus_opp_r thm
R1069:1077 Coq.QArith.QArith_base <> Qplus_0_r thm
R1069:1077 Coq.QArith.QArith_base <> Qplus_0_r thm
R1069:1077 Coq.QArith.QArith_base <> Qplus_0_r thm
prf 1107:1137 <> head_to_head_gap_implies_better
binder 1150:1156 <> summary:11
R1194:1201 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1163:1185 ThieleMachine.PhaseThree <> head_to_head_consistent def
R1187:1193 ThieleMachine.PhaseThree <> summary:11 var
R1235:1242 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1202:1226 ThieleMachine.PhaseThree <> head_to_head_gap_positive def
R1228:1234 ThieleMachine.PhaseThree <> summary:11 var
R1243:1269 ThieleMachine.PhaseThree <> head_to_head_sighted_better def
R1271:1277 ThieleMachine.PhaseThree <> summary:11 var
R1336:1358 ThieleMachine.PhaseThree <> head_to_head_consistent def
R1385:1409 ThieleMachine.PhaseThree <> head_to_head_gap_positive def
R1434:1460 ThieleMachine.PhaseThree <> head_to_head_sighted_better def
R1472:1477 Coq.QArith.QArith_base <> Qminus def
R1494:1505 ThieleMachine.PhaseThree <> Qlt_plus_pos thm
R1508:1520 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R1532:1537 ThieleMachine.PhaseThree <> hh_gap proj
R1494:1505 ThieleMachine.PhaseThree <> Qlt_plus_pos thm
R1508:1520 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R1532:1537 ThieleMachine.PhaseThree <> hh_gap proj
R1645:1648 Coq.QArith.QArith_base <> ::Q_scope:x_'+'_x not
R1692:1692 Coq.QArith.QArith_base <> ::Q_scope:x_'+'_x not
R1624:1636 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R1668:1670 Coq.QArith.QArith_base <> ::Q_scope:x_'-'_x not
R1649:1659 ThieleMachine.PhaseThree <> hh_blind_mu proj
R1671:1683 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R1705:1715 ThieleMachine.PhaseThree <> hh_blind_mu proj
R1748:1770 ThieleMachine.PhaseThree <> head_to_head_gap_cancel thm
R1645:1648 Coq.QArith.QArith_base <> ::Q_scope:x_'+'_x not
R1692:1692 Coq.QArith.QArith_base <> ::Q_scope:x_'+'_x not
R1624:1636 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R1668:1670 Coq.QArith.QArith_base <> ::Q_scope:x_'-'_x not
R1649:1659 ThieleMachine.PhaseThree <> hh_blind_mu proj
R1671:1683 ThieleMachine.PhaseThree <> hh_sighted_mu proj
R1705:1715 ThieleMachine.PhaseThree <> hh_blind_mu proj
R1748:1770 ThieleMachine.PhaseThree <> head_to_head_gap_cancel thm
