Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Mar 31 03:30:53 2021
| Host         : BA3145WS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file canteloupe_wrapper_control_sets_placed.rpt
| Design       : canteloupe_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1241 |
| Unused register locations in slices containing registers |  4685 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           95 |
|      2 |           19 |
|      3 |           28 |
|      4 |          152 |
|      5 |           51 |
|      6 |           57 |
|      7 |           23 |
|      8 |           45 |
|      9 |           17 |
|     10 |          162 |
|     11 |           10 |
|     12 |           20 |
|     13 |           10 |
|     14 |            6 |
|     15 |           11 |
|    16+ |          535 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7385 |         2051 |
| No           | No                    | Yes                    |             266 |           73 |
| No           | Yes                   | No                     |            3958 |         1362 |
| Yes          | No                    | No                     |            4821 |         1509 |
| Yes          | No                    | Yes                    |             167 |           48 |
| Yes          | Yes                   | No                     |           10822 |         3371 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                             Clock Signal                                                             |                                                                                                                                 Enable Signal                                                                                                                                 |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                           |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                              |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                   |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                             | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                        |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                           |                1 |              1 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                           |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                              |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                   |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                           | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                           | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                            |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/async_rst4                                                                       |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                             | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                              |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                           | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                   |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                           | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                              |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
| ~canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   |                                                                                                                                                                                                                                                                               | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                  |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                   |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                   |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                      |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                   |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                              |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                            | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                              |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                   |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                       |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_0                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              1 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                            | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/CAPTURE_i_1_n_0                                                                                                                   | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                              |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                   |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                        |                1 |              1 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                           | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                              |                1 |              1 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              1 |
| ~canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                           | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                    |                1 |              1 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                        |                1 |              1 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                      |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                 |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                              | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              1 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                        |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                              |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/enb2                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                            |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                       |                1 |              1 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable                                                                        |                1 |              1 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_0                                        |                1 |              2 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                         |                1 |              2 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                        | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              2 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                              | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              2 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                         | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                |                1 |              2 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |                1 |              2 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[2]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                            | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                           |                                                                                                                                                                                                                                         |                1 |              3 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                        |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                           |                                                                                                                                                                                                                                         |                2 |              3 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/SR[0]                                                                  |                1 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                      |                1 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1                                        |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                           |                                                                                                                                                                                                                                         |                2 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                                                              | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0                                                  |                1 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/SR[0]                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                        |                2 |              3 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                1 |              3 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                     |                2 |              3 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                3 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                            | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_reset_reg[0]                                                                       |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                           |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/rx_enable_int_reg                                                                                                                 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/rx_reset_reg                                                                                |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                         |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                         | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                         |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                     |                3 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                           |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                            |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                            |                2 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/SR[0]                                                                                       |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                3 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                      | canteloupe_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                 |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/zig_zag_0/inst/r_o_axis_TDATA[15]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                    |                2 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                      | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                    | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                               |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                                                                                                                                | canteloupe_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                2 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                  | u_ila_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_2_n_0                                                                                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_1_n_0                                                                                                                               |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out2                                                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                 |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                       | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_2_n_0                                                                                                                                                                             | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                    |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                        |                2 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                2 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | canteloupe_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                         |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                2 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                                              |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                     |                2 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                     |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | canteloupe_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                                     | canteloupe_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                              |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                       |                2 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                       |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                        |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                     | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                     |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/s_axi_araddr[10]_i_2_n_0                                                                                                                                                                                         | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/s_axi_araddr[10]                                                                                                                                                           |                2 |              4 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                     | canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                        |                2 |              4 |
| ~canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   |                                                                                                                                                                                                                                                                               | canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                3 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0                                                                              | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[6]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__10_0[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                              | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[1]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                2 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[1]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[2]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[3]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[4]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[5]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[2]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                          |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[1]                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[8]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                             |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__27_0                                                                              | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1                                        |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[2]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                             |                2 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                          | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              4 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                     | canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[4]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                2 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                              |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[3]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                2 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[7]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[9]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[2]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                2 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[3]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[7]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                2 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[6]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                2 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                        |                2 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[1]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[4]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[5]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                            |                3 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[3]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                3 |              4 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/SR[0]                                                                                                                                                                           |                4 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                        |                1 |              5 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_rst_mgmt                                                            |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                            |                2 |              5 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                        |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                              |                2 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out2                                                                                                |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_counter[5]_i_2_n_0                                                                                                                                                                                                                   | canteloupe_i/run_length_encoder_0/inst/r_counter[5]_i_1_n_0                                                                                                                                                                             |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                     |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                        |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                                         | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                         |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                          |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | canteloupe_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                                                                            | canteloupe_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                              |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                3 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                          |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/mdio_op[1]_i_1_n_0                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/SR[0]                                                                                                                                                                           |                2 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/phy_resetn_int_reg_n_0                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                1 |              5 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/sync_rst1                                                                        |                1 |              5 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_tx_rst_mgmt                                                            |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                            | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                3 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                     |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                         |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/dcm_sync/data_out                                                                                                                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/reset_in00_out                                                                                                                                                                  |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                   |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                      |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                          |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                          |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                        |                2 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              5 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                          |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                          |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                           |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                           |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                          |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                          |                1 |              5 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                        |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                       |                2 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                       |                1 |              5 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                           |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/enb2                                                                                                    | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/next_count_read                                                   |                1 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                1 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                  |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                  |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                   |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                4 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                           |                2 |              6 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/data_count                                                                                                                      | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/SR[0]                                                                                       |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                                                         |                1 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/zig_zag_0/inst/r_next_output_col[2]_i_1_n_0                                                                                                                                                                                |                3 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr0                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                   |                1 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                         |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                           |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                3 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/E[0]                                                                                                                      | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                1 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                        | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | canteloupe_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                |                1 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                        |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                        |                1 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/zig_zag_0/inst/r_curr_input_col                                                                                                                                                                                            |                3 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[5]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | canteloupe_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                        |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                         |                3 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/SR[0]                                                                      |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                4 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                   |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                    |                1 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                 |                1 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/phy_reset_count[5]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                        |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                3 |              6 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                      |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/run_length_encoder_0/inst/r_curr_input_col                                                                                                                                                                                 |                4 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                    |                1 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                4 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                 | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/r_dest_addr_3                                                                                                                                                                                                                        | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                1 |              6 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                             |                1 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                  |                2 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | canteloupe_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                                    | canteloupe_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                              |                2 |              6 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                        | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                           |                3 |              6 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                           | u_ila_2/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                    |                3 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                            | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                            |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/addr[10]_i_1_n_0                                                                                                                                                                                                 | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/SR[0]                                                                                                                                                                           |                3 |              7 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_2_n_0                                                                                                                  | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                        |                6 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                        | u_ila_3/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                1 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                         | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                  |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                            | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                            |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                     | u_ila_3/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                         | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                               |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                           | u_ila_2/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                |                2 |              7 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_stats_valid                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              7 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                       | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                     |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                  |                                                                                                                                                                                                                                         |                7 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/r_fifo_data_in                                                                                                                                                                                                                       | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                2 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/r_tx_fifo_tdata                                                                                                                                                                                                                      | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                3 |              8 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                3 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                               | canteloupe_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                2 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
| ~canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              8 |
|  canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                   | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                   |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                  |                4 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                     |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                     |                3 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                     |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                     |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                     |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                     |                2 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                         |                5 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                         |                4 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                         |                4 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                         |                4 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                      | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                2 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                        |                2 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                    |                2 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                  |                3 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/pause_value[15]_i_1__0_n_0                                                                                                      | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                      |                3 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                          | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                      |                2 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                   | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/SR[0]                                                                                       |                2 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata0                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                      |                1 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/E[0]                                                                                                                        | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_reset_reg_0                                                                        |                2 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                        |                2 |              8 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                    |                5 |              9 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                5 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                       |                2 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/r_rx_mic_tdata_ls_byte[7]_i_1_n_0                                                                                                                                                                                                    | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                2 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                                                                                      | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                             |                3 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                                                                                         | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                             |                3 |              9 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                       |                2 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                     | u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                3 |              9 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                       |                3 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                 | u_ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                       |                3 |              9 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                              |                2 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[1]__0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                      | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                            |                2 |              9 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                       |                2 |              9 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[4][2][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_curr_value[9]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TDATA                                                                                                                                                                                   |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[0][0][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[1][2][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[0][3][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[0][7][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[0][6][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/dcm_sync/data_out                                                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                              |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[0][0][9]_i_2_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[2][0][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[1][3][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[2][2][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[2][5][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[1][7][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[2][6][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[0][2][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[1][1][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[1][4][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[3][5][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/current_state_reg[1][0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[2][7][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/current_state_reg[1][0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[4][4][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[3][0][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[6][6][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[4][5][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[7][0][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[5][4][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[7][5][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                6 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[7][7][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[3][6][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[7][4][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                7 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[6][3][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[5][3][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[3][7][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[3][1][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[4][1][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[4][4][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[4][3][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[4][0][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[5][5][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[5][5][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[6][4][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[5][7][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[7][3][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                7 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[0][5][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[1][5][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[4][0][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[1][3][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                6 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[4][6][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[5][0][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[6][1][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[2][0][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[3][3][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[7][2][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                6 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[3][4][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[3][2][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[1][7][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                6 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[3][5][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[4][5][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[5][2][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[6][0][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[2][1][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[6][2][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[5][7][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[0][1][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[5][6][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[6][5][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[4][2][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                   |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[6][3][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[2][7][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                   |                7 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[3][2][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                   |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[0][2][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[0][4][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                       |                6 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[6][7][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[2][3][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[7][6][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[7][0][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[7][4][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                9 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[7][7][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[7][2][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[7][1][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                8 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[7][5][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[1][0][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[7][3][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                6 |             10 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_stats_valid__0                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[1][0][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                        |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[1][6][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[4][6][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[7][1][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[5][4][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[5][6][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[7][6][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                6 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[4][7][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[5][1][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                       | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[5][2][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                       | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                       | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[2][4][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                       | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                        | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                        | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                               |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[1][5][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[0][4][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_input_coeffs[0][5][9]_i_1_n_0                                                                                                                                                                                                                   | canteloupe_i/zig_zag_0/inst/p_0_in                                                                                                                                                                                                      |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[0]__0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/current_state_reg[1][0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[1][6][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[2][2][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[2][5][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[0][7][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[2][6][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[3][4][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[4][3][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[4][7][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[5][3][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                8 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[0][3][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[2][4][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[5][1][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[5][0][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[3][6][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[6][0][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                6 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[2][3][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[6][2][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[6][4][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[2][1][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[3][7][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                6 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[6][5][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[3][1][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[6][6][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[0][6][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                5 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[1][4][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[4][1][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[3][3][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[6][1][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[6][7][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                9 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[1][2][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                4 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[0][1][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                2 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[1][1][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_input_coeffs[3][0][9]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TVALID_i_1_n_0                                                                                                                                                                          |                7 |             10 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/mdio_wr_data[26]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             11 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             11 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/zig_zag_0/inst/r_o_axis_TDATA[15]_i_2_n_0                                                                                                                                                                                                                        | canteloupe_i/zig_zag_0/inst/r_o_axis_TDATA[15]_i_1_n_0                                                                                                                                                                                  |                5 |             11 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                  |                3 |             11 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                4 |             11 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             11 |
|  canteloupe_i/clk_wiz_1/inst/clk_out2                                                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                          |                3 |             11 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                        |                5 |             11 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                8 |             11 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable_int_reg_2[0]                                                                                                      | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_reset_reg[0]                                                                       |                3 |             11 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                                                                                        | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                             |                3 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/mem/top2/fifo_we                                                                                                                                                                                                                     | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                3 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/r_src_addr_2                                                                                                                                                                                                                         | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                2 |             12 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                   |                2 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                5 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out2                                                                                                | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                 |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                               |                3 |             12 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                               |                3 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/mem/top2/fifo_rd                                                                                                                                                                                                                     | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                3 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                  |                3 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                5 |             12 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1__0_n_0                                                                                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                   |                3 |             12 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                        |                5 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                             |                2 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                        | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                             |                4 |             12 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                                                                                        | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                   |                2 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                        | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                             |                3 |             12 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             12 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                6 |             13 |
|  canteloupe_i/clk_wiz_1/inst/clk_out2                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                 |                4 |             13 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             13 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                               |                4 |             13 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                        |                4 |             13 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             13 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/mdio_wr_data[26]_i_1_n_0                                                                                                                                                                                         | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/mdio_wr_data[31]_i_1_n_0                                                                                                                                                   |                4 |             13 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                     |                4 |             13 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                     |                4 |             13 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             13 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                        |                5 |             14 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                |                3 |             14 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                         | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                         |                5 |             14 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                5 |             14 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                              |                5 |             14 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                     |                                                                                                                                                                                                                                         |                2 |             14 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/sync_rst1                                                                        |                3 |             15 |
|  canteloupe_i/clk_wiz_1/inst/clk_out2                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                        |                3 |             15 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                6 |             15 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                  |                                                                                                                                                                                                                                         |                4 |             15 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                5 |             15 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                8 |             15 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                                                        |                5 |             15 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_dsp_add_3_preadd                                                                                                                                                                                                                | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             15 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                        |                9 |             15 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_reset_reg_0                                                                        |                4 |             15 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                            | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                3 |             15 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                  | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TDATA[15]_i_2_n_0                                                                                                                                                                                                             | canteloupe_i/run_length_encoder_0/inst/r_o_axis_TDATA                                                                                                                                                                                   |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/axi_rd_data[15]_i_2_n_0                                                                                                                                                                                          | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/axi_rd_data[15]_i_1_n_0                                                                                                                                                    |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                         | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                                                                                       | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/E[0]                                                                                                 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/wepa                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                     |                4 |             16 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[7]                                                                                                                                  |               13 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[7]                                                                                                   |                9 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |               12 |             16 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_wr                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__71_1[0]                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                3 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/GOOD_FRAME_INT_reg[0]                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                      |                2 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/r_byte_count_0                                                                                                                                                                                                                       | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/r_packet_size_1                                                                                                                                                                                                                      | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                4 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/frame_generator_cust_0/inst/rx_mic_TREADY                                                                                                                                                                                                                        | canteloupe_i/frame_generator_cust_0/inst/mem/top1/i_aresetn_0                                                                                                                                                                           |                6 |             16 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[2][0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[0][1][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/axi_wr_data[31]_i_1_n_0                                                                                                                                                                                          | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/SR[0]                                                                                                                                                                           |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[4][4][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[4][3][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[0][0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[3][3][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[3][6][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[1][4][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[5][0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[4][2][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[5][5][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[6][6][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[7][0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[7][4][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[6][2][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[5][6][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[7][16]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               10 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[6][16]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[2][16]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                9 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[5][16]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                8 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[3][16]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                7 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[4][16]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                7 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients[1][16]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                7 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_output_coefficients                                                                                                                                                                                                             | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                8 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[5][4][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[5][16]_i_1_n_0                                                                                                                                                                                                     | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[2][16]_i_1_n_0                                                                                                                                                                                                     | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                   |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[6][1][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[3][16]_i_1_n_0                                                                                                                                                                                                     | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                8 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[6][16]_i_1_n_0                                                                                                                                                                                                     | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[6][3][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[7][16]_i_1_n_0                                                                                                                                                                                                     | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                8 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[1][16]_i_1_n_0                                                                                                                                                                                                     | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[4][16]_i_1_n_0                                                                                                                                                                                                     | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_input_pixels[0][16]_i_1_n_0                                                                                                                                                                                                     | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[7][5][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[4][6][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/s3_n0/E[0]                                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               16 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[5][3][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[6][7][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[4][7][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                7 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[7][1][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[7][6][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[5][1][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[6][5][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[6][0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[7][7][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[5][7][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[4][5][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[2][1][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[7][2][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[5][2][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[6][4][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[0][7][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[0][4][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[3][1][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[1][0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[3][0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[2][6][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[2][3][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[1][7][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[3][7][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[2][5][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[1][5][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[0][6][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[0][3][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[0][5][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[1][1][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[2][7][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[3][5][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[3][2][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[1][2][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[4][0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[2][2][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[2][4][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[4][1][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[3][4][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                   | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]                              |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[0][2][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[1][3][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[1][6][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][5][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][7][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][6][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][0][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][3][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][4][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][2][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][6][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][5][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][7][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[5][0][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][2][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][3][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][4][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][7][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][5][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                7 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][6][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[4][0][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_dsp_1_setup                                                                                                                                                                                                                                   | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][4][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][3][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                              | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                  |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][2][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][7][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][6][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[3][0][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][5][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][6][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][7][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][5][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][2][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][4][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][3][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][0][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][7][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[7][1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][6][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][4][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][3][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][2][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[6][5][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][2][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][3][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][4][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][5][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][7][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[2][0][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][6][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/SR[0]                                                                               |               10 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][2][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][3][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][4][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][7][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                3 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][5][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][6][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[1][0][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][0][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][4][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][2][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/r_input_coeffs[0][3][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_input_coeffs[7][3][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                9 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                7 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[0][16]_i_1__0_n_0                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[3][16]_i_1__0_n_0                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[7][16]_i_1__0_n_0                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                8 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[4][16]_i_1__0_n_0                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                4 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[2][16]_i_1__0_n_0                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                6 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[1][16]_i_1__0_n_0                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                7 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[6][16]_i_1__0_n_0                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                9 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_input_pixels[5][16]_i_1__0_n_0                                                                                                                                                                                                  | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             17 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                            |                4 |             19 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                            | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                       |                6 |             19 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_o_axis_TDATA[15]_i_1_n_0                                                                                                                                                                                                                      | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                8 |             19 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/INT_IFG_DELAY                                                                                            | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |                4 |             19 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                       |                3 |             20 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |               14 |             20 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_dsp_add_3_preadd                                                                                                                                                                                                                | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                5 |             20 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_next_output_col[2]_i_1_n_0                                                                                                                                                                                                      | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               10 |             20 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                   |                7 |             20 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/p_1_in                                                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/accum_upper                                                       |                5 |             20 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                       |                4 |             20 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/FSM_onehot_axi_state[21]_i_2_n_0                                                                                                                                                                                 | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/SR[0]                                                                                                                                                                           |                5 |             21 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |                8 |             21 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                        |                7 |             21 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               10 |             21 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                  |               19 |             22 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                    |                                                                                                                                                                                                                                         |                6 |             22 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/PREAMBLE_reg_0                                                                                                              | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                      |                3 |             22 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                                                           | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                4 |             22 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                         |                6 |             22 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     |                                                                                                                                                                                                                                                                               | canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                 |                5 |             23 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                        |               11 |             23 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                                       |                6 |             23 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                         | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |               13 |             23 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                        |                7 |             23 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[3][23]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               11 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[2][23]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               11 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/p_20_in                                                                                                                                                                                                          | canteloupe_i/tri_mode_ethernet_ma_1/inst/axi_lite_controller/s_axi_wdata[31]_i_1_n_0                                                                                                                                                    |                5 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[5][23]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               11 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[6][23]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               12 |             24 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |                7 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[4][23]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                8 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[7][23]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               14 |             24 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                         | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                   |                7 |             24 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                        |               14 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                   | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                        |                8 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients[1][23]_i_1_n_0                                                                                                                                                                                              | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                8 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             24 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_output_coefficients                                                                                                                                                                                                             | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |                8 |             24 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                           |               15 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                7 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                            |               14 |             25 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                        |                9 |             25 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             26 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             26 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             26 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             26 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                             |                8 |             26 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             27 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             27 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             27 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_o_axis_TDATA[23]_i_1_n_0                                                                                                                                                                                                        | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               10 |             27 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/p_1_in                                                                                                  | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/SR[0]                                                                            |                8 |             28 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                         | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                            |                8 |             28 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                8 |             29 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                                                             | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                8 |             29 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                      |                5 |             29 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                |                                                                                                                                                                                                                                         |                7 |             29 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                8 |             30 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                8 |             30 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[57]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                                         |                9 |             30 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[57]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                7 |             30 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                       |               11 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             31 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                            |                9 |             31 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                                     | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                                     |                8 |             31 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/enb2                                                                                                    | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/accum_lower[31]                                                   |                8 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |               11 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                 |               11 |             32 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0[0]                                                                                                                                                         | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                        |                9 |             32 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                         |               16 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                 | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               10 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                          |               10 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                              | canteloupe_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                         |                9 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                                                                                        | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                7 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                   |               12 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                            | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                              |                8 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                                     | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                                                        |               11 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                      | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                7 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                            | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                          |                8 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_read.s_axi_rvalid_i_reg_0                                                                                                                                   | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                5 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                          | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |                8 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                               | canteloupe_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                   |               11 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                    |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                        | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/SR[0]                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |               11 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                                    | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               10 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg_0                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             32 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             33 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             33 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               10 |             34 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             34 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             34 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             34 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             34 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                         |                8 |             35 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                            |               16 |             36 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                       |               12 |             36 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                        |               16 |             37 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                         |               13 |             38 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                            | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/rx_reset_reg_0                                                                              |                8 |             38 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/example_resets/gtx_resetn_reg_0[0]                                                                                                                                                             |               16 |             38 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             41 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             41 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             41 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                          | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |               12 |             43 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             45 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     | canteloupe_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             47 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                        |               17 |             48 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                        |               14 |             48 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                        |               20 |             48 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             49 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/enb                                                                                                     | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ipic_rd_clear                                                     |               16 |             49 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_dsp_add_1_setup[2]_i_1_n_0                                                                                                                                                                                                      | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               10 |             51 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_dsp_add_1_setup[2]_i_1__0_n_0                                                                                                                                                                                                   | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               12 |             51 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/p_1_in                                                                                                  |                                                                                                                                                                                                                                         |               24 |             52 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |               19 |             56 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                              |               16 |             57 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               24 |             62 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                         |               23 |             64 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                         |               13 |             64 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             64 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                         |               11 |             64 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             64 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             64 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             64 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             65 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               17 |             65 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |               26 |             66 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                              |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               33 |             71 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                         |               16 |             72 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                         |               27 |             72 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/mem_access_completed_reg                                                                                                             |                                                                                                                                                                                                                                         |               10 |             75 |
|  canteloupe_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                                     |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               31 |             80 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                         |               11 |             88 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                      |               31 |             90 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                           |               29 |             92 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                         |               15 |             93 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                            | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               38 |             93 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/WE                                                                                                      |                                                                                                                                                                                                                                         |               24 |             93 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                            |               34 |             96 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                         |               12 |             96 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                                                         |               12 |             96 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                         |               29 |             97 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                            |                                                                                                                                                                                                                                         |               22 |            100 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               28 |            103 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               25 |            103 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |            103 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               26 |            103 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               26 |            103 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                       |               36 |            103 |
|  canteloupe_i/clk_wiz_1/inst/clk_out4                                                                                                |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               34 |            107 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/sync_rst1                                                                        |               38 |            123 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                            | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                      |               42 |            124 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                          |                                                                                                                                                                                                                                         |               33 |            128 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |            128 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       |                                                                                                                                                                                                                                         |               49 |            128 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |               26 |            129 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                           |                                                                                                                                                                                                                                         |               37 |            129 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_1/r_dsp_add_input_pixel_a[1][16]_i_1__0_n_0                                                                                                                                                                                         | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               29 |            136 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/dct_0/r_dsp_add_input_pixel_a[1][16]_i_1_n_0                                                                                                                                                                                            | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |               28 |            136 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                      |               38 |            143 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                         |               52 |            144 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               38 |            147 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                               |               47 |            155 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_dsp_input_coeff[0][16]_i_1_n_0                                                                                                                                                                                                                | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |              100 |            158 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_quantized_coeffs[5][0][19]_i_1_n_0                                                                                                                                                                                                            | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |               53 |            160 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_quantized_coeffs[2][0][19]_i_1_n_0                                                                                                                                                                                                            | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |               45 |            160 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_quantized_coeffs[7][0][19]_i_1_n_0                                                                                                                                                                                                            | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |               85 |            160 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_quantized_coeffs[0][0][19]_i_1_n_0                                                                                                                                                                                                            | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |               52 |            160 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_quantized_coeffs[3][0][19]_i_1_n_0                                                                                                                                                                                                            | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |               49 |            160 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_quantized_coeffs[1][0][19]_i_1_n_0                                                                                                                                                                                                            | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |               46 |            160 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_quantized_coeffs[6][0][19]_i_1_n_0                                                                                                                                                                                                            | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |               71 |            160 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/quantizer_0/inst/r_quantized_coeffs[4][0][19]_i_1_n_0                                                                                                                                                                                                            | canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0                                                                                                                                                                 |               46 |            160 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |            176 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               83 |            189 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               | canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |            192 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                  | canteloupe_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               91 |            221 |
|  canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               75 |            319 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |              142 |            572 |
|  canteloupe_i/clk_wiz_1/inst/clk_out3                                                                                                |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              132 |            603 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                | canteloupe_i/two_dimension_dct_0/inst/transpose_0/s3_n0/r_o_enable_reg_0[0]                                                                                                                                                                                                   | canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0                                                                                                                                                                |              275 |           1091 |
|  canteloupe_i/mig_7series_0/u_canteloupe_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK                                               |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              618 |           2028 |
|  canteloupe_i/clk_wiz_1/inst/clk_out1                                                                                                |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |             1112 |           4503 |
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


