LIBRARY IEEE;
use ieee.std_logic_1164.all;

ENTITY con_ff_logic IS
	PORT(
		busmuxin	: IN STD_LOGIC_VECTOR(31 downto 0);
		IRin	: IN STD_LOGIC_VECTOR(1 downto 0);
		CONin : IN STD_LOGIC;
		Q		: OUT STD_LOGIC
	);
END ENTITY;

ARCHITECTURE arv OF con_ff_logic IS
	BEGIN
	process(busmuxin,IRin,CONin)
		begin
			if (CONin = '1') then
				case IRin is
				
					when "00" => 
						if busmuxin = x"00000000" then
							Q <= '1'; 
						else 
							Q <= '0';
						end if;
						
					when "01" => 
						if busmuxin /= x"00000000" then
							Q <= '1'; 
						else 
							Q <= '0';
						end if;
						
					when "10" =>
						if busmuxin(31) = '0' then 
							Q <= '1'; 
						else 
							Q <= '0';
						end if;
						
					when "11" =>
						if busmuxin(31) = '1' then 
							Q <= '1'; 
						else 
							Q <= '0';
						end if;
						
					when others => 
				end case;
			else 
				Q <= '0';
			end if;
	end process;
END;