/* SPDX-License-Identifier: GPL-2.0 */

#ifndef _CCU_SUN55IW3_H_
#define _CCU_SUN55IW3_H_

#define SUNXI_CCU_BASE      0x02001000

enum {
	CLK_PLL_AUDIO1 = 0,
	CLK_PLL_CPU0,
	CLK_PLL_DDR,
	CLK_PLL_PERI0_PARENT,
	CLK_PLL_PERI0_2X,
	CLK_PERI0_DIV3,
	CLK_PLL_PERI0_800M,
	CLK_PLL_PERI0_480M,
	CLK_PLL_PERI0_600M,
	CLK_PLL_PERI0_400M,
	CLK_PLL_PERI0_300M,
	CLK_PLL_PERI0_200M,
	CLK_PLL_PERI0_160M,
	CLK_PLL_PERI0_16M,
	CLK_PLL_PERI0_150M,
	CLK_PLL_PERI0_25M,
	CLK_PLL_PERI1_PARENT,
	CLK_PLL_PERI1_2X,
	CLK_PLL_PERI1_800M,
	CLK_PLL_PERI1_480M,
	CLK_PLL_PERI1_600M,
	CLK_PLL_PERI1_400M,
	CLK_PLL_PERI1_300M,
	CLK_PLL_PERI1_200M,
	CLK_PLL_PERI1_160M,
	CLK_PLL_PERI1_150M,
	CLK_PLL_GPU,
	CLK_PLL_VIDEO0_4X,
	CLK_PLL_VIDEO0_2X,
	CLK_PLL_VIDEO0_1X,
	CLK_PLL_VIDEO1_4X,
	CLK_PLL_VIDEO1_2X,
	CLK_PLL_VIDEO1_1X,
	CLK_PLL_VIDEO2_4X,
	CLK_PLL_VIDEO2_2X,
	CLK_PLL_VIDEO2_1X,
	CLK_PLL_VE,
	CLK_PLL_VIDEO3_2X,
	CLK_PLL_VIDEO3_1X,
	CLK_PLL_AUDIO0_4X,
	CLK_PLL_AUDIO0_2X,
	CLK_PLL_AUDIO0_1X,
	CLK_PLL_AUDIO0_DIV_48M,
	CLK_PLL_NPU_2X,
	CLK_PLL_NPU_1X,
	CLK_CPU0_DIV,
	CLK_CPU,
	CLK_CPU_AXI,
	CLK_CPU_APB,
	CLK_CPU_PERI,
	CLK_DSU,
	CLK_TRACE,
	CLK_CPU1_DIV,
	CLK_DSU_PARENTS,
	CLK_AHB,
	CLK_APB0,
	CLK_APB1,
	CLK_MBUS,
	CLK_NSI,
	CLK_GIC,
	CLK_DE,
	CLK_DE0,
	CLK_DI,
	CLK_BUS_DI,
	CLK_G2D,
	CLK_BUS_G2D,
	CLK_GPU,
	CLK_BUS_GPU,
	CLK_CE,
	CLK_CE_SYS,
	CLK_BUS_CE,
	CLK_VE,
	CLK_BUS_VE,
	CLK_NPU,
	CLK_DMA,
	CLK_MSGBOX1,
	CLK_MSGBOX0,
	CLK_SPINLOCK,
	CLK_TIMER,
	CLK_DBGSYS,
	CLK_PWM1,
	CLK_PWM,
	CLK_IOMMU,
	CLK_TIMER0,
	CLK_TIMER1,
	CLK_TIMER2,
	CLK_TIMER3,
	CLK_TIMER4,
	CLK_TIMER5,
	CLK_DRAM,
	CLK_USB_MBUS_GATE,
	CLK_GPU_MBUS_GATE,
	CLK_DE_MBUS_GATE,
	CLK_NAND_MBUS_GATE,
	CLK_NPU_MBUS_GATE,
	CLK_VID_IN_MBUS_GATE,
	CLK_VID_OUT_MBUS_GATE,
	CLK_CE_MBUS_GATE,
	CLK_VE_MBUS_GATE,
	CLK_DMA_MBUS_GATE,
	CLK_BUS_DRAM,
	CLK_NAND0,
	CLK_NAND0_CLK0,
	CLK_NAND0_CLK1,
	CLK_SMHC0,
	CLK_SMHC1,
	CLK_SMHC2,
	CLK_BUS_SMHC2,
	CLK_BUS_SMHC1,
	CLK_BUS_SMHC0,
	CLK_SYSDAP,
	CLK_UART7,
	CLK_UART6,
	CLK_UART5,
	CLK_UART4,
	CLK_UART3,
	CLK_UART2,
	CLK_BUS_UART1,
	CLK_BUS_UART0,
	CLK_TWI5,
	CLK_TWI4,
	CLK_TWI3,
	CLK_TWI2,
	CLK_TWI1,
	CLK_TWI0,
	CLK_SPI0,
	CLK_SPI1,
	CLK_SPI2,
	CLK_SPIF,
	CLK_BUS_SPIF,
	CLK_BUS_SPI2,
	CLK_BUS_SPI1,
	CLK_BUS_SPI0,
	CLK_GMAC0_25M,
	CLK_GMAC0_25M_CLK_SRC,
	CLK_GMAC1_25M,
	CLK_GMAC1_25M_CLK_SRC,
	CLK_GMAC1,
	CLK_GMAC0,
	CLK_IRRX,
	CLK_BUS_IRRX,
	CLK_IRTX,
	CLK_BUS_IRTX,
	CLK_BUS_GPADC0,
	CLK_BUS_GPADC1,
	CLK_THS,
	CLK_USB,
	CLK_DCXO12M,
	CLK_USB0,
	CLK_USB1,
	CLK_USBOTG0,
	CLK_USBEHCI1,
	CLK_USBEHCI0,
	CLK_USBOHCI1,
	CLK_USBOHCI0,
	CLK_LRADC,
	CLK_PCIE_REF_ALT,
	CLK_PCIE_REF,
	CLK_PCIE,
	CLK_DPSS_TOP0,
	CLK_DPSS_TOP1,
	CLK_HDMI_24M,
	CLK_HDMI_CEC,
	CLK_HDMI,
	CLK_DSI0,
	CLK_DSI1,
	CLK_BUS_DSI1,
	CLK_BUS_DSI0,
	CLK_VO0_TCONLCD0,
	CLK_VO0_TCONLCD1,
	CLK_VO1_TCONLCD0,
	CLK_COMBPHY0,
	CLK_COMBPHY1,
	CLK_BUS_VO1_TCONLCD0,
	CLK_BUS_VO0_TCONLCD1,
	CLK_BUS_VO0_TCONLCD0,
	CLK_TCONTV,
	CLK_TCONTV1,
	CLK_BUS_TCONTV1,
	CLK_BUS_TCONTV,
	CLK_LEDC,
	CLK_EDP,
	CLK_BUS_LEDC,
	CLK_CSI,
	CLK_CSI_MASTER0,
	CLK_CSI_MASTER1,
	CLK_CSI_MASTER2,
	CLK_CSI_MASTER3,
	CLK_BUS_CSI,
	CLK_ISP,
	CLK_DSP,
	CLK_CPUS_HCLK_GATE,
	CLK_SPIF_MBUS_AHB_GATE,
	CLK_GMAC1_MBUS_AHB_GATE,
	CLK_GMAC0_MBUS_AHB_GATE,
	CLK_SMHC2_MBUS_AHB_GATE,
	CLK_SMHC1_MBUS_AHB_GATE,
	CLK_SMHC0_MBUS_AHB_GATE,
	CLK_USB_MBUS_AHB_GATE,
	CLK_GMAC1_AHB_GATE,
	CLK_GMAC0_AHB_GATE,
	CLK_SMHC2_AHB_GATE,
	CLK_SMHC1_AHB_GATE,
	CLK_SMHC0_AHB_GATE,
	CLK_USB_AHB_GATE,
	CLK_VID_OUT_AHB_GATE,
	CLK_VID_IN_AHB_GATE,
	CLK_VE_AHB_GATE,
	CLK_NPU_AHB_GATE,
	CLK_RES_DCAP_24M,
	CLK_USB_24M,
	CLK_FANOUT_25M,
	CLK_FANOUT_16M,
	CLK_FANOUT_12M,
	CLK_FANOUT_24M,
	CLK_CLK27M_FANOUT,
	CLK_CLK_FANOUT,
	CLK_FANOUT2,
	CLK_FANOUT1,
	CLK_FANOUT0,

	CLK_NUMBER,
	};
#endif  /* _CCU_SUN55IW3_H_ */
