/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [22:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [32:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire [20:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[188] ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_1_6z = !(celloutsig_1_2z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_8z = !(celloutsig_1_1z ? celloutsig_1_4z : celloutsig_1_2z);
  assign celloutsig_1_9z = !(celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_6z);
  assign celloutsig_0_10z = !(celloutsig_0_0z ? celloutsig_0_4z : celloutsig_0_3z[0]);
  assign celloutsig_1_0z = ~(in_data[97] | in_data[110]);
  assign celloutsig_1_3z = ~in_data[174];
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_0_21z = ~_00_;
  assign celloutsig_0_7z = ~(_01_ ^ celloutsig_0_1z);
  assign celloutsig_1_17z = { celloutsig_1_15z[16:8], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z } + celloutsig_1_10z[12:1];
  reg [3:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 4'h0;
    else _15_ <= { celloutsig_0_6z[7], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_4z };
  assign { _03_[3:1], _00_ } = _15_;
  reg [2:0] _16_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 3'h0;
    else _16_ <= in_data[22:20];
  assign { _02_[2], _01_, _02_[0] } = _16_;
  assign celloutsig_1_19z = { celloutsig_1_18z[6:0], celloutsig_1_7z, celloutsig_1_8z } / { 1'h1, celloutsig_1_17z[8:4], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[6:3] / { 1'h1, in_data[44:42] };
  assign celloutsig_1_11z = { in_data[108:103], celloutsig_1_6z, celloutsig_1_2z } / { 1'h1, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_29z = in_data[29:15] == { celloutsig_0_8z[27:14], celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[50:39] <= in_data[59:48];
  assign celloutsig_1_1z = { in_data[166:149], celloutsig_1_0z } && in_data[188:170];
  assign celloutsig_1_2z = { in_data[167:156], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } && { in_data[123:110], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_11z[1], celloutsig_0_3z } && { celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_1z = in_data[53:48] || { in_data[73:69], celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_9z[3:0] || celloutsig_0_14z[16:13];
  assign celloutsig_0_11z = { celloutsig_0_9z[3:0], celloutsig_0_4z } * { celloutsig_0_9z[1], _02_[2], _01_, _02_[0], celloutsig_0_4z };
  assign celloutsig_0_14z = { in_data[71:54], celloutsig_0_3z, celloutsig_0_13z } * { in_data[34:32], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_15z = celloutsig_1_1z ? { in_data[191:173], 1'h1, celloutsig_1_12z } : { celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_6z = in_data[84] ? { in_data[90:85], 1'h1, in_data[83:81] } : { celloutsig_0_5z, _02_[2], _01_, _02_[0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, _02_[2], _01_, _02_[0] };
  assign celloutsig_1_12z = { in_data[123:110], celloutsig_1_6z, celloutsig_1_0z } != { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_3z != { in_data[51], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_11z[2], celloutsig_0_10z, celloutsig_0_3z, _02_[2], _01_, _02_[0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z } != { celloutsig_0_8z[27:16], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_14z = ~ { celloutsig_1_11z[7:5], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_18z = ~ celloutsig_1_10z[10:3];
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z } << { _01_, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[172:163] >> { in_data[173:165], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z } <<< { celloutsig_1_10z[7:4], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z[4:3], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z } >>> { in_data[125:123], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_17z = { celloutsig_0_11z[4:3], celloutsig_0_13z } - celloutsig_0_9z[4:2];
  assign celloutsig_0_9z = { celloutsig_0_8z[14], celloutsig_0_8z[15:14], celloutsig_0_8z[16], celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_8z[31:30], celloutsig_0_4z, _02_[2], _01_, _02_[0] };
  assign celloutsig_0_28z = ~((celloutsig_0_18z & celloutsig_0_21z) | _02_[0]);
  assign { celloutsig_0_8z[15], celloutsig_0_8z[10:1], celloutsig_0_8z[14], celloutsig_0_8z[0], celloutsig_0_8z[32:16] } = ~ { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, in_data[52:37], celloutsig_0_0z };
  assign _02_[1] = _01_;
  assign _03_[0] = _00_;
  assign celloutsig_0_8z[13:11] = { celloutsig_0_8z[15:14], celloutsig_0_8z[16] };
  assign { out_data[135:128], out_data[113:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
