{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462571110260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462571110260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 14:45:09 2016 " "Processing started: Fri May 06 14:45:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462571110260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462571110260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462571110260 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462571111597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/330 projects/lab1/part6/myfrequencydivider/myfrequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file /330 projects/lab1/part6/myfrequencydivider/myfrequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFrequencyDivider " "Found entity 1: MyFrequencyDivider" {  } { { "../../Lab1/part6/MyFrequencyDivider/MyFrequencyDivider.v" "" { Text "C:/330 Projects/Lab1/part6/MyFrequencyDivider/MyFrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/330 projects/lab1/part6/mycustomcounter/mycustomcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /330 projects/lab1/part6/mycustomcounter/mycustomcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyCustomCounter " "Found entity 1: MyCustomCounter" {  } { { "../../Lab1/part6/MyCustomCounter/MyCustomCounter.v" "" { Text "C:/330 Projects/Lab1/part6/MyCustomCounter/MyCustomCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_Counter " "Found entity 1: Altera_Counter" {  } { { "Altera_Counter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Altera_Counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcyclecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clockcyclecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCycleCounter " "Found entity 1: ClockCycleCounter" {  } { { "ClockCycleCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/ClockCycleCounter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWMCounter " "Found entity 1: PWMCounter" {  } { { "PWMCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/PWMCounter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycounter.v 0 0 " "Found 0 design units, including 0 entities, in source file mycounter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myanothercount.v 1 1 " "Found 1 design units, including 1 entities, in source file myanothercount.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyAnotherCount " "Found entity 1: MyAnotherCount" {  } { { "MyAnotherCount.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/MyAnotherCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111915 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinalCounter.v(104) " "Verilog HDL syntax warning at FinalCounter.v(104): extra block comment delimiter characters /* within block comment" {  } { { "FinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/FinalCounter.v" 104 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalCounter " "Found entity 1: FinalCounter" {  } { { "FinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/FinalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111946 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(195) " "Verilog HDL syntax warning at FinishedCounter.v(195): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 195 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111961 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(210) " "Verilog HDL syntax warning at FinishedCounter.v(210): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 210 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111961 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(231) " "Verilog HDL syntax warning at FinishedCounter.v(231): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 231 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111961 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(244) " "Verilog HDL syntax warning at FinishedCounter.v(244): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 244 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111961 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(323) " "Verilog HDL syntax warning at FinishedCounter.v(323): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 323 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111961 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCounter.v(328) " "Verilog HDL syntax warning at FinishedCounter.v(328): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 328 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/finishedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/finishedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinishedCounter " "Found entity 1: FinishedCounter" {  } { { "output_files/FinishedCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altercounter.v 1 1 " "Found 1 design units, including 1 entities, in source file altercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlterCounter " "Found entity 1: AlterCounter" {  } { { "AlterCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/AlterCounter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111977 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(189) " "Verilog HDL syntax warning at MyFinalCounter.v(189): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 189 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111993 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(204) " "Verilog HDL syntax warning at MyFinalCounter.v(204): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 204 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111993 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(225) " "Verilog HDL syntax warning at MyFinalCounter.v(225): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 225 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111993 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(238) " "Verilog HDL syntax warning at MyFinalCounter.v(238): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 238 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111993 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(317) " "Verilog HDL syntax warning at MyFinalCounter.v(317): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 317 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111993 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MyFinalCounter.v(322) " "Verilog HDL syntax warning at MyFinalCounter.v(322): extra block comment delimiter characters /* within block comment" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 322 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571111993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/myfinalcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/myfinalcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFinalCounter " "Found entity 1: MyFinalCounter" {  } { { "output_files/MyFinalCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/MyFinalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571111993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571111993 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(226) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(226): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 226 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571112015 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(241) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(241): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 241 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571112015 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(262) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(262): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 262 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571112015 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(275) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(275): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 275 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571112015 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(354) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(354): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 354 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571112015 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FinishedCompleteCounter.v(359) " "Verilog HDL syntax warning at FinishedCompleteCounter.v(359): extra block comment delimiter characters /* within block comment" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 359 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1462571112015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/finishedcompletecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/finishedcompletecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinishedCompleteCounter " "Found entity 1: FinishedCompleteCounter" {  } { { "output_files/FinishedCompleteCounter.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/FinishedCompleteCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571112015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571112015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/signaldetector.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/signaldetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalDetector " "Found entity 1: SignalDetector" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571112030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571112030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Switch " "Found entity 1: UART_Switch" {  } { { "UART_Switch.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/UART_Switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462571112046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462571112046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock_Pulse Part5.v(100) " "Verilog HDL Implicit Net warning at Part5.v(100): created implicit net for \"Clock_Pulse\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571112046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD_Rudder_Output Part5.v(102) " "Verilog HDL Implicit Net warning at Part5.v(102): created implicit net for \"SD_Rudder_Output\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571112046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rx_Rudder_Output Part5.v(103) " "Verilog HDL Implicit Net warning at Part5.v(103): created implicit net for \"Rx_Rudder_Output\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571112046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462571112162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clock_Pulse Part5.v(100) " "Verilog HDL or VHDL warning at Part5.v(100): object \"Clock_Pulse\" assigned a value but never read" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462571112162 "|Part5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD_Rudder_Output Part5.v(102) " "Verilog HDL or VHDL warning at Part5.v(102): object \"SD_Rudder_Output\" assigned a value but never read" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462571112162 "|Part5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rx_Rudder_Output Part5.v(103) " "Verilog HDL or VHDL warning at Part5.v(103): object \"Rx_Rudder_Output\" assigned a value but never read" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462571112162 "|Part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6\] Part5.v(63) " "Output port \"LED\[6\]\" at Part5.v(63) has no driver" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462571112162 "|Part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalDetector SignalDetector:signal_detector_autonomous_control " "Elaborating entity \"SignalDetector\" for hierarchy \"SignalDetector:signal_detector_autonomous_control\"" {  } { { "Part5.v" "signal_detector_autonomous_control" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462571112186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Enabler SignalDetector.v(8) " "Verilog HDL or VHDL warning at SignalDetector.v(8): object \"Enabler\" assigned a value but never read" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462571112190 "|Part5|SignalDetector:signal_detector_autonomous_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode_to_operate SignalDetector.v(15) " "Verilog HDL or VHDL warning at SignalDetector.v(15): object \"mode_to_operate\" assigned a value but never read" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462571112190 "|Part5|SignalDetector:signal_detector_autonomous_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_so_far SignalDetector.v(18) " "Verilog HDL or VHDL warning at SignalDetector.v(18): object \"count_so_far\" assigned a value but never read" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462571112190 "|Part5|SignalDetector:signal_detector_autonomous_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_is_off SignalDetector.v(24) " "Verilog HDL or VHDL warning at SignalDetector.v(24): object \"input_is_off\" assigned a value but never read" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462571112190 "|Part5|SignalDetector:signal_detector_autonomous_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SignalDetector.v(66) " "Verilog HDL assignment warning at SignalDetector.v(66): truncated value with size 32 to match size of target (5)" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462571112194 "|Part5|SignalDetector:signal_detector_autonomous_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SignalDetector.v(76) " "Verilog HDL assignment warning at SignalDetector.v(76): truncated value with size 32 to match size of target (26)" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462571112194 "|Part5|SignalDetector:signal_detector_autonomous_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 SignalDetector.v(108) " "Verilog HDL assignment warning at SignalDetector.v(108): truncated value with size 32 to match size of target (26)" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462571112198 "|Part5|SignalDetector:signal_detector_autonomous_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SignalDetector.v(121) " "Verilog HDL assignment warning at SignalDetector.v(121): truncated value with size 32 to match size of target (4)" {  } { { "output_files/SignalDetector.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/output_files/SignalDetector.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462571112202 "|Part5|SignalDetector:signal_detector_autonomous_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Switch UART_Switch:switch_Xbee_Gps " "Elaborating entity \"UART_Switch\" for hierarchy \"UART_Switch:switch_Xbee_Gps\"" {  } { { "Part5.v" "switch_Xbee_Gps" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462571112306 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462571114698 "|Part5|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RPI_Rx GND " "Pin \"RPI_Rx\" is stuck at GND" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462571114698 "|Part5|RPI_Rx"} { "Warning" "WMLS_MLS_STUCK_PIN" "Xbee_Rx GND " "Pin \"Xbee_Rx\" is stuck at GND" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462571114698 "|Part5|Xbee_Rx"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPS_Rx GND " "Pin \"GPS_Rx\" is stuck at GND" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462571114698 "|Part5|GPS_Rx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462571114698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462571115026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462571116155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571116155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_Elevator " "No output dependent on input pin \"SD_Elevator\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571116529 "|Part5|SD_Elevator"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_Tilt " "No output dependent on input pin \"SD_Tilt\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571116529 "|Part5|SD_Tilt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx_Elevator " "No output dependent on input pin \"Rx_Elevator\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571116529 "|Part5|Rx_Elevator"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SELECT " "No output dependent on input pin \"SELECT\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571116529 "|Part5|SELECT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPI_Tx " "No output dependent on input pin \"RPI_Tx\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571116529 "|Part5|RPI_Tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Xbee_Tx " "No output dependent on input pin \"Xbee_Tx\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571116529 "|Part5|Xbee_Tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPS_Tx " "No output dependent on input pin \"GPS_Tx\"" {  } { { "Part5.v" "" { Text "C:/330 Projects/ProjectA/DE0Nano_Clock _AUX_ON_ONE - Copy/Part5.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462571116529 "|Part5|GPS_Tx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462571116529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "272 " "Implemented 272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462571116549 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462571116549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Implemented 235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462571116549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462571116549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462571116682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 14:45:16 2016 " "Processing ended: Fri May 06 14:45:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462571116682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462571116682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462571116682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462571116682 ""}
