
;; Function _print_bound (_print_bound, funcdef_no=2, decl_uid=3970, cgraph_uid=2)

starting the processing of deferred insns
ending the processing of deferred insns


_print_bound

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={15d,14u} r1={11d,7u} r2={5d,1u} r3={3d,3u} r4={6d,2u} r5={7d,3u} r6={3d,18u} r7={7d,23u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r17={12d,1u} r18={3d} r19={3d} r20={1d,1u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} 
;;    total ref usage 267{194d,73u,0e} in 47{44 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 3 1 62 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 62 3 63 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:20 -1
     (nil))
(insn/f 63 62 64 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:20 -1
     (nil))
(insn/f 64 63 65 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) mTest.c:20 -1
     (nil))
(insn/f 65 64 66 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -56 [0xffffffffffffffc8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:20 -1
     (nil))
(note 66 65 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 66 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f14bd7fb688 *.LC0>)) mTest.c:21 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f14bd7fb720 *.LC1>)) mTest.c:21 87 {*movdi_internal_rex64}
     (nil))
(call_insn 7 6 9 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f14bd752000 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mTest.c:21 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 9 7 10 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])
        (reg:DI 0 ax [73])) mTest.c:21 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [73])
        (nil)))
(insn 10 9 52 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:23 89 {*movsi_internal}
     (nil))
(jump_insn 52 10 53 2 (set (pc)
        (label_ref 37)) mTest.c:23 650 {jump}
     (nil)
 -> 37)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 53 52 40)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 40 53 13 3 3 "" [1 uses])
(note 13 40 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:DI 0 ax [orig:60 D.4298 ] [60])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 c.bound+0 S8 A64])) mTest.c:23 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 3 (set (reg:SI 1 dx [74])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:23 89 {*movsi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 1 dx [orig:61 D.4299 ] [61])
        (sign_extend:DI (reg:SI 1 dx [74]))) mTest.c:23 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [74])
        (nil)))
(insn 17 16 18 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.4299 ] [62])
                (ashift:DI (reg:DI 1 dx [orig:61 D.4299 ] [61])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:23 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.4299 ] [61])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 18 17 19 3 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.4298 ] [63])
                (plus:DI (reg/f:DI 0 ax [orig:60 D.4298 ] [60])
                    (reg:DI 1 dx [orig:62 D.4299 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:23 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.4299 ] [62])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:60 D.4298 ] [60])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 19 18 20 3 (set (reg/f:DI 0 ax [orig:64 D.4300 ] [64])
        (mem/f:DI (reg/f:DI 0 ax [orig:63 D.4298 ] [63]) [0 *_8+0 S8 A64])) mTest.c:23 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.4298 ] [63])
        (nil)))
(insn 20 19 54 3 (parallel [
            (set (reg/f:DI 0 ax [orig:65 D.4300 ] [65])
                (plus:DI (reg/f:DI 0 ax [orig:64 D.4300 ] [64])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:23 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.4300 ] [64])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 54 20 55 3 (set (reg:DI 2 cx)
        (mem:DI (reg/f:DI 0 ax [orig:65 D.4300 ] [65]) [0 *_10+0 S8 A128])) mTest.c:23 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 22 3 (set (reg:SI 3 bx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:65 D.4300 ] [65])
                (const_int 8 [0x8])) [0 *_10+8 S4 A64])) mTest.c:23 89 {*movsi_internal}
     (nil))
(insn 22 55 23 3 (set (reg/f:DI 0 ax [orig:67 D.4298 ] [67])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 c.bound+0 S8 A64])) mTest.c:23 87 {*movdi_internal_rex64}
     (nil))
(insn 23 22 24 3 (set (reg:SI 1 dx [75])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:23 89 {*movsi_internal}
     (nil))
(insn 24 23 25 3 (set (reg:DI 1 dx [orig:68 D.4299 ] [68])
        (sign_extend:DI (reg:SI 1 dx [75]))) mTest.c:23 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [75])
        (nil)))
(insn 25 24 26 3 (parallel [
            (set (reg:DI 1 dx [orig:69 D.4299 ] [69])
                (ashift:DI (reg:DI 1 dx [orig:68 D.4299 ] [68])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:23 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:68 D.4299 ] [68])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 26 25 27 3 (parallel [
            (set (reg/f:DI 0 ax [orig:70 D.4298 ] [70])
                (plus:DI (reg/f:DI 0 ax [orig:67 D.4298 ] [67])
                    (reg:DI 1 dx [orig:69 D.4299 ] [69])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:23 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:69 D.4299 ] [69])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:67 D.4298 ] [67])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 27 26 56 3 (set (reg/f:DI 0 ax [orig:71 D.4300 ] [71])
        (mem/f:DI (reg/f:DI 0 ax [orig:70 D.4298 ] [70]) [0 *_15+0 S8 A64])) mTest.c:23 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:70 D.4298 ] [70])
        (nil)))
(insn 56 27 57 3 (set (reg:SI 1 dx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:71 D.4300 ] [71])
                (const_int 8 [0x8])) [0 *_16+8 S4 A64])) mTest.c:23 89 {*movsi_internal}
     (nil))
(insn 57 56 29 3 (set (reg:DI 0 ax)
        (mem:DI (reg/f:DI 0 ax [orig:71 D.4300 ] [71]) [0 *_16+0 S8 A128])) mTest.c:23 87 {*movdi_internal_rex64}
     (nil))
(insn 29 57 58 3 (set (reg:DI 5 di [76])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:23 87 {*movdi_internal_rex64}
     (nil))
(insn 58 29 59 3 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A128])
        (reg:DI 2 cx)) mTest.c:23 87 {*movdi_internal_rex64}
     (nil))
(insn 59 58 60 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S4 A64])
        (reg:SI 3 bx)) mTest.c:23 89 {*movsi_internal}
     (nil))
(insn 60 59 61 3 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:23 87 {*movdi_internal_rex64}
     (nil))
(insn 61 60 32 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:23 89 {*movsi_internal}
     (nil))
(insn 32 61 34 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f14bd7fb7b8 *.LC2>)) mTest.c:23 87 {*movdi_internal_rex64}
     (nil))
(insn 34 32 35 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:23 91 {*movqi_internal}
     (nil))
(call_insn 35 34 36 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f14bd990900 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 32 [0x20]))) mTest.c:23 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
                    (expr_list:XF (use (mem:XF (plus:DI (reg/f:DI 7 sp)
                                    (const_int 16 [0x10])) [0  S16 A128]))
                        (nil)))))))
(insn 36 35 37 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:23 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 37 36 38 4 2 "" [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 41 4 (set (reg:SI 0 ax [orig:59 D.4297 ] [59])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 c.Nbound+0 S4 A128])) mTest.c:23 89 {*movsi_internal}
     (nil))
(insn 41 39 42 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.4297 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32]))) mTest.c:23 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.4297 ] [59])
        (nil)))
(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) mTest.c:23 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 40)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 5 (set (reg:DI 0 ax [77])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:24 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [77])) mTest.c:24 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [77])
        (nil)))
(call_insn 46 45 51 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f14bd74ad00 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) mTest.c:24 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 51 46 67 5 (const_int 0 [0]) mTest.c:25 676 {nop}
     (nil))
(note 67 51 68 5 NOTE_INSN_EPILOGUE_BEG)
(insn 68 67 69 5 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 56 [0x38])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:26 -1
     (nil))
(insn 69 68 70 5 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:26 -1
     (nil))
(insn/f 70 69 71 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:26 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 71 70 72 5 (simple_return) mTest.c:26 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 72 71 0)

;; Function plot (plot, funcdef_no=3, decl_uid=1938, cgraph_uid=3)

starting the processing of deferred insns
ending the processing of deferred insns


plot

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={18d,16u} r1={13d,8u} r2={8d,4u} r3={3d,3u} r4={9d,4u} r5={10d,6u} r6={3d,21u} r7={7d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={13d,1u} r18={4d} r19={4d} r20={1d,1u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 337{247d,90u,0e} in 56{52 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 4 1 72 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 72 4 73 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:29 -1
     (nil))
(insn/f 73 72 74 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:29 -1
     (nil))
(insn/f 74 73 75 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) mTest.c:29 -1
     (nil))
(insn/f 75 74 76 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -344 [0xfffffffffffffea8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:29 -1
     (nil))
(note 76 75 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 76 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 fr+0 S8 A64])
        (reg:DI 5 di [ fr ])) mTest.c:29 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ fr ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 0 ax [73])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 fr+0 S8 A64])) mTest.c:30 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f14bd7fb688 *.LC0>)) mTest.c:30 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [73])) mTest.c:30 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [73])
        (nil)))
(call_insn 9 8 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f14bd752000 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mTest.c:30 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 11 9 12 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])
        (reg:DI 0 ax [74])) mTest.c:30 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [74])
        (nil)))
(insn 12 11 59 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:32 89 {*movsi_internal}
     (nil))
(jump_insn 59 12 60 2 (set (pc)
        (label_ref 39)) mTest.c:32 650 {jump}
     (nil)
 -> 39)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 60 59 42)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 42 60 15 3 7 "" [1 uses])
(note 15 42 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (set (reg/f:DI 0 ax [orig:60 D.4306 ] [60])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 f.nvp+0 S8 A64])) mTest.c:32 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 3 (set (reg:SI 1 dx [75])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:32 89 {*movsi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:DI 1 dx [orig:61 D.4307 ] [61])
        (sign_extend:DI (reg:SI 1 dx [75]))) mTest.c:32 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [75])
        (nil)))
(insn 19 18 20 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.4307 ] [62])
                (ashift:DI (reg:DI 1 dx [orig:61 D.4307 ] [61])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:32 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.4307 ] [61])
        (nil)))
(insn 20 19 21 3 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.4306 ] [63])
                (plus:DI (reg/f:DI 0 ax [orig:60 D.4306 ] [60])
                    (reg:DI 1 dx [orig:62 D.4307 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:32 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.4307 ] [62])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:60 D.4306 ] [60])
            (nil))))
(insn 21 20 22 3 (set (reg/f:DI 0 ax [orig:64 D.4308 ] [64])
        (mem/f:DI (reg/f:DI 0 ax [orig:63 D.4306 ] [63]) [0 *_9+0 S8 A64])) mTest.c:32 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.4306 ] [63])
        (nil)))
(insn 22 21 64 3 (parallel [
            (set (reg/f:DI 0 ax [orig:65 D.4308 ] [65])
                (plus:DI (reg/f:DI 0 ax [orig:64 D.4308 ] [64])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:32 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.4308 ] [64])
        (nil)))
(insn 64 22 65 3 (set (reg:DI 2 cx)
        (mem:DI (reg/f:DI 0 ax [orig:65 D.4308 ] [65]) [0 *_11+0 S8 A128])) mTest.c:32 87 {*movdi_internal_rex64}
     (nil))
(insn 65 64 24 3 (set (reg:SI 3 bx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:65 D.4308 ] [65])
                (const_int 8 [0x8])) [0 *_11+8 S4 A64])) mTest.c:32 89 {*movsi_internal}
     (nil))
(insn 24 65 25 3 (set (reg/f:DI 0 ax [orig:67 D.4306 ] [67])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 f.nvp+0 S8 A64])) mTest.c:32 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 3 (set (reg:SI 1 dx [76])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:32 89 {*movsi_internal}
     (nil))
(insn 26 25 27 3 (set (reg:DI 1 dx [orig:68 D.4307 ] [68])
        (sign_extend:DI (reg:SI 1 dx [76]))) mTest.c:32 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [76])
        (nil)))
(insn 27 26 28 3 (parallel [
            (set (reg:DI 1 dx [orig:69 D.4307 ] [69])
                (ashift:DI (reg:DI 1 dx [orig:68 D.4307 ] [68])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:32 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:68 D.4307 ] [68])
        (nil)))
(insn 28 27 29 3 (parallel [
            (set (reg/f:DI 0 ax [orig:70 D.4306 ] [70])
                (plus:DI (reg/f:DI 0 ax [orig:67 D.4306 ] [67])
                    (reg:DI 1 dx [orig:69 D.4307 ] [69])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:32 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:69 D.4307 ] [69])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:67 D.4306 ] [67])
            (nil))))
(insn 29 28 66 3 (set (reg/f:DI 0 ax [orig:71 D.4308 ] [71])
        (mem/f:DI (reg/f:DI 0 ax [orig:70 D.4306 ] [70]) [0 *_16+0 S8 A64])) mTest.c:32 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:70 D.4306 ] [70])
        (nil)))
(insn 66 29 67 3 (set (reg:SI 1 dx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:71 D.4308 ] [71])
                (const_int 8 [0x8])) [0 *_17+8 S4 A64])) mTest.c:32 89 {*movsi_internal}
     (nil))
(insn 67 66 31 3 (set (reg:DI 0 ax)
        (mem:DI (reg/f:DI 0 ax [orig:71 D.4308 ] [71]) [0 *_17+0 S8 A128])) mTest.c:32 87 {*movdi_internal_rex64}
     (nil))
(insn 31 67 68 3 (set (reg:DI 5 di [77])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:32 87 {*movdi_internal_rex64}
     (nil))
(insn 68 31 69 3 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A128])
        (reg:DI 2 cx)) mTest.c:32 87 {*movdi_internal_rex64}
     (nil))
(insn 69 68 70 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S4 A64])
        (reg:SI 3 bx)) mTest.c:32 89 {*movsi_internal}
     (nil))
(insn 70 69 71 3 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:32 87 {*movdi_internal_rex64}
     (nil))
(insn 71 70 34 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:32 89 {*movsi_internal}
     (nil))
(insn 34 71 36 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f14bd7fb7b8 *.LC2>)) mTest.c:32 87 {*movdi_internal_rex64}
     (nil))
(insn 36 34 37 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:32 91 {*movqi_internal}
     (nil))
(call_insn 37 36 38 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f14bd990900 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 32 [0x20]))) mTest.c:32 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
                    (expr_list:XF (use (mem:XF (plus:DI (reg/f:DI 7 sp)
                                    (const_int 16 [0x10])) [0  S16 A128]))
                        (nil)))))))
(insn 38 37 39 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:32 273 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 39 38 40 4 6 "" [1 uses])
(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 4 (set (reg:SI 0 ax [orig:59 D.4305 ] [59])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 20 [0x14])) [0 f.n_nvp+0 S4 A32])) mTest.c:32 89 {*movsi_internal}
     (nil))
(insn 43 41 44 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.4305 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32]))) mTest.c:32 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.4305 ] [59])
        (nil)))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) mTest.c:32 612 {*jcc_1}
     (nil)
 -> 42)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 5 (set (reg:DI 0 ax [78])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:33 87 {*movdi_internal_rex64}
     (nil))
(insn 47 46 48 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [78])) mTest.c:33 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [78])
        (nil)))
(call_insn 48 47 49 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f14bd74ad00 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) mTest.c:33 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 49 48 63 5 (set (reg:DI 1 dx [79])
        (reg/f:DI 7 sp)) mTest.c:35 87 {*movdi_internal_rex64}
     (nil))
(insn 63 49 51 5 (set (reg:DI 4 si [80])
        (plus:DI (reg/f:DI 6 bp)
            (const_int 176 [0xb0]))) mTest.c:35 267 {*leadi}
     (nil))
(insn 51 63 61 5 (set (reg:DI 0 ax [81])
        (const_int 38 [0x26])) mTest.c:35 87 {*movdi_internal_rex64}
     (nil))
(insn 61 51 62 5 (set (reg:DI 5 di [79])
        (reg:DI 1 dx [79])) mTest.c:35 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [79])
        (nil)))
(insn 62 61 52 5 (set (reg:DI 2 cx [81])
        (reg:DI 0 ax [81])) mTest.c:35 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [81])
        (nil)))
(insn 52 62 53 5 (parallel [
            (set (reg:DI 2 cx [81])
                (const_int 0 [0]))
            (set (reg:DI 5 di [79])
                (plus:DI (ashift:DI (reg:DI 2 cx [81])
                        (const_int 3 [0x3]))
                    (reg:DI 5 di [79])))
            (set (reg:DI 4 si [80])
                (plus:DI (ashift:DI (reg:DI 2 cx [81])
                        (const_int 3 [0x3]))
                    (reg:DI 4 si [80])))
            (set (mem:BLK (reg:DI 5 di [79]) [0  S304 A128])
                (mem/c:BLK (reg:DI 4 si [80]) [0 c+0 S304 A128]))
            (use (reg:DI 2 cx [81]))
        ]) mTest.c:35 901 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 2 cx [81])
        (expr_list:REG_UNUSED (reg:DI 5 di [79])
            (expr_list:REG_UNUSED (reg:DI 4 si [80])
                (nil)))))
(call_insn 53 52 58 5 (call (mem:QI (symbol_ref:DI ("_print_bound") [flags 0x3]  <function_decl 0x7f14bd7bbf00 _print_bound>) [0 _print_bound S1 A8])
        (const_int 304 [0x130])) mTest.c:35 656 {*call}
     (nil)
    (expr_list:REG_DEAD (use (mem:BLK (reg/f:DI 7 sp) [0  S304 A128]))
        (nil)))
(insn 58 53 77 5 (const_int 0 [0]) mTest.c:38 676 {nop}
     (nil))
(note 77 58 78 5 NOTE_INSN_EPILOGUE_BEG)
(insn 78 77 79 5 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 344 [0x158])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:39 -1
     (nil))
(insn 79 78 80 5 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:39 -1
     (nil))
(insn/f 80 79 81 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:39 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 81 80 82 5 (simple_return) mTest.c:39 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 82 81 0)

;; Function plot_where (plot_where, funcdef_no=4, decl_uid=1964, cgraph_uid=4)

starting the processing of deferred insns
ending the processing of deferred insns


plot_where

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={18d,16u} r1={13d,8u} r2={8d,4u} r3={3d,3u} r4={9d,4u} r5={10d,6u} r6={3d,21u} r7={7d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={13d,1u} r18={4d} r19={4d} r20={1d,1u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 337{247d,90u,0e} in 56{52 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 4 1 72 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 72 4 73 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:40 -1
     (nil))
(insn/f 73 72 74 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:40 -1
     (nil))
(insn/f 74 73 75 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) mTest.c:40 -1
     (nil))
(insn/f 75 74 76 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -344 [0xfffffffffffffea8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:40 -1
     (nil))
(note 76 75 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 76 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 file_w+0 S8 A64])
        (reg:DI 5 di [ file_w ])) mTest.c:40 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ file_w ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 0 ax [73])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 file_w+0 S8 A64])) mTest.c:41 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f14bd7fb688 *.LC0>)) mTest.c:41 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [73])) mTest.c:41 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [73])
        (nil)))
(call_insn 9 8 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f14bd752000 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mTest.c:41 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 11 9 12 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])
        (reg:DI 0 ax [74])) mTest.c:41 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [74])
        (nil)))
(insn 12 11 59 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:43 89 {*movsi_internal}
     (nil))
(jump_insn 59 12 60 2 (set (pc)
        (label_ref 39)) mTest.c:43 650 {jump}
     (nil)
 -> 39)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 60 59 42)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 42 60 15 3 11 "" [1 uses])
(note 15 42 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (set (reg/f:DI 0 ax [orig:60 D.4312 ] [60])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 f.nvp+0 S8 A64])) mTest.c:43 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 18 3 (set (reg:SI 1 dx [75])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:43 89 {*movsi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:DI 1 dx [orig:61 D.4313 ] [61])
        (sign_extend:DI (reg:SI 1 dx [75]))) mTest.c:43 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [75])
        (nil)))
(insn 19 18 20 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.4313 ] [62])
                (ashift:DI (reg:DI 1 dx [orig:61 D.4313 ] [61])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:43 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.4313 ] [61])
        (nil)))
(insn 20 19 21 3 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.4312 ] [63])
                (plus:DI (reg/f:DI 0 ax [orig:60 D.4312 ] [60])
                    (reg:DI 1 dx [orig:62 D.4313 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:43 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.4313 ] [62])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:60 D.4312 ] [60])
            (nil))))
(insn 21 20 22 3 (set (reg/f:DI 0 ax [orig:64 D.4314 ] [64])
        (mem/f:DI (reg/f:DI 0 ax [orig:63 D.4312 ] [63]) [0 *_9+0 S8 A64])) mTest.c:43 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.4312 ] [63])
        (nil)))
(insn 22 21 64 3 (parallel [
            (set (reg/f:DI 0 ax [orig:65 D.4314 ] [65])
                (plus:DI (reg/f:DI 0 ax [orig:64 D.4314 ] [64])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:43 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.4314 ] [64])
        (nil)))
(insn 64 22 65 3 (set (reg:DI 2 cx)
        (mem:DI (reg/f:DI 0 ax [orig:65 D.4314 ] [65]) [0 *_11+0 S8 A128])) mTest.c:43 87 {*movdi_internal_rex64}
     (nil))
(insn 65 64 24 3 (set (reg:SI 3 bx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:65 D.4314 ] [65])
                (const_int 8 [0x8])) [0 *_11+8 S4 A64])) mTest.c:43 89 {*movsi_internal}
     (nil))
(insn 24 65 25 3 (set (reg/f:DI 0 ax [orig:67 D.4312 ] [67])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 f.nvp+0 S8 A64])) mTest.c:43 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 3 (set (reg:SI 1 dx [76])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:43 89 {*movsi_internal}
     (nil))
(insn 26 25 27 3 (set (reg:DI 1 dx [orig:68 D.4313 ] [68])
        (sign_extend:DI (reg:SI 1 dx [76]))) mTest.c:43 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [76])
        (nil)))
(insn 27 26 28 3 (parallel [
            (set (reg:DI 1 dx [orig:69 D.4313 ] [69])
                (ashift:DI (reg:DI 1 dx [orig:68 D.4313 ] [68])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:43 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:68 D.4313 ] [68])
        (nil)))
(insn 28 27 29 3 (parallel [
            (set (reg/f:DI 0 ax [orig:70 D.4312 ] [70])
                (plus:DI (reg/f:DI 0 ax [orig:67 D.4312 ] [67])
                    (reg:DI 1 dx [orig:69 D.4313 ] [69])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:43 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:69 D.4313 ] [69])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:67 D.4312 ] [67])
            (nil))))
(insn 29 28 66 3 (set (reg/f:DI 0 ax [orig:71 D.4314 ] [71])
        (mem/f:DI (reg/f:DI 0 ax [orig:70 D.4312 ] [70]) [0 *_16+0 S8 A64])) mTest.c:43 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:70 D.4312 ] [70])
        (nil)))
(insn 66 29 67 3 (set (reg:SI 1 dx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:71 D.4314 ] [71])
                (const_int 8 [0x8])) [0 *_17+8 S4 A64])) mTest.c:43 89 {*movsi_internal}
     (nil))
(insn 67 66 31 3 (set (reg:DI 0 ax)
        (mem:DI (reg/f:DI 0 ax [orig:71 D.4314 ] [71]) [0 *_17+0 S8 A128])) mTest.c:43 87 {*movdi_internal_rex64}
     (nil))
(insn 31 67 68 3 (set (reg:DI 5 di [77])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:43 87 {*movdi_internal_rex64}
     (nil))
(insn 68 31 69 3 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A128])
        (reg:DI 2 cx)) mTest.c:43 87 {*movdi_internal_rex64}
     (nil))
(insn 69 68 70 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S4 A64])
        (reg:SI 3 bx)) mTest.c:43 89 {*movsi_internal}
     (nil))
(insn 70 69 71 3 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:43 87 {*movdi_internal_rex64}
     (nil))
(insn 71 70 34 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:43 89 {*movsi_internal}
     (nil))
(insn 34 71 36 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f14bd7fb7b8 *.LC2>)) mTest.c:43 87 {*movdi_internal_rex64}
     (nil))
(insn 36 34 37 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:43 91 {*movqi_internal}
     (nil))
(call_insn 37 36 38 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f14bd990900 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 32 [0x20]))) mTest.c:43 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
                    (expr_list:XF (use (mem:XF (plus:DI (reg/f:DI 7 sp)
                                    (const_int 16 [0x10])) [0  S16 A128]))
                        (nil)))))))
(insn 38 37 39 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:43 273 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 39 38 40 4 10 "" [1 uses])
(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 43 4 (set (reg:SI 0 ax [orig:59 D.4311 ] [59])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 20 [0x14])) [0 f.n_nvp+0 S4 A32])) mTest.c:43 89 {*movsi_internal}
     (nil))
(insn 43 41 44 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.4311 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32]))) mTest.c:43 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.4311 ] [59])
        (nil)))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) mTest.c:43 612 {*jcc_1}
     (nil)
 -> 42)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 5 (set (reg:DI 0 ax [78])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:44 87 {*movdi_internal_rex64}
     (nil))
(insn 47 46 48 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [78])) mTest.c:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [78])
        (nil)))
(call_insn 48 47 49 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f14bd74ad00 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) mTest.c:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 49 48 63 5 (set (reg:DI 1 dx [79])
        (reg/f:DI 7 sp)) mTest.c:46 87 {*movdi_internal_rex64}
     (nil))
(insn 63 49 51 5 (set (reg:DI 4 si [80])
        (plus:DI (reg/f:DI 6 bp)
            (const_int 176 [0xb0]))) mTest.c:46 267 {*leadi}
     (nil))
(insn 51 63 61 5 (set (reg:DI 0 ax [81])
        (const_int 38 [0x26])) mTest.c:46 87 {*movdi_internal_rex64}
     (nil))
(insn 61 51 62 5 (set (reg:DI 5 di [79])
        (reg:DI 1 dx [79])) mTest.c:46 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [79])
        (nil)))
(insn 62 61 52 5 (set (reg:DI 2 cx [81])
        (reg:DI 0 ax [81])) mTest.c:46 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [81])
        (nil)))
(insn 52 62 53 5 (parallel [
            (set (reg:DI 2 cx [81])
                (const_int 0 [0]))
            (set (reg:DI 5 di [79])
                (plus:DI (ashift:DI (reg:DI 2 cx [81])
                        (const_int 3 [0x3]))
                    (reg:DI 5 di [79])))
            (set (reg:DI 4 si [80])
                (plus:DI (ashift:DI (reg:DI 2 cx [81])
                        (const_int 3 [0x3]))
                    (reg:DI 4 si [80])))
            (set (mem:BLK (reg:DI 5 di [79]) [0  S304 A128])
                (mem/c:BLK (reg:DI 4 si [80]) [0 c+0 S304 A128]))
            (use (reg:DI 2 cx [81]))
        ]) mTest.c:46 901 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 2 cx [81])
        (expr_list:REG_UNUSED (reg:DI 5 di [79])
            (expr_list:REG_UNUSED (reg:DI 4 si [80])
                (nil)))))
(call_insn 53 52 58 5 (call (mem:QI (symbol_ref:DI ("_print_bound") [flags 0x3]  <function_decl 0x7f14bd7bbf00 _print_bound>) [0 _print_bound S1 A8])
        (const_int 304 [0x130])) mTest.c:46 656 {*call}
     (nil)
    (expr_list:REG_DEAD (use (mem:BLK (reg/f:DI 7 sp) [0  S304 A128]))
        (nil)))
(insn 58 53 77 5 (const_int 0 [0]) mTest.c:49 676 {nop}
     (nil))
(note 77 58 78 5 NOTE_INSN_EPILOGUE_BEG)
(insn 78 77 79 5 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 344 [0x158])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:50 -1
     (nil))
(insn 79 78 80 5 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:50 -1
     (nil))
(insn/f 80 79 81 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:50 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 81 80 82 5 (simple_return) mTest.c:50 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 82 81 0)

;; Function print_tmp_point (print_tmp_point, funcdef_no=5, decl_uid=1940, cgraph_uid=5)

starting the processing of deferred insns
ending the processing of deferred insns


print_tmp_point

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={17d,15u} r1={13d,8u} r2={8d,4u} r3={3d,3u} r4={9d,4u} r5={10d,5u} r6={3d,19u} r7={7d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={13d,1u} r18={4d} r19={4d} r20={1d,1u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 332{246d,86u,0e} in 54{50 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 3 1 69 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 69 3 70 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:51 -1
     (nil))
(insn/f 70 69 71 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:51 -1
     (nil))
(insn/f 71 70 72 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) mTest.c:51 -1
     (nil))
(insn/f 72 71 73 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -328 [0xfffffffffffffeb8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:51 -1
     (nil))
(note 73 72 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 73 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f14bd7fb688 *.LC0>)) mTest.c:53 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f14bd8182f8 *.LC3>)) mTest.c:53 87 {*movdi_internal_rex64}
     (nil))
(call_insn 7 6 9 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f14bd752000 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mTest.c:53 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 9 7 10 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])
        (reg:DI 0 ax [73])) mTest.c:53 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [73])
        (nil)))
(insn 10 9 57 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:55 89 {*movsi_internal}
     (nil))
(jump_insn 57 10 58 2 (set (pc)
        (label_ref 37)) mTest.c:55 650 {jump}
     (nil)
 -> 37)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 58 57 40)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 40 58 13 3 15 "" [1 uses])
(note 13 40 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:DI 0 ax [orig:60 D.4317 ] [60])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 c.tmp_nvp+0 S8 A64])) mTest.c:55 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 3 (set (reg:SI 1 dx [74])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:55 89 {*movsi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 1 dx [orig:61 D.4318 ] [61])
        (sign_extend:DI (reg:SI 1 dx [74]))) mTest.c:55 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [74])
        (nil)))
(insn 17 16 18 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.4318 ] [62])
                (ashift:DI (reg:DI 1 dx [orig:61 D.4318 ] [61])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:55 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.4318 ] [61])
        (nil)))
(insn 18 17 19 3 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.4317 ] [63])
                (plus:DI (reg/f:DI 0 ax [orig:60 D.4317 ] [60])
                    (reg:DI 1 dx [orig:62 D.4318 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:55 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.4318 ] [62])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:60 D.4317 ] [60])
            (nil))))
(insn 19 18 20 3 (set (reg/f:DI 0 ax [orig:64 D.4319 ] [64])
        (mem/f:DI (reg/f:DI 0 ax [orig:63 D.4317 ] [63]) [0 *_8+0 S8 A64])) mTest.c:55 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.4317 ] [63])
        (nil)))
(insn 20 19 61 3 (parallel [
            (set (reg/f:DI 0 ax [orig:65 D.4319 ] [65])
                (plus:DI (reg/f:DI 0 ax [orig:64 D.4319 ] [64])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:55 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.4319 ] [64])
        (nil)))
(insn 61 20 62 3 (set (reg:DI 2 cx)
        (mem:DI (reg/f:DI 0 ax [orig:65 D.4319 ] [65]) [0 *_10+0 S8 A128])) mTest.c:55 87 {*movdi_internal_rex64}
     (nil))
(insn 62 61 22 3 (set (reg:SI 3 bx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:65 D.4319 ] [65])
                (const_int 8 [0x8])) [0 *_10+8 S4 A64])) mTest.c:55 89 {*movsi_internal}
     (nil))
(insn 22 62 23 3 (set (reg/f:DI 0 ax [orig:67 D.4317 ] [67])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [0 c.tmp_nvp+0 S8 A64])) mTest.c:55 87 {*movdi_internal_rex64}
     (nil))
(insn 23 22 24 3 (set (reg:SI 1 dx [75])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:55 89 {*movsi_internal}
     (nil))
(insn 24 23 25 3 (set (reg:DI 1 dx [orig:68 D.4318 ] [68])
        (sign_extend:DI (reg:SI 1 dx [75]))) mTest.c:55 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [75])
        (nil)))
(insn 25 24 26 3 (parallel [
            (set (reg:DI 1 dx [orig:69 D.4318 ] [69])
                (ashift:DI (reg:DI 1 dx [orig:68 D.4318 ] [68])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:55 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:68 D.4318 ] [68])
        (nil)))
(insn 26 25 27 3 (parallel [
            (set (reg/f:DI 0 ax [orig:70 D.4317 ] [70])
                (plus:DI (reg/f:DI 0 ax [orig:67 D.4317 ] [67])
                    (reg:DI 1 dx [orig:69 D.4318 ] [69])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:55 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:69 D.4318 ] [69])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:67 D.4317 ] [67])
            (nil))))
(insn 27 26 63 3 (set (reg/f:DI 0 ax [orig:71 D.4319 ] [71])
        (mem/f:DI (reg/f:DI 0 ax [orig:70 D.4317 ] [70]) [0 *_15+0 S8 A64])) mTest.c:55 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:70 D.4317 ] [70])
        (nil)))
(insn 63 27 64 3 (set (reg:SI 1 dx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:71 D.4319 ] [71])
                (const_int 8 [0x8])) [0 *_16+8 S4 A64])) mTest.c:55 89 {*movsi_internal}
     (nil))
(insn 64 63 29 3 (set (reg:DI 0 ax)
        (mem:DI (reg/f:DI 0 ax [orig:71 D.4319 ] [71]) [0 *_16+0 S8 A128])) mTest.c:55 87 {*movdi_internal_rex64}
     (nil))
(insn 29 64 65 3 (set (reg:DI 5 di [76])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:55 87 {*movdi_internal_rex64}
     (nil))
(insn 65 29 66 3 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A128])
        (reg:DI 2 cx)) mTest.c:55 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 67 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S4 A64])
        (reg:SI 3 bx)) mTest.c:55 89 {*movsi_internal}
     (nil))
(insn 67 66 68 3 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:55 87 {*movdi_internal_rex64}
     (nil))
(insn 68 67 32 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:55 89 {*movsi_internal}
     (nil))
(insn 32 68 34 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f14bd7fb7b8 *.LC2>)) mTest.c:55 87 {*movdi_internal_rex64}
     (nil))
(insn 34 32 35 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:55 91 {*movqi_internal}
     (nil))
(call_insn 35 34 36 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f14bd990900 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 32 [0x20]))) mTest.c:55 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
                    (expr_list:XF (use (mem:XF (plus:DI (reg/f:DI 7 sp)
                                    (const_int 16 [0x10])) [0  S16 A128]))
                        (nil)))))))
(insn 36 35 37 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:55 273 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 37 36 38 4 14 "" [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 41 4 (set (reg:SI 0 ax [orig:59 D.4316 ] [59])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 64 [0x40])) [0 c.n_tmp_nvp+0 S4 A128])) mTest.c:55 89 {*movsi_internal}
     (nil))
(insn 41 39 42 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.4316 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32]))) mTest.c:55 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.4316 ] [59])
        (nil)))
(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) mTest.c:55 612 {*jcc_1}
     (nil)
 -> 40)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 5 (set (reg:DI 0 ax [77])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:56 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [77])) mTest.c:56 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [77])
        (nil)))
(call_insn 46 45 47 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f14bd74ad00 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) mTest.c:56 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 47 46 48 5 (set (reg:DI 1 dx [78])
        (reg/f:DI 7 sp)) mTest.c:58 87 {*movdi_internal_rex64}
     (nil))
(insn 48 47 49 5 (set (reg:DI 4 si [79])
        (plus:DI (reg/f:DI 6 bp)
            (const_int 16 [0x10]))) mTest.c:58 267 {*leadi}
     (nil))
(insn 49 48 59 5 (set (reg:DI 0 ax [80])
        (const_int 38 [0x26])) mTest.c:58 87 {*movdi_internal_rex64}
     (nil))
(insn 59 49 60 5 (set (reg:DI 5 di [78])
        (reg:DI 1 dx [78])) mTest.c:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [78])
        (nil)))
(insn 60 59 50 5 (set (reg:DI 2 cx [80])
        (reg:DI 0 ax [80])) mTest.c:58 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [80])
        (nil)))
(insn 50 60 51 5 (parallel [
            (set (reg:DI 2 cx [80])
                (const_int 0 [0]))
            (set (reg:DI 5 di [78])
                (plus:DI (ashift:DI (reg:DI 2 cx [80])
                        (const_int 3 [0x3]))
                    (reg:DI 5 di [78])))
            (set (reg:DI 4 si [79])
                (plus:DI (ashift:DI (reg:DI 2 cx [80])
                        (const_int 3 [0x3]))
                    (reg:DI 4 si [79])))
            (set (mem:BLK (reg:DI 5 di [78]) [0  S304 A128])
                (mem/c:BLK (reg:DI 4 si [79]) [0 c+0 S304 A128]))
            (use (reg:DI 2 cx [80]))
        ]) mTest.c:58 901 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 2 cx [80])
        (expr_list:REG_UNUSED (reg:DI 5 di [78])
            (expr_list:REG_UNUSED (reg:DI 4 si [79])
                (nil)))))
(call_insn 51 50 56 5 (call (mem:QI (symbol_ref:DI ("_print_bound") [flags 0x3]  <function_decl 0x7f14bd7bbf00 _print_bound>) [0 _print_bound S1 A8])
        (const_int 304 [0x130])) mTest.c:58 656 {*call}
     (nil)
    (expr_list:REG_DEAD (use (mem:BLK (reg/f:DI 7 sp) [0  S304 A128]))
        (nil)))
(insn 56 51 74 5 (const_int 0 [0]) mTest.c:59 676 {nop}
     (nil))
(note 74 56 75 5 NOTE_INSN_EPILOGUE_BEG)
(insn 75 74 76 5 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 328 [0x148])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:61 -1
     (nil))
(insn 76 75 77 5 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:61 -1
     (nil))
(insn/f 77 76 78 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:61 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 78 77 79 5 (simple_return) mTest.c:61 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 79 78 0)

;; Function plot_ID (plot_ID, funcdef_no=6, decl_uid=1945, cgraph_uid=6)

starting the processing of deferred insns
ending the processing of deferred insns


plot_ID

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={19d,17u} r1={8d,9u,3e} r2={6d,6u} r4={6d,5u} r5={7d,6u} r6={3d,24u} r7={4d,17u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={12d,2u} r18={1d} r19={1d} r20={1d,1u,1e} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 207{115d,88u,4e} in 51{50 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	
(note 6 1 74 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 74 6 75 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:63 -1
     (nil))
(insn/f 75 74 76 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:63 -1
     (nil))
(insn/f 76 75 77 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:63 -1
     (nil))
(note 77 76 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 77 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 flight+0 S8 A64])
        (reg:DI 5 di [ flight ])) mTest.c:63 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ flight ])
        (nil)))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 Nflight+0 S4 A32])
        (reg:SI 4 si [ Nflight ])) mTest.c:63 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ Nflight ])
        (nil)))
(insn 4 3 5 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 ID+0 S4 A32])
        (reg:SI 1 dx [ ID ])) mTest.c:63 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ ID ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 64 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:65 89 {*movsi_internal}
     (nil))
(jump_insn 64 8 65 2 (set (pc)
        (label_ref 31)) mTest.c:65 650 {jump}
     (nil)
 -> 31)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 65 64 33)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 33 65 11 3 21 "" [1 uses])
(note 11 33 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 3 (set (reg:SI 0 ax [66])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) mTest.c:65 89 {*movsi_internal}
     (nil))
(insn 13 12 14 3 (set (reg:DI 1 dx [orig:59 D.4322 ] [59])
        (sign_extend:DI (reg:SI 0 ax [66]))) mTest.c:65 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [66])
        (nil)))
(insn 14 13 15 3 (set (reg:DI 0 ax [67])
        (reg:DI 1 dx [orig:59 D.4322 ] [59])) mTest.c:65 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 3 (parallel [
            (set (reg:DI 0 ax [67])
                (ashift:DI (reg:DI 0 ax [67])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:65 513 {*ashldi3_1}
     (nil))
(insn 16 15 17 3 (parallel [
            (set (reg:DI 0 ax [67])
                (plus:DI (reg:DI 0 ax [67])
                    (reg:DI 1 dx [orig:59 D.4322 ] [59])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:65 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:59 D.4322 ] [59])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:59 D.4322 ] [59])
                (const_int 5 [0x5]))
            (nil))))
(insn 17 16 19 3 (parallel [
            (set (reg:DI 0 ax [68])
                (ashift:DI (reg:DI 0 ax [67])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:65 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [67])
        (nil)))
(insn 19 17 20 3 (set (reg:DI 1 dx [orig:60 D.4322 ] [60])
        (reg:DI 0 ax [67])) mTest.c:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [67])
        (nil)))
(insn 20 19 21 3 (set (reg/f:DI 0 ax [69])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 flight+0 S8 A64])) mTest.c:65 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 3 (parallel [
            (set (reg/f:DI 0 ax [orig:61 D.4323 ] [61])
                (plus:DI (reg/f:DI 0 ax [69])
                    (reg:DI 1 dx [orig:60 D.4322 ] [60])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:65 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [69])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 D.4322 ] [60])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 flight+0 S8 A64])
                    (reg:DI 1 dx [orig:60 D.4322 ] [60]))
                (nil)))))
(insn 22 21 23 3 (set (reg:SI 0 ax [orig:62 D.4324 ] [62])
        (mem/j:SI (reg/f:DI 0 ax [orig:61 D.4323 ] [61]) [0 _7->ID+0 S4 A128])) mTest.c:65 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:61 D.4323 ] [61])
        (nil)))
(insn 23 22 24 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:62 D.4324 ] [62])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])) [0 ID+0 S4 A32]))) mTest.c:65 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:62 D.4324 ] [62])
        (nil)))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) mTest.c:65 612 {*jcc_1}
     (nil)
 -> 28)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 25 24 66 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 66 25 67 4 (set (pc)
        (label_ref 37)) mTest.c:65 650 {jump}
     (nil)
 -> 37)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 67 66 28)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 28 67 29 5 19 "" [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:65 273 {*addsi_1}
     (nil))
;;  succ:       6 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 31 30 32 6 18 "" [1 uses])
(note 32 31 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 32 35 6 (set (reg:SI 0 ax [70])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) mTest.c:65 89 {*movsi_internal}
     (nil))
(insn 35 34 36 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [70])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 Nflight+0 S4 A32]))) mTest.c:65 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [70])
        (nil)))
(jump_insn 36 35 37 6 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) mTest.c:65 612 {*jcc_1}
     (nil)
 -> 33)
;;  succ:       3
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;;              4 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 37 36 38 7 20 "" [1 uses])
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 7 (set (reg:SI 0 ax [71])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) mTest.c:66 89 {*movsi_internal}
     (nil))
(insn 40 39 41 7 (set (reg:DI 1 dx [orig:63 D.4322 ] [63])
        (sign_extend:DI (reg:SI 0 ax [71]))) mTest.c:66 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [71])
        (nil)))
(insn 41 40 42 7 (set (reg:DI 0 ax [72])
        (reg:DI 1 dx [orig:63 D.4322 ] [63])) mTest.c:66 87 {*movdi_internal_rex64}
     (nil))
(insn 42 41 43 7 (parallel [
            (set (reg:DI 0 ax [72])
                (ashift:DI (reg:DI 0 ax [72])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:66 513 {*ashldi3_1}
     (nil))
(insn 43 42 44 7 (parallel [
            (set (reg:DI 0 ax [72])
                (plus:DI (reg:DI 0 ax [72])
                    (reg:DI 1 dx [orig:63 D.4322 ] [63])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:66 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:63 D.4322 ] [63])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:63 D.4322 ] [63])
                (const_int 5 [0x5]))
            (nil))))
(insn 44 43 46 7 (parallel [
            (set (reg:DI 0 ax [73])
                (ashift:DI (reg:DI 0 ax [72])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:66 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [72])
        (nil)))
(insn 46 44 47 7 (set (reg:DI 1 dx [orig:64 D.4322 ] [64])
        (reg:DI 0 ax [72])) mTest.c:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [72])
        (nil)))
(insn 47 46 72 7 (set (reg/f:DI 0 ax [74])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 flight+0 S8 A64])) mTest.c:66 87 {*movdi_internal_rex64}
     (nil))
(insn 72 47 73 7 (set (reg/f:DI 37 r8 [orig:65 D.4323 ] [65])
        (plus:DI (reg:DI 1 dx [orig:64 D.4322 ] [64])
            (reg/f:DI 0 ax [74]))) mTest.c:66 267 {*leadi}
     (nil))
(insn 73 72 50 7 (set (reg:DI 1 dx [75])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))) mTest.c:66 267 {*leadi}
     (nil))
(insn 50 73 51 7 (set (reg:DI 4 si [76])
        (plus:DI (reg/f:DI 6 bp)
            (const_int 16 [0x10]))) mTest.c:66 267 {*leadi}
     (nil))
(insn 51 50 68 7 (set (reg:DI 0 ax [77])
        (const_int 38 [0x26])) mTest.c:66 87 {*movdi_internal_rex64}
     (nil))
(insn 68 51 69 7 (set (reg:DI 5 di [75])
        (reg:DI 1 dx [75])) mTest.c:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [75])
        (nil)))
(insn 69 68 52 7 (set (reg:DI 2 cx [77])
        (reg:DI 0 ax [77])) mTest.c:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [77])
        (nil)))
(insn 52 69 53 7 (parallel [
            (set (reg:DI 2 cx [77])
                (const_int 0 [0]))
            (set (reg:DI 5 di [75])
                (plus:DI (ashift:DI (reg:DI 2 cx [77])
                        (const_int 3 [0x3]))
                    (reg:DI 5 di [75])))
            (set (reg:DI 4 si [76])
                (plus:DI (ashift:DI (reg:DI 2 cx [77])
                        (const_int 3 [0x3]))
                    (reg:DI 4 si [76])))
            (set (mem:BLK (reg:DI 5 di [75]) [0  S304 A128])
                (mem/c:BLK (reg:DI 4 si [76]) [0 config+0 S304 A128]))
            (use (reg:DI 2 cx [77]))
        ]) mTest.c:66 901 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 2 cx [77])
        (expr_list:REG_UNUSED (reg:DI 5 di [75])
            (expr_list:REG_UNUSED (reg:DI 4 si [76])
                (nil)))))
(insn 53 52 54 7 (set (reg:DI 1 dx [78])
        (reg/f:DI 7 sp)) mTest.c:66 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 7 (set (reg:DI 4 si [79])
        (reg/f:DI 37 r8 [orig:65 D.4323 ] [65])) mTest.c:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 37 r8 [orig:65 D.4323 ] [65])
        (nil)))
(insn 55 54 70 7 (set (reg:DI 0 ax [80])
        (const_int 20 [0x14])) mTest.c:66 87 {*movdi_internal_rex64}
     (nil))
(insn 70 55 71 7 (set (reg:DI 5 di [78])
        (reg:DI 1 dx [78])) mTest.c:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [78])
        (nil)))
(insn 71 70 56 7 (set (reg:DI 2 cx [80])
        (reg:DI 0 ax [80])) mTest.c:66 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [80])
        (nil)))
(insn 56 71 57 7 (parallel [
            (set (reg:DI 2 cx [80])
                (const_int 0 [0]))
            (set (reg:DI 5 di [78])
                (plus:DI (ashift:DI (reg:DI 2 cx [80])
                        (const_int 3 [0x3]))
                    (reg:DI 5 di [78])))
            (set (reg:DI 4 si [79])
                (plus:DI (ashift:DI (reg:DI 2 cx [80])
                        (const_int 3 [0x3]))
                    (reg:DI 4 si [79])))
            (set (mem:BLK (reg:DI 5 di [78]) [0  S160 A128])
                (mem:BLK (reg:DI 4 si [79]) [0 *_13+0 S160 A128]))
            (use (reg:DI 2 cx [80]))
        ]) mTest.c:66 901 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 2 cx [80])
        (expr_list:REG_UNUSED (reg:DI 5 di [78])
            (expr_list:REG_UNUSED (reg:DI 4 si [79])
                (nil)))))
(insn 57 56 58 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7f14bd818ab0 *.LC4>)) mTest.c:66 87 {*movdi_internal_rex64}
     (nil))
(call_insn 58 57 63 7 (call (mem:QI (symbol_ref:DI ("plot") [flags 0x3]  <function_decl 0x7f14bda46d00 plot>) [0 plot S1 A8])
        (const_int 464 [0x1d0])) mTest.c:66 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_DEAD (use (mem:BLK (reg/f:DI 7 sp) [0  S160 A128]))
            (expr_list:REG_DEAD (use (mem:BLK (plus:DI (reg/f:DI 7 sp)
                            (const_int 160 [0xa0])) [0  S304 A128]))
                (nil)))))
(insn 63 58 78 7 (const_int 0 [0]) mTest.c:67 676 {nop}
     (nil))
(note 78 63 79 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 79 78 80 7 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:68 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 80 79 81 7 (simple_return) mTest.c:68 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 81 80 0)

;; Function plot_pos (plot_pos, funcdef_no=7, decl_uid=1948, cgraph_uid=7)

starting the processing of deferred insns
ending the processing of deferred insns


plot_pos

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={18d,16u} r1={14d,9u} r2={10d,7u} r3={3d,3u} r4={11d,6u} r5={13d,8u} r6={3d,20u} r7={7d,28u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={13d,1u} r18={4d} r19={4d} r20={1d,1u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 354{255d,99u,0e} in 60{56 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 3 1 75 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 75 3 76 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:70 -1
     (nil))
(insn/f 76 75 77 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:70 -1
     (nil))
(insn/f 77 76 78 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) mTest.c:70 -1
     (nil))
(insn/f 78 77 79 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -488 [0xfffffffffffffe18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:70 -1
     (nil))
(note 79 78 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 79 73 2 NOTE_INSN_FUNCTION_BEG)
(insn 73 2 74 2 (set (reg:DI 1 dx [73])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 160 [0xa0]))) mTest.c:71 267 {*leadi}
     (nil))
(insn 74 73 7 2 (set (reg:DI 4 si [74])
        (plus:DI (reg/f:DI 6 bp)
            (const_int 176 [0xb0]))) mTest.c:71 267 {*leadi}
     (nil))
(insn 7 74 61 2 (set (reg:DI 0 ax [75])
        (const_int 38 [0x26])) mTest.c:71 87 {*movdi_internal_rex64}
     (nil))
(insn 61 7 62 2 (set (reg:DI 5 di [73])
        (reg:DI 1 dx [73])) mTest.c:71 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [73])
        (nil)))
(insn 62 61 8 2 (set (reg:DI 2 cx [75])
        (reg:DI 0 ax [75])) mTest.c:71 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [75])
        (nil)))
(insn 8 62 9 2 (parallel [
            (set (reg:DI 2 cx [75])
                (const_int 0 [0]))
            (set (reg:DI 5 di [73])
                (plus:DI (ashift:DI (reg:DI 2 cx [75])
                        (const_int 3 [0x3]))
                    (reg:DI 5 di [73])))
            (set (reg:DI 4 si [74])
                (plus:DI (ashift:DI (reg:DI 2 cx [75])
                        (const_int 3 [0x3]))
                    (reg:DI 4 si [74])))
            (set (mem:BLK (reg:DI 5 di [73]) [0  S304 A128])
                (mem/c:BLK (reg:DI 4 si [74]) [0 c+0 S304 A128]))
            (use (reg:DI 2 cx [75]))
        ]) mTest.c:71 901 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 2 cx [75])
        (expr_list:REG_UNUSED (reg:DI 5 di [73])
            (expr_list:REG_UNUSED (reg:DI 4 si [74])
                (nil)))))
(insn 9 8 10 2 (set (reg:DI 1 dx [76])
        (reg/f:DI 7 sp)) mTest.c:71 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 4 si [77])
        (plus:DI (reg/f:DI 6 bp)
            (const_int 16 [0x10]))) mTest.c:71 267 {*leadi}
     (nil))
(insn 11 10 63 2 (set (reg:DI 0 ax [78])
        (const_int 20 [0x14])) mTest.c:71 87 {*movdi_internal_rex64}
     (nil))
(insn 63 11 64 2 (set (reg:DI 5 di [76])
        (reg:DI 1 dx [76])) mTest.c:71 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [76])
        (nil)))
(insn 64 63 12 2 (set (reg:DI 2 cx [78])
        (reg:DI 0 ax [78])) mTest.c:71 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [78])
        (nil)))
(insn 12 64 13 2 (parallel [
            (set (reg:DI 2 cx [78])
                (const_int 0 [0]))
            (set (reg:DI 5 di [76])
                (plus:DI (ashift:DI (reg:DI 2 cx [78])
                        (const_int 3 [0x3]))
                    (reg:DI 5 di [76])))
            (set (reg:DI 4 si [77])
                (plus:DI (ashift:DI (reg:DI 2 cx [78])
                        (const_int 3 [0x3]))
                    (reg:DI 4 si [77])))
            (set (mem:BLK (reg:DI 5 di [76]) [0  S160 A128])
                (mem/c:BLK (reg:DI 4 si [77]) [0 f+0 S160 A128]))
            (use (reg:DI 2 cx [78]))
        ]) mTest.c:71 901 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 2 cx [78])
        (expr_list:REG_UNUSED (reg:DI 5 di [76])
            (expr_list:REG_UNUSED (reg:DI 4 si [77])
                (nil)))))
(insn 13 12 14 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f14bd8182f8 *.LC3>)) mTest.c:71 87 {*movdi_internal_rex64}
     (nil))
(call_insn 14 13 15 2 (call (mem:QI (symbol_ref:DI ("plot") [flags 0x3]  <function_decl 0x7f14bda46d00 plot>) [0 plot S1 A8])
        (const_int 464 [0x1d0])) mTest.c:71 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_DEAD (use (mem:BLK (reg/f:DI 7 sp) [0  S160 A128]))
            (expr_list:REG_DEAD (use (mem:BLK (plus:DI (reg/f:DI 7 sp)
                            (const_int 160 [0xa0])) [0  S304 A128]))
                (nil)))))
(insn 15 14 16 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f14bd7fb688 *.LC0>)) mTest.c:72 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f14bd8182f8 *.LC3>)) mTest.c:72 87 {*movdi_internal_rex64}
     (nil))
(call_insn 17 16 19 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f14bd752000 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mTest.c:72 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 19 17 20 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])
        (reg:DI 0 ax [79])) mTest.c:72 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [79])
        (nil)))
(insn 20 19 59 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:74 89 {*movsi_internal}
     (nil))
(jump_insn 59 20 60 2 (set (pc)
        (label_ref 47)) mTest.c:74 650 {jump}
     (nil)
 -> 47)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 60 59 50)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 50 60 23 3 25 "" [1 uses])
(note 23 50 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 3 (set (reg/f:DI 0 ax [orig:60 D.4327 ] [60])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [0 f.pos+0 S8 A128])) mTest.c:74 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 3 (set (reg:SI 1 dx [80])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:74 89 {*movsi_internal}
     (nil))
(insn 26 25 27 3 (set (reg:DI 1 dx [orig:61 D.4328 ] [61])
        (sign_extend:DI (reg:SI 1 dx [80]))) mTest.c:74 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [80])
        (nil)))
(insn 27 26 28 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.4328 ] [62])
                (ashift:DI (reg:DI 1 dx [orig:61 D.4328 ] [61])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:74 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.4328 ] [61])
        (nil)))
(insn 28 27 29 3 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.4327 ] [63])
                (plus:DI (reg/f:DI 0 ax [orig:60 D.4327 ] [60])
                    (reg:DI 1 dx [orig:62 D.4328 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:74 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.4328 ] [62])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:60 D.4327 ] [60])
            (nil))))
(insn 29 28 30 3 (set (reg/f:DI 0 ax [orig:64 D.4329 ] [64])
        (mem/f:DI (reg/f:DI 0 ax [orig:63 D.4327 ] [63]) [0 *_8+0 S8 A64])) mTest.c:74 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.4327 ] [63])
        (nil)))
(insn 30 29 65 3 (parallel [
            (set (reg/f:DI 0 ax [orig:65 D.4329 ] [65])
                (plus:DI (reg/f:DI 0 ax [orig:64 D.4329 ] [64])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:74 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.4329 ] [64])
        (nil)))
(insn 65 30 66 3 (set (reg:DI 2 cx)
        (mem:DI (reg/f:DI 0 ax [orig:65 D.4329 ] [65]) [0 *_10+0 S8 A128])) mTest.c:74 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 32 3 (set (reg:SI 3 bx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:65 D.4329 ] [65])
                (const_int 8 [0x8])) [0 *_10+8 S4 A64])) mTest.c:74 89 {*movsi_internal}
     (nil))
(insn 32 66 33 3 (set (reg/f:DI 0 ax [orig:67 D.4327 ] [67])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [0 f.pos+0 S8 A128])) mTest.c:74 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 34 3 (set (reg:SI 1 dx [81])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])) mTest.c:74 89 {*movsi_internal}
     (nil))
(insn 34 33 35 3 (set (reg:DI 1 dx [orig:68 D.4328 ] [68])
        (sign_extend:DI (reg:SI 1 dx [81]))) mTest.c:74 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [81])
        (nil)))
(insn 35 34 36 3 (parallel [
            (set (reg:DI 1 dx [orig:69 D.4328 ] [69])
                (ashift:DI (reg:DI 1 dx [orig:68 D.4328 ] [68])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:74 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:68 D.4328 ] [68])
        (nil)))
(insn 36 35 37 3 (parallel [
            (set (reg/f:DI 0 ax [orig:70 D.4327 ] [70])
                (plus:DI (reg/f:DI 0 ax [orig:67 D.4327 ] [67])
                    (reg:DI 1 dx [orig:69 D.4328 ] [69])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:74 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:69 D.4328 ] [69])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:67 D.4327 ] [67])
            (nil))))
(insn 37 36 67 3 (set (reg/f:DI 0 ax [orig:71 D.4329 ] [71])
        (mem/f:DI (reg/f:DI 0 ax [orig:70 D.4327 ] [70]) [0 *_15+0 S8 A64])) mTest.c:74 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:70 D.4327 ] [70])
        (nil)))
(insn 67 37 68 3 (set (reg:SI 1 dx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:71 D.4329 ] [71])
                (const_int 8 [0x8])) [0 *_16+8 S4 A64])) mTest.c:74 89 {*movsi_internal}
     (nil))
(insn 68 67 39 3 (set (reg:DI 0 ax)
        (mem:DI (reg/f:DI 0 ax [orig:71 D.4329 ] [71]) [0 *_16+0 S8 A128])) mTest.c:74 87 {*movdi_internal_rex64}
     (nil))
(insn 39 68 69 3 (set (reg:DI 5 di [82])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:74 87 {*movdi_internal_rex64}
     (nil))
(insn 69 39 70 3 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A128])
        (reg:DI 2 cx)) mTest.c:74 87 {*movdi_internal_rex64}
     (nil))
(insn 70 69 71 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S4 A64])
        (reg:SI 3 bx)) mTest.c:74 89 {*movsi_internal}
     (nil))
(insn 71 70 72 3 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:74 87 {*movdi_internal_rex64}
     (nil))
(insn 72 71 42 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:74 89 {*movsi_internal}
     (nil))
(insn 42 72 44 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f14bd7fb7b8 *.LC2>)) mTest.c:74 87 {*movdi_internal_rex64}
     (nil))
(insn 44 42 45 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:74 91 {*movqi_internal}
     (nil))
(call_insn 45 44 46 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f14bd990900 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 32 [0x20]))) mTest.c:74 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
                    (expr_list:XF (use (mem:XF (plus:DI (reg/f:DI 7 sp)
                                    (const_int 16 [0x10])) [0  S16 A128]))
                        (nil)))))))
(insn 46 45 47 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:74 273 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 47 46 48 4 24 "" [1 uses])
(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 51 4 (set (reg:SI 0 ax [orig:59 D.4326 ] [59])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 368 [0x170])) [0 c.t_w+0 S4 A128])) mTest.c:74 89 {*movsi_internal}
     (nil))
(insn 51 49 52 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.4326 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 i+0 S4 A32]))) mTest.c:74 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.4326 ] [59])
        (nil)))
(jump_insn 52 51 53 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) mTest.c:74 612 {*jcc_1}
     (nil)
 -> 50)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 5 (set (reg:DI 0 ax [83])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 wstream+0 S8 A64])) mTest.c:75 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [83])) mTest.c:75 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [83])
        (nil)))
(call_insn 56 55 80 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f14bd74ad00 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) mTest.c:75 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(note 80 56 81 5 NOTE_INSN_EPILOGUE_BEG)
(insn 81 80 82 5 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 488 [0x1e8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:76 -1
     (nil))
(insn 82 81 83 5 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:76 -1
     (nil))
(insn/f 83 82 84 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:76 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 84 83 85 5 (simple_return) mTest.c:76 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 85 84 0)

;; Function _gall_peter (_gall_peter, funcdef_no=8, decl_uid=4026, cgraph_uid=8)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)

Basic block 2
Input stack: empty
  insn 9 input stack: empty
  insn 10 input stack: [ 9 ]
  insn 11 input stack: [ 9 8 ]
  insn 12 input stack: [ 9 ]
  insn 13 input stack: [ 9 8 ]
  insn 15 input stack: [ 8 ]
  insn 21 input stack: empty
  insn 43 input stack: [ 8 ]
  insn 25 input stack: empty
  insn 29 input stack: empty
  insn 30 input stack: [ 8 ]
Expected live registers [ ]
Output stack: empty
Edge 2->1: no changes needed

starting the processing of deferred insns
ending the processing of deferred insns


_gall_peter

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 8[st] 9[st(1)] 17[flags] 21[xmm0] 22[xmm1]
;;  ref usage 	r0={9d,7u} r1={4d,1u} r2={3d} r3={3d,3u} r4={3d,1u} r5={3d,1u} r6={3d,13u} r7={7d,16u} r8={6d,5u} r9={4d,2u} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={5d} r18={2d} r19={2d} r20={1d,1u,1e} r21={5d,3u} r22={4d,1u} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} 
;;    total ref usage 191{136d,54u,1e} in 36{34 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 5 1 45 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 45 5 46 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:77 -1
     (nil))
(insn/f 46 45 47 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:77 -1
     (nil))
(insn/f 47 46 48 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) mTest.c:77 -1
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 48 47 49 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -56 [0xffffffffffffffc8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:77 -1
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 49 48 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 49 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 a+0 S8 A64])
        (reg:DI 5 di [ a ])) mTest.c:77 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ a ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 A+0 S8 A64])
        (reg:DI 4 si [ A ])) mTest.c:77 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ A ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:DI 0 ax [70])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 a+0 S8 A64])) mTest.c:78 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (parallel [
            (set (reg/f:DI 0 ax [orig:59 D.4331 ] [59])
                (plus:DI (reg/f:DI 0 ax [70])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:78 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 a+0 S8 A64])
                (const_int 16 [0x10]))
            (nil))))
(insn 9 8 10 2 (set (reg:XF 8 st)
        (mem:XF (reg/f:DI 0 ax [orig:59 D.4331 ] [59]) [0 *_2+0 S16 A128])) mTest.c:78 131 {*movxf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:59 D.4331 ] [59])
        (nil)))
(insn 10 9 11 2 (set (reg:XF 8 st)
        (mem/u/c:XF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S16 A128])) mTest.c:78 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 2.00150867960205711424350738525390625e+7 [0x0.98b3f765e40088p+25])
        (nil)))
(insn 11 10 12 2 (set (reg:XF 9 st(1))
        (mult:XF (reg:XF 9 st(1))
            (reg:XF 8 st))) mTest.c:78 799 {*fop_xf_comm_i387}
     (expr_list:REG_DEAD (reg:XF 8 st)
        (nil)))
(insn 12 11 13 2 (set (reg:XF 8 st)
        (mem/u/c:XF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0  S16 A128])) mTest.c:78 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 2.54558441227157118191826157271862030029296875e+2 [0x0.fe8ef6011760cp+8])
        (nil)))
(insn 13 12 14 2 (set (reg:XF 9 st(1))
        (div:XF (reg:XF 9 st(1))
            (reg:XF 8 st))) mTest.c:78 800 {*fop_xf_1_i387}
     (expr_list:REG_DEAD (reg:XF 8 st)
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 0 ax [73])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 A+0 S8 A64])) mTest.c:78 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (mem:XF (reg/f:DI 0 ax [73]) [0 *A_6(D)+0 S16 A128])
        (reg:XF 8 st)) mTest.c:78 131 {*movxf_internal_rex64}
     (expr_list:REG_DEAD (reg:XF 8 st)
        (expr_list:REG_DEAD (reg/f:DI 0 ax [73])
            (nil))))
(insn 16 15 38 2 (set (reg/f:DI 0 ax [74])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 A+0 S8 A64])) mTest.c:79 87 {*movdi_internal_rex64}
     (nil))
(insn 38 16 18 2 (set (reg/f:DI 3 bx [orig:63 D.4331 ] [63])
        (plus:DI (reg/f:DI 0 ax [74])
            (const_int 16 [0x10]))) mTest.c:79 267 {*leadi}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [74])
        (nil)))
(insn 18 38 39 2 (set (reg/f:DI 0 ax [75])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 a+0 S8 A64])) mTest.c:79 87 {*movdi_internal_rex64}
     (nil))
(insn 39 18 40 2 (set (reg:SI 1 dx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [75])
                (const_int 8 [0x8])) [0 *a_1(D)+8 S4 A64])) mTest.c:79 89 {*movsi_internal}
     (nil))
(insn 40 39 41 2 (set (reg:DI 0 ax)
        (mem:DI (reg/f:DI 0 ax [75]) [0 *a_1(D)+0 S8 A128])) mTest.c:79 87 {*movdi_internal_rex64}
     (nil))
(insn 41 40 42 2 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:79 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 42 41 21 2 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:79 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx)
        (nil)))
(call_insn 21 42 43 2 (set (reg:XF 8 st)
        (call (mem:QI (symbol_ref:DI ("rad") [flags 0x41]  <function_decl 0x7f14bda42400 rad>) [0 rad S1 A8])
            (const_int 16 [0x10]))) mTest.c:79 663 {*call_value}
     (nil)
    (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
        (nil)))
(insn 43 21 44 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0  S8 A64])
        (float_truncate:DF (reg:XF 8 st))) mTest.c:79 174 {*truncxfdf2_i387}
     (expr_list:REG_DEAD (reg:XF 8 st)
        (nil)))
(insn 44 43 25 2 (set (reg:DF 21 xmm0 [orig:66 D.4333 ] [66])
        (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0  S8 A64])) mTest.c:79 133 {*movdf_internal_rex64}
     (nil))
(call_insn/u 25 44 27 2 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f14bd96ee00 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) mTest.c:79 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 27 25 28 2 (set (reg:DF 22 xmm1 [76])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S8 A64])) mTest.c:79 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 9.00995460587898828089237213134765625e+6 [0x0.897b229b1ae2a8p+24])
        (nil)))
(insn 28 27 37 2 (set (reg:DF 21 xmm0 [orig:68 D.4333 ] [68])
        (mult:DF (reg:DF 21 xmm0 [orig:68 D.4333 ] [68])
            (reg:DF 22 xmm1 [76]))) mTest.c:79 778 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 22 xmm1 [76])
        (nil)))
(insn 37 28 29 2 (set (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 %sfp+-48 S8 A64])
        (reg:DF 21 xmm0 [orig:68 D.4333 ] [68])) mTest.c:79 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:68 D.4333 ] [68])
        (nil)))
(insn 29 37 30 2 (set (reg:XF 8 st)
        (float_extend:XF (mem/c:DF (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [0 %sfp+-48 S8 A64]))) mTest.c:79 162 {*extenddfxf2_i387}
     (nil))
(insn 30 29 35 2 (set (mem:XF (reg/f:DI 3 bx [orig:63 D.4331 ] [63]) [0 *_7+0 S16 A128])
        (reg:XF 8 st)) mTest.c:79 131 {*movxf_internal_rex64}
     (expr_list:REG_DEAD (reg:XF 8 st)
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:63 D.4331 ] [63])
            (nil))))
(insn 35 30 50 2 (const_int 0 [0]) mTest.c:80 676 {nop}
     (nil))
(note 50 35 51 2 NOTE_INSN_EPILOGUE_BEG)
(insn 51 50 52 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 56 [0x38])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:81 -1
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 52 51 53 2 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:81 -1
     (nil))
(insn/f 53 52 54 2 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:81 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 54 53 55 2 (simple_return) mTest.c:81 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

(barrier 55 54 0)

;; Function plot_bound (plot_bound, funcdef_no=9, decl_uid=1954, cgraph_uid=9)

starting the processing of deferred insns
ending the processing of deferred insns


plot_bound

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={12d,8u} r1={10d,5u} r2={6d,1u} r3={3d,3u} r4={8d,3u} r5={9d,4u} r6={3d,21u} r7={7d,24u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={10d,1u} r18={4d} r19={4d} r20={1d,1u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 302{231d,71u,0e} in 44{40 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 3 1 61 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 61 3 62 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:83 -1
     (nil))
(insn/f 62 61 63 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:83 -1
     (nil))
(insn/f 63 62 64 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) mTest.c:83 -1
     (nil))
(insn/f 64 63 65 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:83 -1
     (nil))
(note 65 64 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 65 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f14bd7fb688 *.LC0>)) mTest.c:86 87 {*movdi_internal_rex64}
     (nil))
(insn 6 5 7 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f14bd8314c0 *.LC9>)) mTest.c:86 87 {*movdi_internal_rex64}
     (nil))
(call_insn 7 6 9 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f14bd752000 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mTest.c:86 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 9 7 10 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 wstream+0 S8 A64])
        (reg:DI 0 ax [67])) mTest.c:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [67])
        (nil)))
(insn 10 9 50 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:87 89 {*movsi_internal}
     (nil))
(jump_insn 50 10 51 2 (set (pc)
        (label_ref 34)) mTest.c:87 650 {jump}
     (nil)
 -> 34)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 51 50 37)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 37 51 13 3 30 "" [1 uses])
(note 13 37 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:DI 0 ax [orig:60 D.4336 ] [60])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 conf.bound+0 S8 A64])) mTest.c:88 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 3 (set (reg:SI 1 dx [68])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 i+0 S4 A32])) mTest.c:88 89 {*movsi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 1 dx [orig:61 D.4337 ] [61])
        (sign_extend:DI (reg:SI 1 dx [68]))) mTest.c:88 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [68])
        (nil)))
(insn 17 16 18 3 (parallel [
            (set (reg:DI 1 dx [orig:62 D.4337 ] [62])
                (ashift:DI (reg:DI 1 dx [orig:61 D.4337 ] [61])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:88 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.4337 ] [61])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 18 17 19 3 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.4336 ] [63])
                (plus:DI (reg/f:DI 0 ax [orig:60 D.4336 ] [60])
                    (reg:DI 1 dx [orig:62 D.4337 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.4337 ] [62])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:60 D.4336 ] [60])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 19 18 52 3 (set (reg/f:DI 0 ax [orig:64 D.4338 ] [64])
        (mem/f:DI (reg/f:DI 0 ax [orig:63 D.4336 ] [63]) [0 *_8+0 S8 A64])) mTest.c:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.4336 ] [63])
        (nil)))
(insn 52 19 21 3 (set (reg:DI 1 dx [69])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -48 [0xffffffffffffffd0]))) mTest.c:88 267 {*leadi}
     (nil))
(insn 21 52 22 3 (set (reg:DI 4 si)
        (reg:DI 1 dx [69])) mTest.c:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [69])
        (nil)))
(insn 22 21 23 3 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:64 D.4338 ] [64])) mTest.c:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.4338 ] [64])
        (nil)))
(call_insn 23 22 53 3 (call (mem:QI (symbol_ref:DI ("_gall_peter") [flags 0x3]  <function_decl 0x7f14bd7c5500 _gall_peter>) [0 _gall_peter S1 A8])
        (const_int 0 [0])) mTest.c:88 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 53 23 54 3 (set (reg:DI 2 cx)
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 P+16 S8 A128])) mTest.c:89 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 3 (set (reg:SI 3 bx)
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 P+24 S4 A64])) mTest.c:89 89 {*movsi_internal}
     (nil))
(insn 55 54 56 3 (set (reg:DI 0 ax)
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 P+0 S8 A128])) mTest.c:89 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 26 3 (set (reg:SI 1 dx)
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 P+8 S4 A64])) mTest.c:89 89 {*movsi_internal}
     (nil))
(insn 26 56 57 3 (set (reg:DI 5 di [70])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 wstream+0 S8 A64])) mTest.c:89 87 {*movdi_internal_rex64}
     (nil))
(insn 57 26 58 3 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A128])
        (reg:DI 2 cx)) mTest.c:89 87 {*movdi_internal_rex64}
     (nil))
(insn 58 57 59 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S4 A64])
        (reg:SI 3 bx)) mTest.c:89 89 {*movsi_internal}
     (nil))
(insn 59 58 60 3 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:89 87 {*movdi_internal_rex64}
     (nil))
(insn 60 59 29 3 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:89 89 {*movsi_internal}
     (nil))
(insn 29 60 31 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f14bd7fb7b8 *.LC2>)) mTest.c:89 87 {*movdi_internal_rex64}
     (nil))
(insn 31 29 32 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:89 91 {*movqi_internal}
     (nil))
(call_insn 32 31 33 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f14bd990900 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 32 [0x20]))) mTest.c:89 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
                    (expr_list:XF (use (mem:XF (plus:DI (reg/f:DI 7 sp)
                                    (const_int 16 [0x10])) [0  S16 A128]))
                        (nil)))))))
(insn 33 32 34 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -60 [0xffffffffffffffc4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -60 [0xffffffffffffffc4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:87 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 34 33 35 4 29 "" [1 uses])
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 38 4 (set (reg:SI 0 ax [orig:59 D.4335 ] [59])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 conf.Nbound+0 S4 A128])) mTest.c:87 89 {*movsi_internal}
     (nil))
(insn 38 36 39 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.4335 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -60 [0xffffffffffffffc4])) [0 i+0 S4 A32]))) mTest.c:87 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.4335 ] [59])
        (nil)))
(jump_insn 39 38 40 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) mTest.c:87 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 37)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 5 (set (reg:DI 0 ax [71])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 wstream+0 S8 A64])) mTest.c:91 87 {*movdi_internal_rex64}
     (nil))
(insn 42 41 43 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [71])) mTest.c:91 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [71])
        (nil)))
(call_insn 43 42 49 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f14bd74ad00 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) mTest.c:91 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 49 43 66 5 (const_int 0 [0]) mTest.c:92 676 {nop}
     (nil))
(note 66 49 67 5 NOTE_INSN_EPILOGUE_BEG)
(insn 67 66 68 5 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 88 [0x58])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:93 -1
     (nil))
(insn 68 67 69 5 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:93 -1
     (nil))
(insn/f 69 68 70 5 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:93 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 70 69 71 5 (simple_return) mTest.c:93 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 71 70 0)

;; Function plot_movie (plot_movie, funcdef_no=10, decl_uid=1952, cgraph_uid=10)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 14 n_edges 19 count 26 (  1.9)

Basic block 2
Input stack: empty
  insn 9 input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 12
Input stack: empty
  insn 162 input stack: empty
  insn 163 input stack: [ 8 ]
  insn 196 input stack: [ 8 10 ]
  insn 166 input stack: [ 8 10 9 ]
  insn 167 input stack: [ 8 10 ]
  insn 168 input stack: [ 8 10 9 ]
  insn 170 input stack: [ 8 9 ]
Expected live registers [ ]
Output stack: empty

Basic block 13
Input stack: empty
  insn 175 input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 3
Input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 10
Input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 11
Input stack: empty
  insn 158 input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 4
Input stack: empty
  insn 38 input stack: empty
  insn 211 input stack: [ 8 ]
  insn 40 input stack: [ 8 9 ]
Expected live registers [ 8 ]
Output stack: [ 8 ]

Basic block 5
Input stack: [ 8 ]
  insn 210 input stack: [ 8 ]
  insn 43 input stack: [ 8 9 ]
Expected live registers [ ]
Output stack: empty

Basic block 6
Input stack: empty
  insn 66 input stack: empty
  insn 67 input stack: [ 8 ]
  insn 68 input stack: [ 8 9 ]
Expected live registers [ 8 ]
Output stack: [ 8 ]

Basic block 7
Input stack: [ 8 ]
  insn 70 input stack: [ 8 ]
  insn 71 input stack: [ 8 9 ]
Expected live registers [ ]
Output stack: empty

Basic block 8
Input stack: empty
  insn 97 input stack: empty
  insn 126 input stack: empty
  insn 144 input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 9
Input stack: empty
Expected live registers [ ]
Output stack: empty
Edge 2->12: no changes needed
Edge 3->10: no changes needed
Edge 4->9: correcting stack to empty
Edge 4->5: no changes needed
Edge 5->6: no changes needed
Edge 5->9: no changes needed
Edge 6->8: correcting stack to empty
Edge 6->7: no changes needed
Edge 7->8: no changes needed
Edge 7->9: no changes needed
Edge 8->9: no changes needed
Edge 9->10: no changes needed
Edge 10->4: no changes needed
Edge 10->11: no changes needed
Edge 11->12: no changes needed
Edge 12->3: no changes needed
Edge 12->13: no changes needed
Edge 13->1: no changes needed
scanning new insn with uid = 227.
changing bb of uid 229
  unscanned insn
verify found no changes in insn with uid = 41.
Edge 4->9 redirected to 14
scanning new insn with uid = 224.
changing bb of uid 231
  unscanned insn
scanning new insn with uid = 232.
changing bb of uid 234
  unscanned insn
verify found no changes in insn with uid = 69.
Edge 6->8 redirected to 16
scanning new insn with uid = 226.

starting the processing of deferred insns
ending the processing of deferred insns


plot_movie

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 8[st] 9[st(1)] 10[st(2)] 17[flags] 37[r8]
;;  ref usage 	r0={64d,59u} r1={27d,25u,5e} r2={13d,6u} r3={3d,3u} r4={13d,7u} r5={14d,8u} r6={3d,56u} r7={7d,40u} r8={11d,7u} r9={13d,7u} r10={8d,2u} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r17={46d,6u} r18={6d} r19={6d} r20={1d,1u} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={8d,1u} r38={7d} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} 
;;    total ref usage 677{444d,228u,5e} in 157{151 regular + 6 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 5 1 212 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 212 5 213 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:95 -1
     (nil))
(insn/f 213 212 214 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:95 -1
     (nil))
(insn/f 214 213 215 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) mTest.c:95 -1
     (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))
(insn/f 215 214 216 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -120 [0xffffffffffffff88])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:95 -1
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 216 215 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 216 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 f+0 S8 A64])
        (reg:DI 5 di [ f ])) mTest.c:95 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ f ])
        (nil)))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 N_f+0 S4 A32])
        (reg:SI 4 si [ N_f ])) mTest.c:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ N_f ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f14bd831e40 *.LC10>)) mTest.c:96 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7f14bd831ed8 *.LC11>)) mTest.c:96 87 {*movdi_internal_rex64}
     (nil))
(call_insn 9 8 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f14bd752000 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mTest.c:96 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 11 9 12 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 postream+0 S8 A64])
        (reg:DI 0 ax [113])) mTest.c:96 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [113])
        (nil)))
(insn 12 11 190 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 j+0 S4 A32])
        (const_int 0 [0])) mTest.c:100 89 {*movsi_internal}
     (nil))
(jump_insn 190 12 191 2 (set (pc)
        (label_ref 160)) mTest.c:100 650 {jump}
     (nil)
 -> 160)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 191 190 169)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 169 191 15 3 39 "" [1 uses])
(note 15 169 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 192 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:101 89 {*movsi_internal}
     (nil))
(jump_insn 192 16 193 3 (set (pc)
        (label_ref 148)) mTest.c:101 650 {jump}
     (nil)
 -> 148)
;;  succ:       10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 193 192 150)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 17 [flags]
(code_label 150 193 19 4 38 "" [1 uses])
(note 19 150 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg/f:DI 0 ax [114])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 f+0 S8 A64])) mTest.c:101 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 4 (set (reg/f:DI 2 cx [orig:65 D.4343 ] [65])
        (mem/f:DI (reg/f:DI 0 ax [114]) [0 *f_13(D)+0 S8 A64])) mTest.c:101 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [114])
        (nil)))
(insn 22 21 23 4 (set (reg:SI 0 ax [115])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])) mTest.c:101 89 {*movsi_internal}
     (nil))
(insn 23 22 24 4 (set (reg:DI 1 dx [orig:66 D.4344 ] [66])
        (sign_extend:DI (reg:SI 0 ax [115]))) mTest.c:101 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [115])
        (nil)))
(insn 24 23 25 4 (set (reg:DI 0 ax [116])
        (reg:DI 1 dx [orig:66 D.4344 ] [66])) mTest.c:101 87 {*movdi_internal_rex64}
     (nil))
(insn 25 24 26 4 (parallel [
            (set (reg:DI 0 ax [116])
                (ashift:DI (reg:DI 0 ax [116])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 26 25 27 4 (parallel [
            (set (reg:DI 0 ax [116])
                (plus:DI (reg:DI 0 ax [116])
                    (reg:DI 1 dx [orig:66 D.4344 ] [66])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.4344 ] [66])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:66 D.4344 ] [66])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 27 26 30 4 (parallel [
            (set (reg:DI 0 ax [117])
                (ashift:DI (reg:DI 0 ax [116])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 30 27 31 4 (parallel [
            (set (reg/f:DI 0 ax [orig:68 D.4343 ] [68])
                (plus:DI (reg:DI 0 ax [orig:67 D.4344 ] [67])
                    (reg/f:DI 2 cx [orig:65 D.4343 ] [65])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:65 D.4343 ] [65])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 31 30 32 4 (set (reg/f:DI 0 ax [orig:69 D.4345 ] [69])
        (mem/f/j:DI (plus:DI (reg/f:DI 0 ax [orig:68 D.4343 ] [68])
                (const_int 32 [0x20])) [0 _17->pos+0 S8 A128])) mTest.c:101 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 4 (set (reg:SI 1 dx [118])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 j+0 S4 A32])) mTest.c:101 89 {*movsi_internal}
     (nil))
(insn 33 32 34 4 (set (reg:DI 1 dx [orig:70 D.4344 ] [70])
        (sign_extend:DI (reg:SI 1 dx [118]))) mTest.c:101 149 {*extendsidi2_rex64}
     (nil))
(insn 34 33 35 4 (parallel [
            (set (reg:DI 1 dx [orig:71 D.4344 ] [71])
                (ashift:DI (reg:DI 1 dx [orig:70 D.4344 ] [70])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 35 34 36 4 (parallel [
            (set (reg/f:DI 0 ax [orig:72 D.4345 ] [72])
                (plus:DI (reg/f:DI 0 ax [orig:69 D.4345 ] [69])
                    (reg:DI 1 dx [orig:71 D.4344 ] [71])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:71 D.4344 ] [71])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 36 35 37 4 (set (reg/f:DI 0 ax [orig:73 D.4346 ] [73])
        (mem/f:DI (reg/f:DI 0 ax [orig:72 D.4345 ] [72]) [0 *_21+0 S8 A64])) mTest.c:101 87 {*movdi_internal_rex64}
     (nil))
(insn 37 36 38 4 (parallel [
            (set (reg/f:DI 0 ax [orig:74 D.4346 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:73 D.4346 ] [73])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 38 37 211 4 (set (reg:XF 8 st)
        (mem:XF (reg/f:DI 0 ax [orig:74 D.4346 ] [74]) [0 *_23+0 S16 A128])) mTest.c:101 131 {*movxf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:74 D.4346 ] [74])
        (nil)))
(insn 211 38 40 4 (set (reg:XF 8 st)
        (const_double:XF 1.0e+0 [0x0.8p+1])) mTest.c:101 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 40 211 41 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:XF 8 st)
            (reg:XF 9 st(1)))) mTest.c:101 -1
     (expr_list:REG_DEAD (reg:XF 8 st)
        (nil)))
(jump_insn 41 40 181 4 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 230)
            (pc))) mTest.c:101 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 230)
;;  succ:       14
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 8 [st] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 8 [st] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 8 [st]
;; lr  def 	 9 [st(1)] 17 [flags]
(note 181 41 210 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 210 181 43 5 (set (reg:XF 8 st)
        (const_double:XF 1.0e+0 [0x0.8p+1])) mTest.c:101 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 43 210 44 5 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:XF 8 st)
            (reg:XF 9 st(1)))) mTest.c:101 -1
     (expr_list:REG_DEAD (reg:XF 8 st)
        (expr_list:REG_DEAD (reg:XF 9 st(1))
            (nil))))
(jump_insn 44 43 48 5 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 145)
            (pc))) mTest.c:101 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 145)
;;  succ:       6 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 17 [flags]
(note 48 44 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 6 (set (reg/f:DI 0 ax [121])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 f+0 S8 A64])) mTest.c:101 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 6 (set (reg/f:DI 2 cx [orig:76 D.4343 ] [76])
        (mem/f:DI (reg/f:DI 0 ax [121]) [0 *f_13(D)+0 S8 A64])) mTest.c:101 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [121])
        (nil)))
(insn 51 50 52 6 (set (reg:SI 0 ax [122])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])) mTest.c:101 89 {*movsi_internal}
     (nil))
(insn 52 51 53 6 (set (reg:DI 1 dx [orig:77 D.4344 ] [77])
        (sign_extend:DI (reg:SI 0 ax [122]))) mTest.c:101 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [122])
        (nil)))
(insn 53 52 54 6 (set (reg:DI 0 ax [123])
        (reg:DI 1 dx [orig:77 D.4344 ] [77])) mTest.c:101 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 6 (parallel [
            (set (reg:DI 0 ax [123])
                (ashift:DI (reg:DI 0 ax [123])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 55 54 56 6 (parallel [
            (set (reg:DI 0 ax [123])
                (plus:DI (reg:DI 0 ax [123])
                    (reg:DI 1 dx [orig:77 D.4344 ] [77])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:77 D.4344 ] [77])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:77 D.4344 ] [77])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 56 55 59 6 (parallel [
            (set (reg:DI 0 ax [124])
                (ashift:DI (reg:DI 0 ax [123])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 59 56 60 6 (parallel [
            (set (reg/f:DI 0 ax [orig:79 D.4343 ] [79])
                (plus:DI (reg:DI 0 ax [orig:78 D.4344 ] [78])
                    (reg/f:DI 2 cx [orig:76 D.4343 ] [76])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:76 D.4343 ] [76])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 60 59 61 6 (set (reg/f:DI 0 ax [orig:80 D.4345 ] [80])
        (mem/f/j:DI (plus:DI (reg/f:DI 0 ax [orig:79 D.4343 ] [79])
                (const_int 32 [0x20])) [0 _28->pos+0 S8 A128])) mTest.c:101 87 {*movdi_internal_rex64}
     (nil))
(insn 61 60 62 6 (set (reg:SI 1 dx [125])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 j+0 S4 A32])) mTest.c:101 89 {*movsi_internal}
     (nil))
(insn 62 61 63 6 (set (reg:DI 1 dx [orig:81 D.4344 ] [81])
        (sign_extend:DI (reg:SI 1 dx [125]))) mTest.c:101 149 {*extendsidi2_rex64}
     (nil))
(insn 63 62 64 6 (parallel [
            (set (reg:DI 1 dx [orig:82 D.4344 ] [82])
                (ashift:DI (reg:DI 1 dx [orig:81 D.4344 ] [81])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 64 63 65 6 (parallel [
            (set (reg/f:DI 0 ax [orig:83 D.4345 ] [83])
                (plus:DI (reg/f:DI 0 ax [orig:80 D.4345 ] [80])
                    (reg:DI 1 dx [orig:82 D.4344 ] [82])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:82 D.4344 ] [82])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 65 64 66 6 (set (reg/f:DI 0 ax [orig:84 D.4346 ] [84])
        (mem/f:DI (reg/f:DI 0 ax [orig:83 D.4345 ] [83]) [0 *_32+0 S8 A64])) mTest.c:101 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 67 6 (set (reg:XF 8 st)
        (mem:XF (reg/f:DI 0 ax [orig:84 D.4346 ] [84]) [0 *_33+0 S16 A128])) mTest.c:101 131 {*movxf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:84 D.4346 ] [84])
        (nil)))
(insn 67 66 68 6 (set (reg:XF 8 st)
        (mem/u/c:XF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0  S16 A128])) mTest.c:101 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 1.0e+5 [0x0.c35p+17])
        (nil)))
(insn 68 67 69 6 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:XF 8 st)
            (reg:XF 9 st(1)))) mTest.c:101 -1
     (expr_list:REG_DEAD (reg:XF 8 st)
        (nil)))
(jump_insn 69 68 184 6 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 235)
            (pc))) mTest.c:101 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 235)
;;  succ:       16
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 8 [st] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 8 [st] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 8 [st]
;; lr  def 	 9 [st(1)] 17 [flags]
(note 184 69 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 70 184 71 7 (set (reg:XF 8 st)
        (mem/u/c:XF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0  S16 A128])) mTest.c:101 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 1.0e+5 [0x0.c35p+17])
        (nil)))
(insn 71 70 72 7 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:XF 8 st)
            (reg:XF 9 st(1)))) mTest.c:101 -1
     (expr_list:REG_DEAD (reg:XF 8 st)
        (expr_list:REG_DEAD (reg:XF 9 st(1))
            (nil))))
(jump_insn 72 71 231 7 (set (pc)
        (if_then_else (uneq (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 145)
            (pc))) mTest.c:101 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 145)
;;  succ:       15 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 16, flags: (NEW, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
(note 231 72 232 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(jump_insn 232 231 233 15 (set (pc)
        (label_ref 188)) -1
     (nil)
 -> 188)
;;  succ:       8 [100.0%] 
;; lr  out 	

(barrier 233 232 235)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 8, flags: (NEW, RTL, MODIFIED)
;;  pred:       6
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
(code_label 235 233 234 16 44 "" [1 uses])
(note 234 235 226 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 226 234 225 16 (set (reg:DF 8 st)
        (reg:DF 8 st)) -1
     (expr_list:REG_DEAD (reg:DF 8 st)
        (nil)))
(note 225 226 188 16 NOTE_INSN_DELETED)
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              15 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 188 225 76 8 42 "" [1 uses])
(note 76 188 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 8 (set (reg/f:DI 0 ax [128])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 f+0 S8 A64])) mTest.c:103 87 {*movdi_internal_rex64}
     (nil))
(insn 78 77 79 8 (set (reg/f:DI 2 cx [orig:86 D.4343 ] [86])
        (mem/f:DI (reg/f:DI 0 ax [128]) [0 *f_13(D)+0 S8 A64])) mTest.c:103 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [128])
        (nil)))
(insn 79 78 80 8 (set (reg:SI 0 ax [129])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])) mTest.c:103 89 {*movsi_internal}
     (nil))
(insn 80 79 81 8 (set (reg:DI 1 dx [orig:87 D.4344 ] [87])
        (sign_extend:DI (reg:SI 0 ax [129]))) mTest.c:103 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [129])
        (nil)))
(insn 81 80 82 8 (set (reg:DI 0 ax [130])
        (reg:DI 1 dx [orig:87 D.4344 ] [87])) mTest.c:103 87 {*movdi_internal_rex64}
     (nil))
(insn 82 81 83 8 (parallel [
            (set (reg:DI 0 ax [130])
                (ashift:DI (reg:DI 0 ax [130])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:103 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 83 82 84 8 (parallel [
            (set (reg:DI 0 ax [130])
                (plus:DI (reg:DI 0 ax [130])
                    (reg:DI 1 dx [orig:87 D.4344 ] [87])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:103 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:87 D.4344 ] [87])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:87 D.4344 ] [87])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 84 83 87 8 (parallel [
            (set (reg:DI 0 ax [131])
                (ashift:DI (reg:DI 0 ax [130])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:103 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 84 88 8 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.4343 ] [89])
                (plus:DI (reg:DI 0 ax [orig:88 D.4344 ] [88])
                    (reg/f:DI 2 cx [orig:86 D.4343 ] [86])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:103 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:86 D.4343 ] [86])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 88 87 89 8 (set (reg/f:DI 0 ax [orig:90 D.4345 ] [90])
        (mem/f/j:DI (plus:DI (reg/f:DI 0 ax [orig:89 D.4343 ] [89])
                (const_int 32 [0x20])) [0 _38->pos+0 S8 A128])) mTest.c:103 87 {*movdi_internal_rex64}
     (nil))
(insn 89 88 90 8 (set (reg:SI 1 dx [132])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 j+0 S4 A32])) mTest.c:103 89 {*movsi_internal}
     (nil))
(insn 90 89 91 8 (set (reg:DI 1 dx [orig:91 D.4344 ] [91])
        (sign_extend:DI (reg:SI 1 dx [132]))) mTest.c:103 149 {*extendsidi2_rex64}
     (nil))
(insn 91 90 92 8 (parallel [
            (set (reg:DI 1 dx [orig:92 D.4344 ] [92])
                (ashift:DI (reg:DI 1 dx [orig:91 D.4344 ] [91])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:103 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 92 91 93 8 (parallel [
            (set (reg/f:DI 0 ax [orig:93 D.4345 ] [93])
                (plus:DI (reg/f:DI 0 ax [orig:90 D.4345 ] [90])
                    (reg:DI 1 dx [orig:92 D.4344 ] [92])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:103 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:92 D.4344 ] [92])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 93 92 197 8 (set (reg/f:DI 0 ax [orig:94 D.4346 ] [94])
        (mem/f:DI (reg/f:DI 0 ax [orig:93 D.4345 ] [93]) [0 *_42+0 S8 A64])) mTest.c:103 87 {*movdi_internal_rex64}
     (nil))
(insn 197 93 95 8 (set (reg:DI 1 dx [133])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -48 [0xffffffffffffffd0]))) mTest.c:103 267 {*leadi}
     (nil))
(insn 95 197 96 8 (set (reg:DI 4 si)
        (reg:DI 1 dx [133])) mTest.c:103 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [133])
        (nil)))
(insn 96 95 97 8 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:94 D.4346 ] [94])) mTest.c:103 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:94 D.4346 ] [94])
        (nil)))
(call_insn 97 96 98 8 (call (mem:QI (symbol_ref:DI ("_gall_peter") [flags 0x3]  <function_decl 0x7f14bd7c5500 _gall_peter>) [0 _gall_peter S1 A8])
        (const_int 0 [0])) mTest.c:103 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 98 97 99 8 (set (reg/f:DI 0 ax [134])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 f+0 S8 A64])) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 99 98 100 8 (set (reg/f:DI 2 cx [orig:95 D.4343 ] [95])
        (mem/f:DI (reg/f:DI 0 ax [134]) [0 *f_13(D)+0 S8 A64])) mTest.c:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [134])
        (nil)))
(insn 100 99 101 8 (set (reg:SI 0 ax [135])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])) mTest.c:104 89 {*movsi_internal}
     (nil))
(insn 101 100 102 8 (set (reg:DI 1 dx [orig:96 D.4344 ] [96])
        (sign_extend:DI (reg:SI 0 ax [135]))) mTest.c:104 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [135])
        (nil)))
(insn 102 101 103 8 (set (reg:DI 0 ax [136])
        (reg:DI 1 dx [orig:96 D.4344 ] [96])) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 103 102 104 8 (parallel [
            (set (reg:DI 0 ax [136])
                (ashift:DI (reg:DI 0 ax [136])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:104 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 104 103 105 8 (parallel [
            (set (reg:DI 0 ax [136])
                (plus:DI (reg:DI 0 ax [136])
                    (reg:DI 1 dx [orig:96 D.4344 ] [96])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:104 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:96 D.4344 ] [96])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:96 D.4344 ] [96])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 105 104 108 8 (parallel [
            (set (reg:DI 0 ax [137])
                (ashift:DI (reg:DI 0 ax [136])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:104 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 108 105 109 8 (parallel [
            (set (reg/f:DI 0 ax [orig:98 D.4343 ] [98])
                (plus:DI (reg:DI 0 ax [orig:97 D.4344 ] [97])
                    (reg/f:DI 2 cx [orig:95 D.4343 ] [95])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:104 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:95 D.4343 ] [95])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 109 108 110 8 (set (reg/f:DI 0 ax [orig:99 D.4345 ] [99])
        (mem/f/j:DI (plus:DI (reg/f:DI 0 ax [orig:98 D.4343 ] [98])
                (const_int 32 [0x20])) [0 _47->pos+0 S8 A128])) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 110 109 111 8 (set (reg:SI 1 dx [138])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 j+0 S4 A32])) mTest.c:104 89 {*movsi_internal}
     (nil))
(insn 111 110 112 8 (set (reg:DI 1 dx [orig:100 D.4344 ] [100])
        (sign_extend:DI (reg:SI 1 dx [138]))) mTest.c:104 149 {*extendsidi2_rex64}
     (nil))
(insn 112 111 113 8 (parallel [
            (set (reg:DI 1 dx [orig:101 D.4344 ] [101])
                (ashift:DI (reg:DI 1 dx [orig:100 D.4344 ] [100])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:104 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 113 112 114 8 (parallel [
            (set (reg/f:DI 0 ax [orig:102 D.4345 ] [102])
                (plus:DI (reg/f:DI 0 ax [orig:99 D.4345 ] [99])
                    (reg:DI 1 dx [orig:101 D.4344 ] [101])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:104 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:101 D.4344 ] [101])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 114 113 115 8 (set (reg/f:DI 0 ax [orig:103 D.4346 ] [103])
        (mem/f:DI (reg/f:DI 0 ax [orig:102 D.4345 ] [102]) [0 *_51+0 S8 A64])) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 115 114 198 8 (parallel [
            (set (reg/f:DI 0 ax [orig:104 D.4346 ] [104])
                (plus:DI (reg/f:DI 0 ax [orig:103 D.4346 ] [103])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:104 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 198 115 199 8 (set (reg:DI 4 si)
        (mem:DI (reg/f:DI 0 ax [orig:104 D.4346 ] [104]) [0 *_53+0 S8 A128])) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 199 198 200 8 (set (reg:SI 5 di)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:104 D.4346 ] [104])
                (const_int 8 [0x8])) [0 *_53+8 S4 A64])) mTest.c:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:104 D.4346 ] [104])
        (nil)))
(insn 200 199 201 8 (set (reg:DI 2 cx)
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 P+16 S8 A128])) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 201 200 202 8 (set (reg:SI 3 bx)
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 P+24 S4 A64])) mTest.c:104 89 {*movsi_internal}
     (nil))
(insn 202 201 203 8 (set (reg:DI 0 ax)
        (mem/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 P+0 S8 A128])) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 203 202 119 8 (set (reg:SI 1 dx)
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 P+8 S4 A64])) mTest.c:104 89 {*movsi_internal}
     (nil))
(insn 119 203 204 8 (set (reg:DI 37 r8 [139])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 postream+0 S8 A64])) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 204 119 205 8 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [0  S8 A128])
        (reg:DI 4 si)) mTest.c:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si)
        (nil)))
(insn 205 204 206 8 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 40 [0x28])) [0  S4 A64])
        (reg:SI 5 di)) mTest.c:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil)))
(insn 206 205 207 8 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0  S8 A128])
        (reg:DI 2 cx)) mTest.c:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx)
        (nil)))
(insn 207 206 208 8 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [0  S4 A64])
        (reg:SI 3 bx)) mTest.c:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 bx)
        (nil)))
(insn 208 207 209 8 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 209 208 123 8 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx)
        (nil)))
(insn 123 209 124 8 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7f14bd83e000 *.LC14>)) mTest.c:104 87 {*movdi_internal_rex64}
     (nil))
(insn 124 123 125 8 (set (reg:DI 5 di)
        (reg:DI 37 r8 [139])) mTest.c:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [139])
        (nil)))
(insn 125 124 126 8 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:104 91 {*movqi_internal}
     (nil))
(call_insn 126 125 127 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f14bd990900 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 48 [0x30]))) mTest.c:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
                    (expr_list:XF (use (mem:XF (plus:DI (reg/f:DI 7 sp)
                                    (const_int 16 [0x10])) [0  S16 A128]))
                        (expr_list:XF (use (mem:XF (plus:DI (reg/f:DI 7 sp)
                                        (const_int 32 [0x20])) [0  S16 A128]))
                            (nil))))))))
(insn 127 126 128 8 (set (reg/f:DI 0 ax [140])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 f+0 S8 A64])) mTest.c:105 87 {*movdi_internal_rex64}
     (nil))
(insn 128 127 129 8 (set (reg/f:DI 2 cx [orig:108 D.4343 ] [108])
        (mem/f:DI (reg/f:DI 0 ax [140]) [0 *f_13(D)+0 S8 A64])) mTest.c:105 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [140])
        (nil)))
(insn 129 128 130 8 (set (reg:SI 0 ax [141])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])) mTest.c:105 89 {*movsi_internal}
     (nil))
(insn 130 129 131 8 (set (reg:DI 1 dx [orig:109 D.4344 ] [109])
        (sign_extend:DI (reg:SI 0 ax [141]))) mTest.c:105 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [141])
        (nil)))
(insn 131 130 132 8 (set (reg:DI 0 ax [142])
        (reg:DI 1 dx [orig:109 D.4344 ] [109])) mTest.c:105 87 {*movdi_internal_rex64}
     (nil))
(insn 132 131 133 8 (parallel [
            (set (reg:DI 0 ax [142])
                (ashift:DI (reg:DI 0 ax [142])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:105 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 133 132 134 8 (parallel [
            (set (reg:DI 0 ax [142])
                (plus:DI (reg:DI 0 ax [142])
                    (reg:DI 1 dx [orig:109 D.4344 ] [109])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:105 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:109 D.4344 ] [109])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:109 D.4344 ] [109])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 134 133 137 8 (parallel [
            (set (reg:DI 0 ax [143])
                (ashift:DI (reg:DI 0 ax [142])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:105 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 137 134 138 8 (parallel [
            (set (reg/f:DI 0 ax [orig:111 D.4343 ] [111])
                (plus:DI (reg:DI 0 ax [orig:110 D.4344 ] [110])
                    (reg/f:DI 2 cx [orig:108 D.4343 ] [108])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:105 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:108 D.4343 ] [108])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 138 137 139 8 (set (reg:SI 1 dx [orig:112 D.4342 ] [112])
        (mem/j:SI (reg/f:DI 0 ax [orig:111 D.4343 ] [111]) [0 _60->ID+0 S4 A128])) mTest.c:105 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:111 D.4343 ] [111])
        (nil)))
(insn 139 138 141 8 (set (reg:DI 0 ax [144])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 postream+0 S8 A64])) mTest.c:105 87 {*movdi_internal_rex64}
     (nil))
(insn 141 139 142 8 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7f14bd83e098 *.LC15>)) mTest.c:105 87 {*movdi_internal_rex64}
     (nil))
(insn 142 141 143 8 (set (reg:DI 5 di)
        (reg:DI 0 ax [144])) mTest.c:105 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [144])
        (nil)))
(insn 143 142 144 8 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:105 91 {*movqi_internal}
     (nil))
(call_insn 144 143 227 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41]  <function_decl 0x7f14bd990900 fprintf>) [0 __builtin_fprintf S1 A8])
            (const_int 0 [0]))) mTest.c:105 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(jump_insn 227 144 228 8 (set (pc)
        (label_ref 145)) -1
     (nil)
 -> 145)
;;  succ:       9
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 228 227 230)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 9, flags: (NEW, RTL, MODIFIED)
;;  pred:       4
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
(code_label 230 228 229 14 43 "" [1 uses])
(note 229 230 224 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 224 229 223 14 (set (reg:DF 8 st)
        (reg:DF 8 st)) -1
     (expr_list:REG_DEAD (reg:DF 8 st)
        (nil)))
(note 223 224 145 14 NOTE_INSN_DELETED)
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;;              14 [100.0%]  (FALLTHRU)
;;              5
;;              8
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 145 223 146 9 35 "" [3 uses])
(note 146 145 147 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 147 146 148 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:101 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       10 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU,DFS_BACK)
;;              3 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 148 147 149 10 34 "" [1 uses])
(note 149 148 151 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 151 149 152 10 (set (reg:SI 0 ax [145])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 i+0 S4 A32])) mTest.c:101 89 {*movsi_internal}
     (nil))
(insn 152 151 153 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [145])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -76 [0xffffffffffffffb4])) [0 N_f+0 S4 A32]))) mTest.c:101 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [145])
        (nil)))
(jump_insn 153 152 154 10 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) mTest.c:101 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 150)
;;  succ:       4
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 154 153 155 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 155 154 156 11 (set (reg:DI 0 ax [146])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 postream+0 S8 A64])) mTest.c:107 87 {*movdi_internal_rex64}
     (nil))
(insn 156 155 157 11 (set (reg:DI 4 si)
        (reg:DI 0 ax [146])) mTest.c:107 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [146])
        (nil)))
(insn 157 156 158 11 (set (reg:SI 5 di)
        (const_int 10 [0xa])) mTest.c:107 89 {*movsi_internal}
     (nil))
(call_insn 158 157 159 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fputc") [flags 0x41]  <function_decl 0x7f14bd994000 __builtin_fputc>) [0 __builtin_fputc S1 A8])
            (const_int 0 [0]))) mTest.c:107 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 159 158 160 11 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -60 [0xffffffffffffffc4])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -60 [0xffffffffffffffc4])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:100 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       12 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 8 [st] 9 [st(1)] 10 [st(2)] 17 [flags]
(code_label 160 159 161 12 33 "" [1 uses])
(note 161 160 162 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 162 161 163 12 (set (reg:XF 8 st)
        (float:XF (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -60 [0xffffffffffffffc4])) [0 j+0 S4 A32]))) mTest.c:100 256 {*floatsixf2_i387}
     (nil))
(insn 163 162 164 12 (set (reg:XF 8 st)
        (mem/j/c:XF (plus:DI (reg/f:DI 6 bp)
                (const_int 240 [0xf0])) [0 conf.t_r+0 S16 A128])) mTest.c:100 131 {*movxf_internal_rex64}
     (nil))
(insn 164 163 195 12 (set (reg:SI 0 ax [orig:61 D.4342 ] [61])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [0 conf.t_w+0 S4 A128])) mTest.c:100 89 {*movsi_internal}
     (nil))
(insn 195 164 196 12 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0  S4 A32])
        (reg:SI 0 ax [orig:61 D.4342 ] [61])) mTest.c:100 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:61 D.4342 ] [61])
        (nil)))
(insn 196 195 166 12 (set (reg:XF 8 st)
        (float:XF (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [0  S4 A32]))) mTest.c:100 256 {*floatsixf2_i387}
     (nil))
(insn 166 196 167 12 (set (reg:XF 9 st(1))
        (mult:XF (reg:XF 9 st(1))
            (reg:XF 8 st))) mTest.c:100 799 {*fop_xf_comm_i387}
     (expr_list:REG_DEAD (reg:XF 8 st)
        (nil)))
(insn 167 166 168 12 (set (reg:XF 8 st)
        (mem/u/c:XF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S16 A128])) mTest.c:100 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 168 167 170 12 (set (reg:XF 9 st(1))
        (minus:XF (reg:XF 9 st(1))
            (reg:XF 8 st))) mTest.c:100 800 {*fop_xf_1_i387}
     (expr_list:REG_DEAD (reg:XF 8 st)
        (nil)))
(insn 170 168 171 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:XF 8 st)
            (reg:XF 9 st(1)))) mTest.c:100 64 {*cmpiuxf_i387}
     (expr_list:REG_DEAD (reg:XF 8 st)
        (expr_list:REG_DEAD (reg:XF 9 st(1))
            (nil))))
(jump_insn 171 170 172 12 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) mTest.c:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 169)
;;  succ:       3
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 172 171 173 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 13 (set (reg:DI 0 ax [148])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 postream+0 S8 A64])) mTest.c:109 87 {*movdi_internal_rex64}
     (nil))
(insn 174 173 175 13 (set (reg:DI 5 di)
        (reg:DI 0 ax [148])) mTest.c:109 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [148])
        (nil)))
(call_insn 175 174 189 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f14bd74ad00 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) mTest.c:109 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 189 175 217 13 (const_int 0 [0]) mTest.c:110 676 {nop}
     (nil))
(note 217 189 218 13 NOTE_INSN_EPILOGUE_BEG)
(insn 218 217 219 13 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 120 [0x78])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:111 -1
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 219 218 220 13 (set (reg:DI 3 bx)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:111 -1
     (nil))
(insn/f 220 219 221 13 (set (reg/f:DI 6 bp)
        (mem:DI (post_inc:DI (reg/f:DI 7 sp)) [0  S8 A8])) mTest.c:111 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 221 220 222 13 (simple_return) mTest.c:111 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 3 [bx] 6 [bp] 7 [sp] 20 [frame]

(barrier 222 221 0)

;; Function print_nvp (print_nvp, funcdef_no=11, decl_uid=1956, cgraph_uid=11)

starting the processing of deferred insns
ending the processing of deferred insns


print_nvp

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={16d,12u} r1={12d,7u} r2={5d} r4={6d,1u} r5={9d,4u} r6={3d,31u} r7={4d,23u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={15d,4u} r18={4d} r19={4d} r20={1d,1u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} 
;;    total ref usage 316{233d,83u,0e} in 49{45 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 3 1 76 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 76 3 77 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:112 -1
     (nil))
(insn/f 77 76 78 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:112 -1
     (nil))
(insn/f 78 77 79 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:112 -1
     (nil))
(note 79 78 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 79 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 68 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:114 89 {*movsi_internal}
     (nil))
(jump_insn 68 5 69 2 (set (pc)
        (label_ref 56)) mTest.c:114 650 {jump}
     (nil)
 -> 56)
;;  succ:       10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 69 68 59)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 59 69 8 3 51 "" [1 uses])
(note 8 59 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg:SI 0 ax [71])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) mTest.c:115 89 {*movsi_internal}
     (nil))
(insn 10 9 11 3 (set (reg:SI 4 si)
        (reg:SI 0 ax [71])) mTest.c:115 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [71])
        (nil)))
(insn 11 10 12 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7f14bd84a130 *.LC17>)) mTest.c:115 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:115 91 {*movqi_internal}
     (nil))
(call_insn 13 12 14 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f14bd994f00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) mTest.c:115 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_BR_PRED (use (reg:SI 4 si))
                (nil)))))
(insn 14 13 70 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 h+0 S4 A32])
        (const_int 0 [0])) mTest.c:116 89 {*movsi_internal}
     (nil))
(jump_insn 70 14 71 3 (set (pc)
        (label_ref 34)) mTest.c:116 650 {jump}
     (nil)
 -> 34)
;;  succ:       5 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 71 70 36)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 36 71 17 4 48 "" [1 uses])
(note 17 36 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg/f:DI 0 ax [orig:60 D.4352 ] [60])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 f.nvp+0 S8 A64])) mTest.c:116 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 4 (set (reg:SI 1 dx [72])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) mTest.c:116 89 {*movsi_internal}
     (nil))
(insn 20 19 21 4 (set (reg:DI 1 dx [orig:61 D.4353 ] [61])
        (sign_extend:DI (reg:SI 1 dx [72]))) mTest.c:116 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [72])
        (nil)))
(insn 21 20 22 4 (parallel [
            (set (reg:DI 1 dx [orig:62 D.4353 ] [62])
                (ashift:DI (reg:DI 1 dx [orig:61 D.4353 ] [61])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:116 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.4353 ] [61])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 22 21 23 4 (parallel [
            (set (reg/f:DI 0 ax [orig:63 D.4352 ] [63])
                (plus:DI (reg/f:DI 0 ax [orig:60 D.4352 ] [60])
                    (reg:DI 1 dx [orig:62 D.4353 ] [62])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:116 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:62 D.4353 ] [62])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:60 D.4352 ] [60])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 23 22 24 4 (set (reg/f:DI 0 ax [orig:64 D.4354 ] [64])
        (mem/f:DI (reg/f:DI 0 ax [orig:63 D.4352 ] [63]) [0 *_9+0 S8 A64])) mTest.c:116 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:63 D.4352 ] [63])
        (nil)))
(insn 24 23 25 4 (set (reg:SI 1 dx [73])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 h+0 S4 A32])) mTest.c:116 89 {*movsi_internal}
     (nil))
(insn 25 24 26 4 (set (reg:DI 1 dx [orig:65 D.4353 ] [65])
        (sign_extend:DI (reg:SI 1 dx [73]))) mTest.c:116 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1 dx [73])
        (nil)))
(insn 26 25 27 4 (parallel [
            (set (reg:DI 1 dx [orig:66 D.4353 ] [66])
                (ashift:DI (reg:DI 1 dx [orig:65 D.4353 ] [65])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:116 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:65 D.4353 ] [65])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 27 26 72 4 (parallel [
            (set (reg/f:DI 0 ax [orig:67 D.4354 ] [67])
                (plus:DI (reg/f:DI 0 ax [orig:64 D.4354 ] [64])
                    (reg:DI 1 dx [orig:66 D.4353 ] [66])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:116 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.4353 ] [66])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:64 D.4354 ] [64])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 72 27 73 4 (set (reg:SI 1 dx)
        (mem:SI (plus:DI (reg/f:DI 0 ax [orig:67 D.4354 ] [67])
                (const_int 8 [0x8])) [0 *_13+8 S4 A64])) mTest.c:116 89 {*movsi_internal}
     (nil))
(insn 73 72 74 4 (set (reg:DI 0 ax)
        (mem:DI (reg/f:DI 0 ax [orig:67 D.4354 ] [67]) [0 *_13+0 S8 A128])) mTest.c:116 87 {*movdi_internal_rex64}
     (nil))
(insn 74 73 75 4 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A128])
        (reg:DI 0 ax)) mTest.c:116 87 {*movdi_internal_rex64}
     (nil))
(insn 75 74 30 4 (set (mem:SI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0  S4 A64])
        (reg:SI 1 dx)) mTest.c:116 89 {*movsi_internal}
     (nil))
(insn 30 75 31 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7f14bd84a1c8 *.LC18>)) mTest.c:116 87 {*movdi_internal_rex64}
     (nil))
(insn 31 30 32 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) mTest.c:116 91 {*movqi_internal}
     (nil))
(call_insn 32 31 33 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f14bd994f00 printf>) [0 __builtin_printf S1 A8])
            (const_int 16 [0x10]))) mTest.c:116 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:XF (use (mem:XF (reg/f:DI 7 sp) [0  S16 A128]))
                (nil)))))
(insn 33 32 34 4 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 h+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 h+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:116 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       5 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU,DFS_BACK)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 34 33 35 5 47 "" [1 uses])
(note 35 34 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 37 35 38 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 h+0 S4 A32])
            (const_int 3 [0x3]))) mTest.c:116 7 {*cmpsi_1}
     (nil))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) mTest.c:116 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 36)
;;  succ:       4
;;              6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 6 (set (reg:SI 0 ax [orig:69 D.4351 ] [69])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 128 [0x80])) [0 f.bound+0 S4 A128])) mTest.c:117 89 {*movsi_internal}
     (nil))
(insn 41 40 42 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:69 D.4351 ] [69])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32]))) mTest.c:117 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:69 D.4351 ] [69])
        (nil)))
(jump_insn 42 41 43 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) mTest.c:117 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 47)
;;  succ:       8
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 7 (set (reg:SI 0 ax [orig:70 D.4351 ] [70])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 132 [0x84])) [0 f.bound+4 S4 A32])) mTest.c:117 89 {*movsi_internal}
     (nil))
(insn 45 44 46 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:70 D.4351 ] [70])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32]))) mTest.c:117 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:70 D.4351 ] [70])
        (nil)))
(jump_insn 46 45 47 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) mTest.c:117 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 51)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;;              7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 47 46 48 8 49 "" [1 uses])
(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 8 (set (reg:SI 5 di)
        (const_int 49 [0x31])) mTest.c:117 89 {*movsi_internal}
     (nil))
(call_insn 50 49 51 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7f14bd996200 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) mTest.c:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;;              8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(code_label 51 50 52 9 50 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg:SI 5 di)
        (const_int 10 [0xa])) mTest.c:118 89 {*movsi_internal}
     (nil))
(call_insn 54 53 55 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7f14bd996200 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) mTest.c:118 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
(insn 55 54 56 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:114 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       10 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 56 55 57 10 46 "" [1 uses])
(note 57 56 58 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 60 10 (set (reg:SI 0 ax [orig:59 D.4351 ] [59])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 20 [0x14])) [0 f.n_nvp+0 S4 A32])) mTest.c:114 89 {*movsi_internal}
     (nil))
(insn 60 58 61 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.4351 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32]))) mTest.c:114 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.4351 ] [59])
        (nil)))
(jump_insn 61 60 62 10 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) mTest.c:114 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 59)
;;  succ:       3
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 62 61 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 67 62 80 11 (const_int 0 [0]) mTest.c:120 676 {nop}
     (nil))
(note 80 67 81 11 NOTE_INSN_EPILOGUE_BEG)
(insn/f 81 80 82 11 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:121 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 82 81 83 11 (simple_return) mTest.c:121 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 83 82 0)

;; Function cheak_inside_pos (cheak_inside_pos, funcdef_no=12, decl_uid=1960, cgraph_uid=12)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 17 count 23 (  1.8)

Basic block 2
Input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 11
Input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 12
Input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 3
Input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 9
Input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 10
Input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 4
Input stack: empty
  insn 32 input stack: empty
  insn 103 input stack: [ 8 ]
  insn 34 input stack: [ 8 9 ]
Expected live registers [ 8 ]
Output stack: [ 8 ]

Basic block 5
Input stack: [ 8 ]
  insn 102 input stack: [ 8 ]
  insn 37 input stack: [ 8 9 ]
Expected live registers [ ]
Output stack: empty

Basic block 6
Input stack: empty
  insn 64 input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 7
Input stack: empty
  insn 70 input stack: empty
Expected live registers [ ]
Output stack: empty

Basic block 8
Input stack: empty
Expected live registers [ ]
Output stack: empty
Edge 2->11: no changes needed
Edge 3->9: no changes needed
Edge 4->8: correcting stack to empty
Edge 4->5: no changes needed
Edge 5->6: no changes needed
Edge 5->8: no changes needed
Edge 6->7: no changes needed
Edge 6->8: no changes needed
Edge 7->8: no changes needed
Edge 8->9: no changes needed
Edge 9->4: no changes needed
Edge 9->10: no changes needed
Edge 10->11: no changes needed
Edge 11->3: no changes needed
Edge 11->12: no changes needed
Edge 12->1: no changes needed
scanning new insn with uid = 114.
changing bb of uid 116
  unscanned insn
verify found no changes in insn with uid = 35.
Edge 4->8 redirected to 13
scanning new insn with uid = 113.

starting the processing of deferred insns
ending the processing of deferred insns


cheak_inside_pos

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 8[st] 9[st(1)] 17[flags]
;;  ref usage 	r0={26d,24u} r1={14d,13u,4e} r2={4d,1u} r4={5d,3u} r5={5d,3u} r6={3d,36u} r7={4d,20u} r8={4d,3u} r9={4d,2u} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={23d,5u} r18={2d} r19={2d} r20={1d,1u,2e} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} 
;;    total ref usage 292{175d,111u,6e} in 70{68 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 6 [bp] 7 [sp] 17 [flags]
(note 5 1 104 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 104 5 105 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) mTest.c:123 -1
     (nil))
(insn/f 105 104 106 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) mTest.c:123 -1
     (nil))
(insn/f 106 105 107 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:123 -1
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 107 106 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 107 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 f+0 S8 A64])
        (reg:DI 5 di [ f ])) mTest.c:123 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ f ])
        (nil)))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 n_f+0 S4 A32])
        (reg:SI 4 si [ n_f ])) mTest.c:123 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ n_f ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 98 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (const_int 0 [0])) mTest.c:125 89 {*movsi_internal}
     (nil))
(jump_insn 98 7 99 2 (set (pc)
        (label_ref 82)) mTest.c:125 650 {jump}
     (nil)
 -> 82)
;;  succ:       11 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 99 98 84)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 84 99 10 3 59 "" [1 uses])
(note 10 84 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 100 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) mTest.c:125 89 {*movsi_internal}
     (nil))
(jump_insn 100 11 101 3 (set (pc)
        (label_ref 74)) mTest.c:125 650 {jump}
     (nil)
 -> 74)
;;  succ:       9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 101 100 77)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 8 [st] 9 [st(1)] 17 [flags]
(code_label 77 101 14 4 58 "" [1 uses])
(note 14 77 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (reg:SI 0 ax [81])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) mTest.c:125 89 {*movsi_internal}
     (nil))
(insn 16 15 17 4 (set (reg:DI 1 dx [orig:60 D.4359 ] [60])
        (sign_extend:DI (reg:SI 0 ax [81]))) mTest.c:125 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [81])
        (nil)))
(insn 17 16 18 4 (set (reg:DI 0 ax [82])
        (reg:DI 1 dx [orig:60 D.4359 ] [60])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 4 (parallel [
            (set (reg:DI 0 ax [82])
                (ashift:DI (reg:DI 0 ax [82])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 19 18 20 4 (parallel [
            (set (reg:DI 0 ax [82])
                (plus:DI (reg:DI 0 ax [82])
                    (reg:DI 1 dx [orig:60 D.4359 ] [60])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 D.4359 ] [60])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:60 D.4359 ] [60])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 20 19 22 4 (parallel [
            (set (reg:DI 0 ax [83])
                (ashift:DI (reg:DI 0 ax [82])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 20 23 4 (set (reg:DI 1 dx [orig:61 D.4359 ] [61])
        (reg:DI 0 ax [82])) mTest.c:125 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [82])
        (nil)))
(insn 23 22 24 4 (set (reg/f:DI 0 ax [84])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 f+0 S8 A64])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 24 23 25 4 (parallel [
            (set (reg/f:DI 0 ax [orig:62 D.4360 ] [62])
                (plus:DI (reg/f:DI 0 ax [84])
                    (reg:DI 1 dx [orig:61 D.4359 ] [61])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.4359 ] [61])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 f+0 S8 A64])
                    (reg:DI 1 dx [orig:61 D.4359 ] [61]))
                (nil)))))
(insn 25 24 26 4 (set (reg/f:DI 0 ax [orig:63 D.4361 ] [63])
        (mem/f/j:DI (plus:DI (reg/f:DI 0 ax [orig:62 D.4360 ] [62])
                (const_int 32 [0x20])) [0 _10->pos+0 S8 A128])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 26 25 27 4 (set (reg:SI 1 dx [85])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) mTest.c:125 89 {*movsi_internal}
     (nil))
(insn 27 26 28 4 (set (reg:DI 1 dx [orig:64 D.4359 ] [64])
        (sign_extend:DI (reg:SI 1 dx [85]))) mTest.c:125 149 {*extendsidi2_rex64}
     (nil))
(insn 28 27 29 4 (parallel [
            (set (reg:DI 1 dx [orig:65 D.4359 ] [65])
                (ashift:DI (reg:DI 1 dx [orig:64 D.4359 ] [64])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 29 28 30 4 (parallel [
            (set (reg/f:DI 0 ax [orig:66 D.4361 ] [66])
                (plus:DI (reg/f:DI 0 ax [orig:63 D.4361 ] [63])
                    (reg:DI 1 dx [orig:65 D.4359 ] [65])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:65 D.4359 ] [65])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 30 29 31 4 (set (reg/f:DI 0 ax [orig:67 D.4362 ] [67])
        (mem/f:DI (reg/f:DI 0 ax [orig:66 D.4361 ] [66]) [0 *_14+0 S8 A64])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 31 30 32 4 (parallel [
            (set (reg/f:DI 0 ax [orig:68 D.4362 ] [68])
                (plus:DI (reg/f:DI 0 ax [orig:67 D.4362 ] [67])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 32 31 103 4 (set (reg:XF 8 st)
        (mem:XF (reg/f:DI 0 ax [orig:68 D.4362 ] [68]) [0 *_16+0 S16 A128])) mTest.c:125 131 {*movxf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:68 D.4362 ] [68])
        (nil)))
(insn 103 32 34 4 (set (reg:XF 8 st)
        (const_double:XF 0.0 [0x0.0p+0])) mTest.c:125 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 0.0 [0x0.0p+0])
        (nil)))
(insn 34 103 35 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:XF 8 st)
            (reg:XF 9 st(1)))) mTest.c:125 -1
     (expr_list:REG_DEAD (reg:XF 8 st)
        (nil)))
(jump_insn 35 34 93 4 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 117)
            (pc))) mTest.c:125 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 117)
;;  succ:       13
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 8 [st] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 8 [st] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 8 [st]
;; lr  def 	 9 [st(1)] 17 [flags]
(note 93 35 102 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 102 93 37 5 (set (reg:XF 8 st)
        (const_double:XF 0.0 [0x0.0p+0])) mTest.c:125 131 {*movxf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:XF 0.0 [0x0.0p+0])
        (nil)))
(insn 37 102 38 5 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:XF 8 st)
            (reg:XF 9 st(1)))) mTest.c:125 -1
     (expr_list:REG_DEAD (reg:XF 8 st)
        (expr_list:REG_DEAD (reg:XF 9 st(1))
            (nil))))
(jump_insn 38 37 42 5 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 71)
            (pc))) mTest.c:125 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (nil))
 -> 71)
;;  succ:       6 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 42 38 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 6 (set (reg:SI 4 si [orig:70 D.4358 ] [70])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 conf.Nbound+0 S4 A128])) mTest.c:125 89 {*movsi_internal}
     (nil))
(insn 44 43 45 6 (set (reg/f:DI 2 cx [orig:71 D.4361 ] [71])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 conf.bound+0 S8 A64])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 45 44 46 6 (set (reg:SI 0 ax [88])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) mTest.c:125 89 {*movsi_internal}
     (nil))
(insn 46 45 47 6 (set (reg:DI 1 dx [orig:72 D.4359 ] [72])
        (sign_extend:DI (reg:SI 0 ax [88]))) mTest.c:125 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [88])
        (nil)))
(insn 47 46 48 6 (set (reg:DI 0 ax [89])
        (reg:DI 1 dx [orig:72 D.4359 ] [72])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 48 47 49 6 (parallel [
            (set (reg:DI 0 ax [89])
                (ashift:DI (reg:DI 0 ax [89])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 49 48 50 6 (parallel [
            (set (reg:DI 0 ax [89])
                (plus:DI (reg:DI 0 ax [89])
                    (reg:DI 1 dx [orig:72 D.4359 ] [72])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:72 D.4359 ] [72])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:72 D.4359 ] [72])
                    (const_int 5 [0x5]))
                (nil)))))
(insn 50 49 52 6 (parallel [
            (set (reg:DI 0 ax [90])
                (ashift:DI (reg:DI 0 ax [89])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 52 50 53 6 (set (reg:DI 1 dx [orig:73 D.4359 ] [73])
        (reg:DI 0 ax [89])) mTest.c:125 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [89])
        (nil)))
(insn 53 52 54 6 (set (reg/f:DI 0 ax [91])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 f+0 S8 A64])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 6 (parallel [
            (set (reg/f:DI 0 ax [orig:74 D.4360 ] [74])
                (plus:DI (reg/f:DI 0 ax [91])
                    (reg:DI 1 dx [orig:73 D.4359 ] [73])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:73 D.4359 ] [73])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 f+0 S8 A64])
                    (reg:DI 1 dx [orig:73 D.4359 ] [73]))
                (nil)))))
(insn 55 54 56 6 (set (reg/f:DI 0 ax [orig:75 D.4361 ] [75])
        (mem/f/j:DI (plus:DI (reg/f:DI 0 ax [orig:74 D.4360 ] [74])
                (const_int 32 [0x20])) [0 _22->pos+0 S8 A128])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 57 6 (set (reg:SI 1 dx [92])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) mTest.c:125 89 {*movsi_internal}
     (nil))
(insn 57 56 58 6 (set (reg:DI 1 dx [orig:76 D.4359 ] [76])
        (sign_extend:DI (reg:SI 1 dx [92]))) mTest.c:125 149 {*extendsidi2_rex64}
     (nil))
(insn 58 57 59 6 (parallel [
            (set (reg:DI 1 dx [orig:77 D.4359 ] [77])
                (ashift:DI (reg:DI 1 dx [orig:76 D.4359 ] [76])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 59 58 60 6 (parallel [
            (set (reg/f:DI 0 ax [orig:78 D.4361 ] [78])
                (plus:DI (reg/f:DI 0 ax [orig:75 D.4361 ] [75])
                    (reg:DI 1 dx [orig:77 D.4359 ] [77])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:77 D.4359 ] [77])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 60 59 61 6 (set (reg/f:DI 0 ax [orig:79 D.4362 ] [79])
        (mem/f:DI (reg/f:DI 0 ax [orig:78 D.4361 ] [78]) [0 *_26+0 S8 A64])) mTest.c:125 87 {*movdi_internal_rex64}
     (nil))
(insn 61 60 62 6 (set (reg:SI 1 dx)
        (reg:SI 4 si [orig:70 D.4358 ] [70])) mTest.c:125 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [orig:70 D.4358 ] [70])
        (nil)))
(insn 62 61 63 6 (set (reg:DI 4 si)
        (reg/f:DI 2 cx [orig:71 D.4361 ] [71])) mTest.c:125 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:71 D.4361 ] [71])
        (nil)))
(insn 63 62 64 6 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:79 D.4362 ] [79])) mTest.c:125 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:79 D.4362 ] [79])
        (nil)))
(call_insn 64 63 66 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("point_in_polygon") [flags 0x41]  <function_decl 0x7f14bda42700 point_in_polygon>) [0 point_in_polygon S1 A8])
            (const_int 0 [0]))) mTest.c:125 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 66 64 67 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:80 D.4358 ] [80])
            (const_int 1 [0x1]))) mTest.c:125 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:80 D.4358 ] [80])
        (nil)))
(jump_insn 67 66 68 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) mTest.c:125 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 71)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 68 67 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7f14bd851098 *.LC20>)) mTest.c:126 87 {*movdi_internal_rex64}
     (nil))
(call_insn 70 69 114 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f14bd996600 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) mTest.c:126 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 114 70 115 7 (set (pc)
        (label_ref 71)) -1
     (nil)
 -> 71)
;;  succ:       8
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 115 114 117)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 8, flags: (NEW, RTL, MODIFIED)
;;  pred:       4
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	
;; lr  use 	
;; lr  def 	
(code_label 117 115 116 13 62 "" [1 uses])
(note 116 117 113 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 113 116 112 13 (set (reg:DF 8 st)
        (reg:DF 8 st)) -1
     (expr_list:REG_DEAD (reg:DF 8 st)
        (nil)))
(note 112 113 71 13 NOTE_INSN_DELETED)
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              6
;;              13 [100.0%]  (FALLTHRU)
;;              7
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 71 112 72 8 56 "" [3 uses])
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       9 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU,DFS_BACK)
;;              3 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 74 73 75 9 55 "" [1 uses])
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 78 9 (set (reg:SI 0 ax [orig:59 D.4358 ] [59])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [0 conf.t_w+0 S4 A128])) mTest.c:125 89 {*movsi_internal}
     (nil))
(insn 78 76 79 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:59 D.4358 ] [59])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32]))) mTest.c:125 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.4358 ] [59])
        (nil)))
(jump_insn 79 78 80 9 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) mTest.c:125 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 77)
;;  succ:       4
;;              10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 10 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mTest.c:125 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       11 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 82 81 83 11 54 "" [1 uses])
(note 83 82 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 85 83 86 11 (set (reg:SI 0 ax [93])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) mTest.c:125 89 {*movsi_internal}
     (nil))
(insn 86 85 87 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [93])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 n_f+0 S4 A32]))) mTest.c:125 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [93])
        (nil)))
(jump_insn 87 86 88 11 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) mTest.c:125 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 84)
;;  succ:       3
;;              12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 6 [bp] 7 [sp]
(note 88 87 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 97 88 108 12 (const_int 0 [0]) mTest.c:128 676 {nop}
     (nil))
(note 108 97 109 12 NOTE_INSN_EPILOGUE_BEG)
(insn/f 109 108 110 12 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) mTest.c:129 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 110 109 111 12 (simple_return) mTest.c:129 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 111 110 0)
