Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jul 25 23:59:23 2017
| Host         : DESKTOP-9I7G7R0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nehcpu_sopc_control_sets_placed.rpt
| Design       : nehcpu_sopc
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   117 |
| Unused register locations in slices containing registers |   209 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           29 |
| No           | No                    | Yes                    |              43 |           14 |
| No           | Yes                   | No                     |             496 |          204 |
| Yes          | No                    | No                     |            1110 |          618 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |            2192 |          973 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                            Enable Signal                                                           |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  vga_clk_o_OBUF_BUFG                                   | uart_controller0/rxd/tickgen/OversamplingTick                                                                                      | rstn_IBUF_BUFG                                                                                                                            |                1 |              1 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  vga_clk_o_OBUF_BUFG                                   | flash_top0/flash_we_i_2_n_8                                                                                                        | wb_conmax_top0/s1/msel/arb0/waitstate_reg[0]_0                                                                                            |                1 |              1 |
|  nehcpu0/mem_wb0/cause_o_reg[3]_1[0]                   |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |                1 |              2 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
| ~rstn_IBUF_BUFG                                        |                                                                                                                                    |                                                                                                                                           |                3 |              3 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  vga_clk_o_OBUF_BUFG                                   | uart_controller0/txd/__0/i__n_8                                                                                                    |                                                                                                                                           |                2 |              4 |
|  nehcpu0/mmu0/inst_vir2phy/hit_index_reg[3]_i_2_n_8    |                                                                                                                                    |                                                                                                                                           |                2 |              4 |
|  nehcpu0/mmu0/data_vir2phy/hit_index_reg[3]_i_2__0_n_8 |                                                                                                                                    |                                                                                                                                           |                1 |              4 |
|  vga_clk_o_OBUF_BUFG                                   | uart_controller0/rxd/__0/i__n_8                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |                2 |              4 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/index_o_reg[3][0]                                                                                                  | rstn_IBUF_BUFG                                                                                                                            |                1 |              4 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  vga_clk_o_OBUF_BUFG                                   | flash_top0/waitstate[3]_i_1__0_n_8                                                                                                 | wb_conmax_top0/s1/msel/arb0/waitstate_reg[0]_0                                                                                            |                1 |              4 |
|  vga_clk_o_OBUF_BUFG                                   | vga_slave0/waitstate[3]_i_2_n_8                                                                                                    | wb_conmax_top0/s4/msel/arb0/waitstate_reg[3]_0                                                                                            |                1 |              4 |
|  nehcpu0/id_ex0/mem_wdata_reg[30][0]                   |                                                                                                                                    |                                                                                                                                           |                3 |              5 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/ex_mem0/cause_o_reg[2]_0                                                                                                   | rstn_IBUF_BUFG                                                                                                                            |                4 |              5 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | wb_conmax_top0/s0/msel/arb0/ram_we_reg_0                                                                                                  |                4 |              6 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | wb_conmax_top0/s3/msel/arb0/UART_DAT_O_reg[2]                                                                                             |                2 |              6 |
|  vga_clk_o_OBUF_BUFG                                   | uart_controller0/rxd/tickgen/E[0]                                                                                                  | rstn_IBUF_BUFG                                                                                                                            |                2 |              8 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/entryhi_o_reg[7][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |                3 |              8 |
|  vga_clk_o_OBUF_BUFG                                   | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |              8 |
|  vga_clk_o_OBUF_BUFG                                   | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                           |                1 |              8 |
|  vga_clk_o_OBUF_BUFG                                   | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[3][0] | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | uart_controller0/txd_data[7]_i_1_n_8                                                                                                      |                2 |              8 |
|  vga_clk_o_OBUF_BUFG                                   | uart_controller0/txd/tickgen/E[0]                                                                                                  |                                                                                                                                           |                2 |              8 |
|  vga_clk_o_OBUF_BUFG                                   | vga_slave0/wb_data_o[8]_i_2_n_8                                                                                                    | wb_conmax_top0/s4/msel/arb0/wb_data_o_reg[0][0]                                                                                           |                2 |              9 |
|  vga_clk_o_OBUF_BUFG                                   | wb_conmax_top0/s4/msel/arb0/vga_in_data                                                                                            |                                                                                                                                           |                2 |              9 |
|  vga_clk_o_OBUF_BUFG                                   | vga_slave0/offset_we_i                                                                                                             | rstn_IBUF_BUFG                                                                                                                            |                2 |              9 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | vga_slave0/vdata                                                                                                                          |                3 |             11 |
|  vga_clk_o_OBUF_BUFG                                   | vga_slave0/vdata                                                                                                                   | vga_slave0/vdata[11]_i_1_n_8                                                                                                              |                3 |             11 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/status_o_reg[2]                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |                4 |             13 |
|  vga_clk_o_OBUF_BUFG                                   | flash_top0/wb_dat_o[15]_i_2_n_8                                                                                                    | wb_conmax_top0/s1/msel/arb0/wb_dat_o_reg[15][0]                                                                                           |                6 |             16 |
|  vga_clk_o_OBUF_BUFG                                   | wb_conmax_top0/s4/msel/arb0/offset_i                                                                                               |                                                                                                                                           |                4 |             18 |
|  vga_clk_o_OBUF_BUFG                                   | vga_slave0/vga_addr[17]_i_1_n_8                                                                                                    |                                                                                                                                           |                5 |             18 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/ebase_o_reg[29][0]                                                                                                 | rstn_IBUF_BUFG                                                                                                                            |               10 |             18 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | uart_controller0/txd/tickgen/SR[0]                                                                                                        |                5 |             18 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/ex_mem0/entryhi_o_reg[13][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |                9 |             19 |
|  vga_clk_o_OBUF_BUFG                                   | wb_conmax_top0/s1/msel/arb0/E[0]                                                                                                   |                                                                                                                                           |               10 |             21 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/entrylo0_o_reg[0][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |               11 |             23 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/entrylo1_o_reg[0][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |                9 |             23 |
| ~nehcpu0/id_ex0/reg2_o_reg[31]_i_7_n_8                 |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               11 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[10][31][0]                                                                                                |                                                                                                                                           |               17 |             32 |
|  n_1_594_BUFG                                          |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               13 |             32 |
|  n_2_4392_BUFG                                         |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               12 |             32 |
|  n_3_4811_BUFG                                         |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               21 |             32 |
|  n_4_454_BUFG                                          |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               12 |             32 |
|  n_5_1204_BUFG                                         |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               15 |             32 |
|  n_6_5501_BUFG                                         |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               13 |             32 |
|  n_7_2143_BUFG                                         |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               11 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/compare_o_reg[31][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |                7 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | sram_top0/wb_data_o[31]_i_2_n_8                                                                                                    | wb_conmax_top0/s0/msel/arb0/SR[0]                                                                                                         |               22 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | sram_top0/data_to_write[31]_i_1_n_8                                                                                                |                                                                                                                                           |               29 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/ex_mem0/pc_reg[31]_1[0]                                                                                                    | nehcpu0/pc_reg0/pc[31]_i_1_n_8                                                                                                            |               11 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/epc_o_reg[31][0]                                                                                                   | rstn_IBUF_BUFG                                                                                                                            |               31 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/id_ex0/E[0]                                                                                                                | nehcpu0/if_id0/id_inst_n_8                                                                                                                |               10 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[1][31][0]                                                                                                 |                                                                                                                                           |               14 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/badvaddr_o_reg[31][0]                                                                                              | rstn_IBUF_BUFG                                                                                                                            |               22 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[22][31][0]                                                                                                |                                                                                                                                           |               19 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[23][31][0]                                                                                                |                                                                                                                                           |               23 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[24][31]_0[0]                                                                                              |                                                                                                                                           |               17 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[25][31][0]                                                                                                |                                                                                                                                           |               18 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[26][31][0]                                                                                                |                                                                                                                                           |               16 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[27][31][0]                                                                                                |                                                                                                                                           |               20 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[28][31][0]                                                                                                |                                                                                                                                           |               15 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[29][31][0]                                                                                                |                                                                                                                                           |               20 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[2][31][0]                                                                                                 |                                                                                                                                           |               19 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[30][31]_0[0]                                                                                              |                                                                                                                                           |               16 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[31][31][0]                                                                                                |                                                                                                                                           |               25 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[3][31][0]                                                                                                 |                                                                                                                                           |               20 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[4][31][0]                                                                                                 |                                                                                                                                           |               15 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[5][31][0]                                                                                                 |                                                                                                                                           |               17 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[6][31][0]                                                                                                 |                                                                                                                                           |               16 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[7][31][0]                                                                                                 |                                                                                                                                           |               23 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[8][31][0]                                                                                                 |                                                                                                                                           |               21 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[9][31][0]                                                                                                 |                                                                                                                                           |               23 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/dwishbone_bus/rd_buf[31]_i_1__0_n_8                                                                                        | rstn_IBUF_BUFG                                                                                                                            |               14 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[15][31][0]                                                                                                |                                                                                                                                           |               18 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[20][31][0]                                                                                                |                                                                                                                                           |               19 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[19][31][0]                                                                                                |                                                                                                                                           |               19 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[18][31][0]                                                                                                |                                                                                                                                           |               16 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[17][31][0]                                                                                                |                                                                                                                                           |               12 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[16][31][0]                                                                                                |                                                                                                                                           |               18 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[14][31][0]                                                                                                |                                                                                                                                           |               19 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[13][31][0]                                                                                                |                                                                                                                                           |               18 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[12][31][0]                                                                                                |                                                                                                                                           |               17 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[21][31][0]                                                                                                |                                                                                                                                           |               17 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/regs_reg[11][31][0]                                                                                                |                                                                                                                                           |               16 |             32 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/id_ex0/E[0]                                                                                                                | nehcpu0/ex_mem0/SR[0]                                                                                                                     |               12 |             33 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    |                                                                                                                                           |               20 |             54 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/iwishbone_bus/wishbone_addr_o[30]_i_1__0_n_8                                                                               | rstn_IBUF_BUFG                                                                                                                            |               30 |             60 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/E[0]                                                                                                                  | rstn_IBUF_BUFG                                                                                                                            |               27 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[0][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               22 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[10][0][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |               23 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[11][0][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |               24 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[12][0][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |               25 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[13][0][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |               25 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[14][0][0]                                                                                               | rstn_IBUF_BUFG                                                                                                                            |               32 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[1][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               33 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[4][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               29 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[2][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               23 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[3][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               31 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[5][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               31 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[6][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               29 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[7][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               34 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[8][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               31 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem0/tlb_entry_reg[9][0][0]                                                                                                | rstn_IBUF_BUFG                                                                                                                            |               37 |             63 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/mem_wb0/hi_o_reg[31][0]                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               26 |             64 |
|  n_0_1418_BUFG                                         |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               27 |             64 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/dwishbone_bus/wishbone_addr_o[30]_i_1_n_8                                                                                  | rstn_IBUF_BUFG                                                                                                                            |               16 |             64 |
|                                                        |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               32 |             69 |
|  vga_clk_o_OBUF_BUFG                                   |                                                                                                                                    | rstn_IBUF_BUFG                                                                                                                            |               27 |             76 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/dwishbone_bus/E[0]                                                                                                         | nehcpu0/dwishbone_bus/wb_cp0_reg_data_reg[0]                                                                                              |               56 |            141 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/id_ex0/E[0]                                                                                                                | nehcpu0/id_ex0/ex_aluop[7]_i_1_n_8                                                                                                        |               60 |            166 |
|  vga_clk_o_OBUF_BUFG                                   | nehcpu0/dwishbone_bus/E[0]                                                                                                         | nehcpu0/ex_mem0/SR[0]                                                                                                                     |              128 |            252 |
+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 3      |                     3 |
| 4      |                     8 |
| 5      |                     2 |
| 6      |                     2 |
| 8      |                     7 |
| 9      |                     3 |
| 10     |                     1 |
| 11     |                     2 |
| 13     |                     1 |
| 16+    |                    83 |
+--------+-----------------------+


