<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_uralreg.h source code [netbsd/sys/dev/usb/if_uralreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ural_rx_desc,ural_tx_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/if_uralreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='if_uralreg.h.html'>if_uralreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_uralreg.h,v 1.4 2016/04/23 10:15:31 skrll Exp $ */</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_ralreg.h,v 1.5 2005/04/01 13:13:43 damien Exp $  */</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2005</i></td></tr>
<tr><th id="6">6</th><td><i> *	Damien Bergamini &lt;damien.bergamini@free.fr&gt;</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="9">9</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="10">10</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="13">13</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="15">15</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="16">16</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="17">17</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/RAL_RX_DESC_SIZE" data-ref="_M/RAL_RX_DESC_SIZE">RAL_RX_DESC_SIZE</dfn>	(sizeof(struct ural_rx_desc))</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_DESC_SIZE" data-ref="_M/RAL_TX_DESC_SIZE">RAL_TX_DESC_SIZE</dfn>	(sizeof(struct ural_tx_desc))</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/RAL_CONFIG_NO" data-ref="_M/RAL_CONFIG_NO">RAL_CONFIG_NO</dfn>	1</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/RAL_IFACE_INDEX" data-ref="_M/RAL_IFACE_INDEX">RAL_IFACE_INDEX</dfn> 0</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/RAL_VENDOR_REQUEST" data-ref="_M/RAL_VENDOR_REQUEST">RAL_VENDOR_REQUEST</dfn>	0x01</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/RAL_WRITE_MAC" data-ref="_M/RAL_WRITE_MAC">RAL_WRITE_MAC</dfn>		0x02</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/RAL_READ_MAC" data-ref="_M/RAL_READ_MAC">RAL_READ_MAC</dfn>		0x03</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/RAL_WRITE_MULTI_MAC" data-ref="_M/RAL_WRITE_MULTI_MAC">RAL_WRITE_MULTI_MAC</dfn>	0x06</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/RAL_READ_MULTI_MAC" data-ref="_M/RAL_READ_MULTI_MAC">RAL_READ_MULTI_MAC</dfn>	0x07</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/RAL_READ_EEPROM" data-ref="_M/RAL_READ_EEPROM">RAL_READ_EEPROM</dfn>		0x09</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * MAC registers.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR0" data-ref="_M/RAL_MAC_CSR0">RAL_MAC_CSR0</dfn>	0x0400	/* ASIC Version */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR1" data-ref="_M/RAL_MAC_CSR1">RAL_MAC_CSR1</dfn>	0x0402	/* System control */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR2" data-ref="_M/RAL_MAC_CSR2">RAL_MAC_CSR2</dfn>	0x0404	/* MAC addr0 */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR3" data-ref="_M/RAL_MAC_CSR3">RAL_MAC_CSR3</dfn>	0x0406	/* MAC addr1 */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR4" data-ref="_M/RAL_MAC_CSR4">RAL_MAC_CSR4</dfn>	0x0408	/* MAC addr2 */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR5" data-ref="_M/RAL_MAC_CSR5">RAL_MAC_CSR5</dfn>	0x040a	/* BSSID0 */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR6" data-ref="_M/RAL_MAC_CSR6">RAL_MAC_CSR6</dfn>	0x040c	/* BSSID1 */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR7" data-ref="_M/RAL_MAC_CSR7">RAL_MAC_CSR7</dfn>	0x040e	/* BSSID2 */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR8" data-ref="_M/RAL_MAC_CSR8">RAL_MAC_CSR8</dfn>	0x0410	/* Max frame length */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR9" data-ref="_M/RAL_MAC_CSR9">RAL_MAC_CSR9</dfn>	0x0412	/* Timer control */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR10" data-ref="_M/RAL_MAC_CSR10">RAL_MAC_CSR10</dfn>	0x0414	/* Slot time */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR11" data-ref="_M/RAL_MAC_CSR11">RAL_MAC_CSR11</dfn>	0x0416	/* IFS */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR12" data-ref="_M/RAL_MAC_CSR12">RAL_MAC_CSR12</dfn>	0x0418	/* EIFS */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR13" data-ref="_M/RAL_MAC_CSR13">RAL_MAC_CSR13</dfn>	0x041a	/* Power mode0 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR14" data-ref="_M/RAL_MAC_CSR14">RAL_MAC_CSR14</dfn>	0x041c	/* Power mode1 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR15" data-ref="_M/RAL_MAC_CSR15">RAL_MAC_CSR15</dfn>	0x041e	/* Power saving transition0 */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR16" data-ref="_M/RAL_MAC_CSR16">RAL_MAC_CSR16</dfn>	0x0420	/* Power saving transition1 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR17" data-ref="_M/RAL_MAC_CSR17">RAL_MAC_CSR17</dfn>	0x0422	/* Power state control */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR18" data-ref="_M/RAL_MAC_CSR18">RAL_MAC_CSR18</dfn>	0x0424	/* Auto wake-up control */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR19" data-ref="_M/RAL_MAC_CSR19">RAL_MAC_CSR19</dfn>	0x0426	/* GPIO control */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR20" data-ref="_M/RAL_MAC_CSR20">RAL_MAC_CSR20</dfn>	0x0428	/* LED control0 */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/RAL_MAC_CSR22" data-ref="_M/RAL_MAC_CSR22">RAL_MAC_CSR22</dfn>	0x042c	/* XXX not documented */</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/*</i></td></tr>
<tr><th id="61">61</th><td><i> * Tx/Rx Registers.</i></td></tr>
<tr><th id="62">62</th><td><i> */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR0" data-ref="_M/RAL_TXRX_CSR0">RAL_TXRX_CSR0</dfn>	0x0440	/* Security control */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR2" data-ref="_M/RAL_TXRX_CSR2">RAL_TXRX_CSR2</dfn>	0x0444	/* Rx control */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR5" data-ref="_M/RAL_TXRX_CSR5">RAL_TXRX_CSR5</dfn>	0x044a	/* CCK Tx BBP ID0 */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR6" data-ref="_M/RAL_TXRX_CSR6">RAL_TXRX_CSR6</dfn>	0x044c	/* CCK Tx BBP ID1 */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR7" data-ref="_M/RAL_TXRX_CSR7">RAL_TXRX_CSR7</dfn>	0x044e	/* OFDM Tx BBP ID0 */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR8" data-ref="_M/RAL_TXRX_CSR8">RAL_TXRX_CSR8</dfn>	0x0450	/* OFDM Tx BBP ID1 */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR10" data-ref="_M/RAL_TXRX_CSR10">RAL_TXRX_CSR10</dfn>	0x0454	/* Auto responder control */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR11" data-ref="_M/RAL_TXRX_CSR11">RAL_TXRX_CSR11</dfn>	0x0456	/* Auto responder basic rate */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR18" data-ref="_M/RAL_TXRX_CSR18">RAL_TXRX_CSR18</dfn>	0x0464	/* Beacon interval */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR19" data-ref="_M/RAL_TXRX_CSR19">RAL_TXRX_CSR19</dfn>	0x0466	/* Beacon/sync control */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR20" data-ref="_M/RAL_TXRX_CSR20">RAL_TXRX_CSR20</dfn>	0x0468	/* Beacon alignment */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/RAL_TXRX_CSR21" data-ref="_M/RAL_TXRX_CSR21">RAL_TXRX_CSR21</dfn>	0x046a	/* XXX not documented */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/*</i></td></tr>
<tr><th id="77">77</th><td><i> * Security registers.</i></td></tr>
<tr><th id="78">78</th><td><i> */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/RAL_SEC_CSR0" data-ref="_M/RAL_SEC_CSR0">RAL_SEC_CSR0</dfn>	0x0480	/* Shared key 0, word 0 */</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * PHY registers.</i></td></tr>
<tr><th id="83">83</th><td><i> */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/RAL_PHY_CSR2" data-ref="_M/RAL_PHY_CSR2">RAL_PHY_CSR2</dfn>	0x04c4	/* Tx MAC configuration */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/RAL_PHY_CSR4" data-ref="_M/RAL_PHY_CSR4">RAL_PHY_CSR4</dfn>	0x04c8	/* Interface configuration */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/RAL_PHY_CSR5" data-ref="_M/RAL_PHY_CSR5">RAL_PHY_CSR5</dfn>	0x04ca	/* BBP Pre-Tx CCK */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/RAL_PHY_CSR6" data-ref="_M/RAL_PHY_CSR6">RAL_PHY_CSR6</dfn>	0x04cc	/* BBP Pre-Tx OFDM */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/RAL_PHY_CSR7" data-ref="_M/RAL_PHY_CSR7">RAL_PHY_CSR7</dfn>	0x04ce	/* BBP serial control */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/RAL_PHY_CSR8" data-ref="_M/RAL_PHY_CSR8">RAL_PHY_CSR8</dfn>	0x04d0	/* BBP serial status */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/RAL_PHY_CSR9" data-ref="_M/RAL_PHY_CSR9">RAL_PHY_CSR9</dfn>	0x04d2	/* RF serial control0 */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/RAL_PHY_CSR10" data-ref="_M/RAL_PHY_CSR10">RAL_PHY_CSR10</dfn>	0x04d4	/* RF serial control1 */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/*</i></td></tr>
<tr><th id="94">94</th><td><i> * Statistics registers.</i></td></tr>
<tr><th id="95">95</th><td><i> */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/RAL_STA_CSR0" data-ref="_M/RAL_STA_CSR0">RAL_STA_CSR0</dfn>	0x04e0	/* FCS error */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/RAL_DISABLE_RX" data-ref="_M/RAL_DISABLE_RX">RAL_DISABLE_RX</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/RAL_DROP_CRC_ERROR" data-ref="_M/RAL_DROP_CRC_ERROR">RAL_DROP_CRC_ERROR</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/RAL_DROP_PHY_ERROR" data-ref="_M/RAL_DROP_PHY_ERROR">RAL_DROP_PHY_ERROR</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/RAL_DROP_CTL" data-ref="_M/RAL_DROP_CTL">RAL_DROP_CTL</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/RAL_DROP_NOT_TO_ME" data-ref="_M/RAL_DROP_NOT_TO_ME">RAL_DROP_NOT_TO_ME</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/RAL_DROP_TODS" data-ref="_M/RAL_DROP_TODS">RAL_DROP_TODS</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/RAL_DROP_VERSION_ERROR" data-ref="_M/RAL_DROP_VERSION_ERROR">RAL_DROP_VERSION_ERROR</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/RAL_DROP_MULTICAST" data-ref="_M/RAL_DROP_MULTICAST">RAL_DROP_MULTICAST</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/RAL_DROP_BROADCAST" data-ref="_M/RAL_DROP_BROADCAST">RAL_DROP_BROADCAST</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/RAL_SHORT_PREAMBLE" data-ref="_M/RAL_SHORT_PREAMBLE">RAL_SHORT_PREAMBLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/RAL_HOST_READY" data-ref="_M/RAL_HOST_READY">RAL_HOST_READY</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/RAL_RESET_ASIC" data-ref="_M/RAL_RESET_ASIC">RAL_RESET_ASIC</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/RAL_RESET_BBP" data-ref="_M/RAL_RESET_BBP">RAL_RESET_BBP</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/RAL_ENABLE_TSF" data-ref="_M/RAL_ENABLE_TSF">RAL_ENABLE_TSF</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/RAL_ENABLE_TSF_SYNC" data-ref="_M/RAL_ENABLE_TSF_SYNC">RAL_ENABLE_TSF_SYNC</dfn>(x)		(((x) &amp; 0x3) &lt;&lt; 1)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/RAL_ENABLE_TBCN" data-ref="_M/RAL_ENABLE_TBCN">RAL_ENABLE_TBCN</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/RAL_ENABLE_BEACON_GENERATOR" data-ref="_M/RAL_ENABLE_BEACON_GENERATOR">RAL_ENABLE_BEACON_GENERATOR</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_AWAKE" data-ref="_M/RAL_RF_AWAKE">RAL_RF_AWAKE</dfn>	(3 &lt;&lt; 7)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_AWAKE" data-ref="_M/RAL_BBP_AWAKE">RAL_BBP_AWAKE</dfn>	(3 &lt;&lt; 5)</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_WRITE" data-ref="_M/RAL_BBP_WRITE">RAL_BBP_WRITE</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_BUSY" data-ref="_M/RAL_BBP_BUSY">RAL_BBP_BUSY</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/RAL_RF1_AUTOTUNE" data-ref="_M/RAL_RF1_AUTOTUNE">RAL_RF1_AUTOTUNE</dfn>	0x08000</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/RAL_RF3_AUTOTUNE" data-ref="_M/RAL_RF3_AUTOTUNE">RAL_RF3_AUTOTUNE</dfn>	0x00040</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_2522" data-ref="_M/RAL_RF_2522">RAL_RF_2522</dfn>	0x00</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_2523" data-ref="_M/RAL_RF_2523">RAL_RF_2523</dfn>	0x01</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_2524" data-ref="_M/RAL_RF_2524">RAL_RF_2524</dfn>	0x02</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_2525" data-ref="_M/RAL_RF_2525">RAL_RF_2525</dfn>	0x03</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_2525E" data-ref="_M/RAL_RF_2525E">RAL_RF_2525E</dfn>	0x04</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_2526" data-ref="_M/RAL_RF_2526">RAL_RF_2526</dfn>	0x05</u></td></tr>
<tr><th id="135">135</th><td><i>/* dual-band RF */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_5222" data-ref="_M/RAL_RF_5222">RAL_RF_5222</dfn>	0x10</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_VERSION" data-ref="_M/RAL_BBP_VERSION">RAL_BBP_VERSION</dfn>	0</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_TX" data-ref="_M/RAL_BBP_TX">RAL_BBP_TX</dfn>	2</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_RX" data-ref="_M/RAL_BBP_RX">RAL_BBP_RX</dfn>	14</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_ANTA" data-ref="_M/RAL_BBP_ANTA">RAL_BBP_ANTA</dfn>		0x00</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_DIVERSITY" data-ref="_M/RAL_BBP_DIVERSITY">RAL_BBP_DIVERSITY</dfn>	0x01</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_ANTB" data-ref="_M/RAL_BBP_ANTB">RAL_BBP_ANTB</dfn>		0x02</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_ANTMASK" data-ref="_M/RAL_BBP_ANTMASK">RAL_BBP_ANTMASK</dfn>		0x03</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/RAL_BBP_FLIPIQ" data-ref="_M/RAL_BBP_FLIPIQ">RAL_BBP_FLIPIQ</dfn>		0x04</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RAL_JAPAN_FILTER" data-ref="_M/RAL_JAPAN_FILTER">RAL_JAPAN_FILTER</dfn>	0x08</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><b>struct</b> <dfn class="type def" id="ural_tx_desc" title='ural_tx_desc' data-ref="ural_tx_desc" data-ref-filename="ural_tx_desc">ural_tx_desc</dfn> {</td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ural_tx_desc::flags" title='ural_tx_desc::flags' data-ref="ural_tx_desc::flags" data-ref-filename="ural_tx_desc..flags">flags</dfn>;</td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_RETRY" data-ref="_M/RAL_TX_RETRY">RAL_TX_RETRY</dfn>(x)		((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_MORE_FRAG" data-ref="_M/RAL_TX_MORE_FRAG">RAL_TX_MORE_FRAG</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_ACK" data-ref="_M/RAL_TX_ACK">RAL_TX_ACK</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_TIMESTAMP" data-ref="_M/RAL_TX_TIMESTAMP">RAL_TX_TIMESTAMP</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_OFDM" data-ref="_M/RAL_TX_OFDM">RAL_TX_OFDM</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_NEWSEQ" data-ref="_M/RAL_TX_NEWSEQ">RAL_TX_NEWSEQ</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_IFS_MASK" data-ref="_M/RAL_TX_IFS_MASK">RAL_TX_IFS_MASK</dfn>		0x00006000</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_IFS_BACKOFF" data-ref="_M/RAL_TX_IFS_BACKOFF">RAL_TX_IFS_BACKOFF</dfn>	(0 &lt;&lt; 13)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_IFS_SIFS" data-ref="_M/RAL_TX_IFS_SIFS">RAL_TX_IFS_SIFS</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_IFS_NEWBACKOFF" data-ref="_M/RAL_TX_IFS_NEWBACKOFF">RAL_TX_IFS_NEWBACKOFF</dfn>	(2 &lt;&lt; 13)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/RAL_TX_IFS_NONE" data-ref="_M/RAL_TX_IFS_NONE">RAL_TX_IFS_NONE</dfn>		(3 &lt;&lt; 13)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ural_tx_desc::wme" title='ural_tx_desc::wme' data-ref="ural_tx_desc::wme" data-ref-filename="ural_tx_desc..wme">wme</dfn>;</td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/RAL_LOGCWMAX" data-ref="_M/RAL_LOGCWMAX">RAL_LOGCWMAX</dfn>(x)		(((x) &amp; 0xf) &lt;&lt; 12)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/RAL_LOGCWMIN" data-ref="_M/RAL_LOGCWMIN">RAL_LOGCWMIN</dfn>(x)		(((x) &amp; 0xf) &lt;&lt; 8)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/RAL_AIFSN" data-ref="_M/RAL_AIFSN">RAL_AIFSN</dfn>(x)		(((x) &amp; 0x3) &lt;&lt; 6)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/RAL_IVOFFSET" data-ref="_M/RAL_IVOFFSET">RAL_IVOFFSET</dfn>(x)		(((x) &amp; 0x3f))</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ural_tx_desc::reserved" title='ural_tx_desc::reserved' data-ref="ural_tx_desc::reserved" data-ref-filename="ural_tx_desc..reserved">reserved</dfn>;</td></tr>
<tr><th id="172">172</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ural_tx_desc::plcp_signal" title='ural_tx_desc::plcp_signal' data-ref="ural_tx_desc::plcp_signal" data-ref-filename="ural_tx_desc..plcp_signal">plcp_signal</dfn>;</td></tr>
<tr><th id="173">173</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ural_tx_desc::plcp_service" title='ural_tx_desc::plcp_service' data-ref="ural_tx_desc::plcp_service" data-ref-filename="ural_tx_desc..plcp_service">plcp_service</dfn>;</td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RAL_PLCP_LENGEXT" data-ref="_M/RAL_PLCP_LENGEXT">RAL_PLCP_LENGEXT</dfn>	0x80</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ural_tx_desc::plcp_length_lo" title='ural_tx_desc::plcp_length_lo' data-ref="ural_tx_desc::plcp_length_lo" data-ref-filename="ural_tx_desc..plcp_length_lo">plcp_length_lo</dfn>;</td></tr>
<tr><th id="177">177</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ural_tx_desc::plcp_length_hi" title='ural_tx_desc::plcp_length_hi' data-ref="ural_tx_desc::plcp_length_hi" data-ref-filename="ural_tx_desc..plcp_length_hi">plcp_length_hi</dfn>;</td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ural_tx_desc::iv" title='ural_tx_desc::iv' data-ref="ural_tx_desc::iv" data-ref-filename="ural_tx_desc..iv">iv</dfn>;</td></tr>
<tr><th id="179">179</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ural_tx_desc::eiv" title='ural_tx_desc::eiv' data-ref="ural_tx_desc::eiv" data-ref-filename="ural_tx_desc..eiv">eiv</dfn>;</td></tr>
<tr><th id="180">180</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><b>struct</b> <dfn class="type def" id="ural_rx_desc" title='ural_rx_desc' data-ref="ural_rx_desc" data-ref-filename="ural_rx_desc">ural_rx_desc</dfn> {</td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ural_rx_desc::flags" title='ural_rx_desc::flags' data-ref="ural_rx_desc::flags" data-ref-filename="ural_rx_desc..flags">flags</dfn>;</td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/RAL_RX_CRC_ERROR" data-ref="_M/RAL_RX_CRC_ERROR">RAL_RX_CRC_ERROR</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/RAL_RX_OFDM" data-ref="_M/RAL_RX_OFDM">RAL_RX_OFDM</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/RAL_RX_PHY_ERROR" data-ref="_M/RAL_RX_PHY_ERROR">RAL_RX_PHY_ERROR</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ural_rx_desc::rate" title='ural_rx_desc::rate' data-ref="ural_rx_desc::rate" data-ref-filename="ural_rx_desc..rate">rate</dfn>;</td></tr>
<tr><th id="189">189</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ural_rx_desc::rssi" title='ural_rx_desc::rssi' data-ref="ural_rx_desc::rssi" data-ref-filename="ural_rx_desc..rssi">rssi</dfn>;</td></tr>
<tr><th id="190">190</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ural_rx_desc::reserved" title='ural_rx_desc::reserved' data-ref="ural_rx_desc::reserved" data-ref-filename="ural_rx_desc..reserved">reserved</dfn>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ural_rx_desc::iv" title='ural_rx_desc::iv' data-ref="ural_rx_desc::iv" data-ref-filename="ural_rx_desc..iv">iv</dfn>;</td></tr>
<tr><th id="193">193</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ural_rx_desc::eiv" title='ural_rx_desc::eiv' data-ref="ural_rx_desc::eiv" data-ref-filename="ural_rx_desc..eiv">eiv</dfn>;</td></tr>
<tr><th id="194">194</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_LOBUSY" data-ref="_M/RAL_RF_LOBUSY">RAL_RF_LOBUSY</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_BUSY" data-ref="_M/RAL_RF_BUSY">RAL_RF_BUSY</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/RAL_RF_20BIT" data-ref="_M/RAL_RF_20BIT">RAL_RF_20BIT</dfn>	(20 &lt;&lt; 24)</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/RAL_RF1" data-ref="_M/RAL_RF1">RAL_RF1</dfn>	0</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/RAL_RF2" data-ref="_M/RAL_RF2">RAL_RF2</dfn>	2</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/RAL_RF3" data-ref="_M/RAL_RF3">RAL_RF3</dfn>	1</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/RAL_RF4" data-ref="_M/RAL_RF4">RAL_RF4</dfn>	3</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/RAL_EEPROM_ADDRESS" data-ref="_M/RAL_EEPROM_ADDRESS">RAL_EEPROM_ADDRESS</dfn>	0x0004</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/RAL_EEPROM_TXPOWER" data-ref="_M/RAL_EEPROM_TXPOWER">RAL_EEPROM_TXPOWER</dfn>	0x003c</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/RAL_EEPROM_CONFIG0" data-ref="_M/RAL_EEPROM_CONFIG0">RAL_EEPROM_CONFIG0</dfn>	0x0016</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/RAL_EEPROM_BBP_BASE" data-ref="_M/RAL_EEPROM_BBP_BASE">RAL_EEPROM_BBP_BASE</dfn>	0x001c</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_ural.c.html'>netbsd/sys/dev/usb/if_ural.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
