# NMOS 6510 - Dummy fetch behaviour for single-byte accumulator operations (ASL, LSR, ROL, ROR acting on accumulator): shows that after opcode fetch the CPU performs a dummy fetch of PC+1 (byte after opcode). Includes the per-cycle address/data bus sequence and note 'fetch after opcode'.

R

2 (*)

PC + 1

Byte after opcode

R

(*) fetch after opcode
Stack (push)
PHA

PHP

Cycle

Address-Bus

Data-Bus

Read/Write

1

PC

Opcode fetch

R

2 (*)

PC + 1

Byte after opcode


---
Additional information can be found by searching:
- "dummy_fetch_implied_instructions" which expands on other implied-address dummy fetch behaviour
