{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665493427212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665493427216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 18:33:47 2022 " "Processing started: Tue Oct 11 18:33:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665493427216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493427216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_Generator -c PWM_Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_Generator -c PWM_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493427216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665493427497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665493427497 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/modelsim/PWM_Generator_Verilog_tb.sv " "Can't analyze file -- file simulation/modelsim/PWM_Generator_Verilog_tb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1665493433896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator " "Found entity 1: PWM_Generator" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493433899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493433899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_Generator " "Elaborating entity \"PWM_Generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665493433918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_OUT GND " "Pin \"PWM_OUT\" is stuck at GND" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665493434117 "|PWM_Generator|PWM_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665493434117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665493434194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493434194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DUTY_CYCLE\[0\] " "No output dependent on input pin \"DUTY_CYCLE\[0\]\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|DUTY_CYCLE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DUTY_CYCLE\[1\] " "No output dependent on input pin \"DUTY_CYCLE\[1\]\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|DUTY_CYCLE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DUTY_CYCLE\[2\] " "No output dependent on input pin \"DUTY_CYCLE\[2\]\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|DUTY_CYCLE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DUTY_CYCLE\[3\] " "No output dependent on input pin \"DUTY_CYCLE\[3\]\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|DUTY_CYCLE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DUTY_CYCLE\[4\] " "No output dependent on input pin \"DUTY_CYCLE\[4\]\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|DUTY_CYCLE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DUTY_CYCLE\[5\] " "No output dependent on input pin \"DUTY_CYCLE\[5\]\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|DUTY_CYCLE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DUTY_CYCLE\[6\] " "No output dependent on input pin \"DUTY_CYCLE\[6\]\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|DUTY_CYCLE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DUTY_CYCLE\[7\] " "No output dependent on input pin \"DUTY_CYCLE\[7\]\"" {  } { { "PWM_Generator.v" "" { Text "C:/Users/SAIMIHIRNATH/Documents/e-yanta/PWM/PWM_Generator.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493434214 "|PWM_Generator|DUTY_CYCLE[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665493434214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665493434214 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665493434214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665493434214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665493434230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 18:33:54 2022 " "Processing ended: Tue Oct 11 18:33:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665493434230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665493434230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665493434230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493434230 ""}
