Flow report for ddl_ctrlr
Tue Apr 22 15:34:39 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+-------------------------------+-------------------------------------------+
; Flow Status                   ; Successful - Tue Apr 22 15:34:39 2014     ;
; Quartus II 64-Bit Version     ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                 ; ddl_ctrlr                                 ;
; Top-level Entity Name         ; ddl_ctrlr                                 ;
; Family                        ; Stratix II                                ;
; Device                        ; EP2S15F484C5                              ;
; Timing Models                 ; Final                                     ;
; Logic utilization             ; 19 %                                      ;
;     Combinational ALUTs       ; 1,291 / 12,480 ( 10 % )                   ;
;     Dedicated logic registers ; 1,810 / 12,480 ( 15 % )                   ;
; Total registers               ; 1810                                      ;
; Total pins                    ; 108 / 343 ( 31 % )                        ;
; Total virtual pins            ; 0                                         ;
; Total block memory bits       ; 270,336 / 419,328 ( 64 % )                ;
; DSP block 9-bit elements      ; 0 / 96 ( 0 % )                            ;
; Total PLLs                    ; 1 / 6 ( 17 % )                            ;
; Total DLLs                    ; 0 / 2 ( 0 % )                             ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/22/2014 15:34:00 ;
; Main task         ; Compilation         ;
; Revision Name     ; ddl_ctrlr           ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------+------------------+
; Assignment Name                                   ; Value                                                                                                                                                                                                                       ; Default Value                  ; Entity Name ; Section Id       ;
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------+------------------+
; ADV_NETLIST_OPT_SYNTH_GATE_RETIME                 ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP               ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; AUTO_ENABLE_SMART_COMPILE                         ; On                                                                                                                                                                                                                          ; --                             ; --          ; --               ;
; COMPILER_SIGNATURE_ID                             ; 147329319576.139817364005736                                                                                                                                                                                                ; --                             ; --          ; --               ;
; ENABLE_ADVANCED_IO_TIMING                         ; On                                                                                                                                                                                                                          ; --                             ; --          ; --               ;
; ENABLE_DA_RULE                                    ; C101, C102, C103, C104, C105, C106, R101, R102, R103, R104, R105, T101, T102, A101, A102, A103, A104, A105, A106, A107, A108, A109, A110, S101, S102, S103, S104, D101, D102, D103, M101, M102, M103, M104, M105            ; --                             ; --          ; --               ;
; ENABLE_SIGNALTAP                                  ; On                                                                                                                                                                                                                          ; --                             ; --          ; --               ;
; FMAX_REQUIREMENT                                  ; 50 MHz                                                                                                                                                                                                                      ; --                             ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                                                                                                                                                                                                          ; --                             ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                                                                                                                                                                                                           ; --                             ; --          ; --               ;
; OPTIMIZE_HOLD_TIMING                              ; All Paths                                                                                                                                                                                                                   ; IO Paths and Minimum TPD Paths ; --          ; --               ;
; OPTIMIZE_POWER_DURING_FITTING                     ; Extra effort                                                                                                                                                                                                                ; Normal compilation             ; --          ; --               ;
; PARTITION_COLOR                                   ; 16764057                                                                                                                                                                                                                    ; --                             ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                       ; --                             ; --          ; Top              ;
; PARTITION_NETLIST_TYPE                            ; SOURCE                                                                                                                                                                                                                      ; --                             ; --          ; Top              ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                    ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; PHYSICAL_SYNTHESIS_EFFORT                         ; Extra                                                                                                                                                                                                                       ; Normal                         ; --          ; --               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION           ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; PLACEMENT_EFFORT_MULTIPLIER                       ; 1.5                                                                                                                                                                                                                         ; 1.0                            ; --          ; --               ;
; POWER_BOARD_THERMAL_MODEL                         ; None (CONSERVATIVE)                                                                                                                                                                                                         ; --                             ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION                     ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                       ; --                             ; --          ; --               ;
; ROUTER_EFFORT_MULTIPLIER                          ; 1.5                                                                                                                                                                                                                         ; 1.0                            ; --          ; --               ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                  ; MAXIMUM                                                                                                                                                                                                                     ; Normal                         ; --          ; --               ;
; SAFE_STATE_MACHINE                                ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                               ; 110                                                                                                                                                                                                                         ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                              ; sld_signaltap                                                                                                                                                                                                               ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_RAM_BLOCK_TYPE=M4K                                                                                                                                                                                                      ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_NODE_INFO=805334528                                                                                                                                                                                                     ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                      ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                               ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_SEGMENT_SIZE=4096                                                                                                                                                                                                       ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                  ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                              ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_STATE_BITS=11                                                                                                                                                                                                           ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                      ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                         ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_SAMPLE_DEPTH=4096                                                                                                                                                                                                       ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_IN_ENABLED=1                                                                                                                                                                                                    ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                        ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                               ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_DATA_BITS=58                                                                                                                                                                                                            ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_BITS=58                                                                                                                                                                                                         ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_INVERSION_MASK_LENGTH=200                                                                                                                                                                                               ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_NODE_CRC_LOWORD=17025                                                                                                                                                                                                   ; --                             ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_NODE_CRC_HIWORD=43054                                                                                                                                                                                                   ; --                             ; --          ; auto_signaltap_0 ;
; SMART_RECOMPILE                                   ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                  ; Speed                                                                                                                                                                                                                       ; Balanced                       ; --          ; --               ;
; SYNTH_GATED_CLOCK_CONVERSION                      ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; TIMEQUEST_DO_CCPP_REMOVAL                         ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; TIMEQUEST_DO_REPORT_TIMING                        ; On                                                                                                                                                                                                                          ; Off                            ; --          ; --               ;
; TSU_REQUIREMENT                                   ; 3 ns                                                                                                                                                                                                                        ; --                             ; --          ; --               ;
; USE_SIGNALTAP_FILE                                ; stp1.stp                                                                                                                                                                                                                    ; --                             ; --          ; --               ;
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:12     ; 1.0                     ; 529 MB              ; 00:00:11                           ;
; Fitter                    ; 00:00:24     ; 2.8                     ; 680 MB              ; 00:00:30                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 406 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 2.0                     ; 444 MB              ; 00:00:02                           ;
; Total                     ; 00:00:40     ; --                      ; --                  ; 00:00:45                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; HMPIDFE1         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; HMPIDFE1         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; HMPIDFE1         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; HMPIDFE1         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr
quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr
quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr
quartus_sta rcb_ctrlr -c ddl_ctrlr



