Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Thu Mar  7 02:14:13 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -hold -nworst 5 -max_paths 5 -file timing_hold.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.027        0.000                      0                 1104        1.511        0.000                       0                  2098  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.027        0.000                      0                 1104        1.511        0.000                       0                  1426  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dut_inst/stage_g.10.pair_g.3.csn_cmp_inst/ret_array_2_10.idx_ret_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[149]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.061ns (49.193%)  route 0.063ns (50.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.101ns (routing 0.638ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.707ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.101     1.647    dut_inst/stage_g.10.pair_g.3.csn_cmp_inst/clk_c
    SLICE_X99Y477        FDRE                                         r  dut_inst/stage_g.10.pair_g.3.csn_cmp_inst/ret_array_2_10.idx_ret_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y477        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.685 r  dut_inst/stage_g.10.pair_g.3.csn_cmp_inst/ret_array_2_10.idx_ret_4/Q
                         net (fo=2, routed)           0.055     1.740    dut_inst/stage_g.11.pair_g.3.csn_cmp_inst/idx_reto_15_0
    SLICE_X97Y477        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.023     1.763 r  dut_inst/stage_g.11.pair_g.3.csn_cmp_inst/ret_array_2_11.idx_ret_11_RNIJKFQ2_0_lut6_2_o5/O
                         net (fo=1, routed)           0.008     1.771    shift_reg_tap_o/idx_ret_11_RNIJKFQ2
    SLICE_X97Y477        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.243     2.015    shift_reg_tap_o/clk_c
    SLICE_X97Y477        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[149]/C
                         clock pessimism             -0.318     1.697    
    SLICE_X97Y477        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.744    shift_reg_tap_o/sr_p.sr_1[149]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dut_inst/stage_g.10.pair_g.3.csn_cmp_inst/ret_array_2_10.idx_ret_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[149]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.061ns (49.193%)  route 0.063ns (50.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.101ns (routing 0.638ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.707ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.101     1.647    dut_inst/stage_g.10.pair_g.3.csn_cmp_inst/clk_c
    SLICE_X99Y477        FDRE                                         r  dut_inst/stage_g.10.pair_g.3.csn_cmp_inst/ret_array_2_10.idx_ret_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y477        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.685 f  dut_inst/stage_g.10.pair_g.3.csn_cmp_inst/ret_array_2_10.idx_ret_4/Q
                         net (fo=2, routed)           0.055     1.740    dut_inst/stage_g.11.pair_g.3.csn_cmp_inst/idx_reto_15_0
    SLICE_X97Y477        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.023     1.763 f  dut_inst/stage_g.11.pair_g.3.csn_cmp_inst/ret_array_2_11.idx_ret_11_RNIJKFQ2_0_lut6_2_o5/O
                         net (fo=1, routed)           0.008     1.771    shift_reg_tap_o/idx_ret_11_RNIJKFQ2
    SLICE_X97Y477        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.243     2.015    shift_reg_tap_o/clk_c
    SLICE_X97Y477        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[149]/C
                         clock pessimism             -0.318     1.697    
    SLICE_X97Y477        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.744    shift_reg_tap_o/sr_p.sr_1[149]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dut_inst/ret_array_2_9.pt_ret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.092ns (routing 0.638ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.707ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.092     1.638    dut_inst/clk_c
    SLICE_X95Y477        FDRE                                         r  dut_inst/ret_array_2_9.pt_ret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y477        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.676 r  dut_inst/ret_array_2_9.pt_ret/Q
                         net (fo=5, routed)           0.056     1.732    dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0_reto_0
    SLICE_X94Y477        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     1.752 r  dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0_RNI9K1AE_0_lut6_2_o5_lut6_2_o6/O
                         net (fo=1, routed)           0.007     1.759    shift_reg_tap_o/un1_b_i_ac0_5_0_0_RNI9K1AE_0_lut6_2_o5
    SLICE_X94Y477        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.228     2.000    shift_reg_tap_o/clk_c
    SLICE_X94Y477        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[118]/C
                         clock pessimism             -0.318     1.682    
    SLICE_X94Y477        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.729    shift_reg_tap_o/sr_p.sr_1[118]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dut_inst/ret_array_2_9.pt_ret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.092ns (routing 0.638ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.707ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.092     1.638    dut_inst/clk_c
    SLICE_X95Y477        FDRE                                         r  dut_inst/ret_array_2_9.pt_ret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y477        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.676 f  dut_inst/ret_array_2_9.pt_ret/Q
                         net (fo=5, routed)           0.056     1.732    dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0_reto_0
    SLICE_X94Y477        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     1.752 r  dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0_RNI9K1AE_0_lut6_2_o5_lut6_2_o6/O
                         net (fo=1, routed)           0.007     1.759    shift_reg_tap_o/un1_b_i_ac0_5_0_0_RNI9K1AE_0_lut6_2_o5
    SLICE_X94Y477        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.228     2.000    shift_reg_tap_o/clk_c
    SLICE_X94Y477        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[118]/C
                         clock pessimism             -0.318     1.682    
    SLICE_X94Y477        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.729    shift_reg_tap_o/sr_p.sr_1[118]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dut_inst/ret_array_2_9.pt_ret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.092ns (routing 0.638ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.707ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.092     1.638    dut_inst/clk_c
    SLICE_X95Y477        FDRE                                         r  dut_inst/ret_array_2_9.pt_ret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y477        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.676 r  dut_inst/ret_array_2_9.pt_ret/Q
                         net (fo=5, routed)           0.056     1.732    dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0_reto_0
    SLICE_X94Y477        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     1.752 f  dut_inst/stage_g.8.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0_RNI9K1AE_0_lut6_2_o5_lut6_2_o6/O
                         net (fo=1, routed)           0.007     1.759    shift_reg_tap_o/un1_b_i_ac0_5_0_0_RNI9K1AE_0_lut6_2_o5
    SLICE_X94Y477        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1425, routed)        1.228     2.000    shift_reg_tap_o/clk_c
    SLICE_X94Y477        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[118]/C
                         clock pessimism             -0.318     1.682    
    SLICE_X94Y477        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.729    shift_reg_tap_o/sr_p.sr_1[118]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X102Y464  dut_inst/ret_array_1_11.idx_ret_19[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y462  dut_inst/ret_array_1_11.idx_ret_19[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X104Y464  dut_inst/ret_array_1_11.idx_ret_19[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X102Y464  dut_inst/ret_array_1_11.idx_ret_19[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y479   shift_reg_tap_o/sr_p.sr_1[137]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y479   shift_reg_tap_o/sr_p.sr_1[150]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X97Y457   dut_inst/ret_array_1_5.idx_ret_85[5]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y478   shift_reg_tap_o/sr_p.sr_1[161]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y479   shift_reg_tap_o/sr_p.sr_1[163]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y464  dut_inst/ret_array_1_11.idx_ret_19[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y464  dut_inst/ret_array_1_11.idx_ret_19[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y464  dut_inst/ret_array_1_11.idx_ret_19[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X104Y463  dut_inst/ret_array_1_11.idx_ret_19[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X104Y465  dut_inst/ret_array_1_11.idx_ret_19[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X95Y454          lsfr_1/shiftreg_vector[108]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X95Y451          lsfr_1/shiftreg_vector[109]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X108Y452         lsfr_1/shiftreg_vector[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y454          lsfr_1/shiftreg_vector[108]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y451          lsfr_1/shiftreg_vector[109]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y450          lsfr_1/shiftreg_vector[111]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y454          lsfr_1/shiftreg_vector[108]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y451          lsfr_1/shiftreg_vector[109]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X108Y452         lsfr_1/shiftreg_vector[10]/C



