// Seed: 1264489707
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wand module_0,
    input supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wand id_7,
    input uwire id_8,
    output tri0 id_9,
    output wor id_10,
    output tri0 id_11
);
  assign id_0 = id_5;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    output uwire id_2,
    output logic id_3,
    input  logic id_4
);
  always @* id_3 <= id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.type_6 = 0;
endmodule
