<html>	
  <head>
    <title>Xia Zhao (赵夏)</title>
    <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
    <link rel="stylesheet" href="style.css" type="text/css">
  </head>
  
  <body bgcolor="#FFFFFF" leftmargin="0" topmargin="10">
    <center>
      <table width="80%" border="0" bgcolor="#FFFFFF">
        <tr> 
        
          <td width="15%" align="left" valign="center"> <img src="/images/photo.jpg" alt="Mountain View" style="width:160px;height:240px;"></td>
          <td align="left" valign="top"><h2>Xia Zhao (赵夏)</h2> <h3> Associate Researcher </h3>   <br/>  <br/>  <br/> Office: Beijing, China
	      <table width="40%" valign="center"> 
		                    <tr>
					  <td colspan="2"></td>
				</tr>
            <!-- <tr>-->
          	 <!--<td width="5%">Email:</td>-->
          	 <!--<td><img src="/images/email_new.png"></img></td>-->
             <!--  </tr>-->
	      <tr>
		      <td colspan="2">Tel/WechatID: (+86)0x448d4ebaa</a></td><br />
	      </tr>
            </table>  
        </tr>                              
	<tr> 
	</tr>
	<tr>
	  <td colspan="2"><hr></td>
	</tr>

        <tr>
          <td width="100%" colspan="2">
	    I received my bachelor's degrees from <a href="http://cs.hust.edu.cn/index#">School of Computer Science &amp; Technology</a>, <a href="http://english.iec.hust.edu.cn/">Huazhong University of Science &amp; Technology</a>, in 2012 and
	    my master's degrees from <a href="http://english.nudt.edu.cn/special_eng.asp?classid=12">College of Computer</a>, <a href="http://english.nudt.edu.cn/">National University of Defense Technology</a>, in 2014. I finished my Ph.D. under the advisement of Professor <a href="http://users.elis.ugent.be/~leeckhou/"> Lieven
	      Eeckhout</a>, in 2019. I am currently an Associate Researcher. My research interests lie in computer architecture, with a particular emphasis on GPU and CPU microarchitecture.
		  <!-- My Curriculum Vitae is available <a href="/cv/CV_xia_zhao.pdf">here</a>.</a><p> -->
		  <!-- My Curriculum Vitae is available <a href="/cv/CV_xia_zhao.pdf">here</a> <a href="/cv/CV_CN.pdf">(中文版简历).</a><p> -->                              
        </tr>
	<tr>
	  <td colspan="2"><hr></td>
	</tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Education</h2>
            <table width="80%" border="0">
              <tr>
        	<td width="15%">2015-2019</td>
        	<td>PhD., Electronics and Information Systems department, Ghent University</td>
              </tr>
              <tr>
        	<td width="15%">2012-2014</td>
        	<td>M.S., College of Computer, National University of Defense Technology</td>
              </tr>
              <tr>
        	<td width="15%">2008-2012</td>
        	<td>B.S., School of Computer Science &amp; Technology, Huazhong University of Science &amp; Technology</td>
              </tr>        	
            </table>        	        	
          </td>
        </tr>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Teaching</h2>
            <ul>
	      <li>E034140 <a href="">Parallel Computing Systems</a>, Fall 2015-2018, Teaching Assistant</li>        	
            </ul>
            
    	  </td>
        </tr>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Publications</h2>
	    
         <!--	<h3>Journal Publications</h3> 
		<ul>
	      <li> <b>Hsiang-Yun Cheng</b>, Mary Jane Irwin, Yuan Xie, 
        	<b>Adaptive Burst-Writes (ABW): Memory Requests Scheduling to
			Reduce Write-Induced Interference</b>. To appear in <em>Transactions on Design Automation of Electronic Systems (TODAES)
        	2015</em>.
              </li><p>
	      <li> <b>Hsiang-Yun Cheng</b>, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahumut Kandemir, Jack Sampson, Yuan Xie, 
        	<b><a href="http://doi.acm.org/10.1145/2756552">EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches
			in Chip Multiprocessors</a></b>. <em>ACM Transactions on Architecture and Code Optimization (TACO)</em>,
        	12(2):17:1-17:22, 2015.
              </li></ul><p> -->

<h3>Conference Publications</h3>   
	    <ul>
		<li> <b>Xia Zhao</b>, Guangda Zhang, Lu Wang, Huadong Dai
        	<b>UGPU: Dynamically Constructing Unbalanced GPUs for Enhanced Resource Efficiency</b>. Accepted <em> 52nd Annual International Symposium on Computer Architecture (ISCA), </em>2025.
              </li><p>
		<li> <b>Xia Zhao</b>, Guangda Zhang, Lu Wang, Shiqing Zhang, Huadong Dai
        	<b>NearFetch: Saving Inter-Module Bandwidth in Many-Chip-Module GPUs</b>. In <em>31st IEEE International Symposium on High-Performance Computer Architecture (HPCA), </em>2025.
              </li><p>
		<li> Zhongzhu Pu, Guangda Zhang, Tiejian Zhang, Chen Zhang, Youhui Zhang, <b>Xia Zhao</b>,
        	<b>ChameSC: Virtualizing Superscalar Core of a SIMD Architecture for Vector Memory Acces</b>. In <em>42nd IEEE International Conference on Computer Design (ICCD), </em>2024.
              </li><p>
	      <li> Xu Zhang, Guangda Zhang, Lu Wang, Shiqing Zhang, <b>Xia Zhao</b>,
        	<b>AdCoalescer: An Adaptive Coalescer to Reduce the Inter-Module Traffic in MCM-GPUs</b>. In <em>53rd International Conference on Parallel Processing (ICPP), </em>2024.
              </li><p>	
	      <li> <b>Xia Zhao</b>, Magnus Jahre, Yuhua Tang, Guangda Zhang, Lieven Eeckhout,
        	<b>NUBA: Non-Uniform Bandwidth GPUs</b>. In <em>28th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </em>2023.
              </li><p>	
	      <li> <b>Xia Zhao</b>, Lieven Eeckhout, Magnus Jahre,
        	<b>Delegated Replies: Alleviating Network Clogging in Heterogeneous Architectures</b>. In <em>28th  International Symposium on High-Performance Computer Architecture (HPCA), </em>2022.
              </li><p>	
	      <li> <b>Xia Zhao</b>, Magnus Jahre, Lieven Eeckhout, 
        	<b>Selective Replication in Memory-Side GPU Caches</b>. In <em>53rd  International Symposium on Microarchitecture (MICRO), </em>2020.
              </li><p>			    
	      <li> <b>Xia Zhao</b>, Magnus Jahre, Lieven Eeckhout, 
        	<b>HSM: A Hybrid Slowdown Model for Multitasking GPUs</b>. In <em>25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </em>2020.
              </li><p>		    
	      <li> <b>Xia Zhao</b>, Almutaz Adileh, Zhibin Yu, Zhiying Wang, Aamer Jaleel, Lieven Eeckhout, 
        	<b>Adaptive Memory-Side Last-Level GPU Caching</b>. In <em>46th International Symposium on Computer Architecture (ISCA), </em>2019.
              </li><p>
	      <li> <b>Xia Zhao</b>, Zhiying Wang, Lieven Eeckhout, 
        	<b>Classification-Driven Search for Effective SM Partitioning in GPU Multitasking</b>. In <em>32nd ACM International Conference on Supercomputing (ICS), </em>2018.
              </li><p>
	      <li> Yuxi Liu, <b>Xia Zhao</b>, Magnus Jahre, Zhenlin Wang, Xiaolin Wang, Yingwei Luo, Lieven Eeckhout, 
        	<b>Get Out of the Valley: Power-Efficient Address Mapping for GPUs</b>. In <em>45th International Symposium on Computer Architecture (ISCA), </em>2018.
              </li><p>
	      <li> Lu Wang, <b>Xia Zhao</b>, David Kaeli,  Zhiying Wang, Lieven Eeckhout, 
        	<b>Intra-Cluster Coalescing to Reduce GPU NoC Pressure</b>. In <em>32nd IEEE International Parallel & Distributed Processing Symposium (IPDPS), </em>2018.
              </li><p>
	      <li> Yuxi Liu, <b>Xia Zhao</b>, Zhibin Yu, Zhenlin Wang, Xiaolin Wang, Yingwei Luo, Lieven Eeckhout, 
        	<b>BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads</b>. In <em>35th IEEE International Conference on Computer Design (ICCD), </em>2017.
              </li><p>
	      <li> Yuxi Liu, <b>Xia Zhao</b>, Zhibin Yu, Zhenlin Wang, Xiaolin Wang, Yingwei Luo, Lieven Eeckhout, 
        	<b>BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads</b>. In <em>26th IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT), </em>2017 (Poster).
              </li><p>
	      <li> <b>Xia Zhao</b>, Sheng Ma, Yuxi Liu, Lieven Eeckhout, Zhiying Wang, 
        	<b>A Low-Cost Conflict-Free NoC for GPGPUs</b>. in <em>53rd Design Automation Conference (DAC), </em>2016 (Acceptance rate: 152/876=17%).
              </li><p>
              	<li> <b>Xia Zhao</b>, Sheng Ma, Chen Li, Lieven Eeckhout, Zhiying Wang, 
        	<b>A Heterogeneous Low-Cost and Low-Latency Ring-Chain Network for GPGPUs</b>. In <em>34th IEEE International Conference on Computer Design (ICCD), </em>2016 (Acceptance rate: 77/267=28%).
              	
              </li></ul><p>
                <h3>Journal Publications</h3>                <ul>
              <li> <b>Xia Zhao</b>, Yuxi Liu, Almutaz Adileh, Lieven Eeckhout, 
        	<b>LA-LLC: Inter-Core Locality-Aware Last-Level Cache To Exploit Many-to-Many Traffic in GPGPUs</b>. <em>IEEE Computer Architecture Letters (CAL), </em>2017.
              </li><p>
              <li> <b>Xia Zhao</b>, Zhiying Wang, Lieven Eeckhout, 
        	<b>HeteroCore GPU to Exploit TLP-Resource Diversity</b>. <em>IEEE Transactions on Parallel and Distributed Systems (TPDS), </em>2018.
              </li><p>
	      <li> Lu Wang, <b>Xia Zhao</b>, David Kaeli,  Zhiying Wang, Lieven Eeckhout, 
        	<b>Intra-Cluster Coalescing to Reduce GPU NoC Pressure</b>. <em>IEEE Transactions on Computers (TC), </em>2019.
              </li><p>
	      <li> <b>Xia Zhao</b>, Sheng Ma, Zhiying Wang, Natalie Enright Jerger, Lieven Eeckhout, 
        	<b>CD-Xbar: A Converge-Diverge Crossbar Network for High-Performance GPUs</b>. <em>IEEE Transactions on Computers (TC), </em>2019 (Featured Paper in the September 2019).
              </li><p>
	      <li> <b>Xia Zhao</b>, Guangda Zhang, Lu Wang, Yangmei Li, Yongjun Zhang, 
        	<b>RouteReplies: Alleviating Long Latency in Many-Chip-Module GPUs</b>. <em>IEEE Computer Architecture Letters (CAL), </em>2023.
              </li><p>
          </td>
        </tr>
	 <tr>
          <td colspan="2"><hr></td>
        </tr>
	  <tr>
          <td width="100%" colspan="2">
            <h2><a href="/blog/index.html">Some Insightful/Interesting Articles and Videos</a></h2>          
    	  </td>
        </tr>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
      </table>
    </center>

	<hr>
    <i>&nbsp;Last modified: December 2, 2023<i>
  </body>                                             
</html>




