
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Wed Feb  7 04:35:01 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/rv32h_fnmsub.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.h instruction of the RISC-V RV32F_Zicsr_Zfh,RV32FD_Zicsr,RV64F_Zicsr_Zfh,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr_Zfh,RV32IFD_Zicsr,RV64IF_Zicsr_Zfh,RV64IFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*Zfh.*);def TEST_CASE_1=True;",fnmsub_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_4602:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x200; valaddr_reg:x3; val_offset:13806*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13806*FLEN/8, x4, x1, x2)

inst_4603:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0xff; valaddr_reg:x3; val_offset:13809*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13809*FLEN/8, x4, x1, x2)

inst_4604:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x300; valaddr_reg:x3; val_offset:13812*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13812*FLEN/8, x4, x1, x2)

inst_4605:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x7f; valaddr_reg:x3; val_offset:13815*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13815*FLEN/8, x4, x1, x2)

inst_4606:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x380; valaddr_reg:x3; val_offset:13818*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13818*FLEN/8, x4, x1, x2)

inst_4607:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x3f; valaddr_reg:x3; val_offset:13821*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13821*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_37)
inst_4608:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x3c0; valaddr_reg:x3; val_offset:13824*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13824*FLEN/8, x4, x1, x2)

inst_4609:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x1f; valaddr_reg:x3; val_offset:13827*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13827*FLEN/8, x4, x1, x2)

inst_4610:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x3e0; valaddr_reg:x3; val_offset:13830*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13830*FLEN/8, x4, x1, x2)

inst_4611:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0xf; valaddr_reg:x3; val_offset:13833*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13833*FLEN/8, x4, x1, x2)

inst_4612:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x3f0; valaddr_reg:x3; val_offset:13836*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13836*FLEN/8, x4, x1, x2)

inst_4613:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:13839*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13839*FLEN/8, x4, x1, x2)

inst_4614:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x3f8; valaddr_reg:x3; val_offset:13842*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13842*FLEN/8, x4, x1, x2)

inst_4615:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:13845*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13845*FLEN/8, x4, x1, x2)

inst_4616:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x3fc; valaddr_reg:x3; val_offset:13848*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13848*FLEN/8, x4, x1, x2)

inst_4617:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:13851*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13851*FLEN/8, x4, x1, x2)

inst_4618:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:13854*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13854*FLEN/8, x4, x1, x2)

inst_4619:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:13857*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13857*FLEN/8, x4, x1, x2)

inst_4620:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:13860*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13860*FLEN/8, x4, x1, x2)

inst_4621:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:13863*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13863*FLEN/8, x4, x1, x2)

inst_4622:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:13866*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13866*FLEN/8, x4, x1, x2)

inst_4623:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:13869*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13869*FLEN/8, x4, x1, x2)

inst_4624:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:13872*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13872*FLEN/8, x4, x1, x2)

inst_4625:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:13875*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13875*FLEN/8, x4, x1, x2)

inst_4626:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:13878*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13878*FLEN/8, x4, x1, x2)

inst_4627:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x235 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e35; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:13881*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13881*FLEN/8, x4, x1, x2)

inst_4628:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x7ff; valaddr_reg:x3; val_offset:13884*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13884*FLEN/8, x4, x1, x2)

inst_4629:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x400; valaddr_reg:x3; val_offset:13887*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13887*FLEN/8, x4, x1, x2)

inst_4630:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x5ff; valaddr_reg:x3; val_offset:13890*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13890*FLEN/8, x4, x1, x2)

inst_4631:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x600; valaddr_reg:x3; val_offset:13893*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13893*FLEN/8, x4, x1, x2)

inst_4632:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x4ff; valaddr_reg:x3; val_offset:13896*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13896*FLEN/8, x4, x1, x2)

inst_4633:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x700; valaddr_reg:x3; val_offset:13899*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13899*FLEN/8, x4, x1, x2)

inst_4634:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x47f; valaddr_reg:x3; val_offset:13902*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13902*FLEN/8, x4, x1, x2)

inst_4635:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x780; valaddr_reg:x3; val_offset:13905*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13905*FLEN/8, x4, x1, x2)

inst_4636:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x43f; valaddr_reg:x3; val_offset:13908*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13908*FLEN/8, x4, x1, x2)

inst_4637:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x7c0; valaddr_reg:x3; val_offset:13911*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13911*FLEN/8, x4, x1, x2)

inst_4638:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x41f; valaddr_reg:x3; val_offset:13914*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13914*FLEN/8, x4, x1, x2)

inst_4639:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x7e0; valaddr_reg:x3; val_offset:13917*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13917*FLEN/8, x4, x1, x2)

inst_4640:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x40f; valaddr_reg:x3; val_offset:13920*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13920*FLEN/8, x4, x1, x2)

inst_4641:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x7f0; valaddr_reg:x3; val_offset:13923*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13923*FLEN/8, x4, x1, x2)

inst_4642:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x407; valaddr_reg:x3; val_offset:13926*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13926*FLEN/8, x4, x1, x2)

inst_4643:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x7f8; valaddr_reg:x3; val_offset:13929*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13929*FLEN/8, x4, x1, x2)

inst_4644:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x403; valaddr_reg:x3; val_offset:13932*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13932*FLEN/8, x4, x1, x2)

inst_4645:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x7fc; valaddr_reg:x3; val_offset:13935*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13935*FLEN/8, x4, x1, x2)

inst_4646:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:13938*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13938*FLEN/8, x4, x1, x2)

inst_4647:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:13941*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13941*FLEN/8, x4, x1, x2)

inst_4648:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:13944*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13944*FLEN/8, x4, x1, x2)

inst_4649:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:13947*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13947*FLEN/8, x4, x1, x2)

inst_4650:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:13950*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13950*FLEN/8, x4, x1, x2)

inst_4651:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:13953*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13953*FLEN/8, x4, x1, x2)

inst_4652:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:13956*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13956*FLEN/8, x4, x1, x2)

inst_4653:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:13959*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13959*FLEN/8, x4, x1, x2)

inst_4654:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:13962*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13962*FLEN/8, x4, x1, x2)

inst_4655:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:13965*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13965*FLEN/8, x4, x1, x2)

inst_4656:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:13968*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13968*FLEN/8, x4, x1, x2)

inst_4657:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:13971*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13971*FLEN/8, x4, x1, x2)

inst_4658:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:13974*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13974*FLEN/8, x4, x1, x2)

inst_4659:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78cd; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:13977*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13977*FLEN/8, x4, x1, x2)

inst_4660:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xbff; valaddr_reg:x3; val_offset:13980*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13980*FLEN/8, x4, x1, x2)

inst_4661:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x800; valaddr_reg:x3; val_offset:13983*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13983*FLEN/8, x4, x1, x2)

inst_4662:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x9ff; valaddr_reg:x3; val_offset:13986*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13986*FLEN/8, x4, x1, x2)

inst_4663:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xa00; valaddr_reg:x3; val_offset:13989*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13989*FLEN/8, x4, x1, x2)

inst_4664:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x8ff; valaddr_reg:x3; val_offset:13992*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13992*FLEN/8, x4, x1, x2)

inst_4665:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xb00; valaddr_reg:x3; val_offset:13995*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13995*FLEN/8, x4, x1, x2)

inst_4666:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x87f; valaddr_reg:x3; val_offset:13998*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 13998*FLEN/8, x4, x1, x2)

inst_4667:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xb80; valaddr_reg:x3; val_offset:14001*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14001*FLEN/8, x4, x1, x2)

inst_4668:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x83f; valaddr_reg:x3; val_offset:14004*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14004*FLEN/8, x4, x1, x2)

inst_4669:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xbc0; valaddr_reg:x3; val_offset:14007*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14007*FLEN/8, x4, x1, x2)

inst_4670:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x81f; valaddr_reg:x3; val_offset:14010*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14010*FLEN/8, x4, x1, x2)

inst_4671:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xbe0; valaddr_reg:x3; val_offset:14013*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14013*FLEN/8, x4, x1, x2)

inst_4672:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x80f; valaddr_reg:x3; val_offset:14016*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14016*FLEN/8, x4, x1, x2)

inst_4673:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xbf0; valaddr_reg:x3; val_offset:14019*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14019*FLEN/8, x4, x1, x2)

inst_4674:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x807; valaddr_reg:x3; val_offset:14022*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14022*FLEN/8, x4, x1, x2)

inst_4675:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xbf8; valaddr_reg:x3; val_offset:14025*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14025*FLEN/8, x4, x1, x2)

inst_4676:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x803; valaddr_reg:x3; val_offset:14028*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14028*FLEN/8, x4, x1, x2)

inst_4677:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xbfc; valaddr_reg:x3; val_offset:14031*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14031*FLEN/8, x4, x1, x2)

inst_4678:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x801; valaddr_reg:x3; val_offset:14034*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14034*FLEN/8, x4, x1, x2)

inst_4679:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xbfe; valaddr_reg:x3; val_offset:14037*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14037*FLEN/8, x4, x1, x2)

inst_4680:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14040*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14040*FLEN/8, x4, x1, x2)

inst_4681:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14043*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14043*FLEN/8, x4, x1, x2)

inst_4682:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14046*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14046*FLEN/8, x4, x1, x2)

inst_4683:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14049*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14049*FLEN/8, x4, x1, x2)

inst_4684:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14052*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14052*FLEN/8, x4, x1, x2)

inst_4685:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14055*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14055*FLEN/8, x4, x1, x2)

inst_4686:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14058*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14058*FLEN/8, x4, x1, x2)

inst_4687:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14061*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14061*FLEN/8, x4, x1, x2)

inst_4688:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14064*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14064*FLEN/8, x4, x1, x2)

inst_4689:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14067*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14067*FLEN/8, x4, x1, x2)

inst_4690:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14070*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14070*FLEN/8, x4, x1, x2)

inst_4691:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b96; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14073*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14073*FLEN/8, x4, x1, x2)

inst_4692:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xfff; valaddr_reg:x3; val_offset:14076*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14076*FLEN/8, x4, x1, x2)

inst_4693:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xc00; valaddr_reg:x3; val_offset:14079*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14079*FLEN/8, x4, x1, x2)

inst_4694:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xdff; valaddr_reg:x3; val_offset:14082*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14082*FLEN/8, x4, x1, x2)

inst_4695:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xe00; valaddr_reg:x3; val_offset:14085*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14085*FLEN/8, x4, x1, x2)

inst_4696:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xcff; valaddr_reg:x3; val_offset:14088*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14088*FLEN/8, x4, x1, x2)

inst_4697:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xf00; valaddr_reg:x3; val_offset:14091*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14091*FLEN/8, x4, x1, x2)

inst_4698:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xc7f; valaddr_reg:x3; val_offset:14094*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14094*FLEN/8, x4, x1, x2)

inst_4699:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xf80; valaddr_reg:x3; val_offset:14097*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14097*FLEN/8, x4, x1, x2)

inst_4700:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xc3f; valaddr_reg:x3; val_offset:14100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14100*FLEN/8, x4, x1, x2)

inst_4701:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xfc0; valaddr_reg:x3; val_offset:14103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14103*FLEN/8, x4, x1, x2)

inst_4702:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xc1f; valaddr_reg:x3; val_offset:14106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14106*FLEN/8, x4, x1, x2)

inst_4703:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xfe0; valaddr_reg:x3; val_offset:14109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14109*FLEN/8, x4, x1, x2)

inst_4704:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xc0f; valaddr_reg:x3; val_offset:14112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14112*FLEN/8, x4, x1, x2)

inst_4705:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xff0; valaddr_reg:x3; val_offset:14115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14115*FLEN/8, x4, x1, x2)

inst_4706:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xc07; valaddr_reg:x3; val_offset:14118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14118*FLEN/8, x4, x1, x2)

inst_4707:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xff8; valaddr_reg:x3; val_offset:14121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14121*FLEN/8, x4, x1, x2)

inst_4708:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xc03; valaddr_reg:x3; val_offset:14124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14124*FLEN/8, x4, x1, x2)

inst_4709:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xffc; valaddr_reg:x3; val_offset:14127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14127*FLEN/8, x4, x1, x2)

inst_4710:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xc01; valaddr_reg:x3; val_offset:14130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14130*FLEN/8, x4, x1, x2)

inst_4711:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xffe; valaddr_reg:x3; val_offset:14133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14133*FLEN/8, x4, x1, x2)

inst_4712:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14136*FLEN/8, x4, x1, x2)

inst_4713:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14139*FLEN/8, x4, x1, x2)

inst_4714:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14142*FLEN/8, x4, x1, x2)

inst_4715:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14145*FLEN/8, x4, x1, x2)

inst_4716:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14148*FLEN/8, x4, x1, x2)

inst_4717:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14151*FLEN/8, x4, x1, x2)

inst_4718:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14154*FLEN/8, x4, x1, x2)

inst_4719:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14157*FLEN/8, x4, x1, x2)

inst_4720:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14160*FLEN/8, x4, x1, x2)

inst_4721:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14163*FLEN/8, x4, x1, x2)

inst_4722:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14166*FLEN/8, x4, x1, x2)

inst_4723:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7965; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14169*FLEN/8, x4, x1, x2)

inst_4724:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x13ff; valaddr_reg:x3; val_offset:14172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14172*FLEN/8, x4, x1, x2)

inst_4725:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1000; valaddr_reg:x3; val_offset:14175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14175*FLEN/8, x4, x1, x2)

inst_4726:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x11ff; valaddr_reg:x3; val_offset:14178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14178*FLEN/8, x4, x1, x2)

inst_4727:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1200; valaddr_reg:x3; val_offset:14181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14181*FLEN/8, x4, x1, x2)

inst_4728:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x10ff; valaddr_reg:x3; val_offset:14184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14184*FLEN/8, x4, x1, x2)

inst_4729:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1300; valaddr_reg:x3; val_offset:14187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14187*FLEN/8, x4, x1, x2)

inst_4730:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x107f; valaddr_reg:x3; val_offset:14190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14190*FLEN/8, x4, x1, x2)

inst_4731:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1380; valaddr_reg:x3; val_offset:14193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14193*FLEN/8, x4, x1, x2)

inst_4732:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x103f; valaddr_reg:x3; val_offset:14196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14196*FLEN/8, x4, x1, x2)

inst_4733:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x13c0; valaddr_reg:x3; val_offset:14199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14199*FLEN/8, x4, x1, x2)

inst_4734:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x101f; valaddr_reg:x3; val_offset:14202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14202*FLEN/8, x4, x1, x2)

inst_4735:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x13e0; valaddr_reg:x3; val_offset:14205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14205*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_38)
inst_4736:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x100f; valaddr_reg:x3; val_offset:14208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14208*FLEN/8, x4, x1, x2)

inst_4737:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x13f0; valaddr_reg:x3; val_offset:14211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14211*FLEN/8, x4, x1, x2)

inst_4738:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1007; valaddr_reg:x3; val_offset:14214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14214*FLEN/8, x4, x1, x2)

inst_4739:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x13f8; valaddr_reg:x3; val_offset:14217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14217*FLEN/8, x4, x1, x2)

inst_4740:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1003; valaddr_reg:x3; val_offset:14220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14220*FLEN/8, x4, x1, x2)

inst_4741:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x13fc; valaddr_reg:x3; val_offset:14223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14223*FLEN/8, x4, x1, x2)

inst_4742:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1001; valaddr_reg:x3; val_offset:14226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14226*FLEN/8, x4, x1, x2)

inst_4743:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x13fe; valaddr_reg:x3; val_offset:14229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14229*FLEN/8, x4, x1, x2)

inst_4744:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14232*FLEN/8, x4, x1, x2)

inst_4745:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14235*FLEN/8, x4, x1, x2)

inst_4746:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14238*FLEN/8, x4, x1, x2)

inst_4747:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14241*FLEN/8, x4, x1, x2)

inst_4748:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14244*FLEN/8, x4, x1, x2)

inst_4749:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14247*FLEN/8, x4, x1, x2)

inst_4750:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14250*FLEN/8, x4, x1, x2)

inst_4751:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14253*FLEN/8, x4, x1, x2)

inst_4752:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14256*FLEN/8, x4, x1, x2)

inst_4753:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14259*FLEN/8, x4, x1, x2)

inst_4754:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14262*FLEN/8, x4, x1, x2)

inst_4755:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x732d; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14265*FLEN/8, x4, x1, x2)

inst_4756:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x17ff; valaddr_reg:x3; val_offset:14268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14268*FLEN/8, x4, x1, x2)

inst_4757:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1400; valaddr_reg:x3; val_offset:14271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14271*FLEN/8, x4, x1, x2)

inst_4758:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x15ff; valaddr_reg:x3; val_offset:14274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14274*FLEN/8, x4, x1, x2)

inst_4759:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1600; valaddr_reg:x3; val_offset:14277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14277*FLEN/8, x4, x1, x2)

inst_4760:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x14ff; valaddr_reg:x3; val_offset:14280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14280*FLEN/8, x4, x1, x2)

inst_4761:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1700; valaddr_reg:x3; val_offset:14283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14283*FLEN/8, x4, x1, x2)

inst_4762:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x147f; valaddr_reg:x3; val_offset:14286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14286*FLEN/8, x4, x1, x2)

inst_4763:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1780; valaddr_reg:x3; val_offset:14289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14289*FLEN/8, x4, x1, x2)

inst_4764:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x143f; valaddr_reg:x3; val_offset:14292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14292*FLEN/8, x4, x1, x2)

inst_4765:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x17c0; valaddr_reg:x3; val_offset:14295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14295*FLEN/8, x4, x1, x2)

inst_4766:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x141f; valaddr_reg:x3; val_offset:14298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14298*FLEN/8, x4, x1, x2)

inst_4767:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x17e0; valaddr_reg:x3; val_offset:14301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14301*FLEN/8, x4, x1, x2)

inst_4768:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x140f; valaddr_reg:x3; val_offset:14304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14304*FLEN/8, x4, x1, x2)

inst_4769:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x17f0; valaddr_reg:x3; val_offset:14307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14307*FLEN/8, x4, x1, x2)

inst_4770:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1407; valaddr_reg:x3; val_offset:14310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14310*FLEN/8, x4, x1, x2)

inst_4771:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x17f8; valaddr_reg:x3; val_offset:14313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14313*FLEN/8, x4, x1, x2)

inst_4772:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1403; valaddr_reg:x3; val_offset:14316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14316*FLEN/8, x4, x1, x2)

inst_4773:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x17fc; valaddr_reg:x3; val_offset:14319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14319*FLEN/8, x4, x1, x2)

inst_4774:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1401; valaddr_reg:x3; val_offset:14322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14322*FLEN/8, x4, x1, x2)

inst_4775:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x17fe; valaddr_reg:x3; val_offset:14325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14325*FLEN/8, x4, x1, x2)

inst_4776:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14328*FLEN/8, x4, x1, x2)

inst_4777:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14331*FLEN/8, x4, x1, x2)

inst_4778:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14334*FLEN/8, x4, x1, x2)

inst_4779:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14337*FLEN/8, x4, x1, x2)

inst_4780:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14340*FLEN/8, x4, x1, x2)

inst_4781:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14343*FLEN/8, x4, x1, x2)

inst_4782:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14346*FLEN/8, x4, x1, x2)

inst_4783:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14349*FLEN/8, x4, x1, x2)

inst_4784:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14352*FLEN/8, x4, x1, x2)

inst_4785:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14355*FLEN/8, x4, x1, x2)

inst_4786:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14358*FLEN/8, x4, x1, x2)

inst_4787:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x279 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a79; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14361*FLEN/8, x4, x1, x2)

inst_4788:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1bff; valaddr_reg:x3; val_offset:14364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14364*FLEN/8, x4, x1, x2)

inst_4789:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1800; valaddr_reg:x3; val_offset:14367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14367*FLEN/8, x4, x1, x2)

inst_4790:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x19ff; valaddr_reg:x3; val_offset:14370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14370*FLEN/8, x4, x1, x2)

inst_4791:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1a00; valaddr_reg:x3; val_offset:14373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14373*FLEN/8, x4, x1, x2)

inst_4792:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x18ff; valaddr_reg:x3; val_offset:14376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14376*FLEN/8, x4, x1, x2)

inst_4793:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1b00; valaddr_reg:x3; val_offset:14379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14379*FLEN/8, x4, x1, x2)

inst_4794:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x187f; valaddr_reg:x3; val_offset:14382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14382*FLEN/8, x4, x1, x2)

inst_4795:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1b80; valaddr_reg:x3; val_offset:14385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14385*FLEN/8, x4, x1, x2)

inst_4796:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x183f; valaddr_reg:x3; val_offset:14388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14388*FLEN/8, x4, x1, x2)

inst_4797:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1bc0; valaddr_reg:x3; val_offset:14391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14391*FLEN/8, x4, x1, x2)

inst_4798:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x181f; valaddr_reg:x3; val_offset:14394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14394*FLEN/8, x4, x1, x2)

inst_4799:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1be0; valaddr_reg:x3; val_offset:14397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14397*FLEN/8, x4, x1, x2)

inst_4800:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x180f; valaddr_reg:x3; val_offset:14400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14400*FLEN/8, x4, x1, x2)

inst_4801:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1bf0; valaddr_reg:x3; val_offset:14403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14403*FLEN/8, x4, x1, x2)

inst_4802:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1807; valaddr_reg:x3; val_offset:14406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14406*FLEN/8, x4, x1, x2)

inst_4803:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1bf8; valaddr_reg:x3; val_offset:14409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14409*FLEN/8, x4, x1, x2)

inst_4804:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1803; valaddr_reg:x3; val_offset:14412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14412*FLEN/8, x4, x1, x2)

inst_4805:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1bfc; valaddr_reg:x3; val_offset:14415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14415*FLEN/8, x4, x1, x2)

inst_4806:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1801; valaddr_reg:x3; val_offset:14418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14418*FLEN/8, x4, x1, x2)

inst_4807:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1bfe; valaddr_reg:x3; val_offset:14421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14421*FLEN/8, x4, x1, x2)

inst_4808:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14424*FLEN/8, x4, x1, x2)

inst_4809:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14427*FLEN/8, x4, x1, x2)

inst_4810:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14430*FLEN/8, x4, x1, x2)

inst_4811:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14433*FLEN/8, x4, x1, x2)

inst_4812:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14436*FLEN/8, x4, x1, x2)

inst_4813:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14439*FLEN/8, x4, x1, x2)

inst_4814:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14442*FLEN/8, x4, x1, x2)

inst_4815:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14445*FLEN/8, x4, x1, x2)

inst_4816:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14448*FLEN/8, x4, x1, x2)

inst_4817:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14451*FLEN/8, x4, x1, x2)

inst_4818:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14454*FLEN/8, x4, x1, x2)

inst_4819:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bae; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14457*FLEN/8, x4, x1, x2)

inst_4820:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1fff; valaddr_reg:x3; val_offset:14460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14460*FLEN/8, x4, x1, x2)

inst_4821:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1c00; valaddr_reg:x3; val_offset:14463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14463*FLEN/8, x4, x1, x2)

inst_4822:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1dff; valaddr_reg:x3; val_offset:14466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14466*FLEN/8, x4, x1, x2)

inst_4823:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1e00; valaddr_reg:x3; val_offset:14469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14469*FLEN/8, x4, x1, x2)

inst_4824:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1cff; valaddr_reg:x3; val_offset:14472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14472*FLEN/8, x4, x1, x2)

inst_4825:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1f00; valaddr_reg:x3; val_offset:14475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14475*FLEN/8, x4, x1, x2)

inst_4826:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1c7f; valaddr_reg:x3; val_offset:14478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14478*FLEN/8, x4, x1, x2)

inst_4827:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1f80; valaddr_reg:x3; val_offset:14481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14481*FLEN/8, x4, x1, x2)

inst_4828:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1c3f; valaddr_reg:x3; val_offset:14484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14484*FLEN/8, x4, x1, x2)

inst_4829:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1fc0; valaddr_reg:x3; val_offset:14487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14487*FLEN/8, x4, x1, x2)

inst_4830:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1c1f; valaddr_reg:x3; val_offset:14490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14490*FLEN/8, x4, x1, x2)

inst_4831:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1fe0; valaddr_reg:x3; val_offset:14493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14493*FLEN/8, x4, x1, x2)

inst_4832:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1c0f; valaddr_reg:x3; val_offset:14496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14496*FLEN/8, x4, x1, x2)

inst_4833:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1ff0; valaddr_reg:x3; val_offset:14499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14499*FLEN/8, x4, x1, x2)

inst_4834:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1c07; valaddr_reg:x3; val_offset:14502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14502*FLEN/8, x4, x1, x2)

inst_4835:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1ff8; valaddr_reg:x3; val_offset:14505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14505*FLEN/8, x4, x1, x2)

inst_4836:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1c03; valaddr_reg:x3; val_offset:14508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14508*FLEN/8, x4, x1, x2)

inst_4837:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1ffc; valaddr_reg:x3; val_offset:14511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14511*FLEN/8, x4, x1, x2)

inst_4838:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1c01; valaddr_reg:x3; val_offset:14514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14514*FLEN/8, x4, x1, x2)

inst_4839:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1ffe; valaddr_reg:x3; val_offset:14517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14517*FLEN/8, x4, x1, x2)

inst_4840:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14520*FLEN/8, x4, x1, x2)

inst_4841:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14523*FLEN/8, x4, x1, x2)

inst_4842:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14526*FLEN/8, x4, x1, x2)

inst_4843:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14529*FLEN/8, x4, x1, x2)

inst_4844:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14532*FLEN/8, x4, x1, x2)

inst_4845:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14535*FLEN/8, x4, x1, x2)

inst_4846:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14538*FLEN/8, x4, x1, x2)

inst_4847:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14541*FLEN/8, x4, x1, x2)

inst_4848:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14544*FLEN/8, x4, x1, x2)

inst_4849:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14547*FLEN/8, x4, x1, x2)

inst_4850:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14550*FLEN/8, x4, x1, x2)

inst_4851:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x11d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d1d; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14553*FLEN/8, x4, x1, x2)

inst_4852:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x23ff; valaddr_reg:x3; val_offset:14556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14556*FLEN/8, x4, x1, x2)

inst_4853:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x2000; valaddr_reg:x3; val_offset:14559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14559*FLEN/8, x4, x1, x2)

inst_4854:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x21ff; valaddr_reg:x3; val_offset:14562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14562*FLEN/8, x4, x1, x2)

inst_4855:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x2200; valaddr_reg:x3; val_offset:14565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14565*FLEN/8, x4, x1, x2)

inst_4856:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x20ff; valaddr_reg:x3; val_offset:14568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14568*FLEN/8, x4, x1, x2)

inst_4857:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x2300; valaddr_reg:x3; val_offset:14571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14571*FLEN/8, x4, x1, x2)

inst_4858:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x207f; valaddr_reg:x3; val_offset:14574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14574*FLEN/8, x4, x1, x2)

inst_4859:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x2380; valaddr_reg:x3; val_offset:14577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14577*FLEN/8, x4, x1, x2)

inst_4860:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x203f; valaddr_reg:x3; val_offset:14580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14580*FLEN/8, x4, x1, x2)

inst_4861:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x23c0; valaddr_reg:x3; val_offset:14583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14583*FLEN/8, x4, x1, x2)

inst_4862:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x201f; valaddr_reg:x3; val_offset:14586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14586*FLEN/8, x4, x1, x2)

inst_4863:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x23e0; valaddr_reg:x3; val_offset:14589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14589*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_39)
inst_4864:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x200f; valaddr_reg:x3; val_offset:14592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14592*FLEN/8, x4, x1, x2)

inst_4865:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x23f0; valaddr_reg:x3; val_offset:14595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14595*FLEN/8, x4, x1, x2)

inst_4866:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x2007; valaddr_reg:x3; val_offset:14598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14598*FLEN/8, x4, x1, x2)

inst_4867:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x23f8; valaddr_reg:x3; val_offset:14601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14601*FLEN/8, x4, x1, x2)

inst_4868:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x2003; valaddr_reg:x3; val_offset:14604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14604*FLEN/8, x4, x1, x2)

inst_4869:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x23fc; valaddr_reg:x3; val_offset:14607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14607*FLEN/8, x4, x1, x2)

inst_4870:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x2001; valaddr_reg:x3; val_offset:14610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14610*FLEN/8, x4, x1, x2)

inst_4871:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x23fe; valaddr_reg:x3; val_offset:14613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14613*FLEN/8, x4, x1, x2)

inst_4872:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14616*FLEN/8, x4, x1, x2)

inst_4873:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14619*FLEN/8, x4, x1, x2)

inst_4874:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14622*FLEN/8, x4, x1, x2)

inst_4875:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14625*FLEN/8, x4, x1, x2)

inst_4876:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14628*FLEN/8, x4, x1, x2)

inst_4877:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14631*FLEN/8, x4, x1, x2)

inst_4878:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14634*FLEN/8, x4, x1, x2)

inst_4879:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14637*FLEN/8, x4, x1, x2)

inst_4880:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14640*FLEN/8, x4, x1, x2)

inst_4881:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14643*FLEN/8, x4, x1, x2)

inst_4882:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14646*FLEN/8, x4, x1, x2)

inst_4883:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ef; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14649*FLEN/8, x4, x1, x2)

inst_4884:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x27ff; valaddr_reg:x3; val_offset:14652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14652*FLEN/8, x4, x1, x2)

inst_4885:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x2400; valaddr_reg:x3; val_offset:14655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14655*FLEN/8, x4, x1, x2)

inst_4886:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x25ff; valaddr_reg:x3; val_offset:14658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14658*FLEN/8, x4, x1, x2)

inst_4887:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x2600; valaddr_reg:x3; val_offset:14661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14661*FLEN/8, x4, x1, x2)

inst_4888:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x24ff; valaddr_reg:x3; val_offset:14664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14664*FLEN/8, x4, x1, x2)

inst_4889:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x2700; valaddr_reg:x3; val_offset:14667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14667*FLEN/8, x4, x1, x2)

inst_4890:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x247f; valaddr_reg:x3; val_offset:14670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14670*FLEN/8, x4, x1, x2)

inst_4891:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x2780; valaddr_reg:x3; val_offset:14673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14673*FLEN/8, x4, x1, x2)

inst_4892:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x243f; valaddr_reg:x3; val_offset:14676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14676*FLEN/8, x4, x1, x2)

inst_4893:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x27c0; valaddr_reg:x3; val_offset:14679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14679*FLEN/8, x4, x1, x2)

inst_4894:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x241f; valaddr_reg:x3; val_offset:14682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14682*FLEN/8, x4, x1, x2)

inst_4895:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x27e0; valaddr_reg:x3; val_offset:14685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14685*FLEN/8, x4, x1, x2)

inst_4896:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x240f; valaddr_reg:x3; val_offset:14688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14688*FLEN/8, x4, x1, x2)

inst_4897:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x27f0; valaddr_reg:x3; val_offset:14691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14691*FLEN/8, x4, x1, x2)

inst_4898:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x2407; valaddr_reg:x3; val_offset:14694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14694*FLEN/8, x4, x1, x2)

inst_4899:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x27f8; valaddr_reg:x3; val_offset:14697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14697*FLEN/8, x4, x1, x2)

inst_4900:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x2403; valaddr_reg:x3; val_offset:14700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14700*FLEN/8, x4, x1, x2)

inst_4901:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x27fc; valaddr_reg:x3; val_offset:14703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14703*FLEN/8, x4, x1, x2)

inst_4902:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x2401; valaddr_reg:x3; val_offset:14706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14706*FLEN/8, x4, x1, x2)

inst_4903:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x27fe; valaddr_reg:x3; val_offset:14709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14709*FLEN/8, x4, x1, x2)

inst_4904:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14712*FLEN/8, x4, x1, x2)

inst_4905:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14715*FLEN/8, x4, x1, x2)

inst_4906:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14718*FLEN/8, x4, x1, x2)

inst_4907:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14721*FLEN/8, x4, x1, x2)

inst_4908:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14724*FLEN/8, x4, x1, x2)

inst_4909:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14727*FLEN/8, x4, x1, x2)

inst_4910:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14730*FLEN/8, x4, x1, x2)

inst_4911:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14733*FLEN/8, x4, x1, x2)

inst_4912:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14736*FLEN/8, x4, x1, x2)

inst_4913:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14739*FLEN/8, x4, x1, x2)

inst_4914:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14742*FLEN/8, x4, x1, x2)

inst_4915:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x72f9; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14745*FLEN/8, x4, x1, x2)

inst_4916:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2bff; valaddr_reg:x3; val_offset:14748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14748*FLEN/8, x4, x1, x2)

inst_4917:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2800; valaddr_reg:x3; val_offset:14751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14751*FLEN/8, x4, x1, x2)

inst_4918:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x29ff; valaddr_reg:x3; val_offset:14754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14754*FLEN/8, x4, x1, x2)

inst_4919:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2a00; valaddr_reg:x3; val_offset:14757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14757*FLEN/8, x4, x1, x2)

inst_4920:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x28ff; valaddr_reg:x3; val_offset:14760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14760*FLEN/8, x4, x1, x2)

inst_4921:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2b00; valaddr_reg:x3; val_offset:14763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14763*FLEN/8, x4, x1, x2)

inst_4922:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x287f; valaddr_reg:x3; val_offset:14766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14766*FLEN/8, x4, x1, x2)

inst_4923:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2b80; valaddr_reg:x3; val_offset:14769*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14769*FLEN/8, x4, x1, x2)

inst_4924:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x283f; valaddr_reg:x3; val_offset:14772*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14772*FLEN/8, x4, x1, x2)

inst_4925:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2bc0; valaddr_reg:x3; val_offset:14775*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14775*FLEN/8, x4, x1, x2)

inst_4926:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x281f; valaddr_reg:x3; val_offset:14778*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14778*FLEN/8, x4, x1, x2)

inst_4927:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2be0; valaddr_reg:x3; val_offset:14781*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14781*FLEN/8, x4, x1, x2)

inst_4928:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x280f; valaddr_reg:x3; val_offset:14784*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14784*FLEN/8, x4, x1, x2)

inst_4929:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2bf0; valaddr_reg:x3; val_offset:14787*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14787*FLEN/8, x4, x1, x2)

inst_4930:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2807; valaddr_reg:x3; val_offset:14790*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14790*FLEN/8, x4, x1, x2)

inst_4931:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2bf8; valaddr_reg:x3; val_offset:14793*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14793*FLEN/8, x4, x1, x2)

inst_4932:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2803; valaddr_reg:x3; val_offset:14796*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14796*FLEN/8, x4, x1, x2)

inst_4933:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2bfc; valaddr_reg:x3; val_offset:14799*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14799*FLEN/8, x4, x1, x2)

inst_4934:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2801; valaddr_reg:x3; val_offset:14802*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14802*FLEN/8, x4, x1, x2)

inst_4935:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2bfe; valaddr_reg:x3; val_offset:14805*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14805*FLEN/8, x4, x1, x2)

inst_4936:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14808*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14808*FLEN/8, x4, x1, x2)

inst_4937:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14811*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14811*FLEN/8, x4, x1, x2)

inst_4938:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14814*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14814*FLEN/8, x4, x1, x2)

inst_4939:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14817*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14817*FLEN/8, x4, x1, x2)

inst_4940:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14820*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14820*FLEN/8, x4, x1, x2)

inst_4941:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14823*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14823*FLEN/8, x4, x1, x2)

inst_4942:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14826*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14826*FLEN/8, x4, x1, x2)

inst_4943:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14829*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14829*FLEN/8, x4, x1, x2)

inst_4944:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14832*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14832*FLEN/8, x4, x1, x2)

inst_4945:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14835*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14835*FLEN/8, x4, x1, x2)

inst_4946:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14838*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14838*FLEN/8, x4, x1, x2)

inst_4947:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x788b; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14841*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14841*FLEN/8, x4, x1, x2)

inst_4948:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2fff; valaddr_reg:x3; val_offset:14844*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14844*FLEN/8, x4, x1, x2)

inst_4949:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2c00; valaddr_reg:x3; val_offset:14847*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14847*FLEN/8, x4, x1, x2)

inst_4950:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2dff; valaddr_reg:x3; val_offset:14850*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14850*FLEN/8, x4, x1, x2)

inst_4951:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2e00; valaddr_reg:x3; val_offset:14853*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14853*FLEN/8, x4, x1, x2)

inst_4952:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2cff; valaddr_reg:x3; val_offset:14856*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14856*FLEN/8, x4, x1, x2)

inst_4953:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2f00; valaddr_reg:x3; val_offset:14859*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14859*FLEN/8, x4, x1, x2)

inst_4954:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2c7f; valaddr_reg:x3; val_offset:14862*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14862*FLEN/8, x4, x1, x2)

inst_4955:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2f80; valaddr_reg:x3; val_offset:14865*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14865*FLEN/8, x4, x1, x2)

inst_4956:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2c3f; valaddr_reg:x3; val_offset:14868*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14868*FLEN/8, x4, x1, x2)

inst_4957:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2fc0; valaddr_reg:x3; val_offset:14871*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14871*FLEN/8, x4, x1, x2)

inst_4958:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2c1f; valaddr_reg:x3; val_offset:14874*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14874*FLEN/8, x4, x1, x2)

inst_4959:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2fe0; valaddr_reg:x3; val_offset:14877*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14877*FLEN/8, x4, x1, x2)

inst_4960:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2c0f; valaddr_reg:x3; val_offset:14880*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14880*FLEN/8, x4, x1, x2)

inst_4961:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2ff0; valaddr_reg:x3; val_offset:14883*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14883*FLEN/8, x4, x1, x2)

inst_4962:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2c07; valaddr_reg:x3; val_offset:14886*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14886*FLEN/8, x4, x1, x2)

inst_4963:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2ff8; valaddr_reg:x3; val_offset:14889*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14889*FLEN/8, x4, x1, x2)

inst_4964:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2c03; valaddr_reg:x3; val_offset:14892*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14892*FLEN/8, x4, x1, x2)

inst_4965:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2ffc; valaddr_reg:x3; val_offset:14895*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14895*FLEN/8, x4, x1, x2)

inst_4966:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2c01; valaddr_reg:x3; val_offset:14898*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14898*FLEN/8, x4, x1, x2)

inst_4967:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0b and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2ffe; valaddr_reg:x3; val_offset:14901*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14901*FLEN/8, x4, x1, x2)

inst_4968:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:14904*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14904*FLEN/8, x4, x1, x2)

inst_4969:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:14907*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14907*FLEN/8, x4, x1, x2)

inst_4970:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:14910*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14910*FLEN/8, x4, x1, x2)

inst_4971:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:14913*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14913*FLEN/8, x4, x1, x2)

inst_4972:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:14916*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14916*FLEN/8, x4, x1, x2)

inst_4973:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:14919*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14919*FLEN/8, x4, x1, x2)

inst_4974:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:14922*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14922*FLEN/8, x4, x1, x2)

inst_4975:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:14925*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14925*FLEN/8, x4, x1, x2)

inst_4976:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:14928*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14928*FLEN/8, x4, x1, x2)

inst_4977:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:14931*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14931*FLEN/8, x4, x1, x2)

inst_4978:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:14934*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14934*FLEN/8, x4, x1, x2)

inst_4979:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x053 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7453; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:14937*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14937*FLEN/8, x4, x1, x2)

inst_4980:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x33ff; valaddr_reg:x3; val_offset:14940*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14940*FLEN/8, x4, x1, x2)

inst_4981:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x3000; valaddr_reg:x3; val_offset:14943*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14943*FLEN/8, x4, x1, x2)

inst_4982:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x31ff; valaddr_reg:x3; val_offset:14946*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14946*FLEN/8, x4, x1, x2)

inst_4983:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x3200; valaddr_reg:x3; val_offset:14949*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14949*FLEN/8, x4, x1, x2)

inst_4984:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x30ff; valaddr_reg:x3; val_offset:14952*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14952*FLEN/8, x4, x1, x2)

inst_4985:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x3300; valaddr_reg:x3; val_offset:14955*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14955*FLEN/8, x4, x1, x2)

inst_4986:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x307f; valaddr_reg:x3; val_offset:14958*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14958*FLEN/8, x4, x1, x2)

inst_4987:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x3380; valaddr_reg:x3; val_offset:14961*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14961*FLEN/8, x4, x1, x2)

inst_4988:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x303f; valaddr_reg:x3; val_offset:14964*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14964*FLEN/8, x4, x1, x2)

inst_4989:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x33c0; valaddr_reg:x3; val_offset:14967*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14967*FLEN/8, x4, x1, x2)

inst_4990:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x301f; valaddr_reg:x3; val_offset:14970*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14970*FLEN/8, x4, x1, x2)

inst_4991:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x33e0; valaddr_reg:x3; val_offset:14973*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14973*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_40)
inst_4992:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x300f; valaddr_reg:x3; val_offset:14976*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14976*FLEN/8, x4, x1, x2)

inst_4993:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x33f0; valaddr_reg:x3; val_offset:14979*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14979*FLEN/8, x4, x1, x2)

inst_4994:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x3007; valaddr_reg:x3; val_offset:14982*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14982*FLEN/8, x4, x1, x2)

inst_4995:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x33f8; valaddr_reg:x3; val_offset:14985*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14985*FLEN/8, x4, x1, x2)

inst_4996:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x3003; valaddr_reg:x3; val_offset:14988*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14988*FLEN/8, x4, x1, x2)

inst_4997:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x33fc; valaddr_reg:x3; val_offset:14991*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14991*FLEN/8, x4, x1, x2)

inst_4998:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x3001; valaddr_reg:x3; val_offset:14994*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14994*FLEN/8, x4, x1, x2)

inst_4999:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0c and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x33fe; valaddr_reg:x3; val_offset:14997*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 14997*FLEN/8, x4, x1, x2)

inst_5000:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:15000*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15000*FLEN/8, x4, x1, x2)

inst_5001:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:15003*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15003*FLEN/8, x4, x1, x2)

inst_5002:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:15006*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15006*FLEN/8, x4, x1, x2)

inst_5003:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:15009*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15009*FLEN/8, x4, x1, x2)

inst_5004:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:15012*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15012*FLEN/8, x4, x1, x2)

inst_5005:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:15015*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15015*FLEN/8, x4, x1, x2)

inst_5006:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:15018*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15018*FLEN/8, x4, x1, x2)

inst_5007:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:15021*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15021*FLEN/8, x4, x1, x2)

inst_5008:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:15024*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15024*FLEN/8, x4, x1, x2)

inst_5009:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:15027*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15027*FLEN/8, x4, x1, x2)

inst_5010:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:15030*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15030*FLEN/8, x4, x1, x2)

inst_5011:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a4b; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:15033*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15033*FLEN/8, x4, x1, x2)

inst_5012:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x37ff; valaddr_reg:x3; val_offset:15036*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15036*FLEN/8, x4, x1, x2)

inst_5013:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x3400; valaddr_reg:x3; val_offset:15039*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15039*FLEN/8, x4, x1, x2)

inst_5014:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x35ff; valaddr_reg:x3; val_offset:15042*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15042*FLEN/8, x4, x1, x2)

inst_5015:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x3600; valaddr_reg:x3; val_offset:15045*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15045*FLEN/8, x4, x1, x2)

inst_5016:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x34ff; valaddr_reg:x3; val_offset:15048*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15048*FLEN/8, x4, x1, x2)

inst_5017:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x3700; valaddr_reg:x3; val_offset:15051*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15051*FLEN/8, x4, x1, x2)

inst_5018:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x347f; valaddr_reg:x3; val_offset:15054*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15054*FLEN/8, x4, x1, x2)

inst_5019:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x3780; valaddr_reg:x3; val_offset:15057*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15057*FLEN/8, x4, x1, x2)

inst_5020:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x343f; valaddr_reg:x3; val_offset:15060*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15060*FLEN/8, x4, x1, x2)

inst_5021:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x37c0; valaddr_reg:x3; val_offset:15063*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15063*FLEN/8, x4, x1, x2)

inst_5022:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x341f; valaddr_reg:x3; val_offset:15066*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15066*FLEN/8, x4, x1, x2)

inst_5023:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x37e0; valaddr_reg:x3; val_offset:15069*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15069*FLEN/8, x4, x1, x2)

inst_5024:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x340f; valaddr_reg:x3; val_offset:15072*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15072*FLEN/8, x4, x1, x2)

inst_5025:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x37f0; valaddr_reg:x3; val_offset:15075*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15075*FLEN/8, x4, x1, x2)

inst_5026:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x3407; valaddr_reg:x3; val_offset:15078*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15078*FLEN/8, x4, x1, x2)

inst_5027:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x37f8; valaddr_reg:x3; val_offset:15081*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15081*FLEN/8, x4, x1, x2)

inst_5028:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x3403; valaddr_reg:x3; val_offset:15084*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15084*FLEN/8, x4, x1, x2)

inst_5029:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x37fc; valaddr_reg:x3; val_offset:15087*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15087*FLEN/8, x4, x1, x2)

inst_5030:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x3401; valaddr_reg:x3; val_offset:15090*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15090*FLEN/8, x4, x1, x2)

inst_5031:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0d and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x37fe; valaddr_reg:x3; val_offset:15093*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15093*FLEN/8, x4, x1, x2)

inst_5032:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:15096*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15096*FLEN/8, x4, x1, x2)

inst_5033:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:15099*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15099*FLEN/8, x4, x1, x2)

inst_5034:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:15102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15102*FLEN/8, x4, x1, x2)

inst_5035:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:15105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15105*FLEN/8, x4, x1, x2)

inst_5036:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:15108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15108*FLEN/8, x4, x1, x2)

inst_5037:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:15111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15111*FLEN/8, x4, x1, x2)

inst_5038:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:15114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15114*FLEN/8, x4, x1, x2)

inst_5039:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:15117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15117*FLEN/8, x4, x1, x2)

inst_5040:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:15120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15120*FLEN/8, x4, x1, x2)

inst_5041:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:15123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15123*FLEN/8, x4, x1, x2)

inst_5042:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:15126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15126*FLEN/8, x4, x1, x2)

inst_5043:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x057 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6857; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:15129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15129*FLEN/8, x4, x1, x2)

inst_5044:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3bff; valaddr_reg:x3; val_offset:15132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15132*FLEN/8, x4, x1, x2)

inst_5045:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3800; valaddr_reg:x3; val_offset:15135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15135*FLEN/8, x4, x1, x2)

inst_5046:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x39ff; valaddr_reg:x3; val_offset:15138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15138*FLEN/8, x4, x1, x2)

inst_5047:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3a00; valaddr_reg:x3; val_offset:15141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15141*FLEN/8, x4, x1, x2)

inst_5048:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x38ff; valaddr_reg:x3; val_offset:15144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15144*FLEN/8, x4, x1, x2)

inst_5049:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3b00; valaddr_reg:x3; val_offset:15147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15147*FLEN/8, x4, x1, x2)

inst_5050:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x387f; valaddr_reg:x3; val_offset:15150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15150*FLEN/8, x4, x1, x2)

inst_5051:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3b80; valaddr_reg:x3; val_offset:15153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15153*FLEN/8, x4, x1, x2)

inst_5052:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x383f; valaddr_reg:x3; val_offset:15156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15156*FLEN/8, x4, x1, x2)

inst_5053:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3bc0; valaddr_reg:x3; val_offset:15159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15159*FLEN/8, x4, x1, x2)

inst_5054:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x381f; valaddr_reg:x3; val_offset:15162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15162*FLEN/8, x4, x1, x2)

inst_5055:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3be0; valaddr_reg:x3; val_offset:15165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15165*FLEN/8, x4, x1, x2)

inst_5056:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x380f; valaddr_reg:x3; val_offset:15168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15168*FLEN/8, x4, x1, x2)

inst_5057:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3bf0; valaddr_reg:x3; val_offset:15171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15171*FLEN/8, x4, x1, x2)

inst_5058:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3807; valaddr_reg:x3; val_offset:15174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15174*FLEN/8, x4, x1, x2)

inst_5059:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3bf8; valaddr_reg:x3; val_offset:15177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15177*FLEN/8, x4, x1, x2)

inst_5060:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3803; valaddr_reg:x3; val_offset:15180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15180*FLEN/8, x4, x1, x2)

inst_5061:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3bfc; valaddr_reg:x3; val_offset:15183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15183*FLEN/8, x4, x1, x2)

inst_5062:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3801; valaddr_reg:x3; val_offset:15186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15186*FLEN/8, x4, x1, x2)

inst_5063:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3bfe; valaddr_reg:x3; val_offset:15189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15189*FLEN/8, x4, x1, x2)

inst_5064:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:15192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15192*FLEN/8, x4, x1, x2)

inst_5065:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:15195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15195*FLEN/8, x4, x1, x2)

inst_5066:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:15198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15198*FLEN/8, x4, x1, x2)

inst_5067:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:15201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15201*FLEN/8, x4, x1, x2)

inst_5068:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:15204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15204*FLEN/8, x4, x1, x2)

inst_5069:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:15207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15207*FLEN/8, x4, x1, x2)

inst_5070:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:15210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15210*FLEN/8, x4, x1, x2)

inst_5071:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:15213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15213*FLEN/8, x4, x1, x2)

inst_5072:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:15216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15216*FLEN/8, x4, x1, x2)

inst_5073:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:15219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15219*FLEN/8, x4, x1, x2)

inst_5074:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:15222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15222*FLEN/8, x4, x1, x2)

inst_5075:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ba8; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:15225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15225*FLEN/8, x4, x1, x2)

inst_5076:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3fff; valaddr_reg:x3; val_offset:15228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15228*FLEN/8, x4, x1, x2)

inst_5077:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3c00; valaddr_reg:x3; val_offset:15231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15231*FLEN/8, x4, x1, x2)

inst_5078:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3dff; valaddr_reg:x3; val_offset:15234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15234*FLEN/8, x4, x1, x2)

inst_5079:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3e00; valaddr_reg:x3; val_offset:15237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15237*FLEN/8, x4, x1, x2)

inst_5080:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3cff; valaddr_reg:x3; val_offset:15240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15240*FLEN/8, x4, x1, x2)

inst_5081:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3f00; valaddr_reg:x3; val_offset:15243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15243*FLEN/8, x4, x1, x2)

inst_5082:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3c7f; valaddr_reg:x3; val_offset:15246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15246*FLEN/8, x4, x1, x2)

inst_5083:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3f80; valaddr_reg:x3; val_offset:15249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15249*FLEN/8, x4, x1, x2)

inst_5084:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3c3f; valaddr_reg:x3; val_offset:15252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15252*FLEN/8, x4, x1, x2)

inst_5085:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3fc0; valaddr_reg:x3; val_offset:15255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15255*FLEN/8, x4, x1, x2)

inst_5086:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3c1f; valaddr_reg:x3; val_offset:15258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15258*FLEN/8, x4, x1, x2)

inst_5087:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3fe0; valaddr_reg:x3; val_offset:15261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15261*FLEN/8, x4, x1, x2)

inst_5088:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3c0f; valaddr_reg:x3; val_offset:15264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15264*FLEN/8, x4, x1, x2)

inst_5089:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3ff0; valaddr_reg:x3; val_offset:15267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15267*FLEN/8, x4, x1, x2)

inst_5090:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3c07; valaddr_reg:x3; val_offset:15270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15270*FLEN/8, x4, x1, x2)

inst_5091:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3ff8; valaddr_reg:x3; val_offset:15273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15273*FLEN/8, x4, x1, x2)

inst_5092:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3c03; valaddr_reg:x3; val_offset:15276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15276*FLEN/8, x4, x1, x2)

inst_5093:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3ffc; valaddr_reg:x3; val_offset:15279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15279*FLEN/8, x4, x1, x2)

inst_5094:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3c01; valaddr_reg:x3; val_offset:15282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15282*FLEN/8, x4, x1, x2)

inst_5095:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3ffe; valaddr_reg:x3; val_offset:15285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15285*FLEN/8, x4, x1, x2)

inst_5096:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:15288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15288*FLEN/8, x4, x1, x2)

inst_5097:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:15291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15291*FLEN/8, x4, x1, x2)

inst_5098:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:15294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15294*FLEN/8, x4, x1, x2)

inst_5099:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:15297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15297*FLEN/8, x4, x1, x2)

inst_5100:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:15300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15300*FLEN/8, x4, x1, x2)

inst_5101:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:15303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15303*FLEN/8, x4, x1, x2)

inst_5102:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:15306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15306*FLEN/8, x4, x1, x2)

inst_5103:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:15309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15309*FLEN/8, x4, x1, x2)

inst_5104:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:15312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15312*FLEN/8, x4, x1, x2)

inst_5105:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:15315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15315*FLEN/8, x4, x1, x2)

inst_5106:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:15318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15318*FLEN/8, x4, x1, x2)

inst_5107:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x750a; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:15321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15321*FLEN/8, x4, x1, x2)

inst_5108:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x43ff; valaddr_reg:x3; val_offset:15324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15324*FLEN/8, x4, x1, x2)

inst_5109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x4000; valaddr_reg:x3; val_offset:15327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15327*FLEN/8, x4, x1, x2)

inst_5110:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x41ff; valaddr_reg:x3; val_offset:15330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15330*FLEN/8, x4, x1, x2)

inst_5111:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x4200; valaddr_reg:x3; val_offset:15333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15333*FLEN/8, x4, x1, x2)

inst_5112:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x40ff; valaddr_reg:x3; val_offset:15336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15336*FLEN/8, x4, x1, x2)

inst_5113:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x4300; valaddr_reg:x3; val_offset:15339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15339*FLEN/8, x4, x1, x2)

inst_5114:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x407f; valaddr_reg:x3; val_offset:15342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15342*FLEN/8, x4, x1, x2)

inst_5115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x4380; valaddr_reg:x3; val_offset:15345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15345*FLEN/8, x4, x1, x2)

inst_5116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x403f; valaddr_reg:x3; val_offset:15348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15348*FLEN/8, x4, x1, x2)

inst_5117:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x43c0; valaddr_reg:x3; val_offset:15351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15351*FLEN/8, x4, x1, x2)

inst_5118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x401f; valaddr_reg:x3; val_offset:15354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15354*FLEN/8, x4, x1, x2)

inst_5119:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x43e0; valaddr_reg:x3; val_offset:15357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15357*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_41)
inst_5120:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x400f; valaddr_reg:x3; val_offset:15360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15360*FLEN/8, x4, x1, x2)

inst_5121:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x43f0; valaddr_reg:x3; val_offset:15363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15363*FLEN/8, x4, x1, x2)

inst_5122:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x4007; valaddr_reg:x3; val_offset:15366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15366*FLEN/8, x4, x1, x2)

inst_5123:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x43f8; valaddr_reg:x3; val_offset:15369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15369*FLEN/8, x4, x1, x2)

inst_5124:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x4003; valaddr_reg:x3; val_offset:15372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15372*FLEN/8, x4, x1, x2)

inst_5125:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x43fc; valaddr_reg:x3; val_offset:15375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15375*FLEN/8, x4, x1, x2)

inst_5126:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x4001; valaddr_reg:x3; val_offset:15378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15378*FLEN/8, x4, x1, x2)

inst_5127:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x43fe; valaddr_reg:x3; val_offset:15381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15381*FLEN/8, x4, x1, x2)

inst_5128:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:15384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15384*FLEN/8, x4, x1, x2)

inst_5129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:15387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15387*FLEN/8, x4, x1, x2)

inst_5130:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x1b6; valaddr_reg:x3; val_offset:15390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15390*FLEN/8, x4, x1, x2)

inst_5131:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x36d; valaddr_reg:x3; val_offset:15393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15393*FLEN/8, x4, x1, x2)

inst_5132:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0xcc; valaddr_reg:x3; val_offset:15396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15396*FLEN/8, x4, x1, x2)

inst_5133:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x333; valaddr_reg:x3; val_offset:15399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15399*FLEN/8, x4, x1, x2)

inst_5134:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x1dd; valaddr_reg:x3; val_offset:15402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15402*FLEN/8, x4, x1, x2)

inst_5135:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x222; valaddr_reg:x3; val_offset:15405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15405*FLEN/8, x4, x1, x2)

inst_5136:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x124; valaddr_reg:x3; val_offset:15408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15408*FLEN/8, x4, x1, x2)

inst_5137:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x2db; valaddr_reg:x3; val_offset:15411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15411*FLEN/8, x4, x1, x2)

inst_5138:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x199; valaddr_reg:x3; val_offset:15414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15414*FLEN/8, x4, x1, x2)

inst_5139:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7aaf; op2val:0x0;
op3val:0x266; valaddr_reg:x3; val_offset:15417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15417*FLEN/8, x4, x1, x2)

inst_5140:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x83ff; valaddr_reg:x3; val_offset:15420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15420*FLEN/8, x4, x1, x2)

inst_5141:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:15423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15423*FLEN/8, x4, x1, x2)

inst_5142:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x81ff; valaddr_reg:x3; val_offset:15426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15426*FLEN/8, x4, x1, x2)

inst_5143:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8200; valaddr_reg:x3; val_offset:15429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15429*FLEN/8, x4, x1, x2)

inst_5144:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x80ff; valaddr_reg:x3; val_offset:15432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15432*FLEN/8, x4, x1, x2)

inst_5145:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8300; valaddr_reg:x3; val_offset:15435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15435*FLEN/8, x4, x1, x2)

inst_5146:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x807f; valaddr_reg:x3; val_offset:15438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15438*FLEN/8, x4, x1, x2)

inst_5147:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8380; valaddr_reg:x3; val_offset:15441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15441*FLEN/8, x4, x1, x2)

inst_5148:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x803f; valaddr_reg:x3; val_offset:15444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15444*FLEN/8, x4, x1, x2)

inst_5149:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x83c0; valaddr_reg:x3; val_offset:15447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15447*FLEN/8, x4, x1, x2)

inst_5150:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x801f; valaddr_reg:x3; val_offset:15450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15450*FLEN/8, x4, x1, x2)

inst_5151:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x83e0; valaddr_reg:x3; val_offset:15453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15453*FLEN/8, x4, x1, x2)

inst_5152:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x800f; valaddr_reg:x3; val_offset:15456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15456*FLEN/8, x4, x1, x2)

inst_5153:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x83f0; valaddr_reg:x3; val_offset:15459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15459*FLEN/8, x4, x1, x2)

inst_5154:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8007; valaddr_reg:x3; val_offset:15462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15462*FLEN/8, x4, x1, x2)

inst_5155:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x83f8; valaddr_reg:x3; val_offset:15465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15465*FLEN/8, x4, x1, x2)

inst_5156:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8003; valaddr_reg:x3; val_offset:15468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15468*FLEN/8, x4, x1, x2)

inst_5157:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x83fc; valaddr_reg:x3; val_offset:15471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15471*FLEN/8, x4, x1, x2)

inst_5158:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:15474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15474*FLEN/8, x4, x1, x2)

inst_5159:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:15477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15477*FLEN/8, x4, x1, x2)

inst_5160:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:15480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15480*FLEN/8, x4, x1, x2)

inst_5161:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:15483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15483*FLEN/8, x4, x1, x2)

inst_5162:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:15486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15486*FLEN/8, x4, x1, x2)

inst_5163:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:15489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15489*FLEN/8, x4, x1, x2)

inst_5164:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:15492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15492*FLEN/8, x4, x1, x2)

inst_5165:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:15495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15495*FLEN/8, x4, x1, x2)

inst_5166:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:15498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15498*FLEN/8, x4, x1, x2)

inst_5167:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:15501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15501*FLEN/8, x4, x1, x2)

inst_5168:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x098 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7898; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:15504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15504*FLEN/8, x4, x1, x2)

inst_5169:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8bff; valaddr_reg:x3; val_offset:15507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15507*FLEN/8, x4, x1, x2)

inst_5170:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8800; valaddr_reg:x3; val_offset:15510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15510*FLEN/8, x4, x1, x2)

inst_5171:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x89ff; valaddr_reg:x3; val_offset:15513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15513*FLEN/8, x4, x1, x2)

inst_5172:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8a00; valaddr_reg:x3; val_offset:15516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15516*FLEN/8, x4, x1, x2)

inst_5173:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x88ff; valaddr_reg:x3; val_offset:15519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15519*FLEN/8, x4, x1, x2)

inst_5174:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8b00; valaddr_reg:x3; val_offset:15522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15522*FLEN/8, x4, x1, x2)

inst_5175:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x887f; valaddr_reg:x3; val_offset:15525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15525*FLEN/8, x4, x1, x2)

inst_5176:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8b80; valaddr_reg:x3; val_offset:15528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15528*FLEN/8, x4, x1, x2)

inst_5177:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x883f; valaddr_reg:x3; val_offset:15531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15531*FLEN/8, x4, x1, x2)

inst_5178:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8bc0; valaddr_reg:x3; val_offset:15534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15534*FLEN/8, x4, x1, x2)

inst_5179:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x881f; valaddr_reg:x3; val_offset:15537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15537*FLEN/8, x4, x1, x2)

inst_5180:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8be0; valaddr_reg:x3; val_offset:15540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15540*FLEN/8, x4, x1, x2)

inst_5181:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x880f; valaddr_reg:x3; val_offset:15543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15543*FLEN/8, x4, x1, x2)

inst_5182:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8bf0; valaddr_reg:x3; val_offset:15546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15546*FLEN/8, x4, x1, x2)

inst_5183:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8807; valaddr_reg:x3; val_offset:15549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15549*FLEN/8, x4, x1, x2)

inst_5184:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8bf8; valaddr_reg:x3; val_offset:15552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15552*FLEN/8, x4, x1, x2)

inst_5185:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8803; valaddr_reg:x3; val_offset:15555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15555*FLEN/8, x4, x1, x2)

inst_5186:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8bfc; valaddr_reg:x3; val_offset:15558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15558*FLEN/8, x4, x1, x2)

inst_5187:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8801; valaddr_reg:x3; val_offset:15561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15561*FLEN/8, x4, x1, x2)

inst_5188:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8bfe; valaddr_reg:x3; val_offset:15564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15564*FLEN/8, x4, x1, x2)

inst_5189:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:15567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15567*FLEN/8, x4, x1, x2)

inst_5190:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:15570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15570*FLEN/8, x4, x1, x2)

inst_5191:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:15573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15573*FLEN/8, x4, x1, x2)

inst_5192:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:15576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15576*FLEN/8, x4, x1, x2)

inst_5193:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:15579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15579*FLEN/8, x4, x1, x2)

inst_5194:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:15582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15582*FLEN/8, x4, x1, x2)

inst_5195:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:15585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15585*FLEN/8, x4, x1, x2)

inst_5196:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:15588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15588*FLEN/8, x4, x1, x2)

inst_5197:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:15591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15591*FLEN/8, x4, x1, x2)

inst_5198:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:15594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15594*FLEN/8, x4, x1, x2)

inst_5199:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:15597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15597*FLEN/8, x4, x1, x2)

inst_5200:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x170 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7570; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:15600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15600*FLEN/8, x4, x1, x2)

inst_5201:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x83ff; valaddr_reg:x3; val_offset:15603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15603*FLEN/8, x4, x1, x2)

inst_5202:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:15606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15606*FLEN/8, x4, x1, x2)

inst_5203:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x81ff; valaddr_reg:x3; val_offset:15609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15609*FLEN/8, x4, x1, x2)

inst_5204:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8200; valaddr_reg:x3; val_offset:15612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15612*FLEN/8, x4, x1, x2)

inst_5205:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x80ff; valaddr_reg:x3; val_offset:15615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15615*FLEN/8, x4, x1, x2)

inst_5206:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8300; valaddr_reg:x3; val_offset:15618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15618*FLEN/8, x4, x1, x2)

inst_5207:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x807f; valaddr_reg:x3; val_offset:15621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15621*FLEN/8, x4, x1, x2)

inst_5208:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8380; valaddr_reg:x3; val_offset:15624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15624*FLEN/8, x4, x1, x2)

inst_5209:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x803f; valaddr_reg:x3; val_offset:15627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15627*FLEN/8, x4, x1, x2)

inst_5210:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x83c0; valaddr_reg:x3; val_offset:15630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15630*FLEN/8, x4, x1, x2)

inst_5211:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x801f; valaddr_reg:x3; val_offset:15633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15633*FLEN/8, x4, x1, x2)

inst_5212:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x83e0; valaddr_reg:x3; val_offset:15636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15636*FLEN/8, x4, x1, x2)

inst_5213:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x800f; valaddr_reg:x3; val_offset:15639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15639*FLEN/8, x4, x1, x2)

inst_5214:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x83f0; valaddr_reg:x3; val_offset:15642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15642*FLEN/8, x4, x1, x2)

inst_5215:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8007; valaddr_reg:x3; val_offset:15645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15645*FLEN/8, x4, x1, x2)

inst_5216:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x83f8; valaddr_reg:x3; val_offset:15648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15648*FLEN/8, x4, x1, x2)

inst_5217:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8003; valaddr_reg:x3; val_offset:15651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15651*FLEN/8, x4, x1, x2)

inst_5218:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x83fc; valaddr_reg:x3; val_offset:15654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15654*FLEN/8, x4, x1, x2)

inst_5219:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:15657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15657*FLEN/8, x4, x1, x2)

inst_5220:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:15660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15660*FLEN/8, x4, x1, x2)

inst_5221:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:15663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15663*FLEN/8, x4, x1, x2)

inst_5222:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:15666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15666*FLEN/8, x4, x1, x2)

inst_5223:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:15669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15669*FLEN/8, x4, x1, x2)

inst_5224:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:15672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15672*FLEN/8, x4, x1, x2)

inst_5225:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:15675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15675*FLEN/8, x4, x1, x2)

inst_5226:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:15678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15678*FLEN/8, x4, x1, x2)

inst_5227:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:15681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15681*FLEN/8, x4, x1, x2)

inst_5228:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:15684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15684*FLEN/8, x4, x1, x2)

inst_5229:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9e; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:15687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15687*FLEN/8, x4, x1, x2)

inst_5230:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x87ff; valaddr_reg:x3; val_offset:15690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15690*FLEN/8, x4, x1, x2)

inst_5231:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8400; valaddr_reg:x3; val_offset:15693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15693*FLEN/8, x4, x1, x2)

inst_5232:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x85ff; valaddr_reg:x3; val_offset:15696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15696*FLEN/8, x4, x1, x2)

inst_5233:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8600; valaddr_reg:x3; val_offset:15699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15699*FLEN/8, x4, x1, x2)

inst_5234:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x84ff; valaddr_reg:x3; val_offset:15702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15702*FLEN/8, x4, x1, x2)

inst_5235:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8700; valaddr_reg:x3; val_offset:15705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15705*FLEN/8, x4, x1, x2)

inst_5236:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x847f; valaddr_reg:x3; val_offset:15708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15708*FLEN/8, x4, x1, x2)

inst_5237:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8780; valaddr_reg:x3; val_offset:15711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15711*FLEN/8, x4, x1, x2)

inst_5238:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x843f; valaddr_reg:x3; val_offset:15714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15714*FLEN/8, x4, x1, x2)

inst_5239:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x87c0; valaddr_reg:x3; val_offset:15717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15717*FLEN/8, x4, x1, x2)

inst_5240:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x841f; valaddr_reg:x3; val_offset:15720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15720*FLEN/8, x4, x1, x2)

inst_5241:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x87e0; valaddr_reg:x3; val_offset:15723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15723*FLEN/8, x4, x1, x2)

inst_5242:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x840f; valaddr_reg:x3; val_offset:15726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15726*FLEN/8, x4, x1, x2)

inst_5243:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x87f0; valaddr_reg:x3; val_offset:15729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15729*FLEN/8, x4, x1, x2)

inst_5244:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8407; valaddr_reg:x3; val_offset:15732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15732*FLEN/8, x4, x1, x2)

inst_5245:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x87f8; valaddr_reg:x3; val_offset:15735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15735*FLEN/8, x4, x1, x2)

inst_5246:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8403; valaddr_reg:x3; val_offset:15738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15738*FLEN/8, x4, x1, x2)

inst_5247:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x87fc; valaddr_reg:x3; val_offset:15741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15741*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_42)
inst_5248:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8401; valaddr_reg:x3; val_offset:15744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15744*FLEN/8, x4, x1, x2)

inst_5249:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x87fe; valaddr_reg:x3; val_offset:15747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15747*FLEN/8, x4, x1, x2)

inst_5250:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:15750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15750*FLEN/8, x4, x1, x2)

inst_5251:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:15753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15753*FLEN/8, x4, x1, x2)

inst_5252:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:15756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15756*FLEN/8, x4, x1, x2)

inst_5253:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:15759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15759*FLEN/8, x4, x1, x2)

inst_5254:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:15762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15762*FLEN/8, x4, x1, x2)

inst_5255:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:15765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15765*FLEN/8, x4, x1, x2)

inst_5256:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:15768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15768*FLEN/8, x4, x1, x2)

inst_5257:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:15771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15771*FLEN/8, x4, x1, x2)

inst_5258:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:15774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15774*FLEN/8, x4, x1, x2)

inst_5259:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:15777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15777*FLEN/8, x4, x1, x2)

inst_5260:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:15780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15780*FLEN/8, x4, x1, x2)

inst_5261:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x178 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d78; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:15783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15783*FLEN/8, x4, x1, x2)

inst_5262:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8bff; valaddr_reg:x3; val_offset:15786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15786*FLEN/8, x4, x1, x2)

inst_5263:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8800; valaddr_reg:x3; val_offset:15789*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15789*FLEN/8, x4, x1, x2)

inst_5264:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x89ff; valaddr_reg:x3; val_offset:15792*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15792*FLEN/8, x4, x1, x2)

inst_5265:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8a00; valaddr_reg:x3; val_offset:15795*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15795*FLEN/8, x4, x1, x2)

inst_5266:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x88ff; valaddr_reg:x3; val_offset:15798*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15798*FLEN/8, x4, x1, x2)

inst_5267:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8b00; valaddr_reg:x3; val_offset:15801*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15801*FLEN/8, x4, x1, x2)

inst_5268:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x887f; valaddr_reg:x3; val_offset:15804*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15804*FLEN/8, x4, x1, x2)

inst_5269:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8b80; valaddr_reg:x3; val_offset:15807*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15807*FLEN/8, x4, x1, x2)

inst_5270:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x883f; valaddr_reg:x3; val_offset:15810*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15810*FLEN/8, x4, x1, x2)

inst_5271:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8bc0; valaddr_reg:x3; val_offset:15813*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15813*FLEN/8, x4, x1, x2)

inst_5272:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x881f; valaddr_reg:x3; val_offset:15816*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15816*FLEN/8, x4, x1, x2)

inst_5273:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8be0; valaddr_reg:x3; val_offset:15819*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15819*FLEN/8, x4, x1, x2)

inst_5274:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x880f; valaddr_reg:x3; val_offset:15822*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15822*FLEN/8, x4, x1, x2)

inst_5275:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8bf0; valaddr_reg:x3; val_offset:15825*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15825*FLEN/8, x4, x1, x2)

inst_5276:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8807; valaddr_reg:x3; val_offset:15828*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15828*FLEN/8, x4, x1, x2)

inst_5277:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8bf8; valaddr_reg:x3; val_offset:15831*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15831*FLEN/8, x4, x1, x2)

inst_5278:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8803; valaddr_reg:x3; val_offset:15834*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15834*FLEN/8, x4, x1, x2)

inst_5279:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8bfc; valaddr_reg:x3; val_offset:15837*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15837*FLEN/8, x4, x1, x2)

inst_5280:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8801; valaddr_reg:x3; val_offset:15840*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15840*FLEN/8, x4, x1, x2)

inst_5281:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8bfe; valaddr_reg:x3; val_offset:15843*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15843*FLEN/8, x4, x1, x2)

inst_5282:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:15846*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15846*FLEN/8, x4, x1, x2)

inst_5283:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:15849*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15849*FLEN/8, x4, x1, x2)

inst_5284:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:15852*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15852*FLEN/8, x4, x1, x2)

inst_5285:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:15855*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15855*FLEN/8, x4, x1, x2)

inst_5286:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:15858*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15858*FLEN/8, x4, x1, x2)

inst_5287:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:15861*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15861*FLEN/8, x4, x1, x2)

inst_5288:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:15864*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15864*FLEN/8, x4, x1, x2)

inst_5289:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:15867*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15867*FLEN/8, x4, x1, x2)

inst_5290:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:15870*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15870*FLEN/8, x4, x1, x2)

inst_5291:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:15873*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15873*FLEN/8, x4, x1, x2)

inst_5292:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:15876*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15876*FLEN/8, x4, x1, x2)

inst_5293:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f3; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:15879*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15879*FLEN/8, x4, x1, x2)

inst_5294:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8fff; valaddr_reg:x3; val_offset:15882*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15882*FLEN/8, x4, x1, x2)

inst_5295:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8c00; valaddr_reg:x3; val_offset:15885*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15885*FLEN/8, x4, x1, x2)

inst_5296:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8dff; valaddr_reg:x3; val_offset:15888*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15888*FLEN/8, x4, x1, x2)

inst_5297:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8e00; valaddr_reg:x3; val_offset:15891*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15891*FLEN/8, x4, x1, x2)

inst_5298:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8cff; valaddr_reg:x3; val_offset:15894*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15894*FLEN/8, x4, x1, x2)

inst_5299:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8f00; valaddr_reg:x3; val_offset:15897*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15897*FLEN/8, x4, x1, x2)

inst_5300:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8c7f; valaddr_reg:x3; val_offset:15900*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15900*FLEN/8, x4, x1, x2)

inst_5301:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8f80; valaddr_reg:x3; val_offset:15903*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15903*FLEN/8, x4, x1, x2)

inst_5302:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8c3f; valaddr_reg:x3; val_offset:15906*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15906*FLEN/8, x4, x1, x2)

inst_5303:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8fc0; valaddr_reg:x3; val_offset:15909*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15909*FLEN/8, x4, x1, x2)

inst_5304:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8c1f; valaddr_reg:x3; val_offset:15912*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15912*FLEN/8, x4, x1, x2)

inst_5305:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8fe0; valaddr_reg:x3; val_offset:15915*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15915*FLEN/8, x4, x1, x2)

inst_5306:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8c0f; valaddr_reg:x3; val_offset:15918*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15918*FLEN/8, x4, x1, x2)

inst_5307:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8ff0; valaddr_reg:x3; val_offset:15921*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15921*FLEN/8, x4, x1, x2)

inst_5308:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8c07; valaddr_reg:x3; val_offset:15924*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15924*FLEN/8, x4, x1, x2)

inst_5309:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8ff8; valaddr_reg:x3; val_offset:15927*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15927*FLEN/8, x4, x1, x2)

inst_5310:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8c03; valaddr_reg:x3; val_offset:15930*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15930*FLEN/8, x4, x1, x2)

inst_5311:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8ffc; valaddr_reg:x3; val_offset:15933*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15933*FLEN/8, x4, x1, x2)

inst_5312:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8c01; valaddr_reg:x3; val_offset:15936*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15936*FLEN/8, x4, x1, x2)

inst_5313:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8ffe; valaddr_reg:x3; val_offset:15939*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15939*FLEN/8, x4, x1, x2)

inst_5314:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:15942*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15942*FLEN/8, x4, x1, x2)

inst_5315:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:15945*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15945*FLEN/8, x4, x1, x2)

inst_5316:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:15948*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15948*FLEN/8, x4, x1, x2)

inst_5317:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:15951*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15951*FLEN/8, x4, x1, x2)

inst_5318:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:15954*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15954*FLEN/8, x4, x1, x2)

inst_5319:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:15957*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15957*FLEN/8, x4, x1, x2)

inst_5320:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:15960*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15960*FLEN/8, x4, x1, x2)

inst_5321:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:15963*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15963*FLEN/8, x4, x1, x2)

inst_5322:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:15966*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15966*FLEN/8, x4, x1, x2)

inst_5323:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:15969*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15969*FLEN/8, x4, x1, x2)

inst_5324:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:15972*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15972*FLEN/8, x4, x1, x2)

inst_5325:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78b6; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:15975*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15975*FLEN/8, x4, x1, x2)

inst_5326:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76bc; op2val:0x8000;
op3val:0x93ff; valaddr_reg:x3; val_offset:15978*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15978*FLEN/8, x4, x1, x2)

inst_5327:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2bc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fnmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76bc; op2val:0x8000;
op3val:0x9000; valaddr_reg:x3; val_offset:15981*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 15981*FLEN/8, x4, x1, x2)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(28213,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(30925,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(31638,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(31077,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5119,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4096,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4607,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4608,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4351,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4864,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4223,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4992,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4159,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5056,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4127,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5088,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4111,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5104,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4103,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5112,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4099,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5116,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4097,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5118,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(29485,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6143,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5120,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5631,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5632,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5375,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5888,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5247,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6016,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5183,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6080,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5151,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6112,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5135,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6128,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5127,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6136,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5123,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6140,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5121,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6142,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7167,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6144,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6655,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6656,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6399,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6912,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6271,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7040,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6207,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7104,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6175,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7136,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6159,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7152,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6151,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7160,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6147,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7164,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6145,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7166,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(31662,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8191,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7168,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7679,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7680,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7423,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7936,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7295,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8064,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7231,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8128,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7199,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8160,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7183,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8176,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7175,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8184,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7171,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8188,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7169,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8190,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(27933,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9215,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8192,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8703,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8704,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8447,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8960,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8319,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9088,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8255,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9152,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8223,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9184,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8207,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9200,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8199,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9208,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8195,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9212,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8193,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9214,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10239,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9216,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9727,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9728,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9471,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9984,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9343,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10112,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9279,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10176,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9247,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10208,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9231,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10224,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9223,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10232,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9219,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10236,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9217,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10238,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(29433,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11263,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10240,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10751,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10752,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10495,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11008,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10367,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11136,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10303,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11200,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10271,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11232,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10255,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11248,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10247,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11256,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10243,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11260,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10241,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11262,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12287,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11264,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11775,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11776,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11519,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12032,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11391,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12160,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11327,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12224,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11295,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12256,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11279,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12272,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11271,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12280,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11267,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12284,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11265,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12286,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(29779,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13311,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12288,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12799,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12800,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12543,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13056,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12415,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13184,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12351,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12319,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13280,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12303,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13296,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12295,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13304,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12291,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13308,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(12289,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13310,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(31307,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14335,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13823,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13824,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13567,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14080,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13439,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14208,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13375,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14272,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13343,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14304,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13327,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14320,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13319,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14328,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13315,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14332,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(13313,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14334,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(26711,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14336,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14847,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14848,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14591,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15232,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15296,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15328,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14351,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15344,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15352,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14339,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(31656,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16383,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15871,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15872,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15615,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16128,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15487,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16256,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15423,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16320,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16352,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15375,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16368,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15367,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16376,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15363,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16380,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15361,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16382,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(29962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17407,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16384,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16895,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16896,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16639,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17152,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16511,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17280,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16447,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17344,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16415,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17376,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16399,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17392,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16391,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17400,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16387,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17404,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(16385,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(17406,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30872,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30064,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(31390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(28024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30963,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37887,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36864,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37375,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37376,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37119,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37632,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36991,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37760,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36927,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37824,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36895,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37856,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36879,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37872,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36871,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37880,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36867,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37884,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36865,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37886,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30396,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38911,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37888,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38399,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38400,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38143,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38656,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38015,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38784,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37951,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38848,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37919,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38880,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37903,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38896,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(37895,16,FLEN)
NAN_BOXED(30757,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38904,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_79:
    .fill 228*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
