`timescale 1ns / 1ps
module lab3_tb;

  wire clk_50M, clk_11M0592;

  reg push_btn;   // BTN5 æŒ‰é’®ï¿???å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
  reg reset_btn;  // BTN6 å¤ä½æŒ‰é’®ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ï¿??? 1

  reg [3:0] touch_btn; // BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
  reg [31:0] dip_sw;   // 32 ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ï¿??? 1

  wire [15:0] leds;  // 16 ï¿??? LEDï¼Œè¾“å‡ºæ—¶ 1 ç‚¹äº®
  wire [7:0] dpy0;   // æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®
  wire [7:0] dpy1;   // æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®

  // å®éªŒ 3 ç”¨åˆ°çš„æŒ‡ä»¤æ ¼ï¿???
  `define inst_rtype(rd, rs1, rs2, op) \
    {7'b0, rs2, rs1, 3'b0, rd, op, 3'b001}

  `define inst_itype(rd, imm, op) \
    {imm, 4'b0, rd, op, 3'b010}
  
  `define inst_poke(rd, imm) `inst_itype(rd, imm, 4'b0001)
  `define inst_peek(rd, imm) `inst_itype(rd, imm, 4'b0010)

  // opcode table
  typedef enum logic [3:0] {
    ADD = 4'b0001,
    SUB = 4'b0010,
    AND = 4'b0011,
    OR  = 4'b0100,
    XOR = 4'b0101,
    NOT = 4'b0110,
    SLL = 4'b0111,
    SRL = 4'b1000,
    SRA = 4'b1001,
    ROL = 4'b1010
  } opcode_t;

  logic is_rtype, is_itype, is_load, is_store, is_unknown;
  logic [15:0] imm;
  logic [4:0] rd, rs1, rs2;
  logic [3:0] opcode;

  initial begin
    // åœ¨è¿™é‡Œå¯ä»¥è‡ªå®šä¹‰æµ‹è¯•è¾“å…¥åºåˆ—ï¼Œä¾‹å¦‚ï¼š
    dip_sw = 32'h0;
    touch_btn = 0;
    reset_btn = 0;
    push_btn = 0;

    #100;
    reset_btn = 1;
    #100;
    reset_btn = 0;
    #2000;  // ç­‰å¾…å¤ä½ç»“æŸ

    // æ ·ä¾‹ï¼šä½¿ï¿??? POKE æŒ‡ä»¤ä¸ºå¯„å­˜å™¨èµ‹éšæœºåˆï¿???
    for (int i = 1; i < 32; i = i + 1) begin
      #100;
      rd = i;   // only lower 5 bits
      dip_sw = `inst_poke(rd, $urandom_range(0, 65536));
      push_btn = 1;

      #100;
      push_btn = 0;

      #1000;
    end

    // TODO: éšæœºæµ‹è¯•å„ç§æŒ‡ä»¤
    #2000
    rs1 = 5'b10111;
    rs2 = 5'b10110;
    rd = 5'b11101;
    opcode = ADD;
    dip_sw = `inst_rtype(rd, rs1, rs2, opcode);
    push_btn = 1;

    #100
    push_btn = 0;
    
    #1000
    
    #100
    rs1 = 5'b11111;
    rs2 = 5'b11110;
    rd = 5'b11111;
    opcode = ADD;
    dip_sw = `inst_rtype(rd, rs1, rs2, opcode);
    push_btn = 1;

    #1000
    push_btn = 0;

    #10000 $finish;
  end

  // å¾…æµ‹è¯•ç”¨æˆ·è®¾ï¿???
  lab3_top dut (
      .clk_50M(clk_50M),
      .clk_11M0592(clk_11M0592),
      .push_btn(push_btn),
      .reset_btn(reset_btn),
      .touch_btn(touch_btn),
      .dip_sw(dip_sw),
      .leds(leds),
      .dpy1(dpy1),
      .dpy0(dpy0),

      .txd(),
      .rxd(1'b1),
      .uart_rdn(),
      .uart_wrn(),
      .uart_dataready(1'b0),
      .uart_tbre(1'b0),
      .uart_tsre(1'b0),
      .base_ram_data(),
      .base_ram_addr(),
      .base_ram_ce_n(),
      .base_ram_oe_n(),
      .base_ram_we_n(),
      .base_ram_be_n(),
      .ext_ram_data(),
      .ext_ram_addr(),
      .ext_ram_ce_n(),
      .ext_ram_oe_n(),
      .ext_ram_we_n(),
      .ext_ram_be_n(),
      .flash_d(),
      .flash_a(),
      .flash_rp_n(),
      .flash_vpen(),
      .flash_oe_n(),
      .flash_ce_n(),
      .flash_byte_n(),
      .flash_we_n()
  );

  // æ—¶é’Ÿï¿???
  clock osc (
      .clk_11M0592(clk_11M0592),
      .clk_50M    (clk_50M)
  );

endmodule
