

================================================================
== Vivado HLS Report for 'fireWall64'
================================================================
* Date:           Thu May  3 11:46:34 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        fireWall64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.39|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    4|    4|         2|          -|          -|     2|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	5  / (!tmp_last_V)
	2  / (tmp_last_V)

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i64"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i64"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %eth_address_V), !map !123"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_in_V_data_V), !map !127"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !131"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !135"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_dest_V), !map !139"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !143"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %observedAddress_out_V), !map !147"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dest_out_V), !map !151"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %match_out_V), !map !155"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @fireWall64_str) nounwind"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64.cpp:43]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64.cpp:43]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64.cpp:43]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %eth_address_V, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64.cpp:43]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/fireWall64.cpp:62]

 <State 2> : 0.83ns
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [../hlsSources/srcs/fireWall64.cpp:62]
ST_2 : Operation 26 [1/1] (0.83ns)   --->   "br label %2" [../hlsSources/srcs/fireWall64.cpp:65]

 <State 3> : 1.39ns
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %1 ], [ %i_1, %3 ]"
ST_3 : Operation 28 [1/1] (0.53ns)   --->   "%exitcond = icmp eq i2 %i, -2" [../hlsSources/srcs/fireWall64.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_3 : Operation 30 [1/1] (0.72ns)   --->   "%i_1 = add i2 %i, 1" [../hlsSources/srcs/fireWall64.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.critedge, label %3" [../hlsSources/srcs/fireWall64.cpp:65]
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%empty_5 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)" [../hlsSources/srcs/fireWall64.cpp:66]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i2 %i to i1" [../hlsSources/srcs/fireWall64.cpp:65]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_load = load i64* %p_Val2_s" [../hlsSources/srcs/fireWall64.cpp:77]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i64* %p_Val2_1" [../hlsSources/srcs/fireWall64.cpp:100]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%observedAddress_V = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_load, i32 16, i32 63)" [../hlsSources/srcs/fireWall64.cpp:77]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../hlsSources/srcs/fireWall64.cpp:86]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%eth_address_V_read = call i48 @_ssdm_op_Read.ap_none.i48P(i48* %eth_address_V)" [../hlsSources/srcs/fireWall64.cpp:88]
ST_3 : Operation 39 [1/1] (1.38ns)   --->   "%tmp = icmp eq i48 %observedAddress_V, %eth_address_V_read" [../hlsSources/srcs/fireWall64.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %match_out_V, i1 %tmp)" [../hlsSources/srcs/fireWall64.cpp:96]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%packetOut_dest_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_1_load, i32 8, i32 15)" [../hlsSources/srcs/fireWall64.cpp:100]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dest_V = zext i8 %packetOut_dest_V to i16" [../hlsSources/srcs/fireWall64.cpp:100]
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %dest_out_V, i16 %dest_V)" [../hlsSources/srcs/fireWall64.cpp:105]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %._crit_edge"

 <State 4> : 0.46ns
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i64* %p_Val2_s" [../hlsSources/srcs/fireWall64.cpp:67]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i64* %p_Val2_1" [../hlsSources/srcs/fireWall64.cpp:67]
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "%empty_5 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)" [../hlsSources/srcs/fireWall64.cpp:66]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i64, i1 } %empty_5, 0" [../hlsSources/srcs/fireWall64.cpp:66]
ST_4 : Operation 49 [1/1] (0.45ns)   --->   "%header_1_V_1 = select i1 %tmp_2, i64 %tmp_data_V_1, i64 %p_Val2_1_load_1" [../hlsSources/srcs/fireWall64.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.45ns)   --->   "%p_Val2_2 = select i1 %tmp_2, i64 %p_Val2_load_1, i64 %tmp_data_V_1" [../hlsSources/srcs/fireWall64.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "store i64 %header_1_V_1, i64* %p_Val2_1" [../hlsSources/srcs/fireWall64.cpp:67]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "store i64 %p_Val2_2, i64* %p_Val2_s" [../hlsSources/srcs/fireWall64.cpp:67]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %2" [../hlsSources/srcs/fireWall64.cpp:65]

 <State 5> : 0.00ns
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_6 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)" [../hlsSources/srcs/fireWall64.cpp:112]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i64, i1 } %empty_6, 0" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i1 } %empty_6, 1" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %tmp_data_V_2 to i8" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 56, i32 63)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 8, i32 15)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 24, i32 31)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 40, i32 47)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 16, i32 23)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 39)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 48, i32 55)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%x_V = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_10, i8 %tmp_4, i8 %tmp_7, i8 %tmp_5, i8 %tmp_8, i8 %tmp_6, i8 %tmp_9, i8 %tmp_3)" [../hlsSources/srcs/fireWall64.cpp:29->../hlsSources/srcs/fireWall64.cpp:114]
ST_5 : Operation 66 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %x_V, i8 %packetOut_dest_V, i1 %tmp_last_V)" [../hlsSources/srcs/fireWall64.cpp:118]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 67 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %x_V, i8 %packetOut_dest_V, i1 %tmp_last_V)" [../hlsSources/srcs/fireWall64.cpp:118]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %4, label %._crit_edge" [../hlsSources/srcs/fireWall64.cpp:111]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)" [../hlsSources/srcs/fireWall64.cpp:124]
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/fireWall64.cpp:124]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../hlsSources/srcs/fireWall64.cpp:65) [32]  (0.835 ns)

 <State 3>: 1.39ns
The critical path consists of the following:
	'load' operation ('p_Val2_load', ../hlsSources/srcs/fireWall64.cpp:77) on local variable '__Val2__' [49]  (0 ns)
	'icmp' operation ('tmp', ../hlsSources/srcs/fireWall64.cpp:88) [54]  (1.39 ns)

 <State 4>: 0.457ns
The critical path consists of the following:
	'load' operation ('p_Val2_load_1', ../hlsSources/srcs/fireWall64.cpp:67) on local variable '__Val2__' [38]  (0 ns)
	'select' operation ('__Val2__', ../hlsSources/srcs/fireWall64.cpp:67) [44]  (0.457 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
