Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4_sdx (win64) Build 1806307 Thu Mar  9 15:24:31 MST 2017
| Date         : Fri Aug 28 20:59:24 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pfm_cmos_wrapper_timing_summary_routed.rpt -rpx pfm_cmos_wrapper_timing_summary_routed.rpx
| Design       : pfm_cmos_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.448     -545.871                    434                11901        0.025        0.000                      0                11848       -0.808       -3.370                       9                  4798  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
clk_fpga_2                         {0.000 2.500}        5.000           200.000         
pfm_cmos_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_pfm_cmos_clk_wiz_1_0    {0.000 3.367}        6.734           148.500         
  clk_out2_pfm_cmos_clk_wiz_1_0    {0.000 0.673}        1.347           742.500         
  clkfbout_pfm_cmos_clk_wiz_1_0    {0.000 25.000}       50.000          20.000          
rgbin_clk                          {0.000 6.734}        13.468          74.250          
  clk_out1_pfm_cmos_clk_wiz_0_0    {1.684 8.417}        13.468          74.250          
  clkfbout_pfm_cmos_clk_wiz_0_0    {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               3.400        0.000                      0                 2678        0.104        0.000                      0                 2678        4.020        0.000                       0                  1342  
clk_fpga_1                                                                                                                                                                           7.845        0.000                       0                     1  
clk_fpga_2                              -1.076      -69.749                    249                 6316        0.025        0.000                      0                 6316        1.250        0.000                       0                  2694  
pfm_cmos_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_pfm_cmos_clk_wiz_1_0          0.212        0.000                      0                  643        0.121        0.000                      0                  643        2.867        0.000                       0                   340  
  clk_out2_pfm_cmos_clk_wiz_1_0                                                                                                                                                     -0.808       -3.370                       9                    10  
  clkfbout_pfm_cmos_clk_wiz_1_0                                                                                                                                                     47.845        0.000                       0                     3  
rgbin_clk                                                                                                                                                                            3.734        0.000                       0                     1  
  clk_out1_pfm_cmos_clk_wiz_0_0          7.360        0.000                      0                  934        0.101        0.000                      0                  934        6.234        0.000                       0                   403  
  clkfbout_pfm_cmos_clk_wiz_0_0                                                                                                                                                     11.313        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2                     clk_fpga_0                           2.025        0.000                      0                    2        0.282        0.000                      0                    2  
clk_fpga_0                     clk_fpga_2                          -1.659      -30.790                     37                  208        0.079        0.000                      0                  208  
clk_out1_pfm_cmos_clk_wiz_1_0  clk_fpga_2                           5.258        0.000                      0                   14                                                                        
clk_out1_pfm_cmos_clk_wiz_0_0  clk_fpga_2                          11.637        0.000                      0                   13                                                                        
clk_fpga_2                     clk_out1_pfm_cmos_clk_wiz_1_0       -5.605      -78.159                     15                   28        0.117        0.000                      0                   15  
clk_fpga_2                     clk_out1_pfm_cmos_clk_wiz_0_0        3.430        0.000                      0                   13                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                           3.272        0.000                      0                  482        1.270        0.000                      0                  482  
**async_default**              clk_fpga_2                     clk_fpga_2                          -0.783      -26.288                     62                  468        0.331        0.000                      0                  468  
**async_default**              clk_fpga_2                     clk_out1_pfm_cmos_clk_wiz_0_0       -6.448     -171.800                     27                   27        2.054        0.000                      0                   27  
**async_default**              clk_out1_pfm_cmos_clk_wiz_0_0  clk_out1_pfm_cmos_clk_wiz_0_0        8.322        0.000                      0                  110        0.488        0.000                      0                  110  
**async_default**              clk_fpga_0                     clk_out1_pfm_cmos_clk_wiz_1_0       -3.778       -3.778                      1                    1        0.077        0.000                      0                    1  
**async_default**              clk_fpga_2                     clk_out1_pfm_cmos_clk_wiz_1_0       -3.922     -165.307                     43                   43        0.086        0.000                      0                   43  
**async_default**              clk_out1_pfm_cmos_clk_wiz_1_0  clk_out1_pfm_cmos_clk_wiz_1_0        3.453        0.000                      0                    4        0.440        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.793ns (43.273%)  route 3.661ns (56.727%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.696     2.990    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y98         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.452     4.861    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X36Y100        LUT3 (Prop_lut3_I1_O)        0.296     5.157 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.844     6.001    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=20, routed)          0.700     6.825    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X35Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.949    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.499 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.499    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.498    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.303     8.801 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.801    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.444 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.444    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_4
    SLICE_X34Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.481    12.660    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.109    12.844    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 1.244ns (19.384%)  route 5.174ns (80.616%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.632     2.926    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X36Y74         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=59, routed)          1.493     4.937    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg6_reg[31]_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.061 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_11/O
                         net (fo=34, routed)          1.350     6.410    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[31]
    SLICE_X38Y70         LUT5 (Prop_lut5_I2_O)        0.150     6.560 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6/O
                         net (fo=1, routed)           0.469     7.030    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6_n_0
    SLICE_X38Y70         LUT4 (Prop_lut4_I0_O)        0.328     7.358 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2/O
                         net (fo=32, routed)          1.862     9.220    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_1/O
                         net (fo=1, routed)           0.000     9.344    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/D[19]
    SLICE_X39Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.476    12.655    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X39Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[19]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X39Y61         FDCE (Setup_fdce_C_D)        0.029    12.793    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 2.728ns (42.696%)  route 3.661ns (57.304%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.696     2.990    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y98         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.452     4.861    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X36Y100        LUT3 (Prop_lut3_I1_O)        0.296     5.157 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.844     6.001    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=20, routed)          0.700     6.825    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X35Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.949 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.949    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.499 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.499    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.665     8.498    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.303     8.801 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.801    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.379 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.379    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_5
    SLICE_X34Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.481    12.660    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.109    12.844    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 1.556ns (24.488%)  route 4.798ns (75.512%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.681     2.975    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X28Y73         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     3.394 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/Q
                         net (fo=37, routed)          2.031     5.425    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg
    SLICE_X27Y63         LUT2 (Prop_lut2_I0_O)        0.327     5.752 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_11/O
                         net (fo=4, routed)           0.698     6.450    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[31]
    SLICE_X27Y63         LUT5 (Prop_lut5_I2_O)        0.360     6.810 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6/O
                         net (fo=1, routed)           0.805     7.615    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6_n_0
    SLICE_X27Y65         LUT4 (Prop_lut4_I0_O)        0.326     7.941 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2/O
                         net (fo=32, routed)          1.264     9.205    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.329 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[30]_i_1/O
                         net (fo=1, routed)           0.000     9.329    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[31]_0[30]
    SLICE_X32Y71         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.467    12.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y71         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[30]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X32Y71         FDCE (Setup_fdce_C_D)        0.079    12.800    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[30]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.239ns (20.334%)  route 4.854ns (79.666%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.653     2.947    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.518     3.465 f  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/Q
                         net (fo=7, routed)           1.320     4.785    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[0]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.118     4.903 f  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=5, routed)           1.575     6.478    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bready[0]
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.326     6.804 r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2/O
                         net (fo=3, routed)           0.827     7.631    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[2]
    SLICE_X31Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.755 f  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=2, routed)           0.750     8.505    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_0
    SLICE_X30Y87         LUT3 (Prop_lut3_I2_O)        0.153     8.658 r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.382     9.040    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X30Y87         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.521    12.700    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y87         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.238    12.537    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 1.244ns (19.417%)  route 5.163ns (80.583%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.632     2.926    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X36Y74         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=59, routed)          1.493     4.937    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg6_reg[31]_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.061 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_11/O
                         net (fo=34, routed)          1.350     6.410    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[31]
    SLICE_X38Y70         LUT5 (Prop_lut5_I2_O)        0.150     6.560 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6/O
                         net (fo=1, routed)           0.469     7.030    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6_n_0
    SLICE_X38Y70         LUT4 (Prop_lut4_I0_O)        0.328     7.358 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2/O
                         net (fo=32, routed)          1.851     9.209    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_1/O
                         net (fo=1, routed)           0.000     9.333    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/D[22]
    SLICE_X36Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.477    12.656    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X36Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[22]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X36Y59         FDCE (Setup_fdce_C_D)        0.077    12.842    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.244ns (19.682%)  route 5.076ns (80.318%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.632     2.926    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X36Y74         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=59, routed)          1.493     4.937    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg6_reg[31]_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.061 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_11/O
                         net (fo=34, routed)          1.350     6.410    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[31]
    SLICE_X38Y70         LUT5 (Prop_lut5_I2_O)        0.150     6.560 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6/O
                         net (fo=1, routed)           0.469     7.030    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6_n_0
    SLICE_X38Y70         LUT4 (Prop_lut4_I0_O)        0.328     7.358 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2/O
                         net (fo=32, routed)          1.765     9.122    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.246 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_1/O
                         net (fo=1, routed)           0.000     9.246    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/D[16]
    SLICE_X40Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.477    12.656    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X40Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[16]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.029    12.760    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.556ns (24.722%)  route 4.738ns (75.278%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.681     2.975    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X28Y73         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     3.394 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/Q
                         net (fo=37, routed)          2.031     5.425    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg
    SLICE_X27Y63         LUT2 (Prop_lut2_I0_O)        0.327     5.752 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_11/O
                         net (fo=4, routed)           0.698     6.450    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[31]
    SLICE_X27Y63         LUT5 (Prop_lut5_I2_O)        0.360     6.810 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6/O
                         net (fo=1, routed)           0.805     7.615    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6_n_0
    SLICE_X27Y65         LUT4 (Prop_lut4_I0_O)        0.326     7.941 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2/O
                         net (fo=32, routed)          1.204     9.145    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.269 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.000     9.269    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[31]_0[13]
    SLICE_X31Y69         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.514    12.693    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y69         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[13]/C
                         clock pessimism              0.264    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X31Y69         FDCE (Setup_fdce_C_D)        0.029    12.832    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.618ns (25.857%)  route 4.639ns (74.143%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.698     2.992    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y91         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     3.510 f  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=23, routed)          1.228     4.738    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.150     4.888 f  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.662     5.550    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_1
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.326     5.876 f  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.033     6.909    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_i_reg
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.152     7.061 r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.275     8.336    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.348     8.684 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.442     9.125    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X29Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.249 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     9.249    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.700    12.879    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X29Y100        FDRE (Setup_fdre_C_D)        0.029    12.883    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 1.244ns (19.815%)  route 5.034ns (80.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.632     2.926    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X36Y74         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=59, routed)          1.493     4.937    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg6_reg[31]_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.061 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_11/O
                         net (fo=34, routed)          1.350     6.410    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[31]
    SLICE_X38Y70         LUT5 (Prop_lut5_I2_O)        0.150     6.560 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6/O
                         net (fo=1, routed)           0.469     7.030    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_6_n_0
    SLICE_X38Y70         LUT4 (Prop_lut4_I0_O)        0.328     7.358 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2/O
                         net (fo=32, routed)          1.722     9.080    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[31]_i_2_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.204 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.000     9.204    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/D[17]
    SLICE_X36Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.477    12.656    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X36Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[17]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X36Y60         FDCE (Setup_fdce_C_D)        0.077    12.842    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[17]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  3.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.566     0.902    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y72         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/Q
                         net (fo=1, routed)           0.052     1.095    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[34]
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.140 r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=1, routed)           0.000     1.140    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X30Y72         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.831     1.197    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y72         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism             -0.282     0.915    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.121     1.036    pfm_cmos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.555     0.891    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X37Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[4]/Q
                         net (fo=1, routed)           0.054     1.086    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg0_reg[31]_0[4]
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.131 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.131    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/D[4]
    SLICE_X36Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.823     1.189    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X36Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[4]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X36Y59         FDCE (Hold_fdce_C_D)         0.121     1.025    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.656     0.992    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    pfm_cmos_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  pfm_cmos_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.885     1.251    pfm_cmos_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfm_cmos_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    pfm_cmos_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.659     0.995    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.119     1.255    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y101        SRL16E                                       r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.930     1.296    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.143    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.078%)  route 0.201ns (51.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.656     0.992    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.201     1.334    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.379 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.379    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.844     1.210    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.656     0.992    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.219     1.352    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.043     1.395 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.395    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X27Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.844     1.210    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.266%)  route 0.199ns (51.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.659     0.995    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.199     1.335    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.380    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.844     1.210    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.183ns (45.001%)  route 0.224ns (54.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.659     0.995    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.224     1.360    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.042     1.402 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.402    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.844     1.210    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.758%)  route 0.070ns (27.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.548     0.884    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X39Y69         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[14]/Q
                         net (fo=2, routed)           0.070     1.094    pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/slv_reg1_reg[31]_0[14]
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.139 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.139    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/D[14]
    SLICE_X38Y69         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X38Y69         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[14]/C
                         clock pessimism             -0.283     0.897    
    SLICE_X38Y69         FDCE (Hold_fdce_C_D)         0.120     1.017    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.656     0.992    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.110     1.243    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y101        SRL16E                                       r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.930     1.296    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.114    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y59    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[21]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y59    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[22]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X38Y67    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[23]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X38Y67    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[24]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X38Y67    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X38Y67    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[26]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y66    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[27]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y70    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[28]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y70    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg0_reg[29]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   pfm_cmos_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y83    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    pfm_cmos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :          249  Failing Endpoints,  Worst Slack       -1.076ns,  Total Violation      -69.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.076ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.900ns (32.384%)  route 3.967ns (67.616%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.653     2.947    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X35Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/Q
                         net (fo=17, routed)          0.707     4.110    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.124     4.234 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2/O
                         net (fo=12, routed)          0.341     4.575    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.699 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=5, routed)           0.605     5.303    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.427 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.427    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_3_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.919 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=27, routed)          0.700     6.619    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.332     6.951 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[9]_i_1/O
                         net (fo=2, routed)           0.820     7.771    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[9]_i_1_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.895 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_3/O
                         net (fo=4, routed)           0.795     8.690    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_3_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.814 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.814    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[2]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.496     7.675    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X39Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[2]/C
                         clock pessimism              0.115     7.790    
                         clock uncertainty           -0.083     7.707    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.031     7.738    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.738    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 -1.076    

Slack (VIOLATED) :        -0.952ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 2.128ns (36.428%)  route 3.714ns (63.572%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.653     2.947    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X35Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/Q
                         net (fo=17, routed)          0.707     4.110    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.124     4.234 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2/O
                         net (fo=12, routed)          0.341     4.575    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.699 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=5, routed)           0.605     5.303    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.427 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.427    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_3_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.919 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=27, routed)          1.023     6.942    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358     7.300 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_4/O
                         net (fo=1, routed)           0.436     7.737    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_4_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.326     8.063 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_2/O
                         net (fo=4, routed)           0.602     8.665    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_2_n_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.789 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.789    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.480     7.659    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X40Y50         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[3]/C
                         clock pessimism              0.229     7.888    
                         clock uncertainty           -0.083     7.805    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.032     7.837    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                 -0.952    

Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 2.128ns (37.073%)  route 3.612ns (62.927%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.653     2.947    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X35Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/Q
                         net (fo=17, routed)          0.707     4.110    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.124     4.234 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2/O
                         net (fo=12, routed)          0.341     4.575    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.699 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=5, routed)           0.605     5.303    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.427 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.427    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_3_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.919 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=27, routed)          1.023     6.942    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358     7.300 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_4/O
                         net (fo=1, routed)           0.436     7.737    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_4_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.326     8.063 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_2/O
                         net (fo=4, routed)           0.500     8.563    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_2_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     8.687 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.687    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.496     7.675    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X39Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[0]/C
                         clock pessimism              0.115     7.790    
                         clock uncertainty           -0.083     7.707    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.029     7.736    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 2.128ns (37.092%)  route 3.609ns (62.908%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.653     2.947    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X35Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]/Q
                         net (fo=17, routed)          0.707     4.110    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[2]
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.124     4.234 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2/O
                         net (fo=12, routed)          0.341     4.575    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.699 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=5, routed)           0.605     5.303    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.427 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.427    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_3_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.919 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=27, routed)          1.023     6.942    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.358     7.300 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_4/O
                         net (fo=1, routed)           0.436     7.737    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_4_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.326     8.063 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_2/O
                         net (fo=4, routed)           0.497     8.560    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[3]_i_2_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     8.684 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.684    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg[1]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.496     7.675    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X39Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[1]/C
                         clock pessimism              0.115     7.790    
                         clock uncertainty           -0.083     7.707    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.031     7.738    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_strbgen_bytes_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.738    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 2.562ns (45.080%)  route 3.121ns (54.920%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.669     2.963    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X47Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/Q
                         net (fo=11, routed)          0.850     4.269    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.393 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10/O
                         net (fo=9, routed)           0.611     5.004    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.128 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=2, routed)           0.626     5.754    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I3_O)        0.124     5.878 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.878    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.336 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=23, routed)          0.709     7.045    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.332     7.377 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2/O
                         net (fo=2, routed)           0.325     7.702    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.826 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     7.826    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.206 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.206    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.323 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.323    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]_i_1_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.646 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.646    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_adjusted_addr_incr[9]
    SLICE_X50Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.467     7.646    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X50Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[9]/C
                         clock pessimism              0.115     7.761    
                         clock uncertainty           -0.083     7.678    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.109     7.787    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.478ns (44.256%)  route 3.121ns (55.744%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.669     2.963    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X47Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/Q
                         net (fo=11, routed)          0.850     4.269    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.393 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10/O
                         net (fo=9, routed)           0.611     5.004    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.128 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=2, routed)           0.626     5.754    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I3_O)        0.124     5.878 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.878    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.336 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=23, routed)          0.709     7.045    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.332     7.377 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2/O
                         net (fo=2, routed)           0.325     7.702    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.826 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     7.826    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.206 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.206    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.323 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.323    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]_i_1_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.562 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.562    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_adjusted_addr_incr[10]
    SLICE_X50Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.467     7.646    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X50Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[10]/C
                         clock pessimism              0.115     7.761    
                         clock uncertainty           -0.083     7.678    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.109     7.787    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.458ns (44.056%)  route 3.121ns (55.944%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.669     2.963    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X47Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/Q
                         net (fo=11, routed)          0.850     4.269    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.393 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10/O
                         net (fo=9, routed)           0.611     5.004    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.128 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=2, routed)           0.626     5.754    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I3_O)        0.124     5.878 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.878    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.336 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=23, routed)          0.709     7.045    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.332     7.377 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2/O
                         net (fo=2, routed)           0.325     7.702    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.826 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     7.826    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.206 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.206    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.323 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.323    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]_i_1_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.542 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.542    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_adjusted_addr_incr[8]
    SLICE_X50Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.467     7.646    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X50Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[8]/C
                         clock pessimism              0.115     7.761    
                         clock uncertainty           -0.083     7.678    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.109     7.787    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.445ns (43.925%)  route 3.121ns (56.075%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.669     2.963    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X47Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/Q
                         net (fo=11, routed)          0.850     4.269    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.393 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10/O
                         net (fo=9, routed)           0.611     5.004    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.128 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=2, routed)           0.626     5.754    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I3_O)        0.124     5.878 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.878    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.336 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=23, routed)          0.709     7.045    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.332     7.377 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2/O
                         net (fo=2, routed)           0.325     7.702    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.826 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     7.826    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.206 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.206    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.529 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.529    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_adjusted_addr_incr[5]
    SLICE_X50Y51         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.467     7.646    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X50Y51         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[5]/C
                         clock pessimism              0.115     7.761    
                         clock uncertainty           -0.083     7.678    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109     7.787    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 2.437ns (43.844%)  route 3.121ns (56.156%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.669     2.963    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X47Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]/Q
                         net (fo=11, routed)          0.850     4.269    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_address[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.393 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10/O
                         net (fo=9, routed)           0.611     5.004    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry_i_10_n_0
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.128 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5/O
                         net (fo=2, routed)           0.626     5.754    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_5_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I3_O)        0.124     5.878 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.878    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0_i_4_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.336 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1_carry__0/CO[1]
                         net (fo=23, routed)          0.709     7.045    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_lt_b2mbaa1
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.332     7.377 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2/O
                         net (fo=2, routed)           0.325     7.702    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.826 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     7.826    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.206 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.206    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.521 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.521    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_adjusted_addr_incr[7]
    SLICE_X50Y51         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.467     7.646    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X50Y51         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]/C
                         clock pessimism              0.115     7.761    
                         clock uncertainty           -0.083     7.678    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.109     7.787    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.138ns (23.366%)  route 3.732ns (76.634%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 7.658 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.669     2.963    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/m_axi_aclk
    SLICE_X34Y43         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]/Q
                         net (fo=5, routed)           0.828     4.309    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_addr_posted_cntr[0]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.433 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_2/O
                         net (fo=6, routed)           0.654     5.088    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_2_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.212 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2/O
                         net (fo=8, routed)           0.387     5.598    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_2_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I1_O)        0.124     5.722 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_cmd2data_valid_i_2/O
                         net (fo=38, routed)          0.798     6.521    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_next_sequential_reg_reg
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.645 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty_i_3/O
                         net (fo=3, routed)           0.311     6.956    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd2dre_valid_reg
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     7.080 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_xfer_reg_empty_i_1/O
                         net (fo=54, routed)          0.753     7.833    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/SR[0]
    SLICE_X32Y53         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.479     7.658    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X32Y53         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg_reg/C
                         clock pessimism              0.115     7.773    
                         clock uncertainty           -0.083     7.690    
    SLICE_X32Y53         FDRE (Setup_fdre_C_R)       -0.524     7.166    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_eof_reg_reg
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                 -0.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.279ns (66.258%)  route 0.142ns (33.742%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.563     0.899    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X38Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[0]/Q
                         net (fo=2, routed)           0.142     1.205    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_incr_imreg[0]
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.250 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5/O
                         net (fo=1, routed)           0.000     1.250    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.320 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.320    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_predict_addr_lsh_im3_in[0]
    SLICE_X36Y50         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.825     1.191    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X36Y50         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.290ns (64.913%)  route 0.157ns (35.087%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.577     0.913    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y50         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[3]/Q
                         net (fo=2, routed)           0.157     1.197    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[3]
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.098     1.295 r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.295    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_2__0_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.359 r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.359    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1__0_n_4
    SLICE_X26Y49         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.860     1.226    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y49         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.134     1.330    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.213ns (51.076%)  route 0.204ns (48.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X50Y52         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[9]/Q
                         net (fo=2, routed)           0.204     1.257    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[9]
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.049     1.306 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.306    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg[6]_i_1_n_0
    SLICE_X48Y51         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.825     1.191    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X48Y51         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.107     1.263    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.020%)  route 0.167ns (52.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.591     0.927    pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X30Y49         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[6]/Q
                         net (fo=1, routed)           0.167     1.241    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[5]
    SLICE_X29Y50         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.845     1.211    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y50         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.016     1.197    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.486%)  route 0.241ns (53.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.577     0.913    pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/m_axi_aclk
    SLICE_X30Y51         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.077 f  pfm_cmos_i/pldma_rgbin_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/Q
                         net (fo=7, routed)           0.241     1.317    pfm_cmos_i/axi_mem_intercon/xbar/inst/s_axi_awaddr[30]
    SLICE_X30Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.362 r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_single_thread.active_target_hot[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.362    pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/sig_next_addr_reg_reg[30]
    SLICE_X30Y47         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.859     1.225    pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X30Y47         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot_reg[0]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.121     1.316    pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.591     0.927    pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X29Y49         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/Q
                         net (fo=15, routed)          0.209     1.277    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arsize[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.322 r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.322    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q[8]_i_2__0_n_0
    SLICE_X29Y50         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.845     1.211    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y50         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[4]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.273    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.962%)  route 0.210ns (53.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.591     0.927    pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X29Y49         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  pfm_cmos_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/Q
                         net (fo=15, routed)          0.210     1.278    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arsize[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.323 r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q[10]_i_2__0/O
                         net (fo=1, routed)           0.000     1.323    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q[10]_i_2__0_n_0
    SLICE_X29Y50         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.845     1.211    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y50         FDRE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     1.272    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.547%)  route 0.222ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.557     0.893    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X47Y50         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.222     1.243    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/Q[9]
    SLICE_X41Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.830     1.196    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/m_axi_aclk
    SLICE_X41Y49         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.022     1.188    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.212ns (49.224%)  route 0.219ns (50.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X50Y51         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[4]/Q
                         net (fo=3, routed)           0.219     1.271    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4]
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.048     1.319 r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.319    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg[1]_i_1_n_0
    SLICE_X48Y50         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.825     1.191    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/m_axi_aclk
    SLICE_X48Y50         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.107     1.263    pfm_cmos_i/pldma_rgbout_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.596     0.932    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y44         FDCE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.336    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X16Y44         RAMD32                                       r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.865     1.231    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X16Y44         RAMD32                                       r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y44         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.276    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y3   pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y6   pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y4   pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y6   pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y11  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y4   pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y4   pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y2   pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y7   pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5   pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y45  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y45  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X16Y44  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X16Y44  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X16Y44  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X16Y44  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X16Y44  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X16Y44  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X16Y44  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X16Y44  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y45  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y45  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y47  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y47  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y47  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y47  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y47  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y47  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y47  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y47  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pfm_cmos_i/clk_wiz_1/inst/clk_in1
  To Clock:  pfm_cmos_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pfm_cmos_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pfm_cmos_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pfm_cmos_clk_wiz_1_0
  To Clock:  clk_out1_pfm_cmos_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 3.297ns (52.004%)  route 3.043ns (47.996%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 8.288 - 6.734 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.724     1.727    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.419     2.146 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/Q
                         net (fo=19, routed)          0.992     3.138    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X56Y42         LUT1 (Prop_lut1_I0_O)        0.327     3.465 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/minusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.500     3.965    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gc1.count_d2_reg[0]
    SLICE_X55Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     4.753 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.753    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.087 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.738     5.826    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[6]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     6.509 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__1_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.949 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.812     7.761    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/plusOp[13]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.067 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/g_rd.gvalid_low.rd_dc_i[13]_i_1/O
                         net (fo=1, routed)           0.000     8.067    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/D[13]
    SLICE_X55Y47         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.551     8.288    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X55Y47         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[13]/C
                         clock pessimism              0.115     8.403    
                         clock uncertainty           -0.153     8.250    
    SLICE_X55Y47         FDCE (Setup_fdce_C_D)        0.029     8.279    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[13]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.704ns (12.218%)  route 5.058ns (87.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 8.389 - 6.734 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.649     1.652    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     2.108 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/Q
                         net (fo=33, routed)          2.259     4.367    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.491 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1[13]_i_1/O
                         net (fo=49, routed)          0.344     4.834    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.958 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=3, routed)           2.456     7.414    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/gc1.count_d2_reg[13]
    RAMB36_X4Y6          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.652     8.389    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y6          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.389    
                         clock uncertainty           -0.153     8.236    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.793    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 3.182ns (51.778%)  route 2.964ns (48.222%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 8.288 - 6.734 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.724     1.727    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.419     2.146 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/Q
                         net (fo=19, routed)          0.992     3.138    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X56Y42         LUT1 (Prop_lut1_I0_O)        0.327     3.465 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/minusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.500     3.965    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gc1.count_d2_reg[0]
    SLICE_X55Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     4.753 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.753    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.087 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.738     5.826    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[6]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     6.509 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__1_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.845 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.733     7.578    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/plusOp[12]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.295     7.873 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/g_rd.gvalid_low.rd_dc_i[12]_i_1/O
                         net (fo=1, routed)           0.000     7.873    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/D[12]
    SLICE_X55Y47         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.551     8.288    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X55Y47         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[12]/C
                         clock pessimism              0.115     8.403    
                         clock uncertainty           -0.153     8.250    
    SLICE_X55Y47         FDCE (Setup_fdce_C_D)        0.031     8.281    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[12]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 0.704ns (12.360%)  route 4.992ns (87.640%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.387 - 6.734 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.649     1.652    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     2.108 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/Q
                         net (fo=33, routed)          2.259     4.367    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.491 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1[13]_i_1/O
                         net (fo=49, routed)          0.365     4.855    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.979 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=3, routed)           2.368     7.348    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.650     8.387    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.387    
                         clock uncertainty           -0.153     8.234    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.791    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.704ns (12.412%)  route 4.968ns (87.588%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 8.384 - 6.734 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.649     1.652    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     2.108 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/Q
                         net (fo=33, routed)          2.259     4.367    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.491 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1[13]_i_1/O
                         net (fo=49, routed)          0.628     5.118    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I3_O)        0.124     5.242 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           2.081     7.324    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y5          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.647     8.384    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y5          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.384    
                         clock uncertainty           -0.153     8.231    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.788    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 3.207ns (52.735%)  route 2.874ns (47.265%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 8.288 - 6.734 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.724     1.727    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.419     2.146 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/Q
                         net (fo=19, routed)          0.992     3.138    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X56Y42         LUT1 (Prop_lut1_I0_O)        0.327     3.465 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/minusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.500     3.965    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gc1.count_d2_reg[0]
    SLICE_X55Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     4.753 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.753    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.087 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.738     5.826    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[6]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     6.509 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.509    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.626 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.626    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__1_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.855 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/plusOp_carry__2/CO[2]
                         net (fo=1, routed)           0.644     7.498    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/plusOp[14]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.310     7.808 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/g_rd.gvalid_low.rd_dc_i[14]_i_1/O
                         net (fo=1, routed)           0.000     7.808    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/D[14]
    SLICE_X55Y47         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.551     8.288    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_clk
    SLICE_X55Y47         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[14]/C
                         clock pessimism              0.115     8.403    
                         clock uncertainty           -0.153     8.250    
    SLICE_X55Y47         FDCE (Setup_fdce_C_D)        0.031     8.281    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/g_rd.gvalid_low.rd_dc_i_reg[14]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.419ns (8.542%)  route 4.486ns (91.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.387 - 6.734 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.724     1.727    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.419     2.146 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/Q
                         net (fo=19, routed)          4.486     6.632    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc1.count_d2_reg[11][2]
    RAMB36_X4Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.650     8.387    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     8.501    
                         clock uncertainty           -0.153     8.348    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.738     7.610    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.704ns (13.776%)  route 4.406ns (86.224%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 8.394 - 6.734 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.649     1.652    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     2.108 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/Q
                         net (fo=33, routed)          2.259     4.367    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.491 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1[13]_i_1/O
                         net (fo=49, routed)          0.626     5.116    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.240 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=3, routed)           1.522     6.762    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.657     8.394    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y7          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.394    
                         clock uncertainty           -0.153     8.241    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.798    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.419ns (8.707%)  route 4.393ns (91.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.387 - 6.734 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.724     1.727    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y40         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.419     2.146 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/Q
                         net (fo=19, routed)          4.393     6.539    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc1.count_d2_reg[11][6]
    RAMB36_X4Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.650     8.387    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115     8.501    
                         clock uncertainty           -0.153     8.348    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.741     7.607    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.550ns (28.766%)  route 3.838ns (71.234%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 8.281 - 6.734 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.712     1.715    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X60Y86         FDRE                                         r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.419     2.134 r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/Q
                         net (fo=17, routed)          0.972     3.106    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg_n_0_[0]
    SLICE_X61Y87         LUT5 (Prop_lut5_I2_O)        0.299     3.405 r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=12, routed)          1.012     4.417    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I0_O)        0.152     4.569 r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=6, routed)           0.826     5.395    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I0_O)        0.354     5.749 r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0/O
                         net (fo=6, routed)           1.029     6.777    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.326     7.103 r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.103    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1]_i_1__0_n_0
    SLICE_X64Y93         FDRE                                         r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.544     8.281    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X64Y93         FDRE                                         r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/C
                         clock pessimism              0.114     8.395    
                         clock uncertainty           -0.153     8.242    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.029     8.271    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  1.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.553     0.555    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     0.751    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.819     0.821    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X53Y37         FDCE (Hold_fdce_C_D)         0.076     0.631    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.553     0.555    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.751    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.819     0.821    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X53Y37         FDCE (Hold_fdce_C_D)         0.075     0.630    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.554     0.556    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     0.752    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[11]
    SLICE_X53Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.821     0.823    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X53Y39         FDCE (Hold_fdce_C_D)         0.075     0.631    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.558     0.560    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.701 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     0.756    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X49Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.826     0.828    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.268     0.560    
    SLICE_X49Y40         FDPE (Hold_fdpe_C_D)         0.075     0.635    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.188ns (36.611%)  route 0.326ns (63.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.554     0.556    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/Q
                         net (fo=33, routed)          0.326     1.022    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rd_en
    SLICE_X50Y63         LUT2 (Prop_lut2_I0_O)        0.047     1.069 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_b[5]_i_1/O
                         net (fo=1, routed)           0.000     1.069    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_6
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[5]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y63         FDCE (Hold_fdce_C_D)         0.131     0.945    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.845%)  route 0.222ns (61.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.578     0.580    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/Q
                         net (fo=19, routed)          0.222     0.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/gc1.count_d2_reg[11][7]
    RAMB36_X3Y7          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.885     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y7          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.635    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.818    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.553     0.555    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     0.751    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.819     0.821    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y37         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X53Y37         FDCE (Hold_fdce_C_D)         0.071     0.626    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.554     0.556    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     0.752    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X53Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.821     0.823    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X53Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X53Y39         FDCE (Hold_fdce_C_D)         0.071     0.627    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.141ns (22.740%)  route 0.479ns (77.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.580     0.582    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y41         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/Q
                         net (fo=19, routed)          0.479     1.202    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/gc1.count_d2_reg[11][8]
    RAMB36_X3Y10         RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.890     0.892    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y10         RAMB36E1                                     r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.892    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.075    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.555     0.557    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X52Y41         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.058     0.755    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X52Y41         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.822     0.824    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X52Y41         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X52Y41         FDCE (Hold_fdce_C_D)         0.071     0.628    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pfm_cmos_clk_wiz_1_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y11     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y4      pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y4      pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y10     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y7      pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y7      pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y9      pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y5      pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y5      pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y8      pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X57Y43     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X57Y43     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y82     pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y95     pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y82     pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y94     pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y44     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y93     pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y46     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y31     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X57Y40     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X57Y40     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y42     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y42     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y40     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y40     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y40     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y41     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X56Y41     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X57Y41     pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pfm_cmos_clk_wiz_1_0
  To Clock:  clk_out2_pfm_cmos_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pfm_cmos_clk_wiz_1_0
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1    pfm_cmos_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y126    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y125    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y120    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y119    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y122    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y121    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y124    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y123    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pfm_cmos_clk_wiz_1_0
  To Clock:  clkfbout_pfm_cmos_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pfm_cmos_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    pfm_cmos_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  rgbin_clk
  To Clock:  rgbin_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgbin_clk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgbin_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pfm_cmos_clk_wiz_0_0
  To Clock:  clk_out1_pfm_cmos_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        5.572ns  (logic 0.766ns (13.748%)  route 4.806ns (86.252%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 13.670 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 0.787 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.736     0.787    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDPE (Prop_fdpe_C_Q)         0.518     1.305 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=10, routed)          0.870     2.175    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y27         LUT2 (Prop_lut2_I1_O)        0.124     2.299 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=14, routed)          3.247     5.545    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124     5.669 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.689     6.358    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_10
    RAMB36_X0Y3          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.613    13.670    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y3          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.246    
                         clock uncertainty           -0.085    14.161    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.718    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        5.424ns  (logic 0.766ns (14.121%)  route 4.658ns (85.879%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 13.665 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 0.787 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.736     0.787    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDPE (Prop_fdpe_C_Q)         0.518     1.305 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=10, routed)          0.870     2.175    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y27         LUT2 (Prop_lut2_I1_O)        0.124     2.299 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=14, routed)          3.448     5.746    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124     5.870 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341     6.211    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_11
    RAMB36_X0Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.608    13.665    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.241    
                         clock uncertainty           -0.085    14.156    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.713    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  7.502    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.858ns  (logic 0.642ns (13.215%)  route 4.216ns (86.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 13.670 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 0.787 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.736     0.787    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDPE (Prop_fdpe_C_Q)         0.518     1.305 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=10, routed)          0.870     2.175    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y27         LUT2 (Prop_lut2_I1_O)        0.124     2.299 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=14, routed)          3.346     5.645    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y3          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.613    13.670    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y3          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.246    
                         clock uncertainty           -0.085    14.161    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.629    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.629    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.829ns  (logic 0.642ns (13.295%)  route 4.187ns (86.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 13.665 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 0.787 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.736     0.787    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDPE (Prop_fdpe_C_Q)         0.518     1.305 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=10, routed)          0.870     2.175    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X23Y27         LUT2 (Prop_lut2_I1_O)        0.124     2.299 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=14, routed)          3.317     5.616    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.608    13.665    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.241    
                         clock uncertainty           -0.085    14.156    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.624    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.126ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        5.313ns  (logic 2.966ns (55.829%)  route 2.347ns (44.171%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 13.615 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 0.744 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.693     0.744    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     3.198 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           1.309     4.508    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[25]
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.157     4.665 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0/O
                         net (fo=1, routed)           1.037     5.702    pfm_cmos_i/bayer2rgb_0/inst/datard_ram1[25]
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.355     6.057 r  pfm_cmos_i/bayer2rgb_0/inst/data_b[1]_i_1/O
                         net (fo=1, routed)           0.000     6.057    pfm_cmos_i/bayer2rgb_0/inst/data_b[1]_i_1_n_0
    SLICE_X30Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    13.615    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X30Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[1]/C
                         clock pessimism              0.576    14.191    
                         clock uncertainty           -0.085    14.106    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.077    14.183    pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  8.126    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        5.339ns  (logic 2.986ns (55.927%)  route 2.353ns (44.073%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 13.615 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 0.744 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.693     0.744    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     3.198 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.296     4.495    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[13]
    SLICE_X32Y26         LUT3 (Prop_lut3_I1_O)        0.152     4.647 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           1.057     5.703    pfm_cmos_i/bayer2rgb_0/inst/datard_ram1[13]
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.380     6.083 r  pfm_cmos_i/bayer2rgb_0/inst/data_g[5]_i_1/O
                         net (fo=1, routed)           0.000     6.083    pfm_cmos_i/bayer2rgb_0/inst/data_g[5]_i_1_n_0
    SLICE_X30Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    13.615    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X30Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[5]/C
                         clock pessimism              0.576    14.191    
                         clock uncertainty           -0.085    14.106    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.118    14.224    pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[5]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        5.187ns  (logic 2.966ns (57.177%)  route 2.221ns (42.823%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 13.614 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 0.748 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.697     0.748    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     3.202 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.183     4.386    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[5]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.152     4.538 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.038     5.576    pfm_cmos_i/bayer2rgb_0/inst/datard_ram1[5]
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.360     5.936 r  pfm_cmos_i/bayer2rgb_0/inst/data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     5.936    pfm_cmos_i/bayer2rgb_0/inst/data_r[5]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.556    13.614    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X29Y26         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[5]/C
                         clock pessimism              0.576    14.190    
                         clock uncertainty           -0.085    14.105    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)        0.075    14.180    pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        5.189ns  (logic 2.935ns (56.558%)  route 2.254ns (43.442%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 13.614 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 0.748 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.697     0.748    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     3.202 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           1.354     4.556    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[9]
    SLICE_X33Y26         LUT3 (Prop_lut3_I0_O)        0.154     4.710 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.901     5.611    pfm_cmos_i/bayer2rgb_0/inst/datard_ram1[9]
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.327     5.938 r  pfm_cmos_i/bayer2rgb_0/inst/data_g[1]_i_1/O
                         net (fo=1, routed)           0.000     5.938    pfm_cmos_i/bayer2rgb_0/inst/data_g[1]_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.556    13.614    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X30Y26         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[1]/C
                         clock pessimism              0.576    14.190    
                         clock uncertainty           -0.085    14.105    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.077    14.182    pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[1]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        5.109ns  (logic 2.952ns (57.785%)  route 2.157ns (42.215%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 13.612 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 0.744 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.693     0.744    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454     3.198 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[27]
                         net (fo=1, routed)           1.072     4.271    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[27]
    SLICE_X32Y25         LUT3 (Prop_lut3_I1_O)        0.150     4.421 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[27]_INST_0/O
                         net (fo=1, routed)           1.084     5.505    pfm_cmos_i/bayer2rgb_0/inst/datard_ram1[27]
    SLICE_X28Y25         LUT2 (Prop_lut2_I1_O)        0.348     5.853 r  pfm_cmos_i/bayer2rgb_0/inst/data_b[3]_i_1/O
                         net (fo=1, routed)           0.000     5.853    pfm_cmos_i/bayer2rgb_0/inst/data_b[3]_i_1_n_0
    SLICE_X28Y25         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.554    13.612    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X28Y25         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[3]/C
                         clock pessimism              0.576    14.188    
                         clock uncertainty           -0.085    14.103    
    SLICE_X28Y25         FDCE (Setup_fdce_C_D)        0.029    14.132    pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[3]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        5.162ns  (logic 2.961ns (57.362%)  route 2.201ns (42.638%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 13.615 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 0.744 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.693     0.744    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      2.454     3.198 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[31]
                         net (fo=1, routed)           1.167     4.365    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[31]
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.152     4.517 r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=1, routed)           1.034     5.551    pfm_cmos_i/bayer2rgb_0/inst/datard_ram1[31]
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.355     5.906 r  pfm_cmos_i/bayer2rgb_0/inst/data_b[7]_i_1/O
                         net (fo=1, routed)           0.000     5.906    pfm_cmos_i/bayer2rgb_0/inst/data_b[7]_i_1_n_0
    SLICE_X30Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    13.615    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X30Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[7]/C
                         clock pessimism              0.576    14.191    
                         clock uncertainty           -0.085    14.106    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.118    14.224    pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  8.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.796%)  route 0.179ns (52.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 0.885 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 1.083 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.582     1.083    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y25         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.164     1.247 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]/Q
                         net (fo=17, routed)          0.179     1.426    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X1Y5          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.893     0.885    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y5          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.257     1.142    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.325    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/addrrd_ram1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.534%)  route 0.181ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 0.852 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.631ns = ( 1.053 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.552     1.053    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X32Y23         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/addrrd_ram1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.164     1.217 r  pfm_cmos_i/bayer2rgb_0/inst/addrrd_ram1_reg[10]/Q
                         net (fo=4, routed)           0.181     1.398    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y4          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.860     0.852    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.259     1.111    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.294    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/addrrd_ram1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.530%)  route 0.188ns (53.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 0.852 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.632ns = ( 1.052 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.551     1.052    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X32Y24         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/addrrd_ram1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDCE (Prop_fdce_C_Q)         0.164     1.216 r  pfm_cmos_i/bayer2rgb_0/inst/addrrd_ram1_reg[8]/Q
                         net (fo=6, routed)           0.188     1.404    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y4          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.860     0.852    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.259     1.111    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.294    pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.238%)  route 0.282ns (68.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns = ( 0.857 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 1.083 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.582     1.083    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y30         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.128     1.211 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[16]/Q
                         net (fo=4, routed)           0.282     1.492    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y6          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.865     0.857    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y6          RAMB36E1                                     r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.276     1.133    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.242     1.375    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 0.843 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 1.086 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.585     1.086    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.141     1.227 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.283    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[10]
    SLICE_X21Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.851     0.843    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X21Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.243     1.086    
    SLICE_X21Y27         FDCE (Hold_fdce_C_D)         0.075     1.161    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 0.841 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 1.084 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.583     1.084    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDCE (Prop_fdce_C_Q)         0.141     1.225 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X21Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.849     0.841    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X21Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.243     1.084    
    SLICE_X21Y23         FDCE (Hold_fdce_C_D)         0.075     1.159    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 0.842 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 1.086 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.585     1.086    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.227 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.283    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X23Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.850     0.842    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.244     1.086    
    SLICE_X23Y27         FDPE (Hold_fdpe_C_D)         0.075     1.161    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 0.843 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 1.086 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.585     1.086    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.141     1.227 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     1.283    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[11]
    SLICE_X21Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.851     0.843    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X21Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.243     1.086    
    SLICE_X21Y27         FDCE (Hold_fdce_C_D)         0.071     1.157    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 0.840 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 1.084 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.583     1.084    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDCE (Prop_fdce_C_Q)         0.141     1.225 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/Q
                         net (fo=2, routed)           0.067     1.292    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[3]
    SLICE_X23Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.848     0.840    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism              0.244     1.084    
    SLICE_X23Y23         FDCE (Hold_fdce_C_D)         0.078     1.162    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 0.838 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 1.082 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.581     1.082    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.223 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.065     1.288    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X24Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.846     0.838    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.244     1.082    
    SLICE_X24Y27         FDPE (Hold_fdpe_C_D)         0.075     1.157    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pfm_cmos_clk_wiz_0_0
Waveform(ns):       { 1.684 8.417 }
Period(ns):         13.468
Sources:            { pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y5      pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y5      pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y4      pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y4      pfm_cmos_i/bayer2rgb_0/inst/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y3      pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y6      pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X1Y4      pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X2Y6      pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y2      pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y7      pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X24Y27     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X24Y27     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X27Y26     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X25Y26     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X25Y26     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X26Y26     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X44Y27     pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rstint_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X44Y27     pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rstint_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X44Y27     pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rstint_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X44Y27     pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rstint_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X28Y29     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X28Y29     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X29Y29     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X29Y30     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X29Y29     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X29Y30     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X29Y29     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X29Y29     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X29Y29     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X29Y29     pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pfm_cmos_clk_wiz_0_0
  To Clock:  clkfbout_pfm_cmos_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pfm_cmos_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         13.468      11.313     BUFGCTRL_X0Y19   pfm_cmos_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@5.000ns)
  Data Path Delay:        2.539ns  (logic 0.704ns (27.722%)  route 1.835ns (72.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 7.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     6.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.698     7.992    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y58         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDCE (Prop_fdce_C_Q)         0.456     8.448 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[1]/Q
                         net (fo=6, routed)           1.161     9.609    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg_n_0_[1]
    SLICE_X28Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.733 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data[1]_i_2/O
                         net (fo=1, routed)           0.674    10.407    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1
    SLICE_X28Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.531 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.531    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[31]_0[1]
    SLICE_X28Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.520    12.699    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X28Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[1]/C
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.171    12.527    
    SLICE_X28Y63         FDCE (Setup_fdce_C_D)        0.029    12.556    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@5.000ns)
  Data Path Delay:        2.285ns  (logic 0.704ns (30.812%)  route 1.581ns (69.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 7.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     6.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.697     7.991    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDCE (Prop_fdce_C_Q)         0.456     8.447 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[0]/Q
                         net (fo=7, routed)           0.872     9.319    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg_n_0_[0]
    SLICE_X28Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data[0]_i_2/O
                         net (fo=1, routed)           0.709    10.152    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.276 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.276    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[31]_0[0]
    SLICE_X31Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.522    12.701    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[0]/C
                         clock pessimism              0.000    12.701    
                         clock uncertainty           -0.171    12.529    
    SLICE_X31Y61         FDCE (Setup_fdce_C_D)        0.031    12.560    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  2.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.409%)  route 0.612ns (72.591%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.575     0.911    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[0]/Q
                         net (fo=7, routed)           0.348     1.400    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg_n_0_[0]
    SLICE_X28Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.445 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data[0]_i_2/O
                         net (fo=1, routed)           0.264     1.708    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[31]_0[0]
    SLICE_X31Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.842     1.208    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[0]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.171     1.379    
    SLICE_X31Y61         FDCE (Hold_fdce_C_D)         0.092     1.471    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.231ns (25.739%)  route 0.666ns (74.261%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.575     0.911    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y58         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg[1]/Q
                         net (fo=6, routed)           0.436     1.488    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/pl_wr_index_reg_n_0_[1]
    SLICE_X28Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.533 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data[1]_i_2/O
                         net (fo=1, routed)           0.230     1.763    pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1
    SLICE_X28Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  pfm_cmos_i/pldma_rgbin_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[31]_0[1]
    SLICE_X28Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.839     1.205    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X28Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[1]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.171     1.376    
    SLICE_X28Y63         FDCE (Hold_fdce_C_D)         0.091     1.467    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :           37  Failing Endpoints,  Worst Slack       -1.659ns,  Total Violation      -30.790ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 3.366ns (56.583%)  route 2.583ns (43.417%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 7.650 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X44Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/Q
                         net (fo=2, routed)           0.597     3.996    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/h_sync[0]
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.124     4.120 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND[4]_i_10/O
                         net (fo=1, routed)           0.000     4.120    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND[4]_i_10_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.652 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.652    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.874 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[8]_i_2/O[0]
                         net (fo=4, routed)           0.608     5.482    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[8]_i_2_n_7
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.299     5.781 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[8]_i_10/O
                         net (fo=1, routed)           0.000     5.781    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[8]_i_10_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.328 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_2/O[2]
                         net (fo=5, routed)           0.886     7.214    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[6]
    SLICE_X47Y64         LUT1 (Prop_lut1_I0_O)        0.302     7.516 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[8]_i_5/O
                         net (fo=1, routed)           0.000     7.516    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[8]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.066 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_1_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.400 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.491     8.892    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS0[10]
    SLICE_X48Y65         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.471     7.650    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X48Y65         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[10]/C
                         clock pessimism              0.000     7.650    
                         clock uncertainty           -0.171     7.478    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.246     7.232    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[10]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 -1.659    

Slack (VIOLATED) :        -1.583ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 3.254ns (55.609%)  route 2.598ns (44.391%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 7.651 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X44Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/Q
                         net (fo=2, routed)           0.597     3.996    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/h_sync[0]
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.124     4.120 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND[4]_i_10/O
                         net (fo=1, routed)           0.000     4.120    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND[4]_i_10_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.652 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.652    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.874 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[8]_i_2/O[0]
                         net (fo=4, routed)           0.608     5.482    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[8]_i_2_n_7
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.299     5.781 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[8]_i_10/O
                         net (fo=1, routed)           0.000     5.781    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[8]_i_10_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.328 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_2/O[2]
                         net (fo=5, routed)           0.886     7.214    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[6]
    SLICE_X47Y64         LUT1 (Prop_lut1_I0_O)        0.302     7.516 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[8]_i_5/O
                         net (fo=1, routed)           0.000     7.516    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[8]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.066 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_1_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.288 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.506     8.795    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS0[9]
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.472     7.651    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[9]/C
                         clock pessimism              0.000     7.651    
                         clock uncertainty           -0.171     7.479    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)       -0.268     7.211    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[9]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 -1.583    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 3.361ns (57.212%)  route 2.514ns (42.788%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X42Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/Q
                         net (fo=5, routed)           0.651     4.112    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg_n_0_[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.727 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/O[3]
                         net (fo=4, routed)           0.566     5.293    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.306     5.599 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7/O
                         net (fo=1, routed)           0.000     5.599    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.334 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_2/O[1]
                         net (fo=5, routed)           0.798     7.132    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[5]
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.303     7.435 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8/O
                         net (fo=1, routed)           0.000     7.435    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.985 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.319 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.499     8.818    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD0[9]
    SLICE_X49Y59         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.475     7.654    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y59         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[9]/C
                         clock pessimism              0.000     7.654    
                         clock uncertainty           -0.171     7.482    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)       -0.237     7.245    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[9]
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 3.266ns (56.643%)  route 2.500ns (43.357%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X42Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/Q
                         net (fo=5, routed)           0.651     4.112    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg_n_0_[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.727 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/O[3]
                         net (fo=4, routed)           0.566     5.293    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.306     5.599 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7/O
                         net (fo=1, routed)           0.000     5.599    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.334 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_2/O[1]
                         net (fo=5, routed)           0.798     7.132    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[5]
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.303     7.435 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8/O
                         net (fo=1, routed)           0.000     7.435    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.985 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.224 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.485     8.709    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD0[10]
    SLICE_X48Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.475     7.654    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X48Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[10]/C
                         clock pessimism              0.000     7.654    
                         clock uncertainty           -0.171     7.482    
    SLICE_X48Y60         FDRE (Setup_fdre_C_D)       -0.259     7.223    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[10]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 3.340ns (58.471%)  route 2.372ns (41.529%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X42Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/Q
                         net (fo=5, routed)           0.651     4.112    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg_n_0_[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.727 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/O[3]
                         net (fo=4, routed)           0.566     5.293    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.306     5.599 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7/O
                         net (fo=1, routed)           0.000     5.599    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.334 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_2/O[1]
                         net (fo=5, routed)           0.798     7.132    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[5]
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.303     7.435 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8/O
                         net (fo=1, routed)           0.000     7.435    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.985 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.298 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.358     8.655    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD0[11]
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.475     7.654    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                         clock pessimism              0.000     7.654    
                         clock uncertainty           -0.171     7.482    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)       -0.263     7.219    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 -1.436    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 3.249ns (56.533%)  route 2.498ns (43.467%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X42Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/Q
                         net (fo=5, routed)           0.651     4.112    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg_n_0_[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.727 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/O[3]
                         net (fo=4, routed)           0.566     5.293    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.306     5.599 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7/O
                         net (fo=1, routed)           0.000     5.599    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.334 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_2/O[1]
                         net (fo=5, routed)           0.798     7.132    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[5]
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.303     7.435 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8/O
                         net (fo=1, routed)           0.000     7.435    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.985 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.985    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.207 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.483     8.690    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD0[8]
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.475     7.654    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[8]/C
                         clock pessimism              0.000     7.654    
                         clock uncertainty           -0.171     7.482    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)       -0.215     7.267    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[8]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.319ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 3.117ns (55.513%)  route 2.498ns (44.487%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X42Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/Q
                         net (fo=5, routed)           0.651     4.112    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg_n_0_[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.727 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/O[3]
                         net (fo=4, routed)           0.566     5.293    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.306     5.599 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7/O
                         net (fo=1, routed)           0.000     5.599    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.334 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_2/O[1]
                         net (fo=5, routed)           0.798     7.132    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[5]
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.303     7.435 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8/O
                         net (fo=1, routed)           0.000     7.435    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.075 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.483     8.558    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD0[7]
    SLICE_X49Y59         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.475     7.654    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y59         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]/C
                         clock pessimism              0.000     7.654    
                         clock uncertainty           -0.171     7.482    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)       -0.243     7.239    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                 -1.319    

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 3.073ns (57.095%)  route 2.309ns (42.905%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 7.651 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X44Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[16]/Q
                         net (fo=2, routed)           0.597     3.996    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/h_sync[0]
    SLICE_X43Y60         LUT2 (Prop_lut2_I1_O)        0.124     4.120 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND[4]_i_10/O
                         net (fo=1, routed)           0.000     4.120    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND[4]_i_10_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.544 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/O[1]
                         net (fo=4, routed)           0.585     5.129    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_6
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.303     5.432 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_9/O
                         net (fo=1, routed)           0.000     5.432    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.012 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2/O[2]
                         net (fo=6, routed)           0.822     6.834    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[2]
    SLICE_X47Y63         LUT1 (Prop_lut1_I0_O)        0.302     7.136 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_5/O
                         net (fo=1, routed)           0.000     7.136    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_5_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.686 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.686    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_1_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.020 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.305     8.325    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS0[6]
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.472     7.651    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[6]/C
                         clock pessimism              0.000     7.651    
                         clock uncertainty           -0.171     7.479    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)       -0.274     7.205    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[6]
  -------------------------------------------------------------------
                         required time                          7.205    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 3.057ns (56.485%)  route 2.355ns (43.515%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 7.654 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.649     2.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X42Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg[0]/Q
                         net (fo=5, routed)           0.651     4.112    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg3_reg_n_0_[0]
    SLICE_X43Y60         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.727 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2/O[3]
                         net (fo=4, routed)           0.566     5.293    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCEND_reg[4]_i_2_n_4
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.306     5.599 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7/O
                         net (fo=1, routed)           0.000     5.599    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS[4]_i_7_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.000    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[4]_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.334 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]_i_2/O[1]
                         net (fo=5, routed)           0.798     7.132    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS1[5]
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.303     7.435 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8/O
                         net (fo=1, routed)           0.000     7.435    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD[7]_i_8_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.340     8.355    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD0[6]
    SLICE_X48Y59         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.475     7.654    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X48Y59         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[6]/C
                         clock pessimism              0.000     7.654    
                         clock uncertainty           -0.171     7.482    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)       -0.239     7.243    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[6]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_PERIOD_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 3.679ns (65.070%)  route 1.975ns (34.930%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 7.653 - 5.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.648     2.942    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X39Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.419     3.361 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[1]/Q
                         net (fo=5, routed)           0.684     4.045    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg_n_0_[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.296     4.341 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_9/O
                         net (fo=1, routed)           0.000     4.341    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_9_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.874 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.874    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[4]_i_2_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.197 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[8]_i_2/O[1]
                         net (fo=4, routed)           0.615     5.812    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[8]_i_2_n_6
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.306     6.118 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_LINES[8]_i_9/O
                         net (fo=1, routed)           0.000     6.118    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_LINES[8]_i_9_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.651 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_LINES_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.651    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_LINES_reg[8]_i_2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.974 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_LINES_reg[11]_i_2/O[1]
                         net (fo=5, routed)           0.676     7.650    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_LINES1[9]
    SLICE_X37Y63         LUT4 (Prop_lut4_I3_O)        0.306     7.956 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_PERIOD[11]_i_7/O
                         net (fo=1, routed)           0.000     7.956    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_PERIOD[11]_i_7_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.596 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_PERIOD_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.596    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_PERIOD0[11]
    SLICE_X37Y63         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_PERIOD_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.474     7.653    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X37Y63         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_PERIOD_reg[11]/C
                         clock pessimism              0.000     7.653    
                         clock uncertainty           -0.171     7.481    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.062     7.543    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_PERIOD_reg[11]
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                 -1.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.244%)  route 0.493ns (77.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.574     0.910    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X29Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[6]/Q
                         net (fo=2, routed)           0.493     1.543    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[31]_0[4]
    SLICE_X29Y40         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.857     1.223    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X29Y40         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[7]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.171     1.394    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.070     1.464    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.128ns (21.065%)  route 0.480ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.574     0.910    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X29Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDCE (Prop_fdce_C_Q)         0.128     1.038 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[7]/Q
                         net (fo=2, routed)           0.480     1.517    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[31]_0[5]
    SLICE_X29Y40         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.857     1.223    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X29Y40         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[8]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.171     1.394    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.012     1.406    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.424%)  route 0.492ns (72.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.569     0.905    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X27Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[21]/Q
                         net (fo=3, routed)           0.492     1.538    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[31]_0[19]
    SLICE_X28Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.583 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.583    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc[6]_i_1_n_0
    SLICE_X28Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.839     1.205    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_reg[6]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.171     1.376    
    SLICE_X28Y64         FDRE (Hold_fdre_C_D)         0.092     1.468    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.485%)  route 0.515ns (78.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.574     0.910    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[4]/Q
                         net (fo=2, routed)           0.515     1.566    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[31]_0[2]
    SLICE_X30Y33         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.851     1.217    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X30Y33         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[5]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.171     1.388    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.063     1.451    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.424ns (61.144%)  route 0.269ns (38.856%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X39Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[18]/Q
                         net (fo=2, routed)           0.101     1.131    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/v_sync[2]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.176 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_8/O
                         net (fo=1, routed)           0.000     1.176    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_8_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.241 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[4]_i_2/O[2]
                         net (fo=4, routed)           0.168     1.409    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[4]_i_2_n_5
    SLICE_X39Y63         LUT1 (Prop_lut1_I0_O)        0.108     1.517 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_5/O
                         net (fo=1, routed)           0.000     1.517    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_5_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.582 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.582    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND0[2]
    SLICE_X39Y63         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.819     1.185    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X39Y63         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[2]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.171     1.356    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.105     1.461    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.465%)  route 0.516ns (78.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.571     0.907    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X27Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[8]/Q
                         net (fo=2, routed)           0.516     1.563    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[31]_0[6]
    SLICE_X30Y33         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.851     1.217    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X30Y33         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[9]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.171     1.388    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.052     1.440    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_length_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.464ns (66.414%)  route 0.235ns (33.586%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X39Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg5_reg[18]/Q
                         net (fo=2, routed)           0.101     1.131    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/v_sync[2]
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.176 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_8/O
                         net (fo=1, routed)           0.000     1.176    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_8_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.277 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[4]_i_2/O[3]
                         net (fo=4, routed)           0.133     1.410    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[4]_i_2_n_4
    SLICE_X39Y63         LUT1 (Prop_lut1_I0_O)        0.111     1.521 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_4/O
                         net (fo=1, routed)           0.000     1.521    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND[4]_i_4_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.587 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.587    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND0[3]
    SLICE_X39Y63         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.819     1.185    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X39Y63         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[3]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.171     1.356    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.105     1.461    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/V_SYNCEND_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.607%)  route 0.513ns (73.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.548     0.884    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X39Y69         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[15]/Q
                         net (fo=2, routed)           0.513     1.538    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[31]_0[15]
    SLICE_X45Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.583 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     1.583    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr[15]
    SLICE_X45Y57         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.823     1.189    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X45Y57         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[15]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.171     1.360    
    SLICE_X45Y57         FDCE (Hold_fdce_C_D)         0.092     1.452    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.474%)  route 0.544ns (74.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.555     0.891    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X41Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[0]/Q
                         net (fo=2, routed)           0.544     1.576    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[31]_0[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I0_O)        0.045     1.621 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.621    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr[0]
    SLICE_X42Y56         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.824     1.190    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X42Y56         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.171     1.361    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.120     1.481    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.226ns (32.052%)  route 0.479ns (67.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.554     0.890    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X37Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.128     1.018 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/slv_reg1_reg[4]/Q
                         net (fo=2, routed)           0.479     1.497    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[31]_0[4]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.098     1.595 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.595    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr[4]
    SLICE_X45Y55         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.824     1.190    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X45Y55         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[4]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.171     1.361    
    SLICE_X45Y55         FDCE (Hold_fdce_C_D)         0.092     1.453    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/app_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pfm_cmos_clk_wiz_1_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.258ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.420ns  (logic 0.518ns (36.480%)  route 0.902ns (63.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.902     1.420    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y39         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)       -0.056     6.678    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -1.420    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.355ns  (logic 0.456ns (33.659%)  route 0.899ns (66.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
    SLICE_X52Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.899     1.355    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X51Y42         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y42         FDCE (Setup_fdce_C_D)       -0.095     6.639    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.153ns  (logic 0.478ns (41.465%)  route 0.675ns (58.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.675     1.153    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y38         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)       -0.220     6.514    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.175%)  route 0.624ns (59.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X53Y42         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.624     1.043    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X53Y41         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X53Y41         FDCE (Setup_fdce_C_D)       -0.267     6.467    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.190%)  route 0.598ns (58.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X52Y42         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.598     1.017    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X51Y42         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y42         FDCE (Setup_fdce_C_D)       -0.268     6.466    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.047%)  route 0.602ns (58.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/C
    SLICE_X52Y42         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           0.602     1.021    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X51Y42         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y42         FDCE (Setup_fdce_C_D)       -0.264     6.470    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.803%)  route 0.583ns (58.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X53Y42         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.583     1.002    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X51Y40         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y40         FDCE (Setup_fdce_C_D)       -0.268     6.466    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.179%)  route 0.535ns (52.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y38         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.535     1.013    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y38         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)       -0.218     6.516    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.384%)  route 0.595ns (56.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/C
    SLICE_X52Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.595     1.051    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X51Y42         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y42         FDCE (Setup_fdce_C_D)       -0.093     6.641    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.181%)  route 0.451ns (51.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.451     0.870    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X51Y38         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y38         FDCE (Setup_fdce_C_D)       -0.267     6.467    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  5.597    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pfm_cmos_clk_wiz_0_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       11.637ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.637ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.551ns  (logic 0.419ns (27.016%)  route 1.132ns (72.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.132     1.551    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X25Y31         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X25Y31         FDCE (Setup_fdce_C_D)       -0.280    13.188    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 11.637    

Slack (MET) :             11.860ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.503ns  (logic 0.518ns (34.453%)  route 0.985ns (65.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X22Y29         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.985     1.503    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X23Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)       -0.105    13.363    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                 11.860    

Slack (MET) :             11.987ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.039%)  route 0.967ns (67.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.967     1.423    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X22Y31         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.058    13.410    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                 11.987    

Slack (MET) :             12.136ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.727%)  route 0.820ns (64.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.820     1.276    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[12]
    SLICE_X22Y32         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)       -0.056    13.412    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         13.412    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                 12.136    

Slack (MET) :             12.138ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.115ns  (logic 0.478ns (42.877%)  route 0.637ns (57.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X22Y29         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.637     1.115    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X22Y30         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X22Y30         FDCE (Setup_fdce_C_D)       -0.215    13.253    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 12.138    

Slack (MET) :             12.161ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.628%)  route 0.756ns (62.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X24Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.756     1.212    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X25Y28         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X25Y28         FDCE (Setup_fdce_C_D)       -0.095    13.373    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                 12.161    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X24Y28         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X25Y28         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X25Y28         FDCE (Setup_fdce_C_D)       -0.268    13.200    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 12.192    

Slack (MET) :             12.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.977ns  (logic 0.478ns (48.908%)  route 0.499ns (51.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X22Y29         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.499     0.977    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X22Y30         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X22Y30         FDCE (Setup_fdce_C_D)       -0.219    13.249    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 12.272    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.781%)  route 0.635ns (58.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.635     1.091    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X25Y32         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X25Y32         FDCE (Setup_fdce_C_D)       -0.103    13.365    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.353ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.916%)  route 0.474ns (53.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.474     0.893    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X22Y30         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X22Y30         FDCE (Setup_fdce_C_D)       -0.222    13.246    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 12.353    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_out1_pfm_cmos_clk_wiz_1_0

Setup :           15  Failing Endpoints,  Worst Slack       -5.605ns,  Total Violation      -78.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.605ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.713ns  (logic 2.500ns (67.322%)  route 1.213ns (32.678%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 836.483 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.639   840.443    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.329   840.772 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4/O
                         net (fo=1, routed)           0.000   840.772    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   841.322 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   841.322    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   841.656 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000   841.656    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]_i_1_n_6
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.464   836.484    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[9]/C
                         clock pessimism              0.000   836.484    
                         clock uncertainty           -0.494   835.990    
    SLICE_X51Y63         FDCE (Setup_fdce_C_D)        0.062   836.052    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                        836.052    
                         arrival time                        -841.656    
  -------------------------------------------------------------------
                         slack                                 -5.605    

Slack (VIOLATED) :        -5.584ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.692ns  (logic 2.479ns (67.137%)  route 1.213ns (32.863%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 836.483 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.639   840.443    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.329   840.772 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4/O
                         net (fo=1, routed)           0.000   840.772    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   841.322 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   841.322    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   841.635 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000   841.635    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]_i_1_n_4
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.464   836.484    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[11]/C
                         clock pessimism              0.000   836.484    
                         clock uncertainty           -0.494   835.990    
    SLICE_X51Y63         FDCE (Setup_fdce_C_D)        0.062   836.052    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                        836.052    
                         arrival time                        -841.635    
  -------------------------------------------------------------------
                         slack                                 -5.584    

Slack (VIOLATED) :        -5.510ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.618ns  (logic 2.405ns (66.464%)  route 1.213ns (33.536%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 836.483 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.639   840.443    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.329   840.772 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4/O
                         net (fo=1, routed)           0.000   840.772    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   841.322 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   841.322    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   841.561 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000   841.561    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]_i_1_n_5
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.464   836.484    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[10]/C
                         clock pessimism              0.000   836.484    
                         clock uncertainty           -0.494   835.990    
    SLICE_X51Y63         FDCE (Setup_fdce_C_D)        0.062   836.052    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[10]
  -------------------------------------------------------------------
                         required time                        836.052    
                         arrival time                        -841.561    
  -------------------------------------------------------------------
                         slack                                 -5.510    

Slack (VIOLATED) :        -5.494ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.602ns  (logic 2.389ns (66.316%)  route 1.213ns (33.684%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 836.483 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.639   840.443    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.329   840.772 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4/O
                         net (fo=1, routed)           0.000   840.772    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   841.322 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   841.322    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   841.545 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000   841.545    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]_i_1_n_7
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.464   836.484    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]/C
                         clock pessimism              0.000   836.484    
                         clock uncertainty           -0.494   835.990    
    SLICE_X51Y63         FDCE (Setup_fdce_C_D)        0.062   836.052    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                        836.052    
                         arrival time                        -841.545    
  -------------------------------------------------------------------
                         slack                                 -5.494    

Slack (VIOLATED) :        -5.483ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.593ns  (logic 2.352ns (65.467%)  route 1.241ns (34.533%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 836.484 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.667   840.471    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.731   841.202 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   841.202    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   841.536 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000   841.536    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_6
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.465   836.485    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/C
                         clock pessimism              0.000   836.485    
                         clock uncertainty           -0.494   835.991    
    SLICE_X51Y62         FDCE (Setup_fdce_C_D)        0.062   836.053    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                        836.053    
                         arrival time                        -841.536    
  -------------------------------------------------------------------
                         slack                                 -5.483    

Slack (VIOLATED) :        -5.462ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.572ns  (logic 2.331ns (65.264%)  route 1.241ns (34.736%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 836.484 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.667   840.471    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.731   841.202 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   841.202    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   841.515 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000   841.515    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_4
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.465   836.485    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/C
                         clock pessimism              0.000   836.485    
                         clock uncertainty           -0.494   835.991    
    SLICE_X51Y62         FDCE (Setup_fdce_C_D)        0.062   836.053    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                        836.053    
                         arrival time                        -841.515    
  -------------------------------------------------------------------
                         slack                                 -5.462    

Slack (VIOLATED) :        -5.388ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.498ns  (logic 2.257ns (64.529%)  route 1.241ns (35.471%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 836.484 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.667   840.471    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.731   841.202 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   841.202    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   841.441 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000   841.441    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_5
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.465   836.485    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[6]/C
                         clock pessimism              0.000   836.485    
                         clock uncertainty           -0.494   835.991    
    SLICE_X51Y62         FDCE (Setup_fdce_C_D)        0.062   836.053    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                        836.053    
                         arrival time                        -841.441    
  -------------------------------------------------------------------
                         slack                                 -5.388    

Slack (VIOLATED) :        -5.372ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.482ns  (logic 2.241ns (64.366%)  route 1.241ns (35.634%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 836.484 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.667   840.471    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.731   841.202 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   841.202    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   841.425 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000   841.425    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_7
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.465   836.485    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/C
                         clock pessimism              0.000   836.485    
                         clock uncertainty           -0.494   835.991    
    SLICE_X51Y62         FDCE (Setup_fdce_C_D)        0.062   836.053    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                        836.053    
                         arrival time                        -841.425    
  -------------------------------------------------------------------
                         slack                                 -5.372    

Slack (VIOLATED) :        -5.237ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.348ns  (logic 2.256ns (67.390%)  route 1.092ns (32.610%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 836.485 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.518   840.322    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.329   840.651 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000   840.651    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_4_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   841.291 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000   841.291    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_4
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.466   836.486    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/C
                         clock pessimism              0.000   836.486    
                         clock uncertainty           -0.494   835.992    
    SLICE_X51Y61         FDCE (Setup_fdce_C_D)        0.062   836.054    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                        836.054    
                         arrival time                        -841.291    
  -------------------------------------------------------------------
                         slack                                 -5.237    

Slack (VIOLATED) :        -5.178ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        3.289ns  (logic 2.048ns (62.275%)  route 1.241ns (37.725%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 836.485 - 835.017 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 837.943 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.649   837.943    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y58         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456   838.399 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[3]/Q
                         net (fo=2, routed)           0.574   838.973    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[3]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.124   839.097 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7/O
                         net (fo=1, routed)           0.000   839.097    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   839.647 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry/CO[3]
                         net (fo=1, routed)           0.000   839.647    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   839.804 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.667   840.471    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.761   841.232 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000   841.232    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_5
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.466   836.486    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/C
                         clock pessimism              0.000   836.486    
                         clock uncertainty           -0.494   835.992    
    SLICE_X51Y61         FDCE (Setup_fdce_C_D)        0.062   836.054    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                        836.054    
                         arrival time                        -841.232    
  -------------------------------------------------------------------
                         slack                                 -5.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCSTART_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.432ns (64.740%)  route 0.235ns (35.260%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.552     0.888    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X42Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCSTART_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_SYNCSTART_reg[9]/Q
                         net (fo=2, routed)           0.082     1.134    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/H_SYNCSTART_reg[11][9]
    SLICE_X43Y64         LUT4 (Prop_lut4_I2_O)        0.048     1.182 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     1.182    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/i__carry__0_i_2__0_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     1.288 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.153     1.441    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint12_in
    SLICE_X46Y64         LUT2 (Prop_lut2_I0_O)        0.114     1.555 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_i_1/O
                         net (fo=1, routed)           0.000     1.555    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint0
    SLICE_X46Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.821     0.823    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X46Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.494     1.317    
    SLICE_X46Y64         FDCE (Hold_fdce_C_D)         0.121     1.438    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.350ns (46.537%)  route 0.402ns (53.463%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.552     0.888    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X47Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PIXELS_reg[8]/Q
                         net (fo=3, routed)           0.155     1.183    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/H_PIXELS_reg[11][8]
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.228 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.228    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint0_carry_i_2_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.343 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint0_carry/CO[3]
                         net (fo=1, routed)           0.248     1.591    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint0_carry_n_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.049     1.640 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint_i_1/O
                         net (fo=1, routed)           0.000     1.640    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint_i_1_n_0
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.822     0.824    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.494     1.318    
    SLICE_X49Y62         FDCE (Hold_fdce_C_D)         0.107     1.425    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vsyncint_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.396ns (52.803%)  route 0.354ns (47.197%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/Q
                         net (fo=2, routed)           0.137     1.167    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[11]
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.212 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.212    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.308 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.217     1.525    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X49Y62         LUT4 (Prop_lut4_I0_O)        0.114     1.639 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/__0/i_/O
                         net (fo=1, routed)           0.000     1.639    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/__0/i__n_0
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.822     0.824    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X49Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.494     1.318    
    SLICE_X49Y62         FDCE (Hold_fdce_C_D)         0.092     1.410    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.462ns (57.113%)  route 0.347ns (42.887%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/Q
                         net (fo=2, routed)           0.137     1.167    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[11]
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.212 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.212    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.308 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.210     1.518    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.114     1.632 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.632    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_3_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.698 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.698    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_5
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.820     0.822    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.494     1.316    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.105     1.421    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.459ns (56.742%)  route 0.350ns (43.258%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/Q
                         net (fo=2, routed)           0.137     1.167    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[11]
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.212 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.212    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.308 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.213     1.521    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.114     1.635 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.635    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.698 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.698    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_4
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.820     0.822    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.494     1.316    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.105     1.421    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.461ns (54.645%)  route 0.383ns (45.355%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/Q
                         net (fo=2, routed)           0.137     1.167    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[11]
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.212 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.212    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.308 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.246     1.553    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.114     1.667 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.667    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_4_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.732 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.732    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_6
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.820     0.822    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[1]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.494     1.316    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.105     1.421    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.466ns (55.189%)  route 0.378ns (44.811%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/Q
                         net (fo=2, routed)           0.137     1.167    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[11]
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.212 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.212    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.308 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.241     1.549    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.114     1.663 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.663    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_5_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.733 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.733    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_7
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.818     0.820    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.494     1.314    
    SLICE_X51Y62         FDCE (Hold_fdce_C_D)         0.105     1.419    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.466ns (54.848%)  route 0.384ns (45.152%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/Q
                         net (fo=2, routed)           0.137     1.167    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[11]
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.212 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.212    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.308 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.247     1.554    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.114     1.668 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.668    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[0]_i_5_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.738 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.738    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]_i_1_n_7
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.820     0.822    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.494     1.316    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.105     1.421    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.461ns (53.579%)  route 0.399ns (46.421%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/Q
                         net (fo=2, routed)           0.137     1.167    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[11]
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.212 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.212    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.308 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.262     1.570    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.114     1.684 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4/O
                         net (fo=1, routed)           0.000     1.684    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_4_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.749 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.749    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_6
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.818     0.820    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.494     1.314    
    SLICE_X51Y62         FDCE (Hold_fdce_C_D)         0.105     1.419    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.459ns (52.868%)  route 0.409ns (47.132%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.553     0.889    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y60         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/H_PERIOD_reg[11]/Q
                         net (fo=2, routed)           0.137     1.167    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/Q[11]
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.212 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.212    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.308 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1_carry__0/CO[1]
                         net (fo=15, routed)          0.272     1.580    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt1
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.114     1.694 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.694    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt[4]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.757 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.757    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]_i_1_n_4
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.818     0.820    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.494     1.314    
    SLICE_X51Y62         FDCE (Hold_fdce_C_D)         0.105     1.419    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_out1_pfm_cmos_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.430ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.288ns  (logic 0.478ns (37.107%)  route 0.810ns (62.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.810     1.288    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X21Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y23         FDCE (Setup_fdce_C_D)       -0.282     4.718    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.122ns  (logic 0.478ns (42.599%)  route 0.644ns (57.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.644     1.122    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X20Y21         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y21         FDCE (Setup_fdce_C_D)       -0.219     4.781    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.606     1.084    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X20Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y23         FDCE (Setup_fdce_C_D)       -0.214     4.786    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.786    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.721%)  route 0.640ns (55.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.640     1.158    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X20Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y23         FDCE (Setup_fdce_C_D)       -0.045     4.955    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.604     1.122    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X20Y23         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y23         FDCE (Setup_fdce_C_D)       -0.047     4.953    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.954ns  (logic 0.478ns (50.093%)  route 0.476ns (49.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.476     0.954    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X20Y26         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y26         FDCE (Setup_fdce_C_D)       -0.214     4.786    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.786    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.937ns  (logic 0.478ns (51.011%)  route 0.459ns (48.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.459     0.937    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X20Y26         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y26         FDCE (Setup_fdce_C_D)       -0.222     4.778    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.617%)  route 0.589ns (56.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
    SLICE_X21Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.589     1.045    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X21Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y27         FDCE (Setup_fdce_C_D)       -0.095     4.905    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.968%)  route 0.437ns (51.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X21Y29         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.437     0.856    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X21Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y27         FDCE (Setup_fdce_C_D)       -0.268     4.732    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             clk_out1_pfm_cmos_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.058ns  (logic 0.518ns (48.977%)  route 0.540ns (51.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27                                      0.000     0.000 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.540     1.058    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X20Y26         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y26         FDCE (Setup_fdce_C_D)       -0.045     4.955    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  3.897    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.895%)  route 5.281ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.847     8.999    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y59         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[0]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.895%)  route 5.281ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.847     8.999    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y59         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[10]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.895%)  route 5.281ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.847     8.999    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y59         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[1]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.895%)  route 5.281ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.847     8.999    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y59         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[2]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.895%)  route 5.281ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.847     8.999    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y59         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[3]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.895%)  route 5.281ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.847     8.999    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y59         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[4]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.895%)  route 5.281ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.847     8.999    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y59         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[5]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.895%)  route 5.281ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.847     8.999    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y59         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y59         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[6]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.580ns (10.435%)  route 4.978ns (89.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.544     8.696    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X31Y60         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.523    12.702    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X31Y60         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[4]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.272    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.580ns (10.975%)  route 4.705ns (89.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.844     3.138    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          3.434     7.028    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X28Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.152 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1/O
                         net (fo=74, routed)          1.271     8.423    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg3[11]_i_1_n_0
    SLICE_X27Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        1.516    12.695    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X27Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[0]/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X27Y63         FDCE (Recov_fdce_C_CLR)     -0.405    12.265    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[0]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  3.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.163     2.348    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X34Y70         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X34Y70         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[15]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.163     2.348    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X34Y70         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X34Y70         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[27]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.163     2.348    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X34Y70         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X34Y70         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[28]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.163     2.348    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X35Y70         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X35Y70         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[13]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.163     2.348    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X35Y70         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X35Y70         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[15]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.163     2.348    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X35Y70         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X35Y70         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[28]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.163     2.348    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X35Y70         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X35Y70         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[29]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.559%)  route 1.186ns (86.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.163     2.348    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X35Y70         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.814     1.180    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X35Y70         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[31]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg6_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.984%)  route 1.246ns (87.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.224     2.408    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X32Y68         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.816     1.182    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y68         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[11]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X32Y68         FDCE (Remov_fdce_C_CLR)     -0.067     1.080    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/IP2Bus_Data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.895%)  route 1.256ns (87.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.640     0.976    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y104        FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pfm_cmos_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          1.023     2.140    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_i_1/O
                         net (fo=153, routed)         0.234     2.418    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/p_0_in
    SLICE_X34Y71         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.813     1.179    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X34Y71         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[12]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X34Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/slv_reg7_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  1.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           62  Failing Endpoints,  Worst Slack       -0.783ns,  Total Violation      -26.288ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/app_wr_addr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.580ns (11.509%)  route 4.459ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.296     8.066    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X33Y57         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/app_wr_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.478     7.657    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X33Y57         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/app_wr_addr_reg[0]/C
                         clock pessimism              0.115     7.772    
                         clock uncertainty           -0.083     7.689    
    SLICE_X33Y57         FDCE (Recov_fdce_C_CLR)     -0.405     7.284    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/app_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.284    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.580ns (11.440%)  route 4.490ns (88.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.327     8.097    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y64         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.520     7.699    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X31Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[4]/C
                         clock pessimism              0.115     7.814    
                         clock uncertainty           -0.083     7.731    
    SLICE_X31Y64         FDCE (Recov_fdce_C_CLR)     -0.405     7.326    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.580ns (11.440%)  route 4.490ns (88.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.327     8.097    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y64         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.520     7.699    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X31Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[5]/C
                         clock pessimism              0.115     7.814    
                         clock uncertainty           -0.083     7.731    
    SLICE_X31Y64         FDCE (Recov_fdce_C_CLR)     -0.405     7.326    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.580ns (11.440%)  route 4.490ns (88.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.327     8.097    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y64         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.520     7.699    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X31Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[6]/C
                         clock pessimism              0.115     7.814    
                         clock uncertainty           -0.083     7.731    
    SLICE_X31Y64         FDCE (Recov_fdce_C_CLR)     -0.405     7.326    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.580ns (11.440%)  route 4.490ns (88.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.327     8.097    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y64         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.520     7.699    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X31Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[7]/C
                         clock pessimism              0.115     7.814    
                         clock uncertainty           -0.083     7.731    
    SLICE_X31Y64         FDCE (Recov_fdce_C_CLR)     -0.405     7.326    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.580ns (11.468%)  route 4.477ns (88.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.314     8.084    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y65         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.519     7.698    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X31Y65         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[10]/C
                         clock pessimism              0.115     7.813    
                         clock uncertainty           -0.083     7.730    
    SLICE_X31Y65         FDCE (Recov_fdce_C_CLR)     -0.405     7.325    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.580ns (11.468%)  route 4.477ns (88.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.314     8.084    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y65         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.519     7.698    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X31Y65         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[11]/C
                         clock pessimism              0.115     7.813    
                         clock uncertainty           -0.083     7.730    
    SLICE_X31Y65         FDCE (Recov_fdce_C_CLR)     -0.405     7.325    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.580ns (11.468%)  route 4.477ns (88.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.314     8.084    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y65         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.519     7.698    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X31Y65         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[8]/C
                         clock pessimism              0.115     7.813    
                         clock uncertainty           -0.083     7.730    
    SLICE_X31Y65         FDCE (Recov_fdce_C_CLR)     -0.405     7.325    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.580ns (11.468%)  route 4.477ns (88.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.314     8.084    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y65         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.519     7.698    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X31Y65         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[9]/C
                         clock pessimism              0.115     7.813    
                         clock uncertainty           -0.083     7.730    
    SLICE_X31Y65         FDCE (Recov_fdce_C_CLR)     -0.405     7.325    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/dma_cyc_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.580ns (11.509%)  route 4.459ns (88.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733     3.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163     3.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         4.296     8.066    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X32Y57         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.478     7.657    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X32Y57         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.115     7.772    
                         clock uncertainty           -0.083     7.689    
    SLICE_X32Y57         FDCE (Recov_fdce_C_CLR)     -0.319     7.370    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                 -0.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.058%)  route 0.135ns (48.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.595     0.931    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y41         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.207    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X12Y42         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.864     1.230    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y42         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y42         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.058%)  route 0.135ns (48.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.595     0.931    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y41         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.207    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X12Y42         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.864     1.230    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y42         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X12Y42         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.058%)  route 0.135ns (48.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.595     0.931    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y41         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.207    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X13Y42         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.864     1.230    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y42         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X13Y42         FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.058%)  route 0.135ns (48.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.595     0.931    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y41         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.207    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X13Y42         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.864     1.230    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y42         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X13Y42         FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.058%)  route 0.135ns (48.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.595     0.931    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y41         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.207    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X13Y42         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.864     1.230    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y42         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X13Y42         FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.058%)  route 0.135ns (48.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.595     0.931    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y41         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.207    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X13Y42         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.864     1.230    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y42         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X13Y42         FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.373%)  route 0.138ns (45.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.596     0.932    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y44         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.138     1.233    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X10Y45         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.865     1.231    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y45         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X10Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.373%)  route 0.138ns (45.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.596     0.932    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y44         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.138     1.233    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X10Y45         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.865     1.231    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y45         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X10Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.373%)  route 0.138ns (45.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.596     0.932    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y44         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.138     1.233    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X10Y45         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.865     1.231    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y45         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X10Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.373%)  route 0.138ns (45.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.596     0.932    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y44         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.138     1.233    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X10Y45         FDPE                                         f  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.865     1.231    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y45         FDPE                                         r  pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X10Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    pfm_cmos_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_out1_pfm_cmos_clk_wiz_0_0

Setup :           27  Failing Endpoints,  Worst Slack       -6.448ns,  Total Violation     -171.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.278ns  (logic 0.580ns (45.385%)  route 0.698ns (54.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 1333.481 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.535  1339.305    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y28         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.559  1333.481    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X31Y28         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[13]/C
                         clock pessimism              0.000  1333.481    
                         clock uncertainty           -0.218  1333.262    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405  1332.857    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[13]
  -------------------------------------------------------------------
                         required time                       1332.857    
                         arrival time                       -1339.305    
  -------------------------------------------------------------------
                         slack                                 -6.448    

Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.278ns  (logic 0.580ns (45.385%)  route 0.698ns (54.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 1333.481 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.535  1339.305    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X31Y28         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.559  1333.481    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X31Y28         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[22]/C
                         clock pessimism              0.000  1333.481    
                         clock uncertainty           -0.218  1333.262    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405  1332.857    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[22]
  -------------------------------------------------------------------
                         required time                       1332.857    
                         arrival time                       -1339.305    
  -------------------------------------------------------------------
                         slack                                 -6.448    

Slack (VIOLATED) :        -6.444ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.276ns  (logic 0.580ns (45.465%)  route 0.696ns (54.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 1333.482 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.533  1339.303    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y30         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560  1333.482    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y30         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[14]/C
                         clock pessimism              0.000  1333.482    
                         clock uncertainty           -0.218  1333.263    
    SLICE_X29Y30         FDCE (Recov_fdce_C_CLR)     -0.405  1332.858    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[14]
  -------------------------------------------------------------------
                         required time                       1332.858    
                         arrival time                       -1339.303    
  -------------------------------------------------------------------
                         slack                                 -6.444    

Slack (VIOLATED) :        -6.444ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.276ns  (logic 0.580ns (45.465%)  route 0.696ns (54.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 1333.482 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.533  1339.303    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y30         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560  1333.482    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y30         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[16]/C
                         clock pessimism              0.000  1333.482    
                         clock uncertainty           -0.218  1333.263    
    SLICE_X29Y30         FDCE (Recov_fdce_C_CLR)     -0.405  1332.858    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[16]
  -------------------------------------------------------------------
                         required time                       1332.858    
                         arrival time                       -1339.303    
  -------------------------------------------------------------------
                         slack                                 -6.444    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.628%)  route 0.691ns (54.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 1333.479 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.528  1339.298    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y27         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557  1333.479    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[11]/C
                         clock pessimism              0.000  1333.479    
                         clock uncertainty           -0.218  1333.260    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405  1332.855    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[11]
  -------------------------------------------------------------------
                         required time                       1332.855    
                         arrival time                       -1339.298    
  -------------------------------------------------------------------
                         slack                                 -6.443    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.628%)  route 0.691ns (54.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 1333.479 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.528  1339.298    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y27         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557  1333.479    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[1]/C
                         clock pessimism              0.000  1333.479    
                         clock uncertainty           -0.218  1333.260    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405  1332.855    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[1]
  -------------------------------------------------------------------
                         required time                       1332.855    
                         arrival time                       -1339.298    
  -------------------------------------------------------------------
                         slack                                 -6.443    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.628%)  route 0.691ns (54.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 1333.479 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.528  1339.298    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y27         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557  1333.479    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[5]/C
                         clock pessimism              0.000  1333.479    
                         clock uncertainty           -0.218  1333.260    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405  1332.855    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[5]
  -------------------------------------------------------------------
                         required time                       1332.855    
                         arrival time                       -1339.298    
  -------------------------------------------------------------------
                         slack                                 -6.443    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.628%)  route 0.691ns (54.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 1333.479 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.528  1339.298    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y27         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557  1333.479    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[6]/C
                         clock pessimism              0.000  1333.479    
                         clock uncertainty           -0.218  1333.260    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405  1332.855    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[6]
  -------------------------------------------------------------------
                         required time                       1332.855    
                         arrival time                       -1339.298    
  -------------------------------------------------------------------
                         slack                                 -6.443    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.628%)  route 0.691ns (54.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 1333.479 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.528  1339.298    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y27         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557  1333.479    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y27         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/wr_en_reg/C
                         clock pessimism              0.000  1333.479    
                         clock uncertainty           -0.218  1333.260    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405  1332.855    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/wr_en_reg
  -------------------------------------------------------------------
                         required time                       1332.855    
                         arrival time                       -1339.298    
  -------------------------------------------------------------------
                         slack                                 -6.443    

Slack (VIOLATED) :        -6.435ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_statec_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1335.015ns - clk_fpga_2 rise@1335.000ns)
  Data Path Delay:        1.267ns  (logic 0.580ns (45.774%)  route 0.687ns (54.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 1333.483 - 1335.015 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 1338.027 - 1335.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   1335.000  1335.000 r  
    PS7_X0Y0             PS7                          0.000  1335.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193  1336.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1336.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.733  1338.027    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456  1338.483 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.163  1338.646    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124  1338.770 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.524  1339.294    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X27Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_statec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                   1335.015  1335.015 r  
    U18                                               0.000  1335.015 r  rgbin_clk (IN)
                         net (fo=0)                   0.000  1335.015    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428  1336.443 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1337.605    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  1330.105 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1331.830    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1331.921 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561  1333.483    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X27Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_statec_reg[0]/C
                         clock pessimism              0.000  1333.483    
                         clock uncertainty           -0.218  1333.264    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405  1332.859    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/FSM_sequential_statec_reg[0]
  -------------------------------------------------------------------
                         required time                       1332.859    
                         arrival time                       -1339.294    
  -------------------------------------------------------------------
                         slack                                 -6.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.170   501.335    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[12]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[12]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.335    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.170   501.335    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[15]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[15]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.335    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.170   501.335    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[17]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[17]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.335    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.170   501.335    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[18]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[18]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.335    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.170   501.335    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[19]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[19]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.335    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.170   501.335    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[20]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[20]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.335    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.170   501.335    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[21]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[21]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.335    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.170   501.335    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X29Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X29Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[9]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[9]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.335    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.058ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.904%)  route 0.238ns (56.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.175   501.339    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X28Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X28Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[0]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[0]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.339    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@499.999ns - clk_fpga_2 rise@500.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.904%)  route 0.238ns (56.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 499.155 - 499.999 ) 
    Source Clock Delay      (SCD):    0.916ns = ( 500.915 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   500.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.580   500.915    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X28Y28         FDRE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141   501.056 r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=2, routed)           0.063   501.120    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rst
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.045   501.165 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1/O
                         net (fo=190, routed)         0.175   501.339    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64_i_1_n_0
    SLICE_X28Y29         FDCE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                    499.999   499.999 r  
    U18                                               0.000   499.999 r  rgbin_clk (IN)
                         net (fo=0)                   0.000   499.999    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454   500.454 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.934    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231   497.703 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576   498.279    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   498.308 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.847   499.155    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/rgb_clk
    SLICE_X28Y29         FDCE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[10]/C
                         clock pessimism              0.000   499.155    
                         clock uncertainty            0.218   499.373    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092   499.281    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/data_wr_reg[10]
  -------------------------------------------------------------------
                         required time                       -499.281    
                         arrival time                         501.339    
  -------------------------------------------------------------------
                         slack                                  2.058    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pfm_cmos_clk_wiz_0_0
  To Clock:  clk_out1_pfm_cmos_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.674ns  (logic 0.580ns (12.410%)  route 4.094ns (87.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 13.615 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         3.258     5.379    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X28Y27         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    13.615    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X28Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[2]/C
                         clock pessimism              0.576    14.191    
                         clock uncertainty           -0.085    14.106    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    13.701    pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[2]
  -------------------------------------------------------------------
                         required time                         13.701    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.674ns  (logic 0.580ns (12.410%)  route 4.094ns (87.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 13.615 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         3.258     5.379    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X28Y27         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    13.615    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X28Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[3]/C
                         clock pessimism              0.576    14.191    
                         clock uncertainty           -0.085    14.106    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    13.701    pfm_cmos_i/bayer2rgb_0/inst/data_g_reg[3]
  -------------------------------------------------------------------
                         required time                         13.701    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/rgb_lv_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.674ns  (logic 0.580ns (12.410%)  route 4.094ns (87.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 13.615 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         3.258     5.379    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X28Y27         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/rgb_lv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    13.615    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X28Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rgb_lv_reg/C
                         clock pessimism              0.576    14.191    
                         clock uncertainty           -0.085    14.106    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    13.701    pfm_cmos_i/bayer2rgb_0/inst/rgb_lv_reg
  -------------------------------------------------------------------
                         required time                         13.701    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.384ns  (logic 0.580ns (13.228%)  route 3.804ns (86.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 13.612 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         2.969     5.089    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X28Y25         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.554    13.612    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X28Y25         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[3]/C
                         clock pessimism              0.576    14.188    
                         clock uncertainty           -0.085    14.103    
    SLICE_X28Y25         FDCE (Recov_fdce_C_CLR)     -0.405    13.698    pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[3]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  8.609    

Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.384ns  (logic 0.580ns (13.228%)  route 3.804ns (86.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 13.612 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         2.969     5.089    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X28Y25         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.554    13.612    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X28Y25         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[1]/C
                         clock pessimism              0.576    14.188    
                         clock uncertainty           -0.085    14.103    
    SLICE_X28Y25         FDCE (Recov_fdce_C_CLR)     -0.405    13.698    pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  8.609    

Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.380ns  (logic 0.580ns (13.242%)  route 3.800ns (86.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 13.612 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         2.965     5.085    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X29Y25         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.554    13.612    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X29Y25         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[2]/C
                         clock pessimism              0.576    14.188    
                         clock uncertainty           -0.085    14.103    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405    13.698    pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[2]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  8.613    

Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.380ns  (logic 0.580ns (13.242%)  route 3.800ns (86.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 13.612 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         2.965     5.085    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X29Y25         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.554    13.612    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X29Y25         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[3]/C
                         clock pessimism              0.576    14.188    
                         clock uncertainty           -0.085    14.103    
    SLICE_X29Y25         FDCE (Recov_fdce_C_CLR)     -0.405    13.698    pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  8.613    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.346ns  (logic 0.580ns (13.347%)  route 3.766ns (86.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 13.614 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         2.930     5.050    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X29Y26         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.556    13.614    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X29Y26         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[0]/C
                         clock pessimism              0.576    14.190    
                         clock uncertainty           -0.085    14.105    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    13.700    pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[0]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.346ns  (logic 0.580ns (13.347%)  route 3.766ns (86.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 13.614 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         2.930     5.050    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X29Y26         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.556    13.614    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X29Y26         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[5]/C
                         clock pessimism              0.576    14.190    
                         clock uncertainty           -0.085    14.105    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    13.700    pfm_cmos_i/bayer2rgb_0/inst/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@15.151ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        4.372ns  (logic 0.580ns (13.267%)  route 3.792ns (86.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 13.615 - 15.151 ) 
    Source Clock Delay      (SCD):    -0.979ns = ( 0.705 - 1.684 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     3.182 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     4.467    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -2.939 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -1.050    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.949 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.654     0.705    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.456     1.161 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.835     1.996    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.120 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         2.956     5.077    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X30Y27         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                     15.151    15.151 r  
    U18                                               0.000    15.151 r  rgbin_clk (IN)
                         net (fo=0)                   0.000    15.151    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    16.579 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.741    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    10.241 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.966    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.057 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    13.615    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X30Y27         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[7]/C
                         clock pessimism              0.576    14.191    
                         clock uncertainty           -0.085    14.106    
    SLICE_X30Y27         FDCE (Recov_fdce_C_CLR)     -0.361    13.745    pfm_cmos_i/bayer2rgb_0/inst/data_b_reg[7]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  8.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.013%)  route 0.248ns (65.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 0.842 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 1.086 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.585     1.086    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.214 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.248     1.462    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X22Y27         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.850     0.842    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.257     1.099    
    SLICE_X22Y27         FDPE (Remov_fdpe_C_PRE)     -0.125     0.974    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.013%)  route 0.248ns (65.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 0.842 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 1.086 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.585     1.086    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.214 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.248     1.462    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X22Y27         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.850     0.842    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.257     1.099    
    SLICE_X22Y27         FDPE (Remov_fdpe_C_PRE)     -0.125     0.974    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.458%)  route 0.233ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 0.836 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 1.082 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.581     1.082    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.210 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.233     1.443    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y26         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.844     0.836    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y26         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.257     1.093    
    SLICE_X27Y26         FDPE (Remov_fdpe_C_PRE)     -0.149     0.944    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.067%)  route 0.284ns (68.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 0.842 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 1.082 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.581     1.082    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.210 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.284     1.494    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y27         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.850     0.842    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.276     1.118    
    SLICE_X23Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     0.969    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.067%)  route 0.284ns (68.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 0.842 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 1.082 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.581     1.082    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.210 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.284     1.494    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y27         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.850     0.842    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.276     1.118    
    SLICE_X23Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     0.969    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.067%)  route 0.284ns (68.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 0.842 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 1.082 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.581     1.082    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.210 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.284     1.494    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y27         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.850     0.842    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y27         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.276     1.118    
    SLICE_X23Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     0.969    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.768%)  route 0.461ns (71.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 0.836 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 1.080 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.579     1.080    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y26         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.221 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.218     1.439    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.484 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.242     1.726    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X26Y26         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.844     0.836    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y26         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.257     1.093    
    SLICE_X26Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     1.022    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.174%)  route 0.452ns (70.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 0.836 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 1.080 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.579     1.080    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y26         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.221 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.218     1.439    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.484 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.233     1.717    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X25Y26         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.844     0.836    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y26         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.257     1.093    
    SLICE_X25Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     0.998    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.174%)  route 0.452ns (70.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 0.836 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 1.080 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.579     1.080    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y26         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.221 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.218     1.439    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.484 f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.233     1.717    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X25Y26         FDPE                                         f  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.844     0.836    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y26         FDPE                                         r  pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.257     1.093    
    SLICE_X25Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     0.998    pfm_cmos_i/pldma_rgbin_0/U0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Destination:            pfm_cmos_i/bayer2rgb_0/inst/fvdly_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_0_0  {rise@1.684ns fall@8.417ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns - clk_out1_pfm_cmos_clk_wiz_0_0 rise@1.684ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.477%)  route 0.491ns (72.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 0.808 - 1.684 ) 
    Source Clock Delay      (SCD):    -0.631ns = ( 1.053 - 1.684 ) 
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     1.950 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.390    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -0.054 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.475    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.501 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.552     1.053    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/pixclk
    SLICE_X40Y21         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141     1.194 r  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rst_int_reg/Q
                         net (fo=13, routed)          0.301     1.495    pfm_cmos_i/bayer2rgb_0/inst/rst_initial/E[0]
    SLICE_X40Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  pfm_cmos_i/bayer2rgb_0/inst/rst_initial/rgb_fv_i_2/O
                         net (fo=101, routed)         0.190     1.730    pfm_cmos_i/bayer2rgb_0/inst/rst_initial_n_3
    SLICE_X40Y22         FDCE                                         f  pfm_cmos_i/bayer2rgb_0/inst/fvdly_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_0_0 rise edge)
                                                      1.684     1.684 r  
    U18                                               0.000     1.684 r  rgbin_clk (IN)
                         net (fo=0)                   0.000     1.684    pfm_cmos_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     2.138 r  pfm_cmos_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.618    pfm_cmos_i/clk_wiz_0/inst/clk_in1_pfm_cmos_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -0.613 r  pfm_cmos_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.037    pfm_cmos_i/clk_wiz_0/inst/clk_out1_pfm_cmos_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -0.008 r  pfm_cmos_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=401, routed)         0.816     0.808    pfm_cmos_i/bayer2rgb_0/inst/pixclk
    SLICE_X40Y22         FDCE                                         r  pfm_cmos_i/bayer2rgb_0/inst/fvdly_cnt_reg[0]/C
                         clock pessimism              0.258     1.066    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.974    pfm_cmos_i/bayer2rgb_0/inst/fvdly_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.756    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_pfm_cmos_clk_wiz_1_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.778ns,  Total Violation       -3.778ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        1.431ns  (logic 0.642ns (44.874%)  route 0.789ns (55.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 1671.899 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 1673.350 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.537ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        2.056  1673.350    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X112Y107       FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.518  1673.868 f  pfm_cmos_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1, routed)           0.261  1674.129    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/RST_I
    SLICE_X113Y107       LUT2 (Prop_lut2_I0_O)        0.124  1674.253 f  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_i_1/O
                         net (fo=1, routed)           0.528  1674.781    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_i_1_n_0
    SLICE_X113Y107       FDPE                                         f  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y20       BUFG                         0.000  1670.034 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612  1671.646    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.862  1671.899    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    SLICE_X113Y107       FDPE                                         r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
                         clock pessimism              0.000  1671.899    
                         clock uncertainty           -0.537  1671.361    
    SLICE_X113Y107       FDPE (Recov_fdpe_C_PRE)     -0.359  1671.002    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg
  -------------------------------------------------------------------
                         required time                       1671.002    
                         arrival time                       -1674.781    
  -------------------------------------------------------------------
                         slack                                 -3.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pfm_cmos_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.076%)  route 0.255ns (54.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.537ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1342, routed)        0.717     1.053    pfm_cmos_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X112Y107       FDRE                                         r  pfm_cmos_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDRE (Prop_fdre_C_Q)         0.164     1.217 f  pfm_cmos_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1, routed)           0.082     1.299    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/RST_I
    SLICE_X113Y107       LUT2 (Prop_lut2_I0_O)        0.045     1.344 f  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_i_1/O
                         net (fo=1, routed)           0.173     1.517    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_i_1_n_0
    SLICE_X113Y107       FDPE                                         f  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.995     0.997    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    SLICE_X113Y107       FDPE                                         r  pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.537     1.534    
    SLICE_X113Y107       FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    pfm_cmos_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_out1_pfm_cmos_clk_wiz_1_0

Setup :           43  Failing Endpoints,  Worst Slack       -3.922ns,  Total Violation     -165.307ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.725%)  route 0.852ns (54.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 836.485 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.698   839.509    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y61         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.466   836.486    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]/C
                         clock pessimism              0.000   836.486    
                         clock uncertainty           -0.494   835.992    
    SLICE_X51Y61         FDCE (Recov_fdce_C_CLR)     -0.405   835.587    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[0]
  -------------------------------------------------------------------
                         required time                        835.587    
                         arrival time                        -839.509    
  -------------------------------------------------------------------
                         slack                                 -3.922    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.725%)  route 0.852ns (54.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 836.485 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.698   839.509    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y61         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.466   836.486    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[1]/C
                         clock pessimism              0.000   836.486    
                         clock uncertainty           -0.494   835.992    
    SLICE_X51Y61         FDCE (Recov_fdce_C_CLR)     -0.405   835.587    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                        835.587    
                         arrival time                        -839.509    
  -------------------------------------------------------------------
                         slack                                 -3.922    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.725%)  route 0.852ns (54.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 836.485 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.698   839.509    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y61         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.466   836.486    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]/C
                         clock pessimism              0.000   836.486    
                         clock uncertainty           -0.494   835.992    
    SLICE_X51Y61         FDCE (Recov_fdce_C_CLR)     -0.405   835.587    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                        835.587    
                         arrival time                        -839.509    
  -------------------------------------------------------------------
                         slack                                 -3.922    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.725%)  route 0.852ns (54.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 836.485 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.698   839.509    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y61         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.466   836.486    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y61         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]/C
                         clock pessimism              0.000   836.486    
                         clock uncertainty           -0.494   835.992    
    SLICE_X51Y61         FDCE (Recov_fdce_C_CLR)     -0.405   835.587    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                        835.587    
                         arrival time                        -839.509    
  -------------------------------------------------------------------
                         slack                                 -3.922    

Slack (VIOLATED) :        -3.920ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.567ns  (logic 0.718ns (45.818%)  route 0.849ns (54.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 836.484 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.695   839.506    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y62         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.465   836.485    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]/C
                         clock pessimism              0.000   836.485    
                         clock uncertainty           -0.494   835.991    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.405   835.586    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                        835.586    
                         arrival time                        -839.506    
  -------------------------------------------------------------------
                         slack                                 -3.920    

Slack (VIOLATED) :        -3.920ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.567ns  (logic 0.718ns (45.818%)  route 0.849ns (54.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 836.484 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.695   839.506    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y62         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.465   836.485    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]/C
                         clock pessimism              0.000   836.485    
                         clock uncertainty           -0.494   835.991    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.405   835.586    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                        835.586    
                         arrival time                        -839.506    
  -------------------------------------------------------------------
                         slack                                 -3.920    

Slack (VIOLATED) :        -3.920ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.567ns  (logic 0.718ns (45.818%)  route 0.849ns (54.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 836.484 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.695   839.506    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y62         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.465   836.485    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[6]/C
                         clock pessimism              0.000   836.485    
                         clock uncertainty           -0.494   835.991    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.405   835.586    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                        835.586    
                         arrival time                        -839.506    
  -------------------------------------------------------------------
                         slack                                 -3.920    

Slack (VIOLATED) :        -3.920ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.567ns  (logic 0.718ns (45.818%)  route 0.849ns (54.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 836.484 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.695   839.506    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y62         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.465   836.485    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y62         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]/C
                         clock pessimism              0.000   836.485    
                         clock uncertainty           -0.494   835.991    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.405   835.586    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                        835.586    
                         arrival time                        -839.506    
  -------------------------------------------------------------------
                         slack                                 -3.920    

Slack (VIOLATED) :        -3.907ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.564ns  (logic 0.718ns (45.900%)  route 0.846ns (54.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 836.495 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.692   839.503    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_1
    SLICE_X48Y64         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.475   836.495    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X48Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_en_reg/C
                         clock pessimism              0.000   836.495    
                         clock uncertainty           -0.494   836.001    
    SLICE_X48Y64         FDCE (Recov_fdce_C_CLR)     -0.405   835.596    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_en_reg
  -------------------------------------------------------------------
                         required time                        835.596    
                         arrival time                        -839.503    
  -------------------------------------------------------------------
                         slack                                 -3.907    

Slack (VIOLATED) :        -3.907ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_hs_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@835.017ns - clk_fpga_2 rise@835.000ns)
  Data Path Delay:        1.564ns  (logic 0.718ns (45.900%)  route 0.846ns (54.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 836.495 - 835.017 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 837.939 - 835.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    835.000   835.000 r  
    PS7_X0Y0             PS7                          0.000   835.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193   836.193    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   836.294 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        1.645   837.939    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.419   838.358 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.154   838.512    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.299   838.811 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.692   839.503    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_1
    SLICE_X48Y64         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_hs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                    835.017   835.017 r  
    BUFGCTRL_X0Y20       BUFG                         0.000   835.017 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   836.629    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   833.204 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   834.929    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   835.020 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.475   836.495    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X48Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_hs_reg/C
                         clock pessimism              0.000   836.495    
                         clock uncertainty           -0.494   836.001    
    SLICE_X48Y64         FDCE (Recov_fdce_C_CLR)     -0.405   835.596    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_hs_reg
  -------------------------------------------------------------------
                         required time                        835.596    
                         arrival time                        -839.503    
  -------------------------------------------------------------------
                         slack                                 -3.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_reg/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.227ns (50.555%)  route 0.222ns (49.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.169     1.336    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X46Y64         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.821     0.823    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X46Y64         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.494     1.317    
    SLICE_X46Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.250    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hsyncint_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_1
    SLICE_X50Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[4]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.246    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_1
    SLICE_X50Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[5]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.246    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_g_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_1
    SLICE_X50Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_g_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_g_reg[4]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.246    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_g_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_g_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_1
    SLICE_X50Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_g_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_g_reg[5]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.246    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_g_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_1
    SLICE_X50Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_r_reg[0]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.246    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p_n_1
    SLICE_X50Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_clkin
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_r_reg[1]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.246    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rgbout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/de_vaild_reg/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X50Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/de_vaild_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X50Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/de_vaild_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X50Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.246    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/de_vaild_reg
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[10]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X51Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.221    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.227ns (44.332%)  route 0.285ns (55.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    pfm_cmos_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2694, routed)        0.551     0.887    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/m_axi_aclk
    SLICE_X49Y64         FDRE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/rst_reg/Q
                         net (fo=1, routed)           0.053     1.068    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rst
    SLICE_X49Y64         LUT1 (Prop_lut1_I0_O)        0.099     1.167 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_r[7]_i_2/O
                         net (fo=161, routed)         0.232     1.399    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/vcnt_reg[0]_0
    SLICE_X51Y63         FDCE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.817     0.819    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/rgbout_clkin
    SLICE_X51Y63         FDCE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[11]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.494     1.313    
    SLICE_X51Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.221    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/vga720p/hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pfm_cmos_clk_wiz_1_0
  To Clock:  clk_out1_pfm_cmos_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 8.285 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.662     1.665    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.121 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.938     3.059    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124     3.183 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.149     4.333    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X54Y40         FDPE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.548     8.285    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.014     8.299    
                         clock uncertainty           -0.153     8.146    
    SLICE_X54Y40         FDPE (Recov_fdpe_C_PRE)     -0.361     7.785    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 8.285 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.662     1.665    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.121 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.938     3.059    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124     3.183 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.149     4.333    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X54Y40         FDPE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.548     8.285    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.014     8.299    
                         clock uncertainty           -0.153     8.146    
    SLICE_X54Y40         FDPE (Recov_fdpe_C_PRE)     -0.361     7.785    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.984%)  route 1.838ns (76.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 8.285 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.662     1.665    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDPE (Prop_fdpe_C_Q)         0.456     2.121 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.938     3.059    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.124     3.183 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.900     4.083    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X54Y39         FDPE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.548     8.285    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.014     8.299    
                         clock uncertainty           -0.153     8.146    
    SLICE_X54Y39         FDPE (Recov_fdpe_C_PRE)     -0.361     7.785    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@6.734ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 8.225 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.662     1.665    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDPE (Prop_fdpe_C_Q)         0.419     2.084 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.484     2.568    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X49Y39         FDPE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     6.734 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.346    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         1.488     8.225    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.149     8.374    
                         clock uncertainty           -0.153     8.221    
    SLICE_X49Y39         FDPE (Recov_fdpe_C_PRE)     -0.534     7.687    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.558     0.560    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDPE (Prop_fdpe_C_Q)         0.128     0.688 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     0.866    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X49Y39         FDPE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.825     0.827    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.252     0.575    
    SLICE_X49Y39         FDPE (Remov_fdpe_C_PRE)     -0.149     0.426    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.775%)  route 0.709ns (79.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.557     0.559    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.700 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.339     1.039    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.084 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.370     1.454    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X54Y39         FDPE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.846     0.848    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.005     0.843    
    SLICE_X54Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     0.772    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.738%)  route 0.807ns (81.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.557     0.559    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.700 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.339     1.039    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.084 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.467     1.551    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X54Y40         FDPE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.847     0.849    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.005     0.844    
    SLICE_X54Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_pfm_cmos_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns - clk_out1_pfm_cmos_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.738%)  route 0.807ns (81.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.557     0.559    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y39         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.700 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.339     1.039    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.084 f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.467     1.551    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X54Y40         FDPE                                         f  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pfm_cmos_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  pfm_cmos_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    pfm_cmos_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  pfm_cmos_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    pfm_cmos_i/clk_wiz_1/inst/clk_out1_pfm_cmos_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pfm_cmos_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=338, routed)         0.847     0.849    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X54Y40         FDPE                                         r  pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.005     0.844    
    SLICE_X54Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.773    pfm_cmos_i/pldma_rgbout_0/U0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.778    





