
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/Edu/FPGA/CDC/pa.fromNcd.tcl
# create_project -name CDC_test -dir "F:/Edu/FPGA/CDC/planAhead_run_1" -part xc6slx45fgg484-2
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "F:/Edu/FPGA/CDC/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/Edu/FPGA/CDC} {ipcore_dir} }
# set_property target_constrs_file "PX6SL01_Test.ucf" [current_fileset -constrset]
Adding file 'F:/Edu/FPGA/CDC/PX6SL01_Test.ucf' to fileset 'constrs_1'
# add_files [list {PX6SL01_Test.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45fgg484-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 4309840 kilobytes

Parsing EDIF File [./planAhead_run_1/CDC_test.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/CDC_test.data/cache/top_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/Edu/FPGA/CDC/PX6SL01_Test.ucf]
Finished Parsing UCF File [F:/Edu/FPGA/CDC/PX6SL01_Test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9a3b9e4d
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 874.715 ; gain = 163.523
# read_xdl -file "F:/Edu/FPGA/CDC/top.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx45.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "top" is an NCD, version 3.2, device xc6slx45, package fgg484, speed -2
Successfully converted design 'F:\Edu\FPGA\CDC\top.ncd' to 'F:\Edu\FPGA\CDC\top.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : F:/Edu/FPGA/CDC/top.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : F:/Edu/FPGA/CDC/top.ncd
INFO: [Designutils 20-671] Placed 53 instances
read_xdl: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 892.117 ; gain = 17.402
# if {[catch {read_twx -name results_1 -file "F:/Edu/FPGA/CDC/top.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"F:/Edu/FPGA/CDC/top.twx\": $eInfo"
# }
INFO: [Timing 38-71] No path element with name counter_module/counter<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name counter_module/counter<1>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name counter_module/counter<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name counter_module/counter<1>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name counter_module/counter<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name counter_module/counter<1>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name counter_module/counter<7>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name counter_module/counter<1>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name counter_module/counter<5>_rt found. It will be ignored.
