/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz -o objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz -o objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib -o objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
/home/ubuntu/mbucio/tools/openROAD/flow/util/mergeLib.pl asap7_merged  ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib  ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib  ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib  ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib > objects/asap7/riscv_v_2p4Ghz/base/lib/merged.lib
mkdir -p results/asap7/riscv_v_2p4Ghz/base/
echo 416.0 > results/asap7/riscv_v_2p4Ghz/base/clock_period.txt
mkdir -p ./results/asap7/riscv_v_2p4Ghz/base ./logs/asap7/riscv_v_2p4Ghz/base ./reports/asap7/riscv_v_2p4Ghz/base ./objects/asap7/riscv_v_2p4Ghz/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_2p4Ghz/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_2p4Ghz/base/clock_period.txt
Setting clock period to 416.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v'.
64.1. Analyzing design hierarchy..
64.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_memory'.
64.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_execute'.
64.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_decode'.
64.5. Analyzing design hierarchy..
64.6. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf'.
64.7. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf_ctrl'.
64.8. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
64.9. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr_ctrl'.
64.10. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_ctrl'.
64.11. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_swizzle'.
Warning: Replacing memory \data_swizzle with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_swizzle.v:32
64.12. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bypass'.
64.13. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_decode_element'.
Warning: Replacing memory \valid_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_decode_element.v:262
Warning: Replacing memory \merge_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_decode_element.v:234
Warning: Replacing memory \is_reduct_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_decode_element.v:177
64.14. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_exe_alu'.
64.15. Analyzing design hierarchy..
64.16. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_permutation_ALU'.
64.17. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_arithmetic_ALU'.
64.18. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_logic_ALU'.
64.19. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A4EAF_A7C6B'.
64.20. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EE621_F935D'.
64.21. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.22. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300C0'.
64.23. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EA379'.
64.24. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_1F582_5645A'.
64.25. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C3F9D_39151'.
64.26. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A8A75'.
64.27. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_7EB58'.
64.28. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300B3_9090A'.
64.29. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
64.30. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.31. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
64.32. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.33. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
64.34. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_63257_B3D37'.
64.35. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_96DA9_C2B4E'.
64.36. Analyzing design hierarchy..
64.37. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_shifter'.
Warning: Replacing memory \mux_shift_block with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_shifter.v:171, ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_shifter.v:158, ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_shifter.v:138, ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_shifter.v:125
64.38. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_xor'.
64.39. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_or'.
64.40. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_and'.
64.41. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_extend'.
Warning: Replacing memory \src_ext_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_extend.v:53
64.42. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_mul'.
Warning: Replacing memory \srcB_sign_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_mul.v:93
Warning: Replacing memory \srcA_sign_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_mul.v:92
64.43. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_adder'.
Warning: Replacing memory \result_set_greater_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v:295
Warning: Replacing memory \result_set_less_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v:303, ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v:294
Warning: Replacing memory \result_set_nequal_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v:293
Warning: Replacing memory \result_set_equal_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v:303, ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v:292
Warning: Replacing memory \zf_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v:270
Warning: Replacing memory \flags_mask_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_adder.v:229
64.44. Analyzing design hierarchy..
64.45. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.46. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_reduct_src'.
64.47. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_twos_comp_sel'.
Warning: Replacing memory \complement_ext_osize with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/riscv_v_twos_comp_sel.v:40
64.48. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_128bits'.
./designs/src/riscv_v_2p4Ghz/convert_to_v/vedic_mul_unsigned_128bits.v:166: Warning: Range [1279:640] select out of bounds on signal `\prev_result_mul_ha_hb': Setting 384 MSB bits to undef.
64.49. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_twos_comp_sel'.
64.50. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_and'.
64.51. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_or'.
64.52. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_xor'.
64.53. Executing AST frontend in derive mode using pre-parsed AST for module `\shifter'.
64.54. Analyzing design hierarchy..
64.55. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.56. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_64bits'.
64.57. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.58. Analyzing design hierarchy..
64.59. Executing AST frontend in derive mode using pre-parsed AST for module `\full_adder'.
64.60. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.61. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.62. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_32bits'.
64.63. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.64. Analyzing design hierarchy..
64.65. Executing AST frontend in derive mode using pre-parsed AST for module `\behavioral_adder'.
64.66. Executing AST frontend in derive mode using pre-parsed AST for module `\behavioral_adder'.
64.67. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.68. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_16bits'.
64.69. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.70. Analyzing design hierarchy..
64.71. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.72. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_8bits'.
64.73. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.74. Analyzing design hierarchy..
64.75. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_4bits'.
64.76. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.77. Analyzing design hierarchy..
64.78. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.79. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_nbit'.
64.80. Executing AST frontend in derive mode using pre-parsed AST for module `\vedic_mul_unsigned_2bits'.
64.81. Analyzing design hierarchy..
64.82. Executing AST frontend in derive mode using pre-parsed AST for module `\multiplier_2bit'.
Warning: Replacing memory \partial with list of registers. See ./designs/src/riscv_v_2p4Ghz/convert_to_v/multiplier_2bit.v:21
64.83. Analyzing design hierarchy..
64.84. Executing AST frontend in derive mode using pre-parsed AST for module `\half_adder'.
64.85. Executing AST frontend in derive mode using pre-parsed AST for module `\ripple_carry_adder'.
64.86. Analyzing design hierarchy..
64.87. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_logic_ALU because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_permutation_ALU because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_exe_alu because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_decode_element because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_bypass because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_swizzle because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_ctrl because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_rf because it contains processes (run 'proc' command first).
Warning: Ignoring module multiplier_2bit because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_4bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_8bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_16bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_32bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_64bits because it contains processes (run 'proc' command first).
Warning: Ignoring module vedic_mul_unsigned_128bits because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_mul because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000010000 because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_reduct_src because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_adder because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_twos_comp_sel\BLOCK_WIDTH=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_extend because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\shifter\WIDTH=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 58 unique messages, 64 total
End of script. Logfile hash: a00d23aade, CPU: user 1.34s system 0.04s, MEM: 82.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 53% 1x hierarchy (0 sec), 36% 6x read_liberty (0 sec), ...
Elapsed time: 0:01.46[h:]min:sec. CPU time: user 1.41 sys 0.05 (99%). Peak memory: 86144KB.
mkdir -p ./results/asap7/riscv_v_2p4Ghz/base ./logs/asap7/riscv_v_2p4Ghz/base ./reports/asap7/riscv_v_2p4Ghz/base
(export VERILOG_FILES=./results/asap7/riscv_v_2p4Ghz/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_2p4Ghz/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 13056KB.
mkdir -p ./results/asap7/riscv_v_2p4Ghz/base ./logs/asap7/riscv_v_2p4Ghz/base ./reports/asap7/riscv_v_2p4Ghz/base ./objects/asap7/riscv_v_2p4Ghz/base
(export VERILOG_FILES=./results/asap7/riscv_v_2p4Ghz/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_2p4Ghz/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_2p4Ghz/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_2p4Ghz/base/clock_period.txt
Setting clock period to 416.0
synth -top riscv_v -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Warning: Async reset value `\rst_val' is not constant!
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Rerunning OPT passes. (Maybe there is more to do..)
8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.12. Executing OPT_MERGE pass (detect identical cells).
8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.15. Executing OPT_EXPR pass (perform const folding).
8.7.16. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Rerunning OPT passes. (Maybe there is more to do..)
8.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.12. Executing OPT_MERGE pass (detect identical cells).
8.9.13. Executing OPT_DFF pass (perform DFF optimizations).
8.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.15. Executing OPT_EXPR pass (perform const folding).
8.9.16. Rerunning OPT passes. (Maybe there is more to do..)
8.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.19. Executing OPT_MERGE pass (detect identical cells).
8.9.20. Executing OPT_DFF pass (perform DFF optimizations).
8.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.22. Executing OPT_EXPR pass (perform const folding).
8.9.23. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Rerunning OPT passes. (Maybe there is more to do..)
8.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.12. Executing OPT_MERGE pass (detect identical cells).
8.15.13. Executing OPT_DFF pass (perform DFF optimizations).
8.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.15. Executing OPT_EXPR pass (perform const folding).
8.15.16. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Rerunning OPT passes. (Removed registers in this run.)
9.1.6. Executing OPT_EXPR pass (perform const folding).
9.1.7. Executing OPT_MERGE pass (detect identical cells).
9.1.8. Executing OPT_DFF pass (perform DFF optimizations).
9.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.10. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Rerunning OPT passes. (Maybe there is more to do..)
9.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.13. Executing OPT_MERGE pass (detect identical cells).
9.3.14. Executing OPT_SHARE pass.
9.3.15. Executing OPT_DFF pass (perform DFF optimizations).
9.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.17. Executing OPT_EXPR pass (perform const folding).
9.3.18. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.4.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.19. Executing OPT_EXPR pass (perform const folding).
9.4.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.26. Executing OPT_EXPR pass (perform const folding).
9.4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.33. Executing OPT_EXPR pass (perform const folding).
9.4.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.40. Executing OPT_EXPR pass (perform const folding).
9.4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.47. Executing OPT_EXPR pass (perform const folding).
9.4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.54. Executing OPT_EXPR pass (perform const folding).
9.4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.61. Executing OPT_EXPR pass (perform const folding).
9.4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.68. Executing OPT_EXPR pass (perform const folding).
9.4.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.75. Executing OPT_EXPR pass (perform const folding).
9.4.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.82. Executing OPT_EXPR pass (perform const folding).
9.4.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.89. Executing OPT_EXPR pass (perform const folding).
9.4.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.96. Executing OPT_EXPR pass (perform const folding).
9.4.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.103. Executing OPT_EXPR pass (perform const folding).
9.4.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.110. Executing OPT_EXPR pass (perform const folding).
9.4.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.117. Executing OPT_EXPR pass (perform const folding).
9.4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.119. Executing OPT_EXPR pass (perform const folding).
9.4.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.219. Executing OPT_EXPR pass (perform const folding).
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
11.2. Continuing TECHMAP pass.
12. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
12.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
13. Executing OPT pass (performing simple optimizations).
13.1. Executing OPT_EXPR pass (perform const folding).
13.2. Executing OPT_MERGE pass (detect identical cells).
13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
13.5. Executing OPT_MERGE pass (detect identical cells).
13.6. Executing OPT_DFF pass (perform DFF optimizations).
13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
13.8. Executing OPT_EXPR pass (perform const folding).
13.9. Rerunning OPT passes. (Maybe there is more to do..)
13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
13.12. Executing OPT_MERGE pass (detect identical cells).
13.13. Executing OPT_DFF pass (perform DFF optimizations).
13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
13.15. Executing OPT_EXPR pass (perform const folding).
13.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_2p4Ghz/base/lib/merged.lib -constr ./objects/asap7/riscv_v_2p4Ghz/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 416.0
14. Executing ABC pass (technology mapping using ABC).
14.1. Extracting gate netlist of module `\riscv_v' to `<abc-temp-dir>/input.blif'..
14.1.1. Executing ABC.
14.1.2. Re-integrating ABC results.
15. Executing SETUNDEF pass (replace undef values with defined constants).
16. Executing SPLITNETS pass (splitting up multi-bit signals).
17. Executing OPT_CLEAN pass (remove unused cells and wires).
18. Executing HILOMAP pass (mapping to constant drivers).
19. Executing INSBUF pass (insert buffer cells for connected wires).
20. Executing CHECK pass (checking for obvious problems).
21. Printing statistics.
22. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_2p4Ghz/constraint.sdc ./results/asap7/riscv_v_2p4Ghz/base/1_synth.sdc
Warnings: 1 unique messages, 24 total
End of script. Logfile hash: 6416cd7554, CPU: user 748.50s system 11.05s, MEM: 22125.55 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 69% 2x abc (1703 sec), 9% 130x opt_expr (231 sec), ...
Elapsed time: 41:02.47[h:]min:sec. CPU time: user 2447.93 sys 14.39 (99%). Peak memory: 22656568KB.
mkdir -p ./results/asap7/riscv_v_2p4Ghz/base ./logs/asap7/riscv_v_2p4Ghz/base ./reports/asap7/riscv_v_2p4Ghz/base
cp ./results/asap7/riscv_v_2p4Ghz/base/1_1_yosys.v ./results/asap7/riscv_v_2p4Ghz/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/asap7/riscv_v_2p4Ghz/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 209768
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 740 rows of 3703 site asap7sc7p5t.
[INFO RSZ-0026] Removed 20599 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 21514 u^2 54% utilization.
Elapsed time: 1:50.42[h:]min:sec. CPU time: user 109.89 sys 0.53 (99%). Peak memory: 1066872KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:02.42[h:]min:sec. CPU time: user 2.15 sys 0.27 (100%). Peak memory: 510408KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_2p4Ghz/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_2p4Ghz/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.20[h:]min:sec. CPU time: user 0.11 sys 0.08 (100%). Peak memory: 100716KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
No macros found: Skipping macro_placement
Elapsed time: 0:02.51[h:]min:sec. CPU time: user 2.26 sys 0.24 (100%). Peak memory: 506092KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 1480 endcaps.
[INFO TAP-0005] Inserted 2968 tapcells.
Elapsed time: 0:02.17[h:]min:sec. CPU time: user 1.94 sys 0.22 (99%). Peak memory: 395756KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:04.14[h:]min:sec. CPU time: user 3.87 sys 0.27 (100%). Peak memory: 520216KB.
cp ./results/asap7/riscv_v_2p4Ghz/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_2p4Ghz/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            193617
[INFO GPL-0007] NumPlaceInstances:       189169
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 189280
[INFO GPL-0011] NumPins:                 706185
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       21514.102 um^2
[INFO GPL-0019] Util:                    54.025 %
[INFO GPL-0020] StdInstsArea:         21514.102 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    354962
[INFO GPL-0032] FillerInit:NumGNets:     189280
[INFO GPL-0033] FillerInit:NumGPins:     706185
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.114 um^2
[INFO GPL-0025] IdealBinArea:             0.114 um^2
[INFO GPL-0026] IdealBinCnt:             351294
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            193617
[INFO GPL-0007] NumPlaceInstances:       189169
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 189280
[INFO GPL-0011] NumPins:                 705912
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       21514.102 um^2
[INFO GPL-0019] Util:                    54.025 %
[INFO GPL-0020] StdInstsArea:         21514.102 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    275672
[INFO GPL-0032] FillerInit:NumGNets:     189280
[INFO GPL-0033] FillerInit:NumGPins:     705912
[INFO GPL-0023] TargetDensity:            0.780
[INFO GPL-0024] AvrgPlaceInstArea:        0.114 um^2
[INFO GPL-0025] IdealBinArea:             0.146 um^2
[INFO GPL-0026] IdealBinCnt:             274053
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.997 HPWL: 128865356
[NesterovSolve] Iter:   10 overflow: 0.997 HPWL: 30104921
[NesterovSolve] Iter:   20 overflow: 0.997 HPWL: 26276520
[NesterovSolve] Iter:   30 overflow: 0.997 HPWL: 25330506
[NesterovSolve] Iter:   40 overflow: 0.997 HPWL: 25035344
[NesterovSolve] Iter:   50 overflow: 0.997 HPWL: 24903895
[NesterovSolve] Iter:   60 overflow: 0.997 HPWL: 24864260
[NesterovSolve] Iter:   70 overflow: 0.997 HPWL: 24925764
[NesterovSolve] Iter:   80 overflow: 0.997 HPWL: 25243000
[NesterovSolve] Iter:   90 overflow: 0.997 HPWL: 26236871
[NesterovSolve] Iter:  100 overflow: 0.997 HPWL: 28531334
[NesterovSolve] Iter:  110 overflow: 0.996 HPWL: 33001195
[NesterovSolve] Iter:  120 overflow: 0.996 HPWL: 40769285
[NesterovSolve] Iter:  130 overflow: 0.995 HPWL: 50677731
[NesterovSolve] Iter:  140 overflow: 0.994 HPWL: 61673652
[NesterovSolve] Iter:  150 overflow: 0.993 HPWL: 74235407
[NesterovSolve] Iter:  160 overflow: 0.991 HPWL: 90079047
[NesterovSolve] Iter:  170 overflow: 0.987 HPWL: 111207026
[NesterovSolve] Iter:  180 overflow: 0.982 HPWL: 139280197
[NesterovSolve] Iter:  190 overflow: 0.972 HPWL: 174300827
[NesterovSolve] Iter:  200 overflow: 0.959 HPWL: 216338615
[NesterovSolve] Iter:  210 overflow: 0.941 HPWL: 266567648
[NesterovSolve] Iter:  220 overflow: 0.918 HPWL: 321867194
[NesterovSolve] Iter:  230 overflow: 0.891 HPWL: 378372218
[NesterovSolve] Iter:  240 overflow: 0.859 HPWL: 429253685
[NesterovSolve] Iter:  250 overflow: 0.823 HPWL: 474719463
[NesterovSolve] Iter:  260 overflow: 0.781 HPWL: 522936058
[NesterovSolve] Iter:  270 overflow: 0.730 HPWL: 589872283
[NesterovSolve] Iter:  280 overflow: 0.676 HPWL: 670131962
[NesterovSolve] Iter:  290 overflow: 0.627 HPWL: 743586312
[NesterovSolve] Iter:  300 overflow: 0.581 HPWL: 786689742
[NesterovSolve] Iter:  310 overflow: 0.550 HPWL: 782539999
[NesterovSolve] Iter:  320 overflow: 0.518 HPWL: 802292217
[NesterovSolve] Iter:  330 overflow: 0.491 HPWL: 783298999
[NesterovSolve] Iter:  340 overflow: 0.459 HPWL: 765880010
[NesterovSolve] Iter:  350 overflow: 0.423 HPWL: 780510590
[NesterovSolve] Iter:  360 overflow: 0.401 HPWL: 750838038
[NesterovSolve] Iter:  370 overflow: 0.375 HPWL: 735957921
[NesterovSolve] Iter:  380 overflow: 0.345 HPWL: 726061742
[NesterovSolve] Iter:  390 overflow: 0.322 HPWL: 712291353
[NesterovSolve] Iter:  400 overflow: 0.298 HPWL: 702995047
[NesterovSolve] Iter:  410 overflow: 0.272 HPWL: 694445234
[NesterovSolve] Iter:  420 overflow: 0.246 HPWL: 688152686
[NesterovSolve] Iter:  430 overflow: 0.225 HPWL: 672393327
[NesterovSolve] Iter:  440 overflow: 0.201 HPWL: 671988797
[NesterovSolve] Iter:  450 overflow: 0.178 HPWL: 672428418
[NesterovSolve] Iter:  460 overflow: 0.157 HPWL: 673022064
[NesterovSolve] Iter:  470 overflow: 0.138 HPWL: 674014793
[NesterovSolve] Iter:  480 overflow: 0.122 HPWL: 675205309
[NesterovSolve] Iter:  490 overflow: 0.110 HPWL: 676694208
[NesterovSolve] Iter:  500 overflow: 0.101 HPWL: 678556803
[NesterovSolve] Finished with Overflow: 0.099847
Elapsed time: 1:20.66[h:]min:sec. CPU time: user 193.16 sys 0.64 (240%). Peak memory: 826052KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           16612
[INFO PPL-0002] Number of I/O             273
[INFO PPL-0003] Number of I/O w/sink      245
[INFO PPL-0004] Number of I/O w/o sink    28
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 34257.42 um.
Elapsed time: 0:02.49[h:]min:sec. CPU time: user 2.21 sys 0.28 (100%). Peak memory: 518688KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            193617
[INFO GPL-0007] NumPlaceInstances:       189169
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 189280
[INFO GPL-0011] NumPins:                 706185
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       21514.102 um^2
[INFO GPL-0019] Util:                    54.025 %
[INFO GPL-0020] StdInstsArea:         21514.102 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    354962
[INFO GPL-0032] FillerInit:NumGNets:     189280
[INFO GPL-0033] FillerInit:NumGPins:     706185
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.114 um^2
[INFO GPL-0025] IdealBinArea:             0.114 um^2
[INFO GPL-0026] IdealBinCnt:             351294
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.7801235711574555 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0006] NumInstances:            193617
[INFO GPL-0007] NumPlaceInstances:       189169
[INFO GPL-0008] NumFixedInstances:         4448
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                 189280
[INFO GPL-0011] NumPins:                 706185
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 400.000 400.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 399.978 399.870 ) um
[INFO GPL-0016] CoreArea:             39952.408 um^2
[INFO GPL-0017] NonPlaceInstsArea:      129.704 um^2
[INFO GPL-0018] PlaceInstsArea:       21514.102 um^2
[INFO GPL-0019] Util:                    54.025 %
[INFO GPL-0020] StdInstsArea:         21514.102 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00229831 HPWL: 857950694
[InitialPlace]  Iter: 2 CG residual: 0.00133349 HPWL: 215713257
[InitialPlace]  Iter: 3 CG residual: 0.00139168 HPWL: 213266017
[InitialPlace]  Iter: 4 CG residual: 0.00031962 HPWL: 213873880
[InitialPlace]  Iter: 5 CG residual: 0.00024619 HPWL: 212766098
[InitialPlace]  Iter: 6 CG residual: 0.00021432 HPWL: 213524952
[InitialPlace]  Iter: 7 CG residual: 0.00017925 HPWL: 212927031
[InitialPlace]  Iter: 8 CG residual: 0.00021696 HPWL: 213492016
[InitialPlace]  Iter: 9 CG residual: 0.00018631 HPWL: 212912332
[InitialPlace]  Iter: 10 CG residual: 0.00019926 HPWL: 213502542
[InitialPlace]  Iter: 11 CG residual: 0.00021049 HPWL: 212908592
[InitialPlace]  Iter: 12 CG residual: 0.00020635 HPWL: 213499626
[InitialPlace]  Iter: 13 CG residual: 0.00019641 HPWL: 212948440
[InitialPlace]  Iter: 14 CG residual: 0.00020973 HPWL: 213523833
[InitialPlace]  Iter: 15 CG residual: 0.00017489 HPWL: 212962762
[InitialPlace]  Iter: 16 CG residual: 0.00023577 HPWL: 213484079
[InitialPlace]  Iter: 17 CG residual: 0.00019877 HPWL: 212996752
[InitialPlace]  Iter: 18 CG residual: 0.00020423 HPWL: 213519919
[InitialPlace]  Iter: 19 CG residual: 0.00016246 HPWL: 212958407
[InitialPlace]  Iter: 20 CG residual: 0.00028140 HPWL: 213481616
[INFO GPL-0031] FillerInit:NumGCells:    275672
[INFO GPL-0032] FillerInit:NumGNets:     189280
[INFO GPL-0033] FillerInit:NumGPins:     706185
[INFO GPL-0023] TargetDensity:            0.780
[INFO GPL-0024] AvrgPlaceInstArea:        0.114 um^2
[INFO GPL-0025] IdealBinArea:             0.146 um^2
[INFO GPL-0026] IdealBinCnt:             274053
[INFO GPL-0027] TotalBinArea:         39952.408 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.391  0.391 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.995 HPWL: 168338231
[NesterovSolve] Iter:   10 overflow: 0.993 HPWL: 100876442
[NesterovSolve] Iter:   20 overflow: 0.991 HPWL: 102943744
[NesterovSolve] Iter:   30 overflow: 0.990 HPWL: 103509702
[NesterovSolve] Iter:   40 overflow: 0.990 HPWL: 107351372
[NesterovSolve] Iter:   50 overflow: 0.990 HPWL: 109458951
[NesterovSolve] Iter:   60 overflow: 0.990 HPWL: 112260705
[NesterovSolve] Iter:   70 overflow: 0.990 HPWL: 115293398
[NesterovSolve] Iter:   80 overflow: 0.989 HPWL: 117996347
[NesterovSolve] Iter:   90 overflow: 0.989 HPWL: 120785350
[NesterovSolve] Iter:  100 overflow: 0.989 HPWL: 123844698
[NesterovSolve] Iter:  110 overflow: 0.988 HPWL: 127329251
[NesterovSolve] Iter:  120 overflow: 0.988 HPWL: 131749659
[NesterovSolve] Iter:  130 overflow: 0.987 HPWL: 137831173
[NesterovSolve] Iter:  140 overflow: 0.986 HPWL: 146389611
[NesterovSolve] Iter:  150 overflow: 0.984 HPWL: 158293102
[NesterovSolve] Iter:  160 overflow: 0.980 HPWL: 174315536
[NesterovSolve] Iter:  170 overflow: 0.975 HPWL: 195243895
[NesterovSolve] Iter:  180 overflow: 0.967 HPWL: 222075284
[NesterovSolve] Iter:  190 overflow: 0.955 HPWL: 256423726
[NesterovSolve] Iter:  200 overflow: 0.939 HPWL: 299575643
[NesterovSolve] Iter:  210 overflow: 0.917 HPWL: 348126106
[NesterovSolve] Iter:  220 overflow: 0.890 HPWL: 399329906
[NesterovSolve] Iter:  230 overflow: 0.860 HPWL: 449927229
[NesterovSolve] Iter:  240 overflow: 0.825 HPWL: 496383624
[NesterovSolve] Iter:  250 overflow: 0.783 HPWL: 540375026
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -5.71e-09
[INFO GPL-0103] Timing-driven: weighted 18926 nets.
[NesterovSolve] Iter:  260 overflow: 0.741 HPWL: 560819972
[NesterovSolve] Iter:  270 overflow: 0.698 HPWL: 598588883
[NesterovSolve] Iter:  280 overflow: 0.655 HPWL: 635313646
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -6.07e-09
[INFO GPL-0103] Timing-driven: weighted 18927 nets.
[NesterovSolve] Iter:  290 overflow: 0.614 HPWL: 674253212
[NesterovSolve] Snapshot saved at iter = 293
[NesterovSolve] Iter:  300 overflow: 0.575 HPWL: 716860782
[NesterovSolve] Iter:  310 overflow: 0.539 HPWL: 746242156
[NesterovSolve] Iter:  320 overflow: 0.498 HPWL: 762682117
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -6.08e-09
[INFO GPL-0103] Timing-driven: weighted 18927 nets.
[NesterovSolve] Iter:  330 overflow: 0.467 HPWL: 752409118
[NesterovSolve] Iter:  340 overflow: 0.433 HPWL: 759675785
[NesterovSolve] Iter:  350 overflow: 0.408 HPWL: 748117305
[NesterovSolve] Iter:  360 overflow: 0.380 HPWL: 735399960
[NesterovSolve] Iter:  370 overflow: 0.350 HPWL: 719322299
[NesterovSolve] Iter:  380 overflow: 0.331 HPWL: 703867831
[NesterovSolve] Iter:  390 overflow: 0.307 HPWL: 693209444
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     740  740
[INFO GPL-0040] NumTiles: 547600
[INFO GPL-0081] TotalRouteOverflow: 0.06792116165161133
[INFO GPL-0082] OverflowTileCnt: 2
[INFO GPL-0083] 0.5%RC: 0.8372426285762871
[INFO GPL-0084] 1.0%RC: 0.8069879069238618
[INFO GPL-0085] 2.0%RC: 0.7762335905515425
[INFO GPL-0086] 5.0%RC: 0.734767435918854
[INFO GPL-0087] FinalRC: 0.82211524
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  400 overflow: 0.283 HPWL: 684902803
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -6.08e-09
[INFO GPL-0103] Timing-driven: weighted 18927 nets.
[NesterovSolve] Iter:  410 overflow: 0.257 HPWL: 678941179
[NesterovSolve] Iter:  420 overflow: 0.232 HPWL: 674171250
[NesterovSolve] Iter:  430 overflow: 0.209 HPWL: 669638678
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -5.92e-09
[INFO GPL-0103] Timing-driven: weighted 18927 nets.
[NesterovSolve] Iter:  440 overflow: 0.185 HPWL: 669071095
[NesterovSolve] Iter:  450 overflow: 0.164 HPWL: 669297682
[NesterovSolve] Iter:  460 overflow: 0.144 HPWL: 670149218
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack -5.98e-09
[INFO GPL-0103] Timing-driven: weighted 18927 nets.
[NesterovSolve] Iter:  470 overflow: 0.127 HPWL: 671375732
[NesterovSolve] Iter:  480 overflow: 0.112 HPWL: 673061219
[NesterovSolve] Iter:  490 overflow: 0.099 HPWL: 675046879
[NesterovSolve] Finished with Overflow: 0.099490
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 21644 u^2 54% utilization.
Elapsed time: 17:35.48[h:]min:sec. CPU time: user 1210.66 sys 1.72 (114%). Peak memory: 2687672KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 82 input buffers.
[INFO RSZ-0028] Inserted 162 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 9890 slew violations.
[INFO RSZ-0036] Found 498 capacitance violations.
[INFO RSZ-0037] Found 468 long wires.
[INFO RSZ-0038] Inserted 3340 buffers in 10023 nets.
[INFO RSZ-0039] Resized 37963 instances.
Repair tie lo fanout...
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 144 tie TIEHIx1_ASAP7_75t_R instances.
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 23726 u^2 59% utilization.
Instance count before 193617, after 197344
Pin count before 705912, after 713223
Elapsed time: 3:37.15[h:]min:sec. CPU time: user 216.39 sys 0.74 (99%). Peak memory: 1388652KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      61792.7 u
average displacement        0.3 u
max displacement            6.4 u
original HPWL          789139.6 u
legalized HPWL         856497.1 u
delta HPWL                    9 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 197344 cells, 273 terminals, 193007 edges, 713496 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 197617, edges 193007, pins 713496
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 4721 fixed cells.
[INFO DPO-0318] Collected 192896 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (399924, 399870)
[INFO DPO-0310] Assigned 192896 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 8.567057e+08.
[INFO DPO-0302] End of matching; objective is 8.563286e+08, improvement is 0.04 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.474001e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 8.458441e+08.
[INFO DPO-0307] End of global swaps; objective is 8.458441e+08, improvement is 1.22 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.443350e+08.
[INFO DPO-0309] End of vertical swaps; objective is 8.443350e+08, improvement is 0.18 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.380344e+08.
[INFO DPO-0305] End of reordering; objective is 8.380344e+08, improvement is 0.75 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 3857920 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 3857920, swaps 935903, moves 222316 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.317230e+08, Scratch cost 8.269886e+08, Incremental cost 8.269886e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.269886e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.57 percent.
[INFO DPO-0328] End of random improver; improvement is 0.569230 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 96537 cell orientations for row compatibility.
[INFO DPO-0383] Performed 55215 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.231247e+08, improvement is 1.22 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           856497.1 u
Final HPWL              821098.6 u
Delta HPWL                  -4.1 %

[INFO DPL-0020] Mirrored 17894 instances
[INFO DPL-0021] HPWL before          821098.6 u
[INFO DPL-0022] HPWL after           820677.7 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 23726 u^2 59% utilization.
Elapsed time: 3:36.43[h:]min:sec. CPU time: user 215.71 sys 0.71 (99%). Peak memory: 1527184KB.
cp ./results/asap7/riscv_v_2p4Ghz/base/3_5_place_dp.odb ./results/asap7/riscv_v_2p4Ghz/base/3_place.odb
cp ./results/asap7/riscv_v_2p4Ghz/base/2_floorplan.sdc ./results/asap7/riscv_v_2p4Ghz/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4863 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4863.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 232.
[INFO CTS-0024]  Normalized sink region: [(194.971, 174.9), (294.237, 293.3)].
[INFO CTS-0025]     Width:  99.2661.
[INFO CTS-0026]     Height: 118.4000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 116
    Sub-region size: 99.2661 X 59.2000
[INFO CTS-0034]     Segment length (rounded): 30.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 58
    Sub-region size: 49.6331 X 59.2000
[INFO CTS-0034]     Segment length (rounded): 24.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 29
    Sub-region size: 49.6331 X 29.6000
[INFO CTS-0034]     Segment length (rounded): 14.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 15
    Sub-region size: 24.8165 X 29.6000
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 5
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 24.8165 X 14.8000
[INFO CTS-0034]     Segment length (rounded): 8.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 232.
[INFO CTS-0018]     Created 275 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 5.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 275 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:2, 4:3, 5:4, 6:5, 7:6, 8:7, 9:4, 10:2, 11:2, 13:2, 14:1, 15:3, 16:3, 17:9, 18:14, 19:20, 20:37, 21:27, 22:41, 23:31, 24:21, 25:14, 26:5, 27:1..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 5081
[INFO CTS-0100]  Leaf buffers 232
[INFO CTS-0101]  Average sink wire length 227.26 um
[INFO CTS-0102]  Path depth 4 - 5
[INFO CTS-0207]  Leaf load cells 218
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement       2433.0 u
average displacement        0.0 u
max displacement            2.4 u
original HPWL          825096.6 u
legalized HPWL         839980.9 u
delta HPWL                    2 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0094] Found 4715 endpoints with setup violations.
[INFO RSZ-0099] Repairing 4715 out of 4715 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 | -5827.454 | -2956344.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       10 |       0 |       0 |        0 |      4 |     5 | -5699.223 | -2941313.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       20 |       0 |       0 |        0 |      9 |    10 | -5569.850 | -2930156.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       30 |       0 |       0 |        0 |     13 |    16 | -5478.927 | -2917474.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       40 |       0 |       0 |        0 |     19 |    20 | -5369.132 | -2905419.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       50 |       0 |       0 |        0 |     25 |    24 | -5318.729 | -2897808.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       60 |       0 |       0 |        5 |     30 |    28 | -5299.093 | -2896549.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       70 |       0 |       0 |        5 |     36 |    32 | -5247.008 | -2889689.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       80 |       0 |       0 |        5 |     43 |    35 | -5243.736 | -2887398.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
       90 |       0 |       0 |        5 |     51 |    37 | -5203.943 | -2882685.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      100 |       0 |       0 |        5 |     57 |    41 | -5153.921 | -2877393.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      110 |       0 |       0 |        5 |     63 |    45 | -5150.539 | -2877330.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      120 |       0 |       0 |       16 |     68 |    48 | -5102.980 | -2871826.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      130 |       0 |       0 |       18 |     73 |    52 | -5092.089 | -2870434.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      140 |       0 |       0 |       18 |     80 |    55 | -5048.510 | -2864295.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      150 |       0 |       0 |       20 |     83 |    61 | -5033.596 | -2862997.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      160 |       0 |       0 |       20 |     89 |    65 | -4997.082 | -2817927.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      170 |       0 |       0 |       20 |     96 |    68 | -4958.874 | -2785684.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      180 |       0 |       0 |       20 |    101 |    73 | -4955.780 | -2785068.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      190 |       0 |       0 |       20 |    107 |    77 | -4935.635 | -2778841.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      200 |       0 |       1 |       20 |    113 |    80 | -4902.667 | -2699257.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      210 |       0 |       2 |       20 |    120 |    82 | -4908.604 | -2691902.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      220 |       0 |       2 |       20 |    128 |    84 | -4873.376 | -2604813.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      230 |       0 |       2 |       20 |    134 |    88 | -4838.626 | -2497231.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      240 |       0 |       2 |       23 |    139 |    92 | -4817.401 | -2486004.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      250 |       0 |       2 |       25 |    144 |    96 | -4805.922 | -2479801.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      260 |       0 |       2 |       28 |    148 |   101 | -4773.904 | -2365455.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      270 |       0 |       2 |       28 |    153 |   106 | -4697.940 | -2130436.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      280 |       0 |       2 |       28 |    160 |   109 | -4659.663 | -2054409.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      290 |       0 |       2 |       28 |    165 |   114 | -4649.405 | -2033284.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      300 |       0 |       3 |       28 |    170 |   118 | -4635.151 | -2028632.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      310 |       0 |       3 |       28 |    176 |   122 | -4625.703 | -2027410.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      320 |       0 |       3 |       28 |    182 |   126 | -4630.954 | -2026659.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      330 |       0 |       3 |       28 |    187 |   131 | -4611.788 | -2025623.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      340 |       0 |       3 |       31 |    193 |   134 | -4599.947 | -2020932.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      350 |       0 |       3 |       37 |    197 |   138 | -4588.433 | -2019406.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      360 |       0 |       3 |       37 |    202 |   143 | -4567.671 | -1961192.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      370 |       0 |       3 |       42 |    207 |   146 | -4544.361 | -1889782.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      380 |       0 |       3 |       42 |    213 |   150 | -4542.862 | -1889835.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      390 |       0 |       3 |       49 |    217 |   154 | -4535.357 | -1888337.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      400 |       0 |       3 |       49 |    223 |   158 | -4535.762 | -1888353.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      410 |       0 |       3 |       49 |    229 |   162 | -4537.658 | -1888481.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      420 |       0 |       3 |       49 |    233 |   168 | -4539.855 | -1889413.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      430 |       0 |       3 |       49 |    241 |   170 | -4520.659 | -1887092.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      440 |       0 |       4 |       55 |    244 |   174 | -4526.857 | -1886993.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      450 |       0 |       5 |       57 |    246 |   180 | -4517.166 | -1884270.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      460 |       0 |       7 |       57 |    248 |   186 | -4517.823 | -1892284.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      470 |       0 |      11 |       57 |    249 |   191 | -4514.128 | -1891535.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      480 |       0 |      11 |       57 |    253 |   197 | -4519.974 | -1893603.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      490 |       0 |      12 |       57 |    257 |   202 | -4512.912 | -1892753.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      500 |       0 |      12 |       57 |    258 |   211 | -4512.968 | -1892407.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      510 |       0 |      12 |       57 |    267 |   212 | -4512.633 | -1892391.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      520 |       0 |      12 |       57 |    274 |   215 | -4511.662 | -1892128.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      530 |       0 |      13 |       57 |    278 |   220 | -4521.538 | -1892530.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      540 |       0 |      13 |       57 |    285 |   223 | -4512.998 | -1892167.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      550 |       0 |      14 |       57 |    290 |   227 | -4506.097 | -1891168.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      560 |       0 |      15 |       59 |    293 |   232 | -4508.833 | -1891514.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      570 |       0 |      15 |       62 |    295 |   239 | -4522.048 | -1893185.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      580 |       0 |      15 |       62 |    300 |   244 | -4517.272 | -1892579.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      590 |       0 |      17 |       62 |    302 |   250 | -4517.813 | -1892647.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      600 |       0 |      18 |       67 |    303 |   257 | -4520.703 | -1893016.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      606 |       0 |      14 |       60 |    293 |   230 | -4554.557 | -1896867.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      610 |       0 |      14 |       63 |    295 |   230 | -4529.596 | -1894427.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      620 |       0 |      16 |       66 |    302 |   230 | -4524.177 | -1893650.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      630 |       0 |      19 |       71 |    305 |   233 | -4516.916 | -1892729.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[138\]$_DFFE_PN_/D
      640 |       0 |      21 |       75 |    305 |   239 | -4508.232 | -1891910.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[131\]$_DFFE_PN_/D
      650 |       0 |      22 |       85 |    305 |   245 | -4513.553 | -1892560.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[131\]$_DFFE_PN_/D
      660 |       0 |      23 |       91 |    307 |   250 | -4515.907 | -1891026.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      670 |       0 |      23 |       91 |    313 |   254 | -4504.478 | -1890458.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      680 |       0 |      24 |       91 |    319 |   257 | -4517.569 | -1891131.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      690 |       0 |      24 |       91 |    320 |   266 | -4512.607 | -1886763.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      700 |       0 |      24 |       91 |    328 |   268 | -4505.370 | -1886394.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      710 |       0 |      25 |       91 |    332 |   273 | -4496.504 | -1885840.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      720 |       0 |      26 |       91 |    335 |   279 | -4523.202 | -1887303.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      730 |       0 |      26 |       95 |    339 |   283 | -4501.242 | -1845101.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      740 |       0 |      28 |       97 |    344 |   285 | -4476.084 | -1783792.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      750 |       0 |      28 |       97 |    350 |   289 | -4486.624 | -1789388.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      760 |       0 |      28 |       97 |    359 |   290 | -4432.044 | -1788664.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      770 |       0 |      28 |       97 |    360 |   299 | -4439.309 | -1789934.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      780 |       0 |      30 |       97 |    361 |   306 | -4436.719 | -1789754.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      790 |       0 |      31 |       99 |    366 |   309 | -4427.027 | -1792110.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      800 |       0 |      31 |       99 |    368 |   317 | -4439.871 | -1792945.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      810 |       0 |      32 |       99 |    370 |   324 | -4423.678 | -1779447.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      815 |       0 |      34 |      101 |    371 |   324 | -4418.333 | -1774368.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      819 |       0 |      34 |      103 |    371 |   324 | -4418.333 | -1774368.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      820 |       0 |      34 |      103 |    371 |   324 | -4418.333 | -1774368.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      825 |       0 |      34 |      105 |    371 |   324 | -4418.333 | -1774368.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      830 |       0 |      35 |      107 |    371 |   326 | -4418.333 | -1774351.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      832 |       0 |      35 |      107 |    371 |   326 | -4418.333 | -1774351.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      840 |       0 |      35 |      111 |    372 |   330 | -4429.607 | -1775065.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      840 |       0 |      35 |      109 |    372 |   328 | -4418.333 | -1774319.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      844 |       0 |      35 |      111 |    372 |   329 | -4418.239 | -1774319.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      849 |       0 |      35 |      113 |    372 |   331 | -4418.239 | -1774306.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      850 |       0 |      35 |      113 |    372 |   331 | -4418.239 | -1774306.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      852 |       0 |      35 |      115 |    372 |   331 | -4418.239 | -1774306.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      855 |       0 |      35 |      117 |    372 |   331 | -4418.239 | -1774306.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      860 |       0 |      35 |      121 |    372 |   333 | -4429.512 | -1775055.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      860 |       0 |      35 |      119 |    372 |   331 | -4418.239 | -1774306.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      863 |       0 |      35 |      121 |    372 |   331 | -4418.239 | -1774306.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      866 |       0 |      35 |      123 |    372 |   331 | -4418.239 | -1774307.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      869 |       0 |      35 |      125 |    372 |   331 | -4418.239 | -1774307.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      870 |       0 |      35 |      125 |    372 |   331 | -4418.239 | -1774307.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      873 |       0 |      36 |      127 |    372 |   331 | -4418.243 | -1774306.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      876 |       0 |      36 |      129 |    372 |   331 | -4418.243 | -1774307.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      879 |       0 |      36 |      131 |    372 |   331 | -4418.243 | -1774307.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      880 |       0 |      36 |      131 |    372 |   331 | -4418.243 | -1774307.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      883 |       0 |      36 |      133 |    372 |   332 | -4418.243 | -1774294.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      890 |       0 |      36 |      137 |    372 |   336 | -4429.516 | -1775049.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      890 |       0 |      36 |      135 |    372 |   333 | -4418.243 | -1774292.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      894 |       0 |      36 |      137 |    372 |   334 | -4418.195 | -1774294.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      897 |       0 |      36 |      139 |    372 |   334 | -4418.195 | -1774294.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      900 |       0 |      36 |      139 |    372 |   336 | -4418.112 | -1774294.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      905 |       0 |      36 |      141 |    372 |   337 | -4418.112 | -1774290.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      908 |       0 |      36 |      143 |    372 |   337 | -4418.112 | -1774290.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      910 |       0 |      36 |      145 |    372 |   337 | -4418.112 | -1774290.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      912 |       0 |      36 |      145 |    372 |   337 | -4418.112 | -1774290.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      915 |       0 |      36 |      147 |    372 |   337 | -4418.112 | -1774290.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      920 |       0 |      36 |      149 |    372 |   340 | -4418.020 | -1774252.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      921 |       0 |      36 |      149 |    372 |   340 | -4418.020 | -1774252.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      930 |       0 |      36 |      151 |    373 |   346 | -4418.020 | -1774447.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      940 |       0 |      36 |      151 |    373 |   356 | -4418.020 | -1773931.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      946 |       0 |      36 |      158 |    373 |   357 | -4418.020 | -1773690.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      949 |       0 |      36 |      160 |    373 |   357 | -4418.020 | -1773690.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      950 |       0 |      36 |      160 |    373 |   357 | -4418.020 | -1773690.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      953 |       0 |      36 |      162 |    373 |   357 | -4418.020 | -1773690.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      959 |       0 |      36 |      164 |    373 |   359 | -4417.942 | -1773681.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      960 |       0 |      36 |      164 |    373 |   359 | -4417.942 | -1773681.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      963 |       0 |      36 |      166 |    374 |   359 | -4417.942 | -1773507.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      966 |       0 |      36 |      168 |    374 |   359 | -4417.942 | -1773507.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      970 |       0 |      36 |      170 |    374 |   361 | -4417.942 | -1773495.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      971 |       0 |      36 |      170 |    374 |   361 | -4417.942 | -1773495.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      975 |       0 |      36 |      172 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      978 |       0 |      36 |      174 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      980 |       0 |      36 |      176 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      982 |       0 |      36 |      176 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      986 |       0 |      36 |      178 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      989 |       0 |      36 |      180 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      990 |       0 |      36 |      180 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      992 |       0 |      36 |      182 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      996 |       0 |      36 |      184 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
      999 |       0 |      36 |      186 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1000 |       0 |      36 |      186 |    374 |   362 | -4417.942 | -1773494.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1005 |       0 |      36 |      188 |    374 |   363 | -4417.942 | -1773491.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1008 |       0 |      36 |      190 |    374 |   363 | -4417.942 | -1773491.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1010 |       0 |      37 |      190 |    374 |   363 | -4418.260 | -1773506.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1013 |       0 |      36 |      192 |    374 |   363 | -4417.942 | -1773491.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1016 |       0 |      36 |      194 |    374 |   363 | -4417.942 | -1773491.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1019 |       0 |      36 |      196 |    374 |   363 | -4417.942 | -1773491.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1020 |       0 |      36 |      196 |    374 |   363 | -4417.942 | -1773491.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1025 |       0 |      37 |      198 |    374 |   364 | -4417.942 | -1773497.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1028 |       0 |      37 |      200 |    374 |   364 | -4417.942 | -1773497.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1030 |       0 |      37 |      202 |    374 |   364 | -4417.942 | -1773497.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1031 |       0 |      37 |      202 |    374 |   364 | -4417.942 | -1773497.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1040 |       0 |      37 |      202 |    374 |   372 | -4417.942 | -1773681.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1050 |       0 |      38 |      208 |    374 |   378 | -4417.942 | -1773621.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1060 |       0 |      39 |      216 |    374 |   383 | -4417.942 | -1773547.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1063 |       0 |      37 |      209 |    374 |   364 | -4417.942 | -1773724.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1069 |       0 |      37 |      211 |    374 |   364 | -4417.942 | -1773724.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1070 |       0 |      37 |      211 |    374 |   364 | -4417.942 | -1773724.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1072 |       0 |      37 |      213 |    374 |   364 | -4417.942 | -1773724.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1076 |       0 |      37 |      215 |    374 |   365 | -4417.942 | -1773723.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1079 |       0 |      37 |      217 |    374 |   365 | -4417.942 | -1773723.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1080 |       0 |      37 |      217 |    374 |   365 | -4417.942 | -1773723.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1084 |       0 |      37 |      219 |    374 |   366 | -4417.942 | -1773723.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1088 |       0 |      37 |      221 |    374 |   366 | -4417.942 | -1773723.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1090 |       0 |      37 |      223 |    374 |   366 | -4417.942 | -1773723.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1091 |       0 |      37 |      223 |    374 |   366 | -4417.942 | -1773723.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1095 |       0 |      37 |      225 |    374 |   366 | -4417.942 | -1773723.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1098 |       0 |      37 |      227 |    374 |   366 | -4417.942 | -1773723.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1100 |       0 |      38 |      227 |    374 |   366 | -4419.511 | -1773820.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1100 |       0 |      38 |      227 |    374 |   366 | -4419.511 | -1773820.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1103 |       0 |      38 |      229 |    374 |   366 | -4419.511 | -1773820.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1110 |       0 |      38 |      233 |    374 |   370 | -4431.221 | -1774670.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1110 |       0 |      38 |      231 |    374 |   366 | -4419.511 | -1773820.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1113 |       0 |      38 |      233 |    374 |   366 | -4419.511 | -1773820.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1120 |       0 |      39 |      237 |    374 |   369 | -4431.100 | -1774661.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1120 |       0 |      38 |      235 |    374 |   366 | -4419.511 | -1773820.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1123 |       0 |      38 |      237 |    374 |   366 | -4419.511 | -1773820.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1130 |       0 |      40 |      244 |    374 |   367 | -4419.511 | -1773611.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1132 |       0 |      40 |      246 |    374 |   367 | -4419.511 | -1773457.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1136 |       0 |      40 |      248 |    374 |   368 | -4419.430 | -1773455.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1139 |       0 |      40 |      250 |    374 |   368 | -4419.430 | -1773455.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1140 |       0 |      40 |      250 |    374 |   368 | -4419.430 | -1773455.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1144 |       0 |      40 |      252 |    374 |   368 | -4419.430 | -1773455.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1150 |       0 |      40 |      256 |    374 |   371 | -4430.610 | -1774328.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1152 |       0 |      40 |      254 |    374 |   370 | -4419.337 | -1773450.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1155 |       0 |      40 |      256 |    374 |   370 | -4419.337 | -1773450.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1159 |       0 |      41 |      256 |    374 |   372 | -4419.337 | -1773339.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1160 |       0 |      41 |      256 |    374 |   372 | -4419.337 | -1773339.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1170 |       0 |      45 |      262 |    374 |   375 | -4430.929 | -1774269.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1172 |       0 |      42 |      259 |    374 |   372 | -4419.337 | -1773339.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1176 |       0 |      42 |      261 |    374 |   372 | -4419.337 | -1773340.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1179 |       0 |      42 |      263 |    374 |   372 | -4419.337 | -1773340.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1180 |       0 |      42 |      263 |    374 |   372 | -4419.337 | -1773340.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1180 |       0 |      42 |      263 |    374 |   372 | -4419.337 | -1773340.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1181 |       0 |      42 |      263 |    374 |   372 | -4419.337 | -1773340.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1188 |       0 |      43 |      265 |    374 |   372 | -4419.337 | -1773378.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1190 |       0 |      43 |      267 |    374 |   372 | -4419.337 | -1773297.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1190 |       0 |      43 |      267 |    374 |   372 | -4419.337 | -1773297.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1198 |       0 |      44 |      270 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1200 |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
     1200 |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1200* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1201* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1202* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1203* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1204* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1205* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1206* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1207* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1208* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1209* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1210* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1210* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1211* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1212* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1213* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1214* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1215* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1216* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1217* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1218* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1219* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1220* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1220* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1221* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1222* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1223* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1224* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1225* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1226* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1227* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1228* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1229* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1230* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1230* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1231* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1232* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1233* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1234* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1235* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1236* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1237* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1238* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1239* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1240* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1240* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1241* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1242* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1243* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1244* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1245* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1246* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1247* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1248* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1249* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1250* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1250* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1251* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1252* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1253* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1254* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.1 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1255* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1256* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1257* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1258* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1259* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1260* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1260* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1261* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1262* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1263* |       0 |      44 |      272 |    374 |   372 | -4419.337 | -1773297.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1265* |       0 |      45 |      272 |    374 |   372 | -4419.337 | -1773296.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1266* |       0 |      45 |      272 |    374 |   372 | -4419.337 | -1773296.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1267* |       0 |      45 |      272 |    374 |   372 | -4419.337 | -1773296.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1268* |       0 |      45 |      272 |    374 |   372 | -4419.337 | -1773296.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1269* |       0 |      45 |      272 |    374 |   372 | -4419.337 | -1773296.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1270* |       0 |      45 |      272 |    374 |   372 | -4419.337 | -1773296.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1270* |       0 |      45 |      272 |    374 |   372 | -4419.337 | -1773296.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1273* |       0 |      47 |      272 |    374 |   372 | -4419.337 | -1773268.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1274* |       0 |      47 |      272 |    374 |   372 | -4419.337 | -1773268.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1276* |       0 |      48 |      272 |    374 |   372 | -4419.337 | -1773208.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1277* |       0 |      48 |      272 |    374 |   372 | -4419.337 | -1773208.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1279* |       0 |      49 |      272 |    374 |   372 | -4419.337 | -1773208.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1280* |       0 |      49 |      272 |    374 |   372 | -4419.337 | -1773208.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1280* |       0 |      49 |      272 |    374 |   372 | -4419.337 | -1773208.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1282* |       0 |      50 |      272 |    374 |   372 | -4419.337 | -1773189.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1286* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1287* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1288* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773184.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1289* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773184.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1290* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773184.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1290* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1291* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1292* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1293* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1294* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.6 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1295* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1296* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1297* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1298* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1299* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1300* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1301* |       0 |      53 |      272 |    374 |   372 | -4419.337 | -1773183.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1303* |       0 |      54 |      272 |    374 |   372 | -4419.337 | -1773182.5 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1304* |       0 |      54 |      272 |    374 |   372 | -4419.337 | -1773182.2 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1306* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773100.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1307* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773100.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1308* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773100.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1309* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773100.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1310* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773100.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1310* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773100.0 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1311* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773099.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1312* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773099.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1313* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773099.8 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1314* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773099.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1315* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773099.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1316* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773099.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1317* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773099.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1318* |       0 |      55 |      272 |    374 |   372 | -4419.337 | -1773099.9 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1319* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1320* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1320* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1321* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1322* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1323* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1324* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1325* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1326* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1327* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1328* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1329* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1330* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1330* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1331* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1332* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1333* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1334* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1335* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1336* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1337* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1338* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1339* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1340* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1340* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1341* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1342* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1343* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1344* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1345* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1346* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1347* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1348* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1349* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1350* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1350* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1351* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1352* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1353* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1354* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1355* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1356* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1357* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1358* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1359* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1360* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1360* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1361* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1362* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1363* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1364* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1365* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1366* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1367* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1368* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1369* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1370* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1370* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1371* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1372* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1373* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1374* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1375* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1376* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1377* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1378* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1379* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1380* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1380* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1381* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1382* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1383* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1384* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1385* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1386* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1387* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1388* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1389* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1390* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1390* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1391* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1392* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1393* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1394* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1395* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1396* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1397* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1398* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1399* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    1400* |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
    final |       0 |      55 |      272 |    374 |   372 | -4426.897 | -1773714.4 |   4715 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0045] Inserted 75 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 55 instances.
[INFO RSZ-0043] Swapped pins on 372 instances.
[INFO RSZ-0049] Cloned 374 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 170 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 | -25.482 | -7393.399 | v_decode.v_ctrl.stage_use_mask.internal_data\[1\]$_DFFE_PP0P_/D
    final |       0 |     340 |            0 |   0.238 |   0.000 | v_decode.v_rf_ctrl.stage_int_rf_rd_data.internal_data\[36\]$_DFFE_PN_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 340 hold buffers.
Placement Analysis
---------------------------------
total displacement       1864.1 u
average displacement        0.0 u
max displacement            3.5 u
original HPWL          857789.8 u
legalized HPWL         859462.3 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 23967 u^2 60% utilization.
Elapsed time: 1:43:16[h:]min:sec. CPU time: user 6194.62 sys 1.07 (99%). Peak memory: 2017064KB.
cp ./results/asap7/riscv_v_2p4Ghz/base/4_1_cts.odb ./results/asap7/riscv_v_2p4Ghz/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_2p4Ghz/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 276 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 179
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 1024160

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical      8222140       3696667          55.04%
M2         Horizontal    7126940       4084948          42.68%
M3         Vertical      8222140       4899607          40.41%
M4         Horizontal    6029520       3818025          36.68%
M5         Vertical      6029520       3763450          37.58%
M6         Horizontal    4385240       2643868          39.71%
M7         Vertical      4385240       2737256          37.58%
M8         Horizontal    3289300       1643536          50.03%
M9         Vertical      3289300       1643536          50.03%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 1415209
[INFO GRT-0198] Via related Steiner nodes: 52580
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1907988
[INFO GRT-0112] Final usage 3D: 7765821

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             3696667             0            0.00%             0 /  0 /  0
M2             4084948        415447           10.17%             0 /  0 /  0
M3             4899607        616236           12.58%             0 /  0 /  0
M4             3818025        399053           10.45%             0 /  0 /  0
M5             3763450        302527            8.04%             0 /  0 /  0
M6             2643868        179914            6.80%             0 /  0 /  0
M7             2737256         67414            2.46%             0 /  0 /  0
M8             1643536         53251            3.24%             0 /  0 /  0
M9             1643536          8015            0.49%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         28930893       2041857            7.06%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 1452280 um
[INFO GRT-0014] Routed nets: 194043
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 42 slew violations.
[INFO RSZ-0036] Found 5 capacitance violations.
[INFO RSZ-0037] Found 6 long wires.
[INFO RSZ-0038] Inserted 40 buffers in 25 nets.
[INFO RSZ-0039] Resized 6 instances.
Placement Analysis
---------------------------------
total displacement        427.8 u
average displacement        0.0 u
max displacement            1.8 u
original HPWL          860425.5 u
legalized HPWL         860898.5 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0094] Found 4803 endpoints with setup violations.
[INFO RSZ-0099] Repairing 4803 out of 4803 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 | -4833.354 | -2211412.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       10 |       0 |       0 |        0 |      4 |     5 | -4783.854 | -2205482.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       20 |       0 |       0 |        0 |      4 |    15 | -4794.814 | -2206771.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       30 |       0 |       0 |        0 |      6 |    23 | -4781.034 | -2205233.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       40 |       0 |       0 |        0 |      9 |    30 | -4763.156 | -2203229.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       50 |       0 |       0 |        0 |      9 |    40 | -4759.018 | -2202855.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       60 |       0 |       0 |        2 |     11 |    47 | -4758.099 | -2202752.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[135\]$_DFFE_PN_/D
       70 |       0 |       0 |        2 |     11 |    57 | -4762.163 | -2203510.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
       80 |       0 |       0 |        5 |     16 |    61 | -4744.712 | -2201676.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
       90 |       0 |       0 |        9 |     18 |    67 | -4751.067 | -2202467.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      100 |       0 |       1 |        9 |     19 |    75 | -4745.964 | -2201903.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      110 |       0 |       1 |        9 |     19 |    85 | -4746.338 | -2201942.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      120 |       0 |       2 |        9 |     22 |    91 | -4759.791 | -2203232.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      130 |       0 |       3 |       13 |     22 |    98 | -4754.297 | -2202614.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      137 |       0 |       0 |       10 |     18 |    66 | -4769.523 | -2204460.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      140 |       0 |       0 |       12 |     19 |    66 | -4763.045 | -2203728.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      150 |       0 |       4 |       20 |     20 |    67 | -4758.477 | -2203289.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      160 |       0 |       4 |       20 |     20 |    77 | -4760.054 | -2203525.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      170 |       0 |       4 |       22 |     22 |    84 | -4752.912 | -2191345.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      180 |       0 |       4 |       22 |     29 |    87 | -4740.355 | -2189931.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      190 |       0 |       4 |       22 |     33 |    93 | -4737.538 | -2189622.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      200 |       2 |       5 |       22 |     34 |    99 | -4694.928 | -2124038.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      209 |       3 |       7 |       28 |     35 |   102 | -4689.386 | -2123447.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      210 |       3 |       7 |       28 |     35 |   102 | -4689.386 | -2123447.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      214 |       3 |       7 |       30 |     35 |   105 | -4689.386 | -2123397.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      219 |       3 |       7 |       30 |     35 |   105 | -4689.386 | -2123397.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      220 |       3 |       7 |       30 |     35 |   105 | -4689.386 | -2123397.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      220 |       3 |       7 |       30 |     35 |   105 | -4689.386 | -2123397.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      225 |       3 |       7 |       30 |     35 |   109 | -4689.325 | -2123414.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      226 |       3 |       7 |       30 |     35 |   109 | -4689.325 | -2123414.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      230 |       3 |       7 |       30 |     35 |   112 | -4689.325 | -2123426.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      230 |       3 |       7 |       30 |     35 |   109 | -4689.325 | -2123414.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      233 |       3 |       7 |       30 |     35 |   109 | -4689.402 | -2123413.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      234 |       3 |       7 |       30 |     35 |   109 | -4689.402 | -2123413.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      235 |       3 |       7 |       30 |     35 |   109 | -4689.402 | -2123413.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      236 |       3 |       7 |       30 |     35 |   109 | -4689.402 | -2123413.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      237 |       3 |       7 |       30 |     35 |   109 | -4689.402 | -2123413.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      238 |       3 |       7 |       30 |     35 |   109 | -4689.402 | -2123413.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      240 |       3 |       7 |       30 |     35 |   110 | -4689.402 | -2123414.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      241 |       3 |       7 |       30 |     35 |   111 | -4689.402 | -2123410.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      246 |       3 |       7 |       30 |     35 |   115 | -4689.307 | -2123397.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      247 |       3 |       7 |       30 |     35 |   115 | -4689.307 | -2123397.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      248 |       3 |       7 |       30 |     35 |   115 | -4689.307 | -2123397.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      249 |       3 |       7 |       30 |     35 |   115 | -4689.307 | -2123397.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      250 |       3 |       7 |       30 |     35 |   115 | -4689.307 | -2123397.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      250 |       3 |       7 |       30 |     35 |   115 | -4689.307 | -2123397.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      252 |       3 |       7 |       30 |     35 |   116 | -4689.307 | -2123396.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      253 |       3 |       7 |       30 |     35 |   116 | -4689.307 | -2123396.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      257 |       3 |       7 |       30 |     35 |   116 | -4689.307 | -2123396.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      259 |       3 |       7 |       30 |     35 |   117 | -4689.307 | -2123388.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      260 |       3 |       7 |       30 |     35 |   117 | -4689.307 | -2123388.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      260 |       3 |       7 |       30 |     35 |   117 | -4689.307 | -2123388.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      261 |       3 |       7 |       30 |     35 |   117 | -4689.307 | -2123388.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      262 |       3 |       7 |       30 |     35 |   117 | -4689.307 | -2123388.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      263 |       3 |       7 |       30 |     35 |   117 | -4689.307 | -2123388.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      267 |       3 |       7 |       30 |     35 |   117 | -4689.307 | -2123388.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      268 |       3 |       7 |       30 |     35 |   117 | -4689.307 | -2123388.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      270 |       3 |       7 |       30 |     35 |   118 | -4689.307 | -2123396.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      271 |       3 |       7 |       30 |     35 |   119 | -4689.307 | -2123389.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      273 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      274 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      276 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      277 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      278 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      279 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      280 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      280 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      281 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      282 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      286 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      288 |       3 |       7 |       30 |     35 |   120 | -4689.307 | -2123388.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      290 |       3 |       7 |       30 |     35 |   121 | -4689.307 | -2123387.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      292 |       3 |       7 |       30 |     35 |   121 | -4689.307 | -2123387.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      293 |       3 |       7 |       30 |     35 |   121 | -4689.307 | -2123387.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      299 |       3 |       7 |       30 |     35 |   126 | -4689.286 | -2123381.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      300 |       3 |       7 |       30 |     35 |   126 | -4689.286 | -2123381.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      300 |       3 |       7 |       30 |     35 |   126 | -4689.286 | -2123381.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      301 |       3 |       7 |       30 |     35 |   126 | -4689.286 | -2123381.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      303 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      304 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      309 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      310 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      312 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      313 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      316 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      317 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      318 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      319 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      320 |       3 |       7 |       30 |     35 |   127 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      329 |       3 |       9 |       31 |     35 |   128 | -4689.286 | -2123364.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      330 |       3 |       9 |       31 |     35 |   128 | -4689.286 | -2123364.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      330 |       3 |       9 |       31 |     35 |   128 | -4689.286 | -2123364.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      331 |       3 |       9 |       31 |     35 |   128 | -4689.286 | -2123364.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      332 |       3 |       9 |       31 |     35 |   128 | -4689.286 | -2123364.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      334 |       3 |       9 |       31 |     35 |   128 | -4689.286 | -2123364.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      336 |       3 |       9 |       31 |     35 |   128 | -4689.286 | -2123364.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      340 |       3 |       9 |       31 |     35 |   131 | -4689.286 | -2123365.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      342 |       3 |       9 |       31 |     35 |   131 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      343 |       3 |       9 |       31 |     35 |   131 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      344 |       3 |       9 |       31 |     35 |   131 | -4689.286 | -2123365.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      349 |       3 |       9 |       31 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      350 |       3 |       9 |       31 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      351 |       3 |       9 |       31 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      352 |       3 |       9 |       31 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      353 |       3 |       9 |       31 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      360 |       3 |      12 |       31 |     35 |   138 | -4691.213 | -2123504.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      361 |       3 |      10 |       31 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      365 |       3 |      10 |       31 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      366 |       3 |      10 |       31 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      370 |       3 |      12 |       33 |     35 |   135 | -4689.551 | -2123377.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      371 |       3 |      11 |       32 |     35 |   135 | -4689.232 | -2123343.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      374 |       3 |      11 |       32 |     35 |   137 | -4689.232 | -2123339.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      375 |       3 |      11 |       32 |     35 |   137 | -4689.232 | -2123339.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      377 |       3 |      11 |       32 |     35 |   137 | -4689.232 | -2123339.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      378 |       3 |      11 |       32 |     35 |   137 | -4689.232 | -2123339.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      380 |       3 |      12 |       32 |     35 |   137 | -4689.551 | -2123355.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      383 |       3 |      11 |       32 |     35 |   137 | -4689.232 | -2123339.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      385 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      386 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      388 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      389 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      390 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      392 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      393 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      396 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      398 |       3 |      11 |       32 |     35 |   138 | -4689.232 | -2123337.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      400 |       3 |      12 |       32 |     35 |   138 | -4690.917 | -2123474.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      407 |       3 |      11 |       33 |     35 |   138 | -4689.232 | -2123338.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      410 |       3 |      11 |       33 |     35 |   140 | -4689.232 | -2123332.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      416 |       3 |      11 |       33 |     35 |   141 | -4689.232 | -2123332.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      418 |       3 |      11 |       33 |     35 |   142 | -4689.232 | -2123330.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      420 |       3 |      11 |       33 |     35 |   143 | -4689.232 | -2123332.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      430 |       3 |      15 |       35 |     35 |   148 | -4689.497 | -2123263.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      432 |       3 |      13 |       35 |     35 |   147 | -4689.232 | -2123256.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      440 |       3 |      13 |       37 |     35 |   153 | -4689.281 | -2123263.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      441 |       3 |      13 |       37 |     35 |   151 | -4689.232 | -2123254.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      445 |       3 |      14 |       37 |     35 |   151 | -4689.232 | -2123254.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      450 |       3 |      15 |       37 |     35 |   154 | -4690.917 | -2123384.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      453 |       3 |      14 |       37 |     35 |   152 | -4689.232 | -2123249.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      454 |       3 |      14 |       37 |     35 |   152 | -4689.232 | -2123249.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      460 |       3 |      16 |       37 |     35 |   155 | -4689.506 | -2123263.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      461 |       3 |      15 |       37 |     35 |   154 | -4689.232 | -2123245.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      468 |       3 |      16 |       37 |     35 |   156 | -4689.232 | -2123243.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      470 |       3 |      17 |       37 |     35 |   156 | -4689.497 | -2123259.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      472 |       3 |      17 |       37 |     35 |   156 | -4689.232 | -2123243.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      477 |       3 |      17 |       37 |     35 |   159 | -4689.232 | -2123240.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      480 |       3 |      18 |       37 |     35 |   160 | -4689.506 | -2123257.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      480 |       3 |      17 |       37 |     35 |   159 | -4689.232 | -2123240.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      482 |       3 |      17 |       37 |     35 |   159 | -4689.232 | -2123240.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      488 |       3 |      17 |       37 |     35 |   161 | -4689.232 | -2123240.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      490 |       3 |      17 |       37 |     35 |   162 | -4689.232 | -2123241.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      495 |       3 |      17 |       37 |     35 |   164 | -4689.232 | -2123238.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      500 |       3 |      18 |       37 |     35 |   167 | -4690.917 | -2123372.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      501 |       3 |      17 |       37 |     35 |   167 | -4689.232 | -2123238.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      506 |       3 |      18 |       37 |     35 |   167 | -4689.232 | -2123238.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      510 |       3 |      21 |       37 |     35 |   167 | -4689.497 | -2123238.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      510 |       3 |      19 |       37 |     35 |   167 | -4689.232 | -2123238.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      515 |       3 |      19 |       37 |     35 |   167 | -4689.232 | -2123238.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      520 |       3 |      21 |       37 |     35 |   169 | -4689.497 | -2123242.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      521 |       3 |      20 |       37 |     35 |   169 | -4689.232 | -2123236.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      527 |       3 |      20 |       37 |     35 |   171 | -4689.232 | -2123237.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      530 |       3 |      20 |       37 |     35 |   173 | -4689.232 | -2123242.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      532 |       3 |      20 |       37 |     35 |   171 | -4689.232 | -2123237.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      540 |       3 |      20 |       37 |     37 |   176 | -4689.232 | -2123285.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      550 |       3 |      21 |       37 |     38 |   184 | -4688.762 | -2123040.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      560 |       3 |      22 |       37 |     39 |   192 | -4689.026 | -2122988.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      567 |       3 |      22 |       38 |     38 |   185 | -4688.762 | -2122978.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      570 |       3 |      22 |       38 |     39 |   186 | -4688.762 | -2123080.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      580 |       3 |      22 |       40 |     39 |   195 | -4688.762 | -2123181.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      590 |       3 |      24 |       40 |     40 |   202 | -4688.762 | -2123285.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      600 |       3 |      24 |       40 |     42 |   210 | -4688.762 | -2123339.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      610 |       3 |      24 |       40 |     44 |   218 | -4688.762 | -2123073.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      620 |       3 |      24 |       40 |     45 |   227 | -4688.762 | -2123051.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      624 |       3 |      22 |       40 |     39 |   189 | -4688.762 | -2123001.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      630 |       3 |      24 |       40 |     41 |   190 | -4688.762 | -2122959.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      640 |       3 |      26 |       40 |     45 |   194 | -4688.762 | -2122848.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      650 |       3 |      27 |       40 |     47 |   201 | -4688.762 | -2122775.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      660 |       3 |      30 |       44 |     50 |   203 | -4690.066 | -2122905.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      670 |       3 |      31 |       46 |     50 |   211 | -4690.066 | -2122857.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      680 |       3 |      32 |       46 |     50 |   220 | -4690.066 | -2122861.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      690 |       3 |      34 |       46 |     50 |   228 | -4690.066 | -2122823.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      699 |       3 |      28 |       44 |     50 |   201 | -4688.762 | -2122759.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      700 |       3 |      28 |       44 |     50 |   201 | -4688.762 | -2122759.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      710 |       3 |      31 |       48 |     50 |   206 | -4688.762 | -2122676.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      720 |       3 |      31 |       48 |     50 |   216 | -4688.762 | -2122740.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      730 |       3 |      32 |       50 |     50 |   224 | -4688.762 | -2122745.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      740 |       3 |      34 |       52 |     50 |   231 | -4688.762 | -2122803.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      750 |       3 |      35 |       60 |     50 |   236 | -4688.762 | -2122797.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      750 |       3 |      30 |       52 |     50 |   201 | -4688.762 | -2122769.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      756 |       3 |      31 |       52 |     50 |   202 | -4688.762 | -2122768.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      760 |       3 |      32 |       56 |     50 |   202 | -4688.762 | -2122705.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      770 |       3 |      37 |       60 |     51 |   204 | -4688.762 | -2122656.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      773 |       3 |      36 |       60 |     51 |   202 | -4688.762 | -2122634.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      780 |       3 |      40 |       60 |     52 |   203 | -4688.762 | -2122581.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      783 |       3 |      40 |       60 |     52 |   203 | -4688.762 | -2122581.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      788 |       3 |      41 |       60 |     52 |   206 | -4688.762 | -2122577.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      790 |       3 |      41 |       60 |     52 |   207 | -4688.762 | -2122574.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      800 |       3 |      49 |       62 |     52 |   208 | -4688.762 | -2122578.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      803 |       3 |      47 |       61 |     52 |   207 | -4688.762 | -2122572.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      810 |       3 |      48 |       63 |     54 |   209 | -4688.762 | -2122583.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      811 |       3 |      48 |       63 |     54 |   208 | -4688.762 | -2122592.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      819 |       3 |      50 |       63 |     54 |   209 | -4688.762 | -2122585.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      820 |       3 |      50 |       63 |     54 |   209 | -4688.762 | -2122585.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      827 |       3 |      52 |       64 |     54 |   209 | -4688.762 | -2122565.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      830 |       3 |      52 |       66 |     54 |   210 | -4688.762 | -2122637.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      837 |       3 |      53 |       66 |     54 |   209 | -4688.762 | -2122608.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      840 |       3 |      53 |       70 |     54 |   209 | -4688.762 | -2122612.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      845 |       3 |      55 |       70 |     54 |   211 | -4688.762 | -2122585.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      848 |       3 |      57 |       70 |     54 |   211 | -4688.762 | -2122570.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      850 |       3 |      57 |       70 |     54 |   212 | -4688.762 | -2122565.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      860 |       3 |      61 |       72 |     55 |   216 | -4688.762 | -2122578.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      860 |       3 |      61 |       72 |     55 |   215 | -4688.762 | -2122577.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      864 |       3 |      61 |       72 |     55 |   218 | -4688.762 | -2122572.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      868 |       3 |      61 |       73 |     55 |   218 | -4688.762 | -2122574.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      870 |       3 |      61 |       73 |     55 |   219 | -4688.762 | -2122574.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      871 |       3 |      61 |       73 |     55 |   218 | -4688.762 | -2122574.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      880 |       3 |      66 |       73 |     58 |   218 | -4688.762 | -2122472.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      890 |       3 |      69 |       73 |     65 |   218 | -4688.762 | -2119450.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      900 |       3 |      75 |       73 |     69 |   218 | -4688.762 | -2119357.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      910 |       3 |      77 |       77 |     76 |   218 | -4688.762 | -2118149.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      920 |       3 |      80 |       77 |     83 |   218 | -4688.762 | -2113410.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      930 |       3 |      82 |       87 |     87 |   218 | -4688.762 | -2111938.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      940 |       3 |      83 |       95 |     91 |   221 | -4688.762 | -2111453.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      950 |       3 |      88 |       95 |     95 |   222 | -4688.762 | -2108928.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      960 |       3 |      92 |       95 |    101 |   222 | -4688.762 | -2107982.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      970 |       3 |      95 |       98 |    107 |   222 | -4688.762 | -2107285.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      980 |       3 |      95 |      105 |    115 |   222 | -4688.762 | -2105890.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
      990 |       3 |     100 |      110 |    119 |   222 | -4688.762 | -2101419.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1000 |       3 |     101 |      117 |    125 |   223 | -4688.762 | -2100201.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1010 |       3 |     106 |      119 |    128 |   224 | -4688.762 | -2099389.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1015 |       3 |     104 |      117 |    125 |   223 | -4688.762 | -2100390.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1020 |       3 |     106 |      117 |    125 |   225 | -4688.762 | -2100429.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1030 |       3 |     111 |      117 |    129 |   226 | -4688.762 | -2100288.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1040 |       3 |     119 |      117 |    131 |   226 | -4688.762 | -2100245.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1050 |       3 |     125 |      117 |    135 |   226 | -4688.762 | -2100195.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1060 |       3 |     130 |      117 |    140 |   226 | -4688.762 | -2099935.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1070 |       3 |     135 |      117 |    143 |   228 | -4688.762 | -2099973.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1080 |       3 |     141 |      120 |    145 |   229 | -4688.762 | -2099746.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1090 |       3 |     141 |      131 |    151 |   231 | -4688.762 | -2098967.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1093 |       3 |     141 |      135 |    152 |   232 | -4688.762 | -2098613.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1099 |       3 |     142 |      135 |    152 |   232 | -4688.762 | -2098615.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1100 |       3 |     142 |      135 |    152 |   232 | -4688.762 | -2098615.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1110 |       3 |     145 |      135 |    153 |   238 | -4688.762 | -2098617.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1110 |       3 |     143 |      135 |    153 |   234 | -4688.762 | -2098616.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1120 |       3 |     150 |      135 |    155 |   234 | -4688.762 | -2098610.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1130 |       3 |     154 |      137 |    156 |   238 | -4688.762 | -2098705.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1136 |       3 |     154 |      137 |    156 |   235 | -4688.762 | -2098722.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1140 |       3 |     157 |      137 |    156 |   235 | -4688.762 | -2098689.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1150 |       3 |     163 |      139 |    158 |   236 | -4688.762 | -2098726.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1160 |       3 |     168 |      139 |    159 |   240 | -4688.762 | -2098729.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1167 |       3 |     164 |      139 |    157 |   235 | -4688.762 | -2098700.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1170 |       3 |     165 |      139 |    157 |   236 | -4688.762 | -2098699.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1180 |       3 |     168 |      145 |    159 |   238 | -4688.762 | -2098738.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1184 |       3 |     165 |      142 |    157 |   237 | -4688.762 | -2098730.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1190 |       3 |     167 |      145 |    158 |   238 | -4688.762 | -2098763.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1195 |       3 |     169 |      145 |    158 |   239 | -4688.762 | -2098765.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1200 |       3 |     171 |      145 |    160 |   239 | -4688.762 | -2098751.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1200 |       3 |     171 |      145 |    160 |   239 | -4688.762 | -2098751.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1210 |       3 |     175 |      145 |    161 |   243 | -4688.762 | -2098755.2 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1218 |       3 |     174 |      145 |    161 |   241 | -4688.762 | -2098754.5 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1220 |       3 |     174 |      145 |    162 |   241 | -4688.762 | -2097837.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1230 |       3 |     176 |      145 |    170 |   241 | -4688.762 | -2095080.1 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1240 |       3 |     177 |      153 |    177 |   241 | -4688.762 | -2093564.8 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1250 |       3 |     181 |      153 |    183 |   241 | -4688.762 | -2091426.0 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1260 |       3 |     184 |      153 |    187 |   244 | -4688.762 | -2091345.1 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1270 |       3 |     188 |      153 |    193 |   244 | -4688.762 | -2091382.6 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1280 |       3 |     190 |      156 |    198 |   246 | -4688.762 | -2088400.6 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1290 |       3 |     191 |      171 |    201 |   249 | -4688.762 | -2086843.4 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1300 |       3 |     195 |      177 |    205 |   250 | -4688.762 | -2080972.4 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1310 |       3 |     199 |      180 |    210 |   250 | -4688.762 | -2078923.6 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1320 |       3 |     204 |      180 |    215 |   250 | -4680.839 | -2063239.6 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1330 |       3 |     206 |      183 |    221 |   251 | -4680.839 | -2051582.6 |   4803 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1335 |       3 |     206 |      189 |    222 |   254 | -4680.839 | -2051504.0 |   4801 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1340 |       3 |     210 |      189 |    222 |   254 | -4680.839 | -2051517.6 |   4801 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1344 |       3 |     210 |      189 |    223 |   257 | -4680.839 | -2051322.4 |   4799 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1345 |       3 |     210 |      189 |    223 |   257 | -4680.839 | -2051322.4 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1350 |       3 |     212 |      189 |    225 |   257 | -4680.839 | -2051275.0 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1360 |       3 |     220 |      189 |    227 |   257 | -4680.839 | -2051272.2 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1370 |       3 |     226 |      189 |    231 |   257 | -4680.839 | -2050890.4 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1380 |       3 |     227 |      193 |    239 |   257 | -4680.839 | -2049732.2 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1390 |       3 |     233 |      195 |    242 |   257 | -4680.839 | -2048899.0 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1400 |       3 |     234 |      207 |    245 |   260 | -4680.839 | -2048331.2 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1410 |       3 |     239 |      213 |    245 |   262 | -4680.839 | -2048477.6 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1410 |       3 |     236 |      211 |    245 |   260 | -4680.839 | -2048753.8 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1420 |       3 |     242 |      211 |    248 |   260 | -4680.839 | -2048753.0 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1430 |       3 |     249 |      211 |    251 |   260 | -4680.839 | -2048786.4 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1440 |       3 |     257 |      213 |    252 |   260 | -4680.839 | -2048783.2 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1450 |       3 |     263 |      215 |    253 |   262 | -4680.839 | -2048744.1 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1460 |       3 |     270 |      220 |    253 |   263 | -4680.839 | -2048576.6 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1470 |       3 |     273 |      220 |    253 |   270 | -4680.839 | -2048578.6 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1471 |       3 |     265 |      215 |    252 |   260 | -4680.839 | -2048818.0 |   4798 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1472 |       3 |     265 |      215 |    252 |   260 | -4680.839 | -2048818.0 |   4797 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1480 |       3 |     270 |      217 |    253 |   260 | -4680.839 | -2048803.0 |   4797 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1488 |       3 |     273 |      221 |    253 |   262 | -4680.839 | -2048573.6 |   4797 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1489 |       3 |     273 |      221 |    253 |   262 | -4680.839 | -2048573.6 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1490 |       3 |     273 |      221 |    253 |   262 | -4680.839 | -2048573.6 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1496 |       3 |     274 |      221 |    255 |   262 | -4680.839 | -2048576.8 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1500 |       3 |     277 |      221 |    255 |   262 | -4680.839 | -2048566.4 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1500 |       3 |     277 |      221 |    255 |   262 | -4680.839 | -2048566.4 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1504 |       3 |     278 |      221 |    255 |   262 | -4680.839 | -2048565.6 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1510 |       3 |     282 |      221 |    256 |   262 | -4680.839 | -2048565.9 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1520 |       3 |     289 |      221 |    259 |   262 | -4680.839 | -2048650.2 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1530 |       3 |     293 |      223 |    261 |   265 | -4680.839 | -2048617.8 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1535 |       3 |     294 |      222 |    257 |   262 | -4680.839 | -2048646.6 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1540 |       3 |     296 |      222 |    259 |   262 | -4680.839 | -2048672.2 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1550 |       3 |     302 |      224 |    262 |   262 | -4680.839 | -2048638.9 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1560 |       3 |     306 |      226 |    263 |   266 | -4680.839 | -2048648.6 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1570 |       3 |     309 |      228 |    263 |   272 | -4680.839 | -2048603.6 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1573 |       3 |     304 |      226 |    262 |   262 | -4680.839 | -2048641.9 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1580 |       3 |     307 |      226 |    262 |   265 | -4680.839 | -2048637.5 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1583 |       3 |     307 |      228 |    262 |   265 | -4680.839 | -2048598.0 |   4796 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1584 |       3 |     307 |      228 |    262 |   265 | -4680.839 | -2048598.0 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1590 |       3 |     308 |      228 |    266 |   265 | -4680.839 | -2045692.5 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1600 |       3 |     310 |      230 |    273 |   265 | -4680.839 | -2045784.6 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1610 |       3 |     311 |      234 |    280 |   265 | -4680.839 | -2042456.6 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1620 |       3 |     314 |      234 |    283 |   269 | -4680.839 | -2040234.6 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1630 |       3 |     315 |      241 |    289 |   270 | -4680.839 | -2038434.6 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1640 |       3 |     316 |      243 |    294 |   273 | -4680.839 | -2037599.2 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1650 |       3 |     319 |      253 |    296 |   275 | -4680.839 | -2018248.5 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1660 |       3 |     321 |      253 |    304 |   275 | -4680.839 | -2018470.0 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1670 |       3 |     324 |      254 |    308 |   277 | -4680.839 | -2008144.1 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1680 |       3 |     325 |      255 |    316 |   277 | -4680.839 | -2007848.0 |   4795 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1690 |       3 |     328 |      259 |    320 |   278 | -4680.839 | -2007749.1 |   4794 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1690 |       3 |     328 |      259 |    320 |   278 | -4680.839 | -2007749.1 |   4793 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1700 |       3 |     335 |      259 |    322 |   278 | -4680.839 | -2007738.6 |   4793 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1710 |       3 |     340 |      259 |    322 |   283 | -4680.839 | -2007748.9 |   4793 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1710 |       3 |     338 |      259 |    322 |   281 | -4680.839 | -2007748.2 |   4793 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1715 |       3 |     342 |      259 |    322 |   281 | -4680.839 | -2007752.2 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1720 |       3 |     342 |      262 |    323 |   283 | -4680.839 | -2002381.8 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1730 |       3 |     344 |      269 |    329 |   283 | -4680.839 | -1977177.9 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1740 |       3 |     345 |      271 |    336 |   284 | -4682.048 | -1910842.0 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1750 |       3 |     345 |      274 |    344 |   285 | -4671.513 | -1822696.0 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1760 |       3 |     347 |      278 |    350 |   285 | -4671.513 | -1819457.5 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1760 |       3 |     347 |      278 |    350 |   285 | -4671.513 | -1819457.5 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1770 |       3 |     350 |      278 |    354 |   287 | -4671.513 | -1817664.2 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1780 |       3 |     356 |      278 |    358 |   287 | -4671.513 | -1801100.9 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1785 |       3 |     356 |      279 |    360 |   287 | -4671.513 | -1797371.4 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1789 |       3 |     357 |      279 |    361 |   287 | -4671.513 | -1797313.0 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1790 |       3 |     357 |      279 |    361 |   287 | -4671.513 | -1797313.0 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1796 |       3 |     359 |      279 |    362 |   287 | -4671.513 | -1797270.1 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1800 |       3 |     361 |      279 |    363 |   287 | -4671.513 | -1797123.2 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1802 |       3 |     362 |      279 |    363 |   287 | -4671.513 | -1797124.8 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1805 |       3 |     363 |      279 |    363 |   287 | -4671.513 | -1797125.9 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1809 |       3 |     364 |      279 |    364 |   287 | -4671.513 | -1797026.8 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1810 |       3 |     364 |      279 |    364 |   287 | -4671.513 | -1797026.8 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1812 |       3 |     365 |      279 |    364 |   287 | -4671.513 | -1797029.4 |   4791 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1815 |       3 |     367 |      279 |    364 |   287 | -4671.513 | -1797014.2 |   4789 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1816 |       3 |     367 |      279 |    364 |   287 | -4671.513 | -1797014.2 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1820 |       3 |     368 |      279 |    366 |   287 | -4671.513 | -1796076.6 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1830 |       3 |     372 |      282 |    370 |   288 | -4671.513 | -1795145.2 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1834 |       3 |     373 |      282 |    373 |   288 | -4671.513 | -1794940.5 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1840 |       3 |     375 |      282 |    375 |   289 | -4671.513 | -1795077.1 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1840 |       3 |     375 |      282 |    375 |   288 | -4671.513 | -1795075.6 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1844 |       3 |     376 |      282 |    376 |   288 | -4671.513 | -1794974.5 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1849 |       3 |     377 |      282 |    377 |   289 | -4671.513 | -1794865.8 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1850 |       3 |     377 |      282 |    377 |   289 | -4671.513 | -1794865.8 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1853 |       3 |     377 |      282 |    377 |   289 | -4671.513 | -1795051.9 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1857 |       3 |     378 |      282 |    377 |   289 | -4671.513 | -1795057.2 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1860 |       3 |     379 |      282 |    377 |   290 | -4671.513 | -1795067.5 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1860 |       3 |     378 |      282 |    377 |   289 | -4671.513 | -1795061.1 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1863 |       3 |     379 |      282 |    377 |   289 | -4671.513 | -1795063.5 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1866 |       3 |     380 |      282 |    377 |   289 | -4671.513 | -1795065.5 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1870 |       3 |     383 |      282 |    377 |   289 | -4671.513 | -1795063.4 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1880 |       3 |     388 |      282 |    377 |   294 | -4671.513 | -1795066.1 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1890 |       3 |     391 |      284 |    377 |   300 | -4671.513 | -1795114.9 |   4788 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1896 |       3 |     396 |      284 |    378 |   300 | -4671.513 | -1795020.2 |   4786 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1900 |       3 |     396 |      284 |    381 |   300 | -4671.513 | -1792037.8 |   4786 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1910 |       3 |     397 |      286 |    388 |   301 | -4671.513 | -1791131.2 |   4786 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1910 |       3 |     397 |      286 |    388 |   301 | -4671.513 | -1791131.2 |   4786 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1913 |       3 |     397 |      286 |    390 |   301 | -4671.513 | -1775172.6 |   4784 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1916 |       3 |     398 |      286 |    390 |   301 | -4671.513 | -1775176.5 |   4784 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1919 |       3 |     399 |      286 |    390 |   301 | -4671.513 | -1775179.8 |   4784 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1920 |       3 |     399 |      286 |    390 |   301 | -4671.513 | -1775179.8 |   4784 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1922 |       3 |     400 |      286 |    390 |   301 | -4671.513 | -1775181.8 |   4784 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1925 |       3 |     401 |      286 |    390 |   301 | -4671.513 | -1775185.6 |   4784 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1926 |       3 |     401 |      286 |    390 |   301 | -4671.513 | -1775185.6 |   4783 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1927 |       3 |     401 |      286 |    390 |   301 | -4671.513 | -1775185.6 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1930 |       3 |     402 |      286 |    390 |   302 | -4671.513 | -1775191.0 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1930 |       3 |     402 |      286 |    390 |   301 | -4671.513 | -1775189.8 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1933 |       3 |     403 |      286 |    390 |   301 | -4671.513 | -1775192.6 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1936 |       3 |     404 |      286 |    390 |   301 | -4671.513 | -1775195.1 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1939 |       3 |     405 |      286 |    390 |   301 | -4671.513 | -1775198.0 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1940 |       3 |     405 |      286 |    390 |   301 | -4671.513 | -1775198.0 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1946 |       3 |     408 |      286 |    390 |   301 | -4671.513 | -1775194.2 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1949 |       3 |     409 |      286 |    390 |   301 | -4671.513 | -1775196.0 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1950 |       3 |     409 |      286 |    390 |   301 | -4671.513 | -1775196.0 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1952 |       3 |     410 |      286 |    390 |   301 | -4671.513 | -1775199.0 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1958 |       3 |     412 |      286 |    390 |   301 | -4671.513 | -1775199.0 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1960 |       3 |     412 |      286 |    391 |   301 | -4671.513 | -1775262.9 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1964 |       3 |     416 |      286 |    391 |   301 | -4671.513 | -1775250.4 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1968 |       3 |     416 |      286 |    391 |   301 | -4671.513 | -1775366.5 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1970 |       3 |     417 |      286 |    391 |   301 | -4671.513 | -1775369.4 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1980 |       3 |     422 |      286 |    393 |   304 | -4671.513 | -1775268.5 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1986 |       3 |     422 |      286 |    393 |   302 | -4671.513 | -1775270.8 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     1990 |       3 |     423 |      286 |    393 |   304 | -4671.513 | -1775269.4 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2000 |       3 |     425 |      286 |    393 |   312 | -4671.513 | -1775273.5 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2002 |       3 |     423 |      286 |    393 |   305 | -4671.513 | -1775269.4 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2010 |       4 |     427 |      286 |    395 |   305 | -4671.513 | -1775278.5 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2020 |       4 |     430 |      288 |    398 |   308 | -4671.513 | -1775283.2 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2023 |       4 |     429 |      287 |    397 |   305 | -4671.513 | -1775288.4 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2030 |       4 |     432 |      287 |    400 |   305 | -4671.513 | -1774559.5 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2039 |       4 |     439 |      287 |    402 |   305 | -4671.513 | -1773284.1 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2040 |       4 |     439 |      287 |    402 |   305 | -4671.513 | -1773284.1 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2050 |       4 |     445 |      287 |    405 |   306 | -4671.513 | -1773023.4 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2057 |       4 |     445 |      287 |    405 |   306 | -4672.932 | -1778227.6 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2060 |       4 |     446 |      287 |    405 |   307 | -4672.932 | -1778231.8 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2060 |       4 |     446 |      287 |    405 |   306 | -4672.932 | -1778230.1 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2063 |       4 |     447 |      287 |    405 |   306 | -4672.932 | -1778232.0 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2070 |       4 |     450 |      287 |    405 |   309 | -4672.932 | -1778234.2 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2080 |       4 |     457 |      287 |    407 |   310 | -4672.932 | -1778079.2 |   4782 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2081 |       4 |     457 |      287 |    408 |   310 | -4672.932 | -1778076.6 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2090 |       4 |     460 |      289 |    412 |   310 | -4672.932 | -1778162.1 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2100 |       4 |     464 |      292 |    413 |   314 | -4672.932 | -1778116.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2100 |       4 |     464 |      292 |    413 |   314 | -4672.932 | -1778116.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2110 |       4 |     469 |      292 |    417 |   314 | -4672.932 | -1777369.4 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2119 |       4 |     470 |      292 |    418 |   314 | -4673.326 | -1777241.8 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2120 |       4 |     470 |      292 |    418 |   314 | -4673.326 | -1777241.8 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2123 |       4 |     471 |      292 |    419 |   314 | -4673.326 | -1777156.1 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2130 |       4 |     474 |      292 |    421 |   315 | -4673.326 | -1777115.5 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2140 |       4 |     480 |      292 |    421 |   319 | -4673.326 | -1777126.0 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2150 |       4 |     487 |      292 |    424 |   319 | -4673.326 | -1777047.5 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2160 |       4 |     490 |      296 |    429 |   320 | -4673.326 | -1777320.6 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2170 |       4 |     495 |      298 |    433 |   320 | -4673.326 | -1776699.8 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2179 |       4 |     496 |      298 |    433 |   320 | -4673.326 | -1776700.2 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2180 |       4 |     496 |      298 |    433 |   320 | -4673.326 | -1776700.2 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2189 |       4 |     501 |      298 |    436 |   320 | -4673.326 | -1763151.4 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2190 |       4 |     501 |      298 |    436 |   320 | -4673.326 | -1763151.4 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2194 |       4 |     502 |      299 |    437 |   320 | -4673.326 | -1754163.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2200 |       4 |     505 |      299 |    438 |   321 | -4673.326 | -1754164.4 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2204 |       4 |     505 |      299 |    438 |   322 | -4673.326 | -1754167.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2210 |       4 |     507 |      299 |    441 |   322 | -4676.135 | -1758163.8 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2212 |       4 |     507 |      299 |    440 |   322 | -4676.135 | -1759828.6 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2215 |       4 |     508 |      299 |    440 |   322 | -4676.135 | -1759831.2 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2220 |       4 |     509 |      299 |    443 |   322 | -4676.135 | -1760226.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2230 |       4 |     515 |      299 |    447 |   322 | -4676.135 | -1748510.5 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2233 |       4 |     516 |      299 |    447 |   322 | -4676.135 | -1748943.0 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2240 |       4 |     519 |      299 |    450 |   322 | -4676.135 | -1749934.4 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2250 |       4 |     525 |      299 |    454 |   322 | -4674.790 | -1737445.0 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2252 |       4 |     526 |      299 |    454 |   322 | -4674.790 | -1737450.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2255 |       4 |     527 |      299 |    454 |   322 | -4674.790 | -1737471.4 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2259 |       4 |     528 |      299 |    454 |   322 | -4674.790 | -1737895.1 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2260 |       4 |     528 |      299 |    454 |   322 | -4674.790 | -1737895.1 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2263 |       4 |     529 |      299 |    454 |   322 | -4674.790 | -1737885.2 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2266 |       4 |     530 |      299 |    454 |   322 | -4674.790 | -1737893.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2270 |       4 |     531 |      299 |    456 |   322 | -4674.790 | -1737897.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2280 |       4 |     536 |      304 |    458 |   324 | -4674.790 | -1737460.1 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2290 |       4 |     539 |      304 |    462 |   327 | -4674.790 | -1737245.8 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2297 |       4 |     543 |      306 |    462 |   327 | -4674.790 | -1737223.8 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2300 |       4 |     544 |      306 |    462 |   328 | -4674.790 | -1737223.4 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2308 |       4 |     545 |      306 |    462 |   331 | -4674.790 | -1737224.0 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2310 |       4 |     546 |      306 |    462 |   331 | -4674.790 | -1737212.2 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2313 |       4 |     549 |      306 |    462 |   331 | -4674.790 | -1737213.6 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2316 |       4 |     550 |      306 |    462 |   331 | -4674.790 | -1737223.6 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2320 |       4 |     553 |      306 |    462 |   331 | -4674.790 | -1737234.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2320 |       4 |     553 |      306 |    462 |   331 | -4674.790 | -1737234.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2322 |       4 |     554 |      306 |    462 |   331 | -4674.790 | -1737234.9 |   4780 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2323 |       4 |     554 |      306 |    462 |   331 | -4674.790 | -1737234.9 |   4779 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2328 |       4 |     556 |      306 |    462 |   331 | -4674.790 | -1737241.1 |   4779 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2330 |       4 |     557 |      306 |    462 |   331 | -4674.790 | -1737240.2 |   4779 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2340 |       4 |     560 |      306 |    463 |   337 | -4674.790 | -1737244.4 |   4779 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2340 |       4 |     557 |      306 |    462 |   332 | -4674.790 | -1737238.5 |   4779 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2343 |       4 |     558 |      306 |    462 |   332 | -4674.790 | -1737255.1 |   4779 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2350 |       4 |     560 |      306 |    466 |   332 | -4674.790 | -1737154.5 |   4779 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2360 |       4 |     564 |      306 |    472 |   332 | -4674.790 | -1736865.6 |   4779 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2362 |       4 |     565 |      306 |    473 |   332 | -4674.790 | -1736761.8 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2370 |       4 |     565 |      317 |    476 |   334 | -4674.790 | -1729866.1 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2380 |       4 |     568 |      321 |    481 |   334 | -4674.790 | -1722511.8 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2390 |       4 |     569 |      327 |    488 |   334 | -4674.790 | -1713223.6 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2400 |       4 |     571 |      332 |    493 |   334 | -4674.790 | -1702335.0 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2410 |       4 |     575 |      334 |    498 |   334 | -4674.790 | -1701485.0 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2420 |       4 |     580 |      334 |    503 |   334 | -4679.448 | -1710548.4 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2430 |       4 |     584 |      336 |    506 |   336 | -4680.272 | -1711921.9 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2440 |       4 |     587 |      340 |    510 |   337 | -4678.617 | -1707390.4 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2450 |       4 |     589 |      340 |    512 |   343 | -4678.617 | -1707448.1 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2450 |       4 |     578 |      337 |    496 |   334 | -4680.218 | -1717136.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2453 |       4 |     579 |      337 |    496 |   334 | -4680.218 | -1717152.8 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2460 |       4 |     582 |      337 |    499 |   334 | -4680.218 | -1717183.9 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2470 |       4 |     590 |      337 |    501 |   334 | -4680.218 | -1717026.1 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2480 |       4 |     597 |      337 |    504 |   334 | -4680.958 | -1715579.8 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2490 |       4 |     602 |      337 |    508 |   335 | -4679.536 | -1711117.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2500 |       4 |     602 |      341 |    513 |   338 | -4677.906 | -1705375.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2500 |       4 |     602 |      341 |    513 |   338 | -4677.906 | -1705375.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2509 |       4 |     604 |      341 |    515 |   338 | -4680.619 | -1711162.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2510 |       4 |     604 |      341 |    515 |   338 | -4680.619 | -1711162.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2520 |       4 |     609 |      341 |    520 |   338 | -4680.619 | -1712006.6 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2530 |       4 |     609 |      341 |    525 |   343 | -4681.982 | -1716189.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2535 |       4 |     608 |      341 |    520 |   338 | -4681.982 | -1718914.2 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2540 |       4 |     608 |      341 |    523 |   339 | -4681.982 | -1718184.0 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2550 |       4 |     614 |      341 |    527 |   339 | -4681.572 | -1715544.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2560 |       4 |     618 |      341 |    528 |   344 | -4682.065 | -1717026.6 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2561 |       4 |     614 |      341 |    527 |   339 | -4681.443 | -1715358.4 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2570 |       4 |     619 |      341 |    529 |   340 | -4681.443 | -1715235.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2580 |       4 |     626 |      341 |    532 |   340 | -4681.443 | -1715374.5 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2590 |       4 |     633 |      341 |    535 |   340 | -4681.443 | -1715380.0 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2600 |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
     2600 |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4777 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2600* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2601* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2602* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2603* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2604* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2605* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2606* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2607* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2608* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2609* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2610* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2610* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2611* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2612* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2613* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2614* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2615* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2616* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2617* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2618* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2619* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2620* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2620* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2621* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2622* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2623* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2624* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2625* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2626* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2627* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2628* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2629* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2630* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2630* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2631* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2632* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2633* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2634* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2635* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2636* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2637* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2638* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2639* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2640* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2640* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2641* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2642* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715385.0 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2643* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2644* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2645* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2646* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2647* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2648* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2649* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2650* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2650* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2651* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2652* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2653* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2654* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2655* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2656* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2657* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2658* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2659* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2660* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2660* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2661* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2662* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2663* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2664* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2665* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2666* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2667* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2668* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2669* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2670* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2670* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2671* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2672* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2673* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2674* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2675* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2676* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2677* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2678* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2679* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2680* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2680* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2681* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2682* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2683* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2684* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2685* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.6 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2686* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2687* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2688* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2689* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2690* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2690* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2691* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2692* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2693* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2694* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2695* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2696* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2697* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2698* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2699* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2700* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2701* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2702* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2703* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2704* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2705* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2706* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2707* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2708* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2709* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2710* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2710* |       4 |     640 |      341 |    537 |   341 | -4681.443 | -1715384.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2713* |       4 |     642 |      341 |    537 |   341 | -4681.443 | -1715383.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2717* |       4 |     645 |      341 |    537 |   341 | -4681.443 | -1715376.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2720* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2720* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2721* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2722* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2723* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2724* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2725* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2726* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2727* |       4 |     647 |      341 |    537 |   341 | -4681.443 | -1715375.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2729* |       4 |     648 |      341 |    537 |   341 | -4681.443 | -1715373.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2730* |       4 |     648 |      341 |    537 |   341 | -4681.443 | -1715373.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2730* |       4 |     648 |      341 |    537 |   341 | -4681.443 | -1715373.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2731* |       4 |     648 |      341 |    537 |   341 | -4681.443 | -1715373.4 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2735* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2736* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2737* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2738* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2739* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2740* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2740* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2741* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2742* |       4 |     651 |      341 |    537 |   341 | -4681.443 | -1715370.1 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2744* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2745* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2746* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2747* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2748* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2749* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2750* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2750* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2751* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2752* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2753* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2754* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2755* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2756* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2757* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2758* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2759* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2760* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2760* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2761* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2762* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2763* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2764* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2765* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2766* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2767* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2768* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2769* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2770* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2770* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2771* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2772* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2773* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2774* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2775* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2776* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2777* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2778* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2779* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2780* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2780* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2781* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2782* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2783* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2784* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2785* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2786* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2787* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2788* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2789* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2790* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2790* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2791* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2792* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2793* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2794* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2795* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2796* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2797* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2798* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2799* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    2800* |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
    final |       4 |     652 |      341 |    537 |   341 | -4681.443 | -1714935.9 |   4699 | v_decode.v_rf_ctrl.stage_rf_wr_data.internal_data\[147\]$_DFFE_PN_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 4 buffers.
[INFO RSZ-0045] Inserted 196 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 652 instances.
[INFO RSZ-0043] Swapped pins on 341 instances.
[INFO RSZ-0049] Cloned 537 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement       3578.5 u
average displacement        0.0 u
max displacement            2.9 u
original HPWL          877838.8 u
legalized HPWL         881282.6 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 24120 u^2 60% utilization.
[INFO FLW-0007] clock clk period 416.000000
[INFO FLW-0008] Clock clk period 4886.607
[INFO FLW-0009] Clock clk slack -4727.797
[INFO FLW-0011] Path endpoint count 5387
Elapsed time: 1:25:25[h:]min:sec. CPU time: user 5466.91 sys 1.98 (106%). Peak memory: 3475472KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/asap7/riscv_v_2p4Ghz/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_2p4Ghz/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _009803_ has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _013164_ has 129 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _023740_ has 128 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _085273_ has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3566 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3565 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3564 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3562 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3560 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3559 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3558 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3543 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3530 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3529 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3525 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3480 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3479 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3478 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3477 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3466 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3465 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3463 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3461 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3460 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3458 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3457 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3456 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3455 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3454 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3453 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3451 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3450 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3449 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3448 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3447 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3446 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3445 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3413 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3412 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3411 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3402 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3381 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3378 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3377 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3376 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3375 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3374 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3373 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3372 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3370 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3369 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3367 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3366 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3365 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3363 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2946 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2932 has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2930 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2591 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _139924_ has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _142184_ has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _143722_ has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _143884_ has 151 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _144824_ has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _149895_ has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _152706_ has 136 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _204972_ has 137 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v
Die area:                 ( 0 0 ) ( 400000 400000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     199395
Number of terminals:      273
Number of snets:          2
Number of nets:           194840

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 375.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 3233330.
[INFO DRT-0033] V1 shape region query size = 4231071.
[INFO DRT-0033] M2 shape region query size = 79239.
[INFO DRT-0033] V2 shape region query size = 82251.
[INFO DRT-0033] M3 shape region query size = 82251.
[INFO DRT-0033] V3 shape region query size = 54834.
[INFO DRT-0033] M4 shape region query size = 54974.
[INFO DRT-0033] V4 shape region query size = 54834.
[INFO DRT-0033] M5 shape region query size = 30362.
[INFO DRT-0033] V5 shape region query size = 5476.
[INFO DRT-0033] M6 shape region query size = 2812.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1344 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 371 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0082]   Complete 40000 groups.
[INFO DRT-0082]   Complete 50000 groups.
[INFO DRT-0082]   Complete 60000 groups.
[INFO DRT-0082]   Complete 70000 groups.
[INFO DRT-0082]   Complete 80000 groups.
[INFO DRT-0082]   Complete 90000 groups.
[INFO DRT-0083]   Complete 100000 groups.
[INFO DRT-0084]   Complete 101756 groups.
#scanned instances     = 199395
#unique  instances     = 375
#stdCellGenAp          = 13132
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 10924
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 717750
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:57:34, elapsed time = 00:07:12, memory = 1212.80 (MB), peak = 1332.32 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.
[INFO DRT-0156] guideIn read 700000 guides.
[INFO DRT-0156] guideIn read 800000 guides.
[INFO DRT-0156] guideIn read 900000 guides.
[INFO DRT-0156] guideIn read 1000000 guides.
[INFO DRT-0156] guideIn read 2000000 guides.

[INFO DRT-0157] Number of guides:     2045793

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 740 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 740 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0026]   Complete 400000 origin guides.
[INFO DRT-0026]   Complete 500000 origin guides.
[INFO DRT-0026]   Complete 600000 origin guides.
[INFO DRT-0026]   Complete 700000 origin guides.
[INFO DRT-0026]   Complete 800000 origin guides.
[INFO DRT-0026]   Complete 900000 origin guides.
[INFO DRT-0027]   Complete 1000000 origin guides.
[INFO DRT-0027]   Complete 2000000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 100000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 100000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 607522.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 538230.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 344705.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 93089.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 40974.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 15848.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 5826.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 2171.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 305.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 999332 vertical wires in 15 frboxes and 649338 horizontal wires in 15 frboxes.
[INFO DRT-0186] Done with 154313 vertical wires in 15 frboxes and 165836 horizontal wires in 15 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:03:35, elapsed time = 00:00:51, memory = 5036.68 (MB), peak = 5081.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 5036.68 (MB), peak = 5081.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 5127.93 (MB).
    Completing 20% with 4088 violations.
    elapsed time = 00:02:50, memory = 8496.50 (MB).
    Completing 30% with 12338 violations.
    elapsed time = 00:05:17, memory = 11137.19 (MB).
    Completing 40% with 12338 violations.
    elapsed time = 00:06:02, memory = 11568.60 (MB).
    Completing 50% with 16704 violations.
    elapsed time = 00:11:42, memory = 12495.80 (MB).
    Completing 60% with 24961 violations.
    elapsed time = 00:11:47, memory = 12611.55 (MB).
    Completing 70% with 29113 violations.
    elapsed time = 00:16:09, memory = 13211.08 (MB).
    Completing 80% with 36610 violations.
    elapsed time = 00:19:46, memory = 13917.25 (MB).
    Completing 90% with 36610 violations.
    elapsed time = 00:20:55, memory = 14481.54 (MB).
    Completing 100% with 48175 violations.
    elapsed time = 00:28:59, memory = 15141.74 (MB).
[INFO DRT-0199]   Number of violations = 66585.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     V7     M8
Corner Spacing       0      0      1      0      0      0      0      0      0      0      0      0      0      0      0
Cut Spacing          0     23      0      8      0      0      0      0      0      0      0      0      0     16      0
CutSpcTbl            0      0      0      0      0    435      0    229      0    107      0     24      0      0      0
EOL                  0      0   3874      0    460      0    496      0     22      0      0      0      0      0      0
Metal Spacing     2547      0   1114      0   2637      0    468      0     12      0     19      0     20      0     76
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0      0    335
NS Metal           243      0      1      0      0      0      0      0      0      0      0      0      0      0      2
Recheck            799      0   8837      0   5743      0   1989      0    691      0    309      0     38      0      4
Rect Only            0      0     77      0      0      0      0      0      0      0      0      0    242      0      0
Short              855     34   3304    102    690     71    604     64     70    114    424    119      3     11     64
eolKeepOut           0      0  24318      0   1568      0   2161      0     92      0     11      0      8      0      0
[INFO DRT-0267] cpu time = 03:45:14, elapsed time = 00:29:07, memory = 15149.24 (MB), peak = 15557.62 (MB)
Total wire length = 1164973 um.
Total wire length on LAYER M1 = 2507 um.
Total wire length on LAYER M2 = 180161 um.
Total wire length on LAYER M3 = 354549 um.
Total wire length on LAYER M4 = 279043 um.
Total wire length on LAYER M5 = 172030 um.
Total wire length on LAYER M6 = 100845 um.
Total wire length on LAYER M7 = 39906 um.
Total wire length on LAYER M8 = 31241 um.
Total wire length on LAYER M9 = 4687 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2341282.
Up-via summary (total 2341282):

------------------
 Active          0
     M1     735896
     M2    1114731
     M3     342494
     M4     103335
     M5      29590
     M6      10364
     M7       4266
     M8        606
     M9          0
------------------
           2341282


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 66585 violations.
    elapsed time = 00:00:00, memory = 15149.24 (MB).
    Completing 20% with 61490 violations.
    elapsed time = 00:04:18, memory = 15849.70 (MB).
    Completing 30% with 50787 violations.
    elapsed time = 00:08:20, memory = 15613.72 (MB).
    Completing 40% with 50787 violations.
    elapsed time = 00:09:15, memory = 16111.61 (MB).
    Completing 50% with 46200 violations.
    elapsed time = 00:16:25, memory = 15736.18 (MB).
    Completing 60% with 37365 violations.
    elapsed time = 00:16:33, memory = 15664.66 (MB).
    Completing 70% with 32064 violations.
    elapsed time = 00:21:01, memory = 16333.19 (MB).
    Completing 80% with 23137 violations.
    elapsed time = 00:24:48, memory = 15827.32 (MB).
    Completing 90% with 23137 violations.
    elapsed time = 00:25:49, memory = 16431.90 (MB).
    Completing 100% with 10827 violations.
    elapsed time = 00:32:57, memory = 15700.66 (MB).
[INFO DRT-0199]   Number of violations = 11130.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     M8
Corner Spacing       0      0      2      0      0      0      1      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0    241      0    130      0     19      0      8      0      0
EOL                  0      0    983      0     95      0    145      0      8      0      0      0      1      0
Metal Spacing      647      0    208      0   1483      0    170      0      7      0      0      0      1      0
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0     26
NS Metal             4      0      0      0      0      0      0      0      0      0      0      0      0      0
Recheck             31      0    161      0    100      0     10      0      0      0      0      0      1      0
Short              226      2    414      7    298      1    191      0      6      0      0      0      0      0
eolKeepOut           0      0   4521      0    309      0    626      0     41      0      3      0      3      0
[INFO DRT-0267] cpu time = 04:15:20, elapsed time = 00:33:07, memory = 15336.70 (MB), peak = 16846.74 (MB)
Total wire length = 1160503 um.
Total wire length on LAYER M1 = 2121 um.
Total wire length on LAYER M2 = 170059 um.
Total wire length on LAYER M3 = 352711 um.
Total wire length on LAYER M4 = 285161 um.
Total wire length on LAYER M5 = 172631 um.
Total wire length on LAYER M6 = 101838 um.
Total wire length on LAYER M7 = 39959 um.
Total wire length on LAYER M8 = 31343 um.
Total wire length on LAYER M9 = 4676 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2298321.
Up-via summary (total 2298321):

------------------
 Active          0
     M1     729172
     M2    1073888
     M3     338179
     M4     109664
     M5      31740
     M6      10808
     M7       4274
     M8        596
     M9          0
------------------
           2298321


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11130 violations.
    elapsed time = 00:00:00, memory = 15336.70 (MB).
    Completing 20% with 10960 violations.
    elapsed time = 00:03:30, memory = 16103.43 (MB).
    Completing 30% with 10584 violations.
    elapsed time = 00:07:04, memory = 15336.79 (MB).
    Completing 40% with 10584 violations.
    elapsed time = 00:07:29, memory = 16078.27 (MB).
    Completing 50% with 10405 violations.
    elapsed time = 00:13:52, memory = 16017.71 (MB).
    Completing 60% with 10078 violations.
    elapsed time = 00:14:04, memory = 15336.82 (MB).
    Completing 70% with 9931 violations.
    elapsed time = 00:17:30, memory = 16041.24 (MB).
    Completing 80% with 9526 violations.
    elapsed time = 00:21:14, memory = 15336.86 (MB).
    Completing 90% with 9526 violations.
    elapsed time = 00:21:50, memory = 16056.88 (MB).
    Completing 100% with 9132 violations.
    elapsed time = 00:28:30, memory = 15336.78 (MB).
[INFO DRT-0199]   Number of violations = 9363.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     V6     M7     M8
Corner Spacing       0      0      0      0      1      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0      0    208      0    110      0     20      5      0      0
EOL                  0      0    791      0     77      0    136      0      6      0      0      1      0
Metal Spacing      524      0    144      0   1323      0    136      0      4      0      0      1      0
Min Step             0      0      0      0      0      0      0      0      0      0      0      0     30
NS Metal             8      0      0      0      0      0      0      0      0      0      0      0      0
Recheck             23      0    120      0     85      0     14      0      0      0      0      0      0
Short              240      2    358      2    267      3    155      1      7      0      0      0      0
eolKeepOut           0      0   3652      0    264      0    607      0     35      0      0      3      0
[INFO DRT-0267] cpu time = 03:40:56, elapsed time = 00:28:39, memory = 14685.86 (MB), peak = 16846.74 (MB)
Total wire length = 1160071 um.
Total wire length on LAYER M1 = 2094 um.
Total wire length on LAYER M2 = 169294 um.
Total wire length on LAYER M3 = 352600 um.
Total wire length on LAYER M4 = 284783 um.
Total wire length on LAYER M5 = 173124 um.
Total wire length on LAYER M6 = 102186 um.
Total wire length on LAYER M7 = 39913 um.
Total wire length on LAYER M8 = 31390 um.
Total wire length on LAYER M9 = 4684 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2298226.
Up-via summary (total 2298226):

------------------
 Active          0
     M1     728676
     M2    1069971
     M3     338155
     M4     112674
     M5      32548
     M6      11351
     M7       4246
     M8        605
     M9          0
------------------
           2298226


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9363 violations.
    elapsed time = 00:00:00, memory = 14685.86 (MB).
    Completing 20% with 8645 violations.
    elapsed time = 00:01:27, memory = 15381.74 (MB).
    Completing 30% with 7106 violations.
    elapsed time = 00:02:55, memory = 15084.47 (MB).
    Completing 40% with 7106 violations.
    elapsed time = 00:03:09, memory = 15853.21 (MB).
    Completing 50% with 6398 violations.
    elapsed time = 00:05:25, memory = 15085.66 (MB).
    Completing 60% with 4956 violations.
    elapsed time = 00:05:30, memory = 15085.66 (MB).
    Completing 70% with 4229 violations.
    elapsed time = 00:06:57, memory = 15741.65 (MB).
    Completing 80% with 2607 violations.
    elapsed time = 00:08:19, memory = 15209.17 (MB).
    Completing 90% with 2607 violations.
    elapsed time = 00:08:34, memory = 15973.18 (MB).
    Completing 100% with 366 violations.
    elapsed time = 00:10:55, memory = 15140.38 (MB).
[INFO DRT-0199]   Number of violations = 368.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     M8
CutSpcTbl            0      0      0      0      7      0      5      0      0
EOL                  0     21      0      5      0      1      0      1      0
Metal Spacing       10     10      0     66      0     12      0      0      0
Min Step             0      0      0      0      0      0      0      0      3
Recheck              1      0      0      0      0      0      0      1      0
Short                3     23      1     41      0      9      0      3      0
eolKeepOut           0    120      0     15      0      5      0      5      0
[INFO DRT-0267] cpu time = 01:22:17, elapsed time = 00:10:58, memory = 14859.48 (MB), peak = 16846.74 (MB)
Total wire length = 1160480 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166554 um.
Total wire length on LAYER M3 = 350888 um.
Total wire length on LAYER M4 = 286814 um.
Total wire length on LAYER M5 = 175079 um.
Total wire length on LAYER M6 = 102933 um.
Total wire length on LAYER M7 = 39939 um.
Total wire length on LAYER M8 = 31558 um.
Total wire length on LAYER M9 = 4703 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300229.
Up-via summary (total 2300229):

------------------
 Active          0
     M1     727372
     M2    1062709
     M3     343027
     M4     116504
     M5      33890
     M6      11651
     M7       4441
     M8        635
     M9          0
------------------
           2300229


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 368 violations.
    elapsed time = 00:00:00, memory = 14859.48 (MB).
    Completing 20% with 344 violations.
    elapsed time = 00:00:06, memory = 14863.75 (MB).
    Completing 30% with 271 violations.
    elapsed time = 00:00:21, memory = 14859.29 (MB).
    Completing 40% with 271 violations.
    elapsed time = 00:00:21, memory = 14859.92 (MB).
    Completing 50% with 257 violations.
    elapsed time = 00:00:40, memory = 14801.98 (MB).
    Completing 60% with 212 violations.
    elapsed time = 00:00:41, memory = 14801.98 (MB).
    Completing 70% with 204 violations.
    elapsed time = 00:00:48, memory = 15582.71 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:01:05, memory = 14802.03 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:01:05, memory = 14802.03 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:01:24, memory = 14801.95 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer          M1     M2     M3     M4     V4     M5
CutSpcTbl            0      0      0      0      4      0
EOL                  0      3      1      0      0      0
Metal Spacing        1      0      1      3      0      0
Short                3      3      1      0      0      3
eolKeepOut           0     18      3      2      0      2
[INFO DRT-0267] cpu time = 00:08:23, elapsed time = 00:01:25, memory = 14801.95 (MB), peak = 16846.74 (MB)
Total wire length = 1160519 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166496 um.
Total wire length on LAYER M3 = 350844 um.
Total wire length on LAYER M4 = 286841 um.
Total wire length on LAYER M5 = 175149 um.
Total wire length on LAYER M6 = 102960 um.
Total wire length on LAYER M7 = 39939 um.
Total wire length on LAYER M8 = 31570 um.
Total wire length on LAYER M9 = 4708 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300375.
Up-via summary (total 2300375):

------------------
 Active          0
     M1     727384
     M2    1062524
     M3     343086
     M4     116647
     M5      33975
     M6      11663
     M7       4455
     M8        641
     M9          0
------------------
           2300375


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 14801.95 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:00, memory = 14801.95 (MB).
    Completing 30% with 43 violations.
    elapsed time = 00:00:05, memory = 14801.96 (MB).
    Completing 40% with 43 violations.
    elapsed time = 00:00:05, memory = 14801.96 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:06, memory = 14801.96 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:06, memory = 14801.96 (MB).
    Completing 70% with 43 violations.
    elapsed time = 00:00:07, memory = 14802.04 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:19, memory = 14802.05 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:19, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:21, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:21, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166490 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166490 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:02, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160518 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166491 um.
Total wire length on LAYER M3 = 350845 um.
Total wire length on LAYER M4 = 286838 um.
Total wire length on LAYER M5 = 175150 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300415.
Up-via summary (total 2300415):

------------------
 Active          0
     M1     727380
     M2    1062534
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300415


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160517 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166481 um.
Total wire length on LAYER M3 = 350844 um.
Total wire length on LAYER M4 = 286847 um.
Total wire length on LAYER M5 = 175151 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300411.
Up-via summary (total 2300411):

------------------
 Active          0
     M1     727380
     M2    1062530
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300411


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160517 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166481 um.
Total wire length on LAYER M3 = 350844 um.
Total wire length on LAYER M4 = 286847 um.
Total wire length on LAYER M5 = 175151 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300411.
Up-via summary (total 2300411):

------------------
 Active          0
     M1     727380
     M2    1062530
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300411


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      4      0
Metal Spacing        3      0      0
Short                0      0      3
eolKeepOut           2      0      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160517 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166481 um.
Total wire length on LAYER M3 = 350844 um.
Total wire length on LAYER M4 = 286847 um.
Total wire length on LAYER M5 = 175151 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300411.
Up-via summary (total 2300411):

------------------
 Active          0
     M1     727380
     M2    1062530
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300411


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 14802.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 14802.05 (MB), peak = 16846.74 (MB)
Total wire length = 1160517 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166480 um.
Total wire length on LAYER M3 = 350844 um.
Total wire length on LAYER M4 = 286848 um.
Total wire length on LAYER M5 = 175151 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300411.
Up-via summary (total 2300411):

------------------
 Active          0
     M1     727380
     M2    1062530
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300411


[INFO DRT-0198] Complete detail routing.
Total wire length = 1160517 um.
Total wire length on LAYER M1 = 2008 um.
Total wire length on LAYER M2 = 166480 um.
Total wire length on LAYER M3 = 350844 um.
Total wire length on LAYER M4 = 286848 um.
Total wire length on LAYER M5 = 175151 um.
Total wire length on LAYER M6 = 102958 um.
Total wire length on LAYER M7 = 39940 um.
Total wire length on LAYER M8 = 31576 um.
Total wire length on LAYER M9 = 4709 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2300411.
Up-via summary (total 2300411):

------------------
 Active          0
     M1     727380
     M2    1062530
     M3     343087
     M4     116657
     M5      33977
     M6      11673
     M7       4464
     M8        643
     M9          0
------------------
           2300411


[INFO DRT-0267] cpu time = 13:13:26, elapsed time = 01:44:17, memory = 14802.05 (MB), peak = 16846.74 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 1:54:02[h:]min:sec. CPU time: user 51466.61 sys 446.78 (758%). Peak memory: 17251064KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 168776 filler instances.
Elapsed time: 0:06.24[h:]min:sec. CPU time: user 5.57 sys 0.66 (99%). Peak memory: 1166268KB.
cp ./results/asap7/riscv_v_2p4Ghz/base/5_3_fillcell.odb ./results/asap7/riscv_v_2p4Ghz/base/5_route.odb
cp ./results/asap7/riscv_v_2p4Ghz/base/4_cts.sdc ./results/asap7/riscv_v_2p4Ghz/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_2p4Ghz/base/5_route.odb ./results/asap7/riscv_v_2p4Ghz/base/6_1_fill.odb
Elapsed time: 0:03.46[h:]min:sec. CPU time: user 2.83 sys 0.63 (100%). Peak memory: 734188KB.
cp ./results/asap7/riscv_v_2p4Ghz/base/5_route.sdc ./results/asap7/riscv_v_2p4Ghz/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1741179 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 14% of 1945511 wires extracted
[INFO RCX-0442] 26% of 1945511 wires extracted
[INFO RCX-0442] 40% of 1945511 wires extracted
[INFO RCX-0442] 48% of 1945511 wires extracted
[INFO RCX-0442] 54% of 1945511 wires extracted
[INFO RCX-0442] 62% of 1945511 wires extracted
[INFO RCX-0442] 71% of 1945511 wires extracted
[INFO RCX-0442] 81% of 1945511 wires extracted
[INFO RCX-0442] 92% of 1945511 wires extracted
[INFO RCX-0442] 100% of 1945511 wires extracted
[INFO RCX-0045] Extract 194840 nets, 1935952 rsegs, 1935952 caps, 3123407 ccs
[INFO RCX-0042] 100000 nets finished
[INFO RCX-0443] 194840 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 2.63e-01 V
Average voltage  : 6.05e-01 V
Average IR drop  : 1.65e-01 V
Worstcase IR drop: 5.07e-01 V
Percentage drop  : 65.89 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 5.06e-01 V
Average voltage  : 1.65e-01 V
Average IR drop  : 1.65e-01 V
Worstcase IR drop: 5.06e-01 V
Percentage drop  : 65.77 %
######################################
Cell type report:                       Count       Area
  Fill cell                            168776   15832.22
  Tap cell                               4448     129.70
  Tie cell                                144       6.30
  Buffer                                    1       0.07
  Clock buffer                            365     142.07
  Timing Repair Buffer                   4763    1264.51
  Inverter                              11624     573.56
  Clock inverter                          128      15.43
  Timing Repair inverter                    7       0.82
  Sequential cell                        4863    1504.06
  Multi-Input combinational cell       173052   20483.68
  Total                                368171   39952.41
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 24120 u^2 60% utilization.
Elapsed time: 16:23.79[h:]min:sec. CPU time: user 970.34 sys 3.49 (98%). Peak memory: 4739128KB.
cp ./results/asap7/riscv_v_2p4Ghz/base/5_route.sdc ./results/asap7/riscv_v_2p4Ghz/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef ./objects/asap7/riscv_v_2p4Ghz/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/asap7/riscv_v_2p4Ghz/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/KLayout/asap7.lyt > ./objects/asap7/riscv_v_2p4Ghz/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/*map</map-file>,g' ./objects/asap7/riscv_v_2p4Ghz/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v \
        -rd in_def=./results/asap7/riscv_v_2p4Ghz/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_2p4Ghz/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_2p4Ghz/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_2p4Ghz/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_2p4Ghz/base/6_1_merged.gds'
Elapsed time: 0:19.70[h:]min:sec. CPU time: user 18.67 sys 1.03 (99%). Peak memory: 1899212KB.
cp results/asap7/riscv_v_2p4Ghz/base/6_1_merged.gds results/asap7/riscv_v_2p4Ghz/base/6_final.gds
./logs/asap7/riscv_v_2p4Ghz/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                 2462          22125
1_1_yosys_canonicalize                       1             84
1_1_yosys_hier_report                        0             12
2_1_floorplan                              110           1041
2_2_floorplan_io                             2            498
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          2            494
2_5_floorplan_tapcell                        2            386
2_6_floorplan_pdn                            4            508
3_1_place_gp_skip_io                        80            806
3_2_place_iop                                2            506
3_3_place_gp                              1055           2624
3_4_place_resized                          217           1356
3_5_place_dp                               216           1491
4_1_cts                                   6196           1969
5_1_grt                                   5125           3394
5_2_route                                 6842          16846
5_3_fillcell                                 6           1138
6_1_fill                                     3            716
6_1_merge                                   19           1854
6_report                                   983           4628
Total                                    23327          22125
