// Seed: 1551310300
module module_0 ();
  wire id_1, id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 sample,
    input tri1 module_1,
    input tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    output supply0 id_9,
    output wor id_10,
    input wor id_11,
    output supply0 id_12,
    output wor id_13,
    input wor id_14,
    input wire id_15
);
  wire id_17;
  module_0();
endmodule
