$date
	Sat Nov 01 12:10:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module edge_detector_tb $end
$var wire 8 ! pos_edge [7:0] $end
$var wire 8 " neg_edge [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 8 % neg_edge [7:0] $end
$var reg 8 & pos_edge [7:0] $end
$var reg 1 ' w $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
bx &
bx %
0$
0#
bx "
bx !
$end
#5000
b0 "
b0 %
b0 !
b0 &
1$
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1'
b1 !
b1 &
1#
0$
#60000
0'
b1 "
b1 %
0#
#65000
1'
b10 !
b10 &
1#
#70000
0'
b10 "
b10 %
0#
#75000
1'
b11 !
b11 &
1#
#80000
0'
b11 "
b11 %
0#
#85000
1'
b100 !
b100 &
1#
#90000
0'
b100 "
b100 %
0#
#95000
1'
b101 !
b101 &
1#
#100000
0'
b101 "
b101 %
0#
#105000
1'
b110 !
b110 &
1#
