Efinity Synthesis report for project verilog_learnings
Version: 2024.2.294
Generated at: Apr 12, 2025 14:29:42
Copyright (C) 2013 - 2024  All rights reserved.

Top-level Entity Name : adder

family : Trion
device : T120F324
project : verilog_learnings
project-xml : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/verilog_learnings.xml
root : adder
I,include : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings
output-dir : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow
work-dir : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_syn
write-efx-verilog : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.map.v
binary-db : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

File List:

/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v
/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/full_adder.v
/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v
/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v

### ### Report Section Start ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 10
Total number of FFs with enable signals: 59
CE signal <rx_ready>, number of controlling flip flops: 3
CE signal <add_flag>, number of controlling flip flops: 3
CE signal <uart_rx_inst/n929>, number of controlling flip flops: 1
CE signal <ceg_net14>, number of controlling flip flops: 32
CE signal <ceg_net32>, number of controlling flip flops: 1
CE signal <ceg_net26>, number of controlling flip flops: 3
CE signal <uart_rx_inst/n965>, number of controlling flip flops: 1
CE signal <uart_tx_inst/r_SM_Main[2]>, number of controlling flip flops: 10
CE signal <ceg_net28>, number of controlling flip flops: 3
CE signal <uart_tx_inst/n958>, number of controlling flip flops: 2
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 4
Total number of FFs with set/reset signals: 6
SR signal <uart_rx_inst/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uart_rx_inst/n922>, number of controlling flip flops: 1
SR signal <uart_tx_inst/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uart_tx_inst/n946>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF Output: uart_tx_inst/r_Tx_Data[1](=0)
FF Output: uart_tx_inst/r_Tx_Data[2](=0)
FF Output: uart_tx_inst/r_Tx_Data[3](=0)
FF Output: uart_tx_inst/r_Tx_Data[5](=0)
FF Output: uart_tx_inst/r_Tx_Data[6](=0)
FF Output: uart_tx_inst/r_Tx_Data[7](=0)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                          FFs        ADDs        LUTs      RAMs DSP/MULTs
-----------------------         ---        ----        ----      ---- ---------
adder:adder                   67(6)        0(0)      138(2)      0(0)      0(0)
 +uart_rx_inst:uart_rx       43(43)        0(0)    102(102)      0(0)      0(0)
 +uart_tx_inst:uart_tx       18(18)        0(0)      34(34)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
   clk             67              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	2
OUTPUT PORTS    : 	1

EFX_LUT4        : 	138
   1-2  Inputs  : 	24
   3    Inputs  : 	47
   4    Inputs  : 	67
EFX_FF          : 	67
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 7s
Elapsed synthesis time : 7s
