// Seed: 2494563450
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2,
    output wor id_3
);
  wire id_5;
  module_2 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
    , id_9,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output uwire id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2;
  wire id_1;
  wire id_2;
  wire id_3;
  assign id_1 = id_2;
  wire id_4;
  always force id_1 = 1;
endmodule
