// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module getDataAccessBankEn(	// ventus/src/L1Cache/DCache/DCache.scala:925:7
  input  [4:0] io_perLaneBlockIdx_0,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_1,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_2,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_3,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_4,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_5,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_6,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_7,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_8,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_9,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_10,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_11,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_12,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_13,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_14,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneBlockIdx_15,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
  input        io_perLaneValid_0,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_1,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_2,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_3,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_4,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_5,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_6,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_7,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_8,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_9,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_10,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_11,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_12,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_13,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_14,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perLaneValid_15,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
  output       io_perBankValid_0,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_1,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_2,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_3,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_4,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_5,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_6,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_7,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_8,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_9,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_10,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_11,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_12,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_13,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_14,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_15,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_16,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_17,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_18,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_19,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_20,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_21,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_22,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_23,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_24,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_25,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_26,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_27,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_28,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_29,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_30,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankValid_31,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
  output [3:0] io_perBankBlockIdx_0,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_1,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_2,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_3,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_4,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_5,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_6,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_7,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_8,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_9,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_10,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_11,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_12,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_13,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_14,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_15,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_16,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_17,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_18,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_19,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_20,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_21,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_22,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_23,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_24,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_25,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_26,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_27,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_28,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_29,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_30,	// ventus/src/L1Cache/DCache/DCache.scala:926:14
               io_perBankBlockIdx_31	// ventus/src/L1Cache/DCache/DCache.scala:926:14
);

  wire [31:0] blockIdxMasked_0 =
    io_perLaneValid_0 ? 32'h1 << io_perLaneBlockIdx_0 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_1 =
    io_perLaneValid_1 ? 32'h1 << io_perLaneBlockIdx_1 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_2 =
    io_perLaneValid_2 ? 32'h1 << io_perLaneBlockIdx_2 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_3 =
    io_perLaneValid_3 ? 32'h1 << io_perLaneBlockIdx_3 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_4 =
    io_perLaneValid_4 ? 32'h1 << io_perLaneBlockIdx_4 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_5 =
    io_perLaneValid_5 ? 32'h1 << io_perLaneBlockIdx_5 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_6 =
    io_perLaneValid_6 ? 32'h1 << io_perLaneBlockIdx_6 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_7 =
    io_perLaneValid_7 ? 32'h1 << io_perLaneBlockIdx_7 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_8 =
    io_perLaneValid_8 ? 32'h1 << io_perLaneBlockIdx_8 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_9 =
    io_perLaneValid_9 ? 32'h1 << io_perLaneBlockIdx_9 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_10 =
    io_perLaneValid_10 ? 32'h1 << io_perLaneBlockIdx_10 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_11 =
    io_perLaneValid_11 ? 32'h1 << io_perLaneBlockIdx_11 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_12 =
    io_perLaneValid_12 ? 32'h1 << io_perLaneBlockIdx_12 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_13 =
    io_perLaneValid_13 ? 32'h1 << io_perLaneBlockIdx_13 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_14 =
    io_perLaneValid_14 ? 32'h1 << io_perLaneBlockIdx_14 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  wire [31:0] blockIdxMasked_15 =
    io_perLaneValid_15 ? 32'h1 << io_perLaneBlockIdx_15 : 32'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, ventus/src/L1Cache/DCache/DCache.scala:936:29
  assign io_perBankValid_0 =
    |{blockIdxMasked_15[0],
      blockIdxMasked_14[0],
      blockIdxMasked_13[0],
      blockIdxMasked_12[0],
      blockIdxMasked_11[0],
      blockIdxMasked_10[0],
      blockIdxMasked_9[0],
      blockIdxMasked_8[0],
      blockIdxMasked_7[0],
      blockIdxMasked_6[0],
      blockIdxMasked_5[0],
      blockIdxMasked_4[0],
      blockIdxMasked_3[0],
      blockIdxMasked_2[0],
      blockIdxMasked_1[0],
      blockIdxMasked_0[0]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_1 =
    |{blockIdxMasked_15[1],
      blockIdxMasked_14[1],
      blockIdxMasked_13[1],
      blockIdxMasked_12[1],
      blockIdxMasked_11[1],
      blockIdxMasked_10[1],
      blockIdxMasked_9[1],
      blockIdxMasked_8[1],
      blockIdxMasked_7[1],
      blockIdxMasked_6[1],
      blockIdxMasked_5[1],
      blockIdxMasked_4[1],
      blockIdxMasked_3[1],
      blockIdxMasked_2[1],
      blockIdxMasked_1[1],
      blockIdxMasked_0[1]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_2 =
    |{blockIdxMasked_15[2],
      blockIdxMasked_14[2],
      blockIdxMasked_13[2],
      blockIdxMasked_12[2],
      blockIdxMasked_11[2],
      blockIdxMasked_10[2],
      blockIdxMasked_9[2],
      blockIdxMasked_8[2],
      blockIdxMasked_7[2],
      blockIdxMasked_6[2],
      blockIdxMasked_5[2],
      blockIdxMasked_4[2],
      blockIdxMasked_3[2],
      blockIdxMasked_2[2],
      blockIdxMasked_1[2],
      blockIdxMasked_0[2]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_3 =
    |{blockIdxMasked_15[3],
      blockIdxMasked_14[3],
      blockIdxMasked_13[3],
      blockIdxMasked_12[3],
      blockIdxMasked_11[3],
      blockIdxMasked_10[3],
      blockIdxMasked_9[3],
      blockIdxMasked_8[3],
      blockIdxMasked_7[3],
      blockIdxMasked_6[3],
      blockIdxMasked_5[3],
      blockIdxMasked_4[3],
      blockIdxMasked_3[3],
      blockIdxMasked_2[3],
      blockIdxMasked_1[3],
      blockIdxMasked_0[3]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_4 =
    |{blockIdxMasked_15[4],
      blockIdxMasked_14[4],
      blockIdxMasked_13[4],
      blockIdxMasked_12[4],
      blockIdxMasked_11[4],
      blockIdxMasked_10[4],
      blockIdxMasked_9[4],
      blockIdxMasked_8[4],
      blockIdxMasked_7[4],
      blockIdxMasked_6[4],
      blockIdxMasked_5[4],
      blockIdxMasked_4[4],
      blockIdxMasked_3[4],
      blockIdxMasked_2[4],
      blockIdxMasked_1[4],
      blockIdxMasked_0[4]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_5 =
    |{blockIdxMasked_15[5],
      blockIdxMasked_14[5],
      blockIdxMasked_13[5],
      blockIdxMasked_12[5],
      blockIdxMasked_11[5],
      blockIdxMasked_10[5],
      blockIdxMasked_9[5],
      blockIdxMasked_8[5],
      blockIdxMasked_7[5],
      blockIdxMasked_6[5],
      blockIdxMasked_5[5],
      blockIdxMasked_4[5],
      blockIdxMasked_3[5],
      blockIdxMasked_2[5],
      blockIdxMasked_1[5],
      blockIdxMasked_0[5]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_6 =
    |{blockIdxMasked_15[6],
      blockIdxMasked_14[6],
      blockIdxMasked_13[6],
      blockIdxMasked_12[6],
      blockIdxMasked_11[6],
      blockIdxMasked_10[6],
      blockIdxMasked_9[6],
      blockIdxMasked_8[6],
      blockIdxMasked_7[6],
      blockIdxMasked_6[6],
      blockIdxMasked_5[6],
      blockIdxMasked_4[6],
      blockIdxMasked_3[6],
      blockIdxMasked_2[6],
      blockIdxMasked_1[6],
      blockIdxMasked_0[6]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_7 =
    |{blockIdxMasked_15[7],
      blockIdxMasked_14[7],
      blockIdxMasked_13[7],
      blockIdxMasked_12[7],
      blockIdxMasked_11[7],
      blockIdxMasked_10[7],
      blockIdxMasked_9[7],
      blockIdxMasked_8[7],
      blockIdxMasked_7[7],
      blockIdxMasked_6[7],
      blockIdxMasked_5[7],
      blockIdxMasked_4[7],
      blockIdxMasked_3[7],
      blockIdxMasked_2[7],
      blockIdxMasked_1[7],
      blockIdxMasked_0[7]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_8 =
    |{blockIdxMasked_15[8],
      blockIdxMasked_14[8],
      blockIdxMasked_13[8],
      blockIdxMasked_12[8],
      blockIdxMasked_11[8],
      blockIdxMasked_10[8],
      blockIdxMasked_9[8],
      blockIdxMasked_8[8],
      blockIdxMasked_7[8],
      blockIdxMasked_6[8],
      blockIdxMasked_5[8],
      blockIdxMasked_4[8],
      blockIdxMasked_3[8],
      blockIdxMasked_2[8],
      blockIdxMasked_1[8],
      blockIdxMasked_0[8]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_9 =
    |{blockIdxMasked_15[9],
      blockIdxMasked_14[9],
      blockIdxMasked_13[9],
      blockIdxMasked_12[9],
      blockIdxMasked_11[9],
      blockIdxMasked_10[9],
      blockIdxMasked_9[9],
      blockIdxMasked_8[9],
      blockIdxMasked_7[9],
      blockIdxMasked_6[9],
      blockIdxMasked_5[9],
      blockIdxMasked_4[9],
      blockIdxMasked_3[9],
      blockIdxMasked_2[9],
      blockIdxMasked_1[9],
      blockIdxMasked_0[9]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_10 =
    |{blockIdxMasked_15[10],
      blockIdxMasked_14[10],
      blockIdxMasked_13[10],
      blockIdxMasked_12[10],
      blockIdxMasked_11[10],
      blockIdxMasked_10[10],
      blockIdxMasked_9[10],
      blockIdxMasked_8[10],
      blockIdxMasked_7[10],
      blockIdxMasked_6[10],
      blockIdxMasked_5[10],
      blockIdxMasked_4[10],
      blockIdxMasked_3[10],
      blockIdxMasked_2[10],
      blockIdxMasked_1[10],
      blockIdxMasked_0[10]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_11 =
    |{blockIdxMasked_15[11],
      blockIdxMasked_14[11],
      blockIdxMasked_13[11],
      blockIdxMasked_12[11],
      blockIdxMasked_11[11],
      blockIdxMasked_10[11],
      blockIdxMasked_9[11],
      blockIdxMasked_8[11],
      blockIdxMasked_7[11],
      blockIdxMasked_6[11],
      blockIdxMasked_5[11],
      blockIdxMasked_4[11],
      blockIdxMasked_3[11],
      blockIdxMasked_2[11],
      blockIdxMasked_1[11],
      blockIdxMasked_0[11]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_12 =
    |{blockIdxMasked_15[12],
      blockIdxMasked_14[12],
      blockIdxMasked_13[12],
      blockIdxMasked_12[12],
      blockIdxMasked_11[12],
      blockIdxMasked_10[12],
      blockIdxMasked_9[12],
      blockIdxMasked_8[12],
      blockIdxMasked_7[12],
      blockIdxMasked_6[12],
      blockIdxMasked_5[12],
      blockIdxMasked_4[12],
      blockIdxMasked_3[12],
      blockIdxMasked_2[12],
      blockIdxMasked_1[12],
      blockIdxMasked_0[12]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_13 =
    |{blockIdxMasked_15[13],
      blockIdxMasked_14[13],
      blockIdxMasked_13[13],
      blockIdxMasked_12[13],
      blockIdxMasked_11[13],
      blockIdxMasked_10[13],
      blockIdxMasked_9[13],
      blockIdxMasked_8[13],
      blockIdxMasked_7[13],
      blockIdxMasked_6[13],
      blockIdxMasked_5[13],
      blockIdxMasked_4[13],
      blockIdxMasked_3[13],
      blockIdxMasked_2[13],
      blockIdxMasked_1[13],
      blockIdxMasked_0[13]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_14 =
    |{blockIdxMasked_15[14],
      blockIdxMasked_14[14],
      blockIdxMasked_13[14],
      blockIdxMasked_12[14],
      blockIdxMasked_11[14],
      blockIdxMasked_10[14],
      blockIdxMasked_9[14],
      blockIdxMasked_8[14],
      blockIdxMasked_7[14],
      blockIdxMasked_6[14],
      blockIdxMasked_5[14],
      blockIdxMasked_4[14],
      blockIdxMasked_3[14],
      blockIdxMasked_2[14],
      blockIdxMasked_1[14],
      blockIdxMasked_0[14]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_15 =
    |{blockIdxMasked_15[15],
      blockIdxMasked_14[15],
      blockIdxMasked_13[15],
      blockIdxMasked_12[15],
      blockIdxMasked_11[15],
      blockIdxMasked_10[15],
      blockIdxMasked_9[15],
      blockIdxMasked_8[15],
      blockIdxMasked_7[15],
      blockIdxMasked_6[15],
      blockIdxMasked_5[15],
      blockIdxMasked_4[15],
      blockIdxMasked_3[15],
      blockIdxMasked_2[15],
      blockIdxMasked_1[15],
      blockIdxMasked_0[15]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_16 =
    |{blockIdxMasked_15[16],
      blockIdxMasked_14[16],
      blockIdxMasked_13[16],
      blockIdxMasked_12[16],
      blockIdxMasked_11[16],
      blockIdxMasked_10[16],
      blockIdxMasked_9[16],
      blockIdxMasked_8[16],
      blockIdxMasked_7[16],
      blockIdxMasked_6[16],
      blockIdxMasked_5[16],
      blockIdxMasked_4[16],
      blockIdxMasked_3[16],
      blockIdxMasked_2[16],
      blockIdxMasked_1[16],
      blockIdxMasked_0[16]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_17 =
    |{blockIdxMasked_15[17],
      blockIdxMasked_14[17],
      blockIdxMasked_13[17],
      blockIdxMasked_12[17],
      blockIdxMasked_11[17],
      blockIdxMasked_10[17],
      blockIdxMasked_9[17],
      blockIdxMasked_8[17],
      blockIdxMasked_7[17],
      blockIdxMasked_6[17],
      blockIdxMasked_5[17],
      blockIdxMasked_4[17],
      blockIdxMasked_3[17],
      blockIdxMasked_2[17],
      blockIdxMasked_1[17],
      blockIdxMasked_0[17]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_18 =
    |{blockIdxMasked_15[18],
      blockIdxMasked_14[18],
      blockIdxMasked_13[18],
      blockIdxMasked_12[18],
      blockIdxMasked_11[18],
      blockIdxMasked_10[18],
      blockIdxMasked_9[18],
      blockIdxMasked_8[18],
      blockIdxMasked_7[18],
      blockIdxMasked_6[18],
      blockIdxMasked_5[18],
      blockIdxMasked_4[18],
      blockIdxMasked_3[18],
      blockIdxMasked_2[18],
      blockIdxMasked_1[18],
      blockIdxMasked_0[18]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_19 =
    |{blockIdxMasked_15[19],
      blockIdxMasked_14[19],
      blockIdxMasked_13[19],
      blockIdxMasked_12[19],
      blockIdxMasked_11[19],
      blockIdxMasked_10[19],
      blockIdxMasked_9[19],
      blockIdxMasked_8[19],
      blockIdxMasked_7[19],
      blockIdxMasked_6[19],
      blockIdxMasked_5[19],
      blockIdxMasked_4[19],
      blockIdxMasked_3[19],
      blockIdxMasked_2[19],
      blockIdxMasked_1[19],
      blockIdxMasked_0[19]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_20 =
    |{blockIdxMasked_15[20],
      blockIdxMasked_14[20],
      blockIdxMasked_13[20],
      blockIdxMasked_12[20],
      blockIdxMasked_11[20],
      blockIdxMasked_10[20],
      blockIdxMasked_9[20],
      blockIdxMasked_8[20],
      blockIdxMasked_7[20],
      blockIdxMasked_6[20],
      blockIdxMasked_5[20],
      blockIdxMasked_4[20],
      blockIdxMasked_3[20],
      blockIdxMasked_2[20],
      blockIdxMasked_1[20],
      blockIdxMasked_0[20]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_21 =
    |{blockIdxMasked_15[21],
      blockIdxMasked_14[21],
      blockIdxMasked_13[21],
      blockIdxMasked_12[21],
      blockIdxMasked_11[21],
      blockIdxMasked_10[21],
      blockIdxMasked_9[21],
      blockIdxMasked_8[21],
      blockIdxMasked_7[21],
      blockIdxMasked_6[21],
      blockIdxMasked_5[21],
      blockIdxMasked_4[21],
      blockIdxMasked_3[21],
      blockIdxMasked_2[21],
      blockIdxMasked_1[21],
      blockIdxMasked_0[21]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_22 =
    |{blockIdxMasked_15[22],
      blockIdxMasked_14[22],
      blockIdxMasked_13[22],
      blockIdxMasked_12[22],
      blockIdxMasked_11[22],
      blockIdxMasked_10[22],
      blockIdxMasked_9[22],
      blockIdxMasked_8[22],
      blockIdxMasked_7[22],
      blockIdxMasked_6[22],
      blockIdxMasked_5[22],
      blockIdxMasked_4[22],
      blockIdxMasked_3[22],
      blockIdxMasked_2[22],
      blockIdxMasked_1[22],
      blockIdxMasked_0[22]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_23 =
    |{blockIdxMasked_15[23],
      blockIdxMasked_14[23],
      blockIdxMasked_13[23],
      blockIdxMasked_12[23],
      blockIdxMasked_11[23],
      blockIdxMasked_10[23],
      blockIdxMasked_9[23],
      blockIdxMasked_8[23],
      blockIdxMasked_7[23],
      blockIdxMasked_6[23],
      blockIdxMasked_5[23],
      blockIdxMasked_4[23],
      blockIdxMasked_3[23],
      blockIdxMasked_2[23],
      blockIdxMasked_1[23],
      blockIdxMasked_0[23]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_24 =
    |{blockIdxMasked_15[24],
      blockIdxMasked_14[24],
      blockIdxMasked_13[24],
      blockIdxMasked_12[24],
      blockIdxMasked_11[24],
      blockIdxMasked_10[24],
      blockIdxMasked_9[24],
      blockIdxMasked_8[24],
      blockIdxMasked_7[24],
      blockIdxMasked_6[24],
      blockIdxMasked_5[24],
      blockIdxMasked_4[24],
      blockIdxMasked_3[24],
      blockIdxMasked_2[24],
      blockIdxMasked_1[24],
      blockIdxMasked_0[24]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_25 =
    |{blockIdxMasked_15[25],
      blockIdxMasked_14[25],
      blockIdxMasked_13[25],
      blockIdxMasked_12[25],
      blockIdxMasked_11[25],
      blockIdxMasked_10[25],
      blockIdxMasked_9[25],
      blockIdxMasked_8[25],
      blockIdxMasked_7[25],
      blockIdxMasked_6[25],
      blockIdxMasked_5[25],
      blockIdxMasked_4[25],
      blockIdxMasked_3[25],
      blockIdxMasked_2[25],
      blockIdxMasked_1[25],
      blockIdxMasked_0[25]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_26 =
    |{blockIdxMasked_15[26],
      blockIdxMasked_14[26],
      blockIdxMasked_13[26],
      blockIdxMasked_12[26],
      blockIdxMasked_11[26],
      blockIdxMasked_10[26],
      blockIdxMasked_9[26],
      blockIdxMasked_8[26],
      blockIdxMasked_7[26],
      blockIdxMasked_6[26],
      blockIdxMasked_5[26],
      blockIdxMasked_4[26],
      blockIdxMasked_3[26],
      blockIdxMasked_2[26],
      blockIdxMasked_1[26],
      blockIdxMasked_0[26]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_27 =
    |{blockIdxMasked_15[27],
      blockIdxMasked_14[27],
      blockIdxMasked_13[27],
      blockIdxMasked_12[27],
      blockIdxMasked_11[27],
      blockIdxMasked_10[27],
      blockIdxMasked_9[27],
      blockIdxMasked_8[27],
      blockIdxMasked_7[27],
      blockIdxMasked_6[27],
      blockIdxMasked_5[27],
      blockIdxMasked_4[27],
      blockIdxMasked_3[27],
      blockIdxMasked_2[27],
      blockIdxMasked_1[27],
      blockIdxMasked_0[27]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_28 =
    |{blockIdxMasked_15[28],
      blockIdxMasked_14[28],
      blockIdxMasked_13[28],
      blockIdxMasked_12[28],
      blockIdxMasked_11[28],
      blockIdxMasked_10[28],
      blockIdxMasked_9[28],
      blockIdxMasked_8[28],
      blockIdxMasked_7[28],
      blockIdxMasked_6[28],
      blockIdxMasked_5[28],
      blockIdxMasked_4[28],
      blockIdxMasked_3[28],
      blockIdxMasked_2[28],
      blockIdxMasked_1[28],
      blockIdxMasked_0[28]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_29 =
    |{blockIdxMasked_15[29],
      blockIdxMasked_14[29],
      blockIdxMasked_13[29],
      blockIdxMasked_12[29],
      blockIdxMasked_11[29],
      blockIdxMasked_10[29],
      blockIdxMasked_9[29],
      blockIdxMasked_8[29],
      blockIdxMasked_7[29],
      blockIdxMasked_6[29],
      blockIdxMasked_5[29],
      blockIdxMasked_4[29],
      blockIdxMasked_3[29],
      blockIdxMasked_2[29],
      blockIdxMasked_1[29],
      blockIdxMasked_0[29]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_30 =
    |{blockIdxMasked_15[30],
      blockIdxMasked_14[30],
      blockIdxMasked_13[30],
      blockIdxMasked_12[30],
      blockIdxMasked_11[30],
      blockIdxMasked_10[30],
      blockIdxMasked_9[30],
      blockIdxMasked_8[30],
      blockIdxMasked_7[30],
      blockIdxMasked_6[30],
      blockIdxMasked_5[30],
      blockIdxMasked_4[30],
      blockIdxMasked_3[30],
      blockIdxMasked_2[30],
      blockIdxMasked_1[30],
      blockIdxMasked_0[30]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankValid_31 =
    |{blockIdxMasked_15[31],
      blockIdxMasked_14[31],
      blockIdxMasked_13[31],
      blockIdxMasked_12[31],
      blockIdxMasked_11[31],
      blockIdxMasked_10[31],
      blockIdxMasked_9[31],
      blockIdxMasked_8[31],
      blockIdxMasked_7[31],
      blockIdxMasked_6[31],
      blockIdxMasked_5[31],
      blockIdxMasked_4[31],
      blockIdxMasked_3[31],
      blockIdxMasked_2[31],
      blockIdxMasked_1[31],
      blockIdxMasked_0[31]};	// ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:{33,58}, :942:43
  assign io_perBankBlockIdx_0 =
    blockIdxMasked_0[0]
      ? 4'h0
      : blockIdxMasked_1[0]
          ? 4'h1
          : blockIdxMasked_2[0]
              ? 4'h2
              : blockIdxMasked_3[0]
                  ? 4'h3
                  : blockIdxMasked_4[0]
                      ? 4'h4
                      : blockIdxMasked_5[0]
                          ? 4'h5
                          : blockIdxMasked_6[0]
                              ? 4'h6
                              : blockIdxMasked_7[0]
                                  ? 4'h7
                                  : blockIdxMasked_8[0]
                                      ? 4'h8
                                      : blockIdxMasked_9[0]
                                          ? 4'h9
                                          : blockIdxMasked_10[0]
                                              ? 4'hA
                                              : blockIdxMasked_11[0]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[0]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[0]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[0])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_1 =
    blockIdxMasked_0[1]
      ? 4'h0
      : blockIdxMasked_1[1]
          ? 4'h1
          : blockIdxMasked_2[1]
              ? 4'h2
              : blockIdxMasked_3[1]
                  ? 4'h3
                  : blockIdxMasked_4[1]
                      ? 4'h4
                      : blockIdxMasked_5[1]
                          ? 4'h5
                          : blockIdxMasked_6[1]
                              ? 4'h6
                              : blockIdxMasked_7[1]
                                  ? 4'h7
                                  : blockIdxMasked_8[1]
                                      ? 4'h8
                                      : blockIdxMasked_9[1]
                                          ? 4'h9
                                          : blockIdxMasked_10[1]
                                              ? 4'hA
                                              : blockIdxMasked_11[1]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[1]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[1]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[1])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_2 =
    blockIdxMasked_0[2]
      ? 4'h0
      : blockIdxMasked_1[2]
          ? 4'h1
          : blockIdxMasked_2[2]
              ? 4'h2
              : blockIdxMasked_3[2]
                  ? 4'h3
                  : blockIdxMasked_4[2]
                      ? 4'h4
                      : blockIdxMasked_5[2]
                          ? 4'h5
                          : blockIdxMasked_6[2]
                              ? 4'h6
                              : blockIdxMasked_7[2]
                                  ? 4'h7
                                  : blockIdxMasked_8[2]
                                      ? 4'h8
                                      : blockIdxMasked_9[2]
                                          ? 4'h9
                                          : blockIdxMasked_10[2]
                                              ? 4'hA
                                              : blockIdxMasked_11[2]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[2]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[2]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[2])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_3 =
    blockIdxMasked_0[3]
      ? 4'h0
      : blockIdxMasked_1[3]
          ? 4'h1
          : blockIdxMasked_2[3]
              ? 4'h2
              : blockIdxMasked_3[3]
                  ? 4'h3
                  : blockIdxMasked_4[3]
                      ? 4'h4
                      : blockIdxMasked_5[3]
                          ? 4'h5
                          : blockIdxMasked_6[3]
                              ? 4'h6
                              : blockIdxMasked_7[3]
                                  ? 4'h7
                                  : blockIdxMasked_8[3]
                                      ? 4'h8
                                      : blockIdxMasked_9[3]
                                          ? 4'h9
                                          : blockIdxMasked_10[3]
                                              ? 4'hA
                                              : blockIdxMasked_11[3]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[3]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[3]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[3])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_4 =
    blockIdxMasked_0[4]
      ? 4'h0
      : blockIdxMasked_1[4]
          ? 4'h1
          : blockIdxMasked_2[4]
              ? 4'h2
              : blockIdxMasked_3[4]
                  ? 4'h3
                  : blockIdxMasked_4[4]
                      ? 4'h4
                      : blockIdxMasked_5[4]
                          ? 4'h5
                          : blockIdxMasked_6[4]
                              ? 4'h6
                              : blockIdxMasked_7[4]
                                  ? 4'h7
                                  : blockIdxMasked_8[4]
                                      ? 4'h8
                                      : blockIdxMasked_9[4]
                                          ? 4'h9
                                          : blockIdxMasked_10[4]
                                              ? 4'hA
                                              : blockIdxMasked_11[4]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[4]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[4]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[4])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_5 =
    blockIdxMasked_0[5]
      ? 4'h0
      : blockIdxMasked_1[5]
          ? 4'h1
          : blockIdxMasked_2[5]
              ? 4'h2
              : blockIdxMasked_3[5]
                  ? 4'h3
                  : blockIdxMasked_4[5]
                      ? 4'h4
                      : blockIdxMasked_5[5]
                          ? 4'h5
                          : blockIdxMasked_6[5]
                              ? 4'h6
                              : blockIdxMasked_7[5]
                                  ? 4'h7
                                  : blockIdxMasked_8[5]
                                      ? 4'h8
                                      : blockIdxMasked_9[5]
                                          ? 4'h9
                                          : blockIdxMasked_10[5]
                                              ? 4'hA
                                              : blockIdxMasked_11[5]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[5]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[5]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[5])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_6 =
    blockIdxMasked_0[6]
      ? 4'h0
      : blockIdxMasked_1[6]
          ? 4'h1
          : blockIdxMasked_2[6]
              ? 4'h2
              : blockIdxMasked_3[6]
                  ? 4'h3
                  : blockIdxMasked_4[6]
                      ? 4'h4
                      : blockIdxMasked_5[6]
                          ? 4'h5
                          : blockIdxMasked_6[6]
                              ? 4'h6
                              : blockIdxMasked_7[6]
                                  ? 4'h7
                                  : blockIdxMasked_8[6]
                                      ? 4'h8
                                      : blockIdxMasked_9[6]
                                          ? 4'h9
                                          : blockIdxMasked_10[6]
                                              ? 4'hA
                                              : blockIdxMasked_11[6]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[6]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[6]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[6])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_7 =
    blockIdxMasked_0[7]
      ? 4'h0
      : blockIdxMasked_1[7]
          ? 4'h1
          : blockIdxMasked_2[7]
              ? 4'h2
              : blockIdxMasked_3[7]
                  ? 4'h3
                  : blockIdxMasked_4[7]
                      ? 4'h4
                      : blockIdxMasked_5[7]
                          ? 4'h5
                          : blockIdxMasked_6[7]
                              ? 4'h6
                              : blockIdxMasked_7[7]
                                  ? 4'h7
                                  : blockIdxMasked_8[7]
                                      ? 4'h8
                                      : blockIdxMasked_9[7]
                                          ? 4'h9
                                          : blockIdxMasked_10[7]
                                              ? 4'hA
                                              : blockIdxMasked_11[7]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[7]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[7]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[7])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_8 =
    blockIdxMasked_0[8]
      ? 4'h0
      : blockIdxMasked_1[8]
          ? 4'h1
          : blockIdxMasked_2[8]
              ? 4'h2
              : blockIdxMasked_3[8]
                  ? 4'h3
                  : blockIdxMasked_4[8]
                      ? 4'h4
                      : blockIdxMasked_5[8]
                          ? 4'h5
                          : blockIdxMasked_6[8]
                              ? 4'h6
                              : blockIdxMasked_7[8]
                                  ? 4'h7
                                  : blockIdxMasked_8[8]
                                      ? 4'h8
                                      : blockIdxMasked_9[8]
                                          ? 4'h9
                                          : blockIdxMasked_10[8]
                                              ? 4'hA
                                              : blockIdxMasked_11[8]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[8]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[8]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[8])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_9 =
    blockIdxMasked_0[9]
      ? 4'h0
      : blockIdxMasked_1[9]
          ? 4'h1
          : blockIdxMasked_2[9]
              ? 4'h2
              : blockIdxMasked_3[9]
                  ? 4'h3
                  : blockIdxMasked_4[9]
                      ? 4'h4
                      : blockIdxMasked_5[9]
                          ? 4'h5
                          : blockIdxMasked_6[9]
                              ? 4'h6
                              : blockIdxMasked_7[9]
                                  ? 4'h7
                                  : blockIdxMasked_8[9]
                                      ? 4'h8
                                      : blockIdxMasked_9[9]
                                          ? 4'h9
                                          : blockIdxMasked_10[9]
                                              ? 4'hA
                                              : blockIdxMasked_11[9]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[9]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[9]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[9])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_10 =
    blockIdxMasked_0[10]
      ? 4'h0
      : blockIdxMasked_1[10]
          ? 4'h1
          : blockIdxMasked_2[10]
              ? 4'h2
              : blockIdxMasked_3[10]
                  ? 4'h3
                  : blockIdxMasked_4[10]
                      ? 4'h4
                      : blockIdxMasked_5[10]
                          ? 4'h5
                          : blockIdxMasked_6[10]
                              ? 4'h6
                              : blockIdxMasked_7[10]
                                  ? 4'h7
                                  : blockIdxMasked_8[10]
                                      ? 4'h8
                                      : blockIdxMasked_9[10]
                                          ? 4'h9
                                          : blockIdxMasked_10[10]
                                              ? 4'hA
                                              : blockIdxMasked_11[10]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[10]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[10]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[10])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_11 =
    blockIdxMasked_0[11]
      ? 4'h0
      : blockIdxMasked_1[11]
          ? 4'h1
          : blockIdxMasked_2[11]
              ? 4'h2
              : blockIdxMasked_3[11]
                  ? 4'h3
                  : blockIdxMasked_4[11]
                      ? 4'h4
                      : blockIdxMasked_5[11]
                          ? 4'h5
                          : blockIdxMasked_6[11]
                              ? 4'h6
                              : blockIdxMasked_7[11]
                                  ? 4'h7
                                  : blockIdxMasked_8[11]
                                      ? 4'h8
                                      : blockIdxMasked_9[11]
                                          ? 4'h9
                                          : blockIdxMasked_10[11]
                                              ? 4'hA
                                              : blockIdxMasked_11[11]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[11]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[11]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[11])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_12 =
    blockIdxMasked_0[12]
      ? 4'h0
      : blockIdxMasked_1[12]
          ? 4'h1
          : blockIdxMasked_2[12]
              ? 4'h2
              : blockIdxMasked_3[12]
                  ? 4'h3
                  : blockIdxMasked_4[12]
                      ? 4'h4
                      : blockIdxMasked_5[12]
                          ? 4'h5
                          : blockIdxMasked_6[12]
                              ? 4'h6
                              : blockIdxMasked_7[12]
                                  ? 4'h7
                                  : blockIdxMasked_8[12]
                                      ? 4'h8
                                      : blockIdxMasked_9[12]
                                          ? 4'h9
                                          : blockIdxMasked_10[12]
                                              ? 4'hA
                                              : blockIdxMasked_11[12]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[12]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[12]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[12])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_13 =
    blockIdxMasked_0[13]
      ? 4'h0
      : blockIdxMasked_1[13]
          ? 4'h1
          : blockIdxMasked_2[13]
              ? 4'h2
              : blockIdxMasked_3[13]
                  ? 4'h3
                  : blockIdxMasked_4[13]
                      ? 4'h4
                      : blockIdxMasked_5[13]
                          ? 4'h5
                          : blockIdxMasked_6[13]
                              ? 4'h6
                              : blockIdxMasked_7[13]
                                  ? 4'h7
                                  : blockIdxMasked_8[13]
                                      ? 4'h8
                                      : blockIdxMasked_9[13]
                                          ? 4'h9
                                          : blockIdxMasked_10[13]
                                              ? 4'hA
                                              : blockIdxMasked_11[13]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[13]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[13]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[13])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_14 =
    blockIdxMasked_0[14]
      ? 4'h0
      : blockIdxMasked_1[14]
          ? 4'h1
          : blockIdxMasked_2[14]
              ? 4'h2
              : blockIdxMasked_3[14]
                  ? 4'h3
                  : blockIdxMasked_4[14]
                      ? 4'h4
                      : blockIdxMasked_5[14]
                          ? 4'h5
                          : blockIdxMasked_6[14]
                              ? 4'h6
                              : blockIdxMasked_7[14]
                                  ? 4'h7
                                  : blockIdxMasked_8[14]
                                      ? 4'h8
                                      : blockIdxMasked_9[14]
                                          ? 4'h9
                                          : blockIdxMasked_10[14]
                                              ? 4'hA
                                              : blockIdxMasked_11[14]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[14]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[14]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[14])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_15 =
    blockIdxMasked_0[15]
      ? 4'h0
      : blockIdxMasked_1[15]
          ? 4'h1
          : blockIdxMasked_2[15]
              ? 4'h2
              : blockIdxMasked_3[15]
                  ? 4'h3
                  : blockIdxMasked_4[15]
                      ? 4'h4
                      : blockIdxMasked_5[15]
                          ? 4'h5
                          : blockIdxMasked_6[15]
                              ? 4'h6
                              : blockIdxMasked_7[15]
                                  ? 4'h7
                                  : blockIdxMasked_8[15]
                                      ? 4'h8
                                      : blockIdxMasked_9[15]
                                          ? 4'h9
                                          : blockIdxMasked_10[15]
                                              ? 4'hA
                                              : blockIdxMasked_11[15]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[15]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[15]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[15])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_16 =
    blockIdxMasked_0[16]
      ? 4'h0
      : blockIdxMasked_1[16]
          ? 4'h1
          : blockIdxMasked_2[16]
              ? 4'h2
              : blockIdxMasked_3[16]
                  ? 4'h3
                  : blockIdxMasked_4[16]
                      ? 4'h4
                      : blockIdxMasked_5[16]
                          ? 4'h5
                          : blockIdxMasked_6[16]
                              ? 4'h6
                              : blockIdxMasked_7[16]
                                  ? 4'h7
                                  : blockIdxMasked_8[16]
                                      ? 4'h8
                                      : blockIdxMasked_9[16]
                                          ? 4'h9
                                          : blockIdxMasked_10[16]
                                              ? 4'hA
                                              : blockIdxMasked_11[16]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[16]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[16]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[16])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_17 =
    blockIdxMasked_0[17]
      ? 4'h0
      : blockIdxMasked_1[17]
          ? 4'h1
          : blockIdxMasked_2[17]
              ? 4'h2
              : blockIdxMasked_3[17]
                  ? 4'h3
                  : blockIdxMasked_4[17]
                      ? 4'h4
                      : blockIdxMasked_5[17]
                          ? 4'h5
                          : blockIdxMasked_6[17]
                              ? 4'h6
                              : blockIdxMasked_7[17]
                                  ? 4'h7
                                  : blockIdxMasked_8[17]
                                      ? 4'h8
                                      : blockIdxMasked_9[17]
                                          ? 4'h9
                                          : blockIdxMasked_10[17]
                                              ? 4'hA
                                              : blockIdxMasked_11[17]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[17]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[17]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[17])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_18 =
    blockIdxMasked_0[18]
      ? 4'h0
      : blockIdxMasked_1[18]
          ? 4'h1
          : blockIdxMasked_2[18]
              ? 4'h2
              : blockIdxMasked_3[18]
                  ? 4'h3
                  : blockIdxMasked_4[18]
                      ? 4'h4
                      : blockIdxMasked_5[18]
                          ? 4'h5
                          : blockIdxMasked_6[18]
                              ? 4'h6
                              : blockIdxMasked_7[18]
                                  ? 4'h7
                                  : blockIdxMasked_8[18]
                                      ? 4'h8
                                      : blockIdxMasked_9[18]
                                          ? 4'h9
                                          : blockIdxMasked_10[18]
                                              ? 4'hA
                                              : blockIdxMasked_11[18]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[18]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[18]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[18])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_19 =
    blockIdxMasked_0[19]
      ? 4'h0
      : blockIdxMasked_1[19]
          ? 4'h1
          : blockIdxMasked_2[19]
              ? 4'h2
              : blockIdxMasked_3[19]
                  ? 4'h3
                  : blockIdxMasked_4[19]
                      ? 4'h4
                      : blockIdxMasked_5[19]
                          ? 4'h5
                          : blockIdxMasked_6[19]
                              ? 4'h6
                              : blockIdxMasked_7[19]
                                  ? 4'h7
                                  : blockIdxMasked_8[19]
                                      ? 4'h8
                                      : blockIdxMasked_9[19]
                                          ? 4'h9
                                          : blockIdxMasked_10[19]
                                              ? 4'hA
                                              : blockIdxMasked_11[19]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[19]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[19]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[19])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_20 =
    blockIdxMasked_0[20]
      ? 4'h0
      : blockIdxMasked_1[20]
          ? 4'h1
          : blockIdxMasked_2[20]
              ? 4'h2
              : blockIdxMasked_3[20]
                  ? 4'h3
                  : blockIdxMasked_4[20]
                      ? 4'h4
                      : blockIdxMasked_5[20]
                          ? 4'h5
                          : blockIdxMasked_6[20]
                              ? 4'h6
                              : blockIdxMasked_7[20]
                                  ? 4'h7
                                  : blockIdxMasked_8[20]
                                      ? 4'h8
                                      : blockIdxMasked_9[20]
                                          ? 4'h9
                                          : blockIdxMasked_10[20]
                                              ? 4'hA
                                              : blockIdxMasked_11[20]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[20]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[20]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[20])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_21 =
    blockIdxMasked_0[21]
      ? 4'h0
      : blockIdxMasked_1[21]
          ? 4'h1
          : blockIdxMasked_2[21]
              ? 4'h2
              : blockIdxMasked_3[21]
                  ? 4'h3
                  : blockIdxMasked_4[21]
                      ? 4'h4
                      : blockIdxMasked_5[21]
                          ? 4'h5
                          : blockIdxMasked_6[21]
                              ? 4'h6
                              : blockIdxMasked_7[21]
                                  ? 4'h7
                                  : blockIdxMasked_8[21]
                                      ? 4'h8
                                      : blockIdxMasked_9[21]
                                          ? 4'h9
                                          : blockIdxMasked_10[21]
                                              ? 4'hA
                                              : blockIdxMasked_11[21]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[21]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[21]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[21])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_22 =
    blockIdxMasked_0[22]
      ? 4'h0
      : blockIdxMasked_1[22]
          ? 4'h1
          : blockIdxMasked_2[22]
              ? 4'h2
              : blockIdxMasked_3[22]
                  ? 4'h3
                  : blockIdxMasked_4[22]
                      ? 4'h4
                      : blockIdxMasked_5[22]
                          ? 4'h5
                          : blockIdxMasked_6[22]
                              ? 4'h6
                              : blockIdxMasked_7[22]
                                  ? 4'h7
                                  : blockIdxMasked_8[22]
                                      ? 4'h8
                                      : blockIdxMasked_9[22]
                                          ? 4'h9
                                          : blockIdxMasked_10[22]
                                              ? 4'hA
                                              : blockIdxMasked_11[22]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[22]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[22]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[22])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_23 =
    blockIdxMasked_0[23]
      ? 4'h0
      : blockIdxMasked_1[23]
          ? 4'h1
          : blockIdxMasked_2[23]
              ? 4'h2
              : blockIdxMasked_3[23]
                  ? 4'h3
                  : blockIdxMasked_4[23]
                      ? 4'h4
                      : blockIdxMasked_5[23]
                          ? 4'h5
                          : blockIdxMasked_6[23]
                              ? 4'h6
                              : blockIdxMasked_7[23]
                                  ? 4'h7
                                  : blockIdxMasked_8[23]
                                      ? 4'h8
                                      : blockIdxMasked_9[23]
                                          ? 4'h9
                                          : blockIdxMasked_10[23]
                                              ? 4'hA
                                              : blockIdxMasked_11[23]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[23]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[23]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[23])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_24 =
    blockIdxMasked_0[24]
      ? 4'h0
      : blockIdxMasked_1[24]
          ? 4'h1
          : blockIdxMasked_2[24]
              ? 4'h2
              : blockIdxMasked_3[24]
                  ? 4'h3
                  : blockIdxMasked_4[24]
                      ? 4'h4
                      : blockIdxMasked_5[24]
                          ? 4'h5
                          : blockIdxMasked_6[24]
                              ? 4'h6
                              : blockIdxMasked_7[24]
                                  ? 4'h7
                                  : blockIdxMasked_8[24]
                                      ? 4'h8
                                      : blockIdxMasked_9[24]
                                          ? 4'h9
                                          : blockIdxMasked_10[24]
                                              ? 4'hA
                                              : blockIdxMasked_11[24]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[24]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[24]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[24])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_25 =
    blockIdxMasked_0[25]
      ? 4'h0
      : blockIdxMasked_1[25]
          ? 4'h1
          : blockIdxMasked_2[25]
              ? 4'h2
              : blockIdxMasked_3[25]
                  ? 4'h3
                  : blockIdxMasked_4[25]
                      ? 4'h4
                      : blockIdxMasked_5[25]
                          ? 4'h5
                          : blockIdxMasked_6[25]
                              ? 4'h6
                              : blockIdxMasked_7[25]
                                  ? 4'h7
                                  : blockIdxMasked_8[25]
                                      ? 4'h8
                                      : blockIdxMasked_9[25]
                                          ? 4'h9
                                          : blockIdxMasked_10[25]
                                              ? 4'hA
                                              : blockIdxMasked_11[25]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[25]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[25]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[25])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_26 =
    blockIdxMasked_0[26]
      ? 4'h0
      : blockIdxMasked_1[26]
          ? 4'h1
          : blockIdxMasked_2[26]
              ? 4'h2
              : blockIdxMasked_3[26]
                  ? 4'h3
                  : blockIdxMasked_4[26]
                      ? 4'h4
                      : blockIdxMasked_5[26]
                          ? 4'h5
                          : blockIdxMasked_6[26]
                              ? 4'h6
                              : blockIdxMasked_7[26]
                                  ? 4'h7
                                  : blockIdxMasked_8[26]
                                      ? 4'h8
                                      : blockIdxMasked_9[26]
                                          ? 4'h9
                                          : blockIdxMasked_10[26]
                                              ? 4'hA
                                              : blockIdxMasked_11[26]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[26]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[26]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[26])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_27 =
    blockIdxMasked_0[27]
      ? 4'h0
      : blockIdxMasked_1[27]
          ? 4'h1
          : blockIdxMasked_2[27]
              ? 4'h2
              : blockIdxMasked_3[27]
                  ? 4'h3
                  : blockIdxMasked_4[27]
                      ? 4'h4
                      : blockIdxMasked_5[27]
                          ? 4'h5
                          : blockIdxMasked_6[27]
                              ? 4'h6
                              : blockIdxMasked_7[27]
                                  ? 4'h7
                                  : blockIdxMasked_8[27]
                                      ? 4'h8
                                      : blockIdxMasked_9[27]
                                          ? 4'h9
                                          : blockIdxMasked_10[27]
                                              ? 4'hA
                                              : blockIdxMasked_11[27]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[27]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[27]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[27])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_28 =
    blockIdxMasked_0[28]
      ? 4'h0
      : blockIdxMasked_1[28]
          ? 4'h1
          : blockIdxMasked_2[28]
              ? 4'h2
              : blockIdxMasked_3[28]
                  ? 4'h3
                  : blockIdxMasked_4[28]
                      ? 4'h4
                      : blockIdxMasked_5[28]
                          ? 4'h5
                          : blockIdxMasked_6[28]
                              ? 4'h6
                              : blockIdxMasked_7[28]
                                  ? 4'h7
                                  : blockIdxMasked_8[28]
                                      ? 4'h8
                                      : blockIdxMasked_9[28]
                                          ? 4'h9
                                          : blockIdxMasked_10[28]
                                              ? 4'hA
                                              : blockIdxMasked_11[28]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[28]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[28]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[28])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_29 =
    blockIdxMasked_0[29]
      ? 4'h0
      : blockIdxMasked_1[29]
          ? 4'h1
          : blockIdxMasked_2[29]
              ? 4'h2
              : blockIdxMasked_3[29]
                  ? 4'h3
                  : blockIdxMasked_4[29]
                      ? 4'h4
                      : blockIdxMasked_5[29]
                          ? 4'h5
                          : blockIdxMasked_6[29]
                              ? 4'h6
                              : blockIdxMasked_7[29]
                                  ? 4'h7
                                  : blockIdxMasked_8[29]
                                      ? 4'h8
                                      : blockIdxMasked_9[29]
                                          ? 4'h9
                                          : blockIdxMasked_10[29]
                                              ? 4'hA
                                              : blockIdxMasked_11[29]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[29]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[29]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[29])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_30 =
    blockIdxMasked_0[30]
      ? 4'h0
      : blockIdxMasked_1[30]
          ? 4'h1
          : blockIdxMasked_2[30]
              ? 4'h2
              : blockIdxMasked_3[30]
                  ? 4'h3
                  : blockIdxMasked_4[30]
                      ? 4'h4
                      : blockIdxMasked_5[30]
                          ? 4'h5
                          : blockIdxMasked_6[30]
                              ? 4'h6
                              : blockIdxMasked_7[30]
                                  ? 4'h7
                                  : blockIdxMasked_8[30]
                                      ? 4'h8
                                      : blockIdxMasked_9[30]
                                          ? 4'h9
                                          : blockIdxMasked_10[30]
                                              ? 4'hA
                                              : blockIdxMasked_11[30]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[30]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[30]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[30])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
  assign io_perBankBlockIdx_31 =
    blockIdxMasked_0[31]
      ? 4'h0
      : blockIdxMasked_1[31]
          ? 4'h1
          : blockIdxMasked_2[31]
              ? 4'h2
              : blockIdxMasked_3[31]
                  ? 4'h3
                  : blockIdxMasked_4[31]
                      ? 4'h4
                      : blockIdxMasked_5[31]
                          ? 4'h5
                          : blockIdxMasked_6[31]
                              ? 4'h6
                              : blockIdxMasked_7[31]
                                  ? 4'h7
                                  : blockIdxMasked_8[31]
                                      ? 4'h8
                                      : blockIdxMasked_9[31]
                                          ? 4'h9
                                          : blockIdxMasked_10[31]
                                              ? 4'hA
                                              : blockIdxMasked_11[31]
                                                  ? 4'hB
                                                  : blockIdxMasked_12[31]
                                                      ? 4'hC
                                                      : blockIdxMasked_13[31]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(blockIdxMasked_14[31])};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/L1Cache/DCache/DCache.scala:925:7, :936:29, :940:58
endmodule

