E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:2254:5: remark: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^
    VITIS_LOOP_676_1: 
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:2254:5: note: FIX-IT applied suggested code changes
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:2268:5: remark: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^
    VITIS_LOOP_690_1: 
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:2268:5: note: FIX-IT applied suggested code changes
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:2282:5: remark: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^
    VITIS_LOOP_704_1: 
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:2282:5: note: FIX-IT applied suggested code changes
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:5802:7: remark: Added loop label VITIS_LOOP_1251_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^
      VITIS_LOOP_1251_1: 
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:5802:7: note: FIX-IT applied suggested code changes
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:50129:5: remark: Added loop label VITIS_LOOP_15_1:   [xilinx-label-all-loops]
    for (int i = 0; i < 32; i++) {
    ^
    VITIS_LOOP_15_1: 
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:50129:5: note: FIX-IT applied suggested code changes
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:50164:9: remark: Added loop label VITIS_LOOP_46_1:   [xilinx-label-all-loops]
        for(int j = 0; j < 25; j++) {
        ^
        VITIS_LOOP_46_1: 
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:50164:9: note: FIX-IT applied suggested code changes
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:50197:9: remark: Added loop label VITIS_LOOP_79_2:   [xilinx-label-all-loops]
        for(int j = 0; j < 640; j++) {
        ^
        VITIS_LOOP_79_2: 
E:\source\.ITA\FPGA\7.RAD\zc702_workspace\mnist_mlp_bgn\mnist_mlp_bgn\hls\.autopilot\db\top.pp.0.cpp:50197:9: note: FIX-IT applied suggested code changes
