git clone --depth 1 --no-tags https://github.com/Nitish1371/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/545276952
git clone --depth 1 --no-tags https://github.com/MiraculousTreasure/B5C1.git f:/verilog_sva_gh_scraper/data/full_repos/550655872
git clone --depth 1 --no-tags https://github.com/anaelenaBC/EL3307ProyectoIII.git f:/verilog_sva_gh_scraper/data/full_repos/553852806
git clone --depth 1 --no-tags https://github.com/dmezh/mips.git f:/verilog_sva_gh_scraper/data/full_repos/563483954
git clone --depth 1 --no-tags https://github.com/naveen0215/uvm_sequence_library.git f:/verilog_sva_gh_scraper/data/full_repos/558644049
git clone --depth 1 --no-tags https://github.com/tjthejuggler/sva-tests.git f:/verilog_sva_gh_scraper/data/full_repos/563242303
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/FPGA-implementation-of-AdEx-Neuron-model.git f:/verilog_sva_gh_scraper/data/full_repos/556128985
git clone --depth 1 --no-tags https://github.com/retar-kamuy/verilator.git f:/verilog_sva_gh_scraper/data/full_repos/551811954
git clone --depth 1 --no-tags https://github.com/weilong0512/AXI-bus-protocal.git f:/verilog_sva_gh_scraper/data/full_repos/551976074
git clone --depth 1 --no-tags https://github.com/N-Rolf/Project_2.git f:/verilog_sva_gh_scraper/data/full_repos/563535375
git clone --depth 1 --no-tags https://github.com/cliffordkchan/Reduced-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/567215092
git clone --depth 1 --no-tags https://github.com/abhishekvarma827/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/541762075
git clone --depth 1 --no-tags https://github.com/ff1211/fpga-lite.git f:/verilog_sva_gh_scraper/data/full_repos/571394769
git clone --depth 1 --no-tags https://github.com/DandyForever/PipelinedRiscV-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/557708731
git clone --depth 1 --no-tags https://github.com/KevinZhuGit/ECE253.git f:/verilog_sva_gh_scraper/data/full_repos/564910790
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/System_Verilog_L.git f:/verilog_sva_gh_scraper/data/full_repos/567654639
git clone --depth 1 --no-tags https://github.com/ulissesmaffa/game-snake.git f:/verilog_sva_gh_scraper/data/full_repos/568554324
git clone --depth 1 --no-tags https://github.com/syedmouaazfarrukh/RISCV-Single_Cycle_Processor_-R-S-U-I-.git f:/verilog_sva_gh_scraper/data/full_repos/568480188
git clone --depth 1 --no-tags https://github.com/vedadehhc/rend3r.git f:/verilog_sva_gh_scraper/data/full_repos/568254812
git clone --depth 1 --no-tags https://github.com/worstanimu/riscv_project.git f:/verilog_sva_gh_scraper/data/full_repos/568216632
git clone --depth 1 --no-tags https://github.com/ezrakang/Xilinx_FPGA_Augmented_Reality_Card.git f:/verilog_sva_gh_scraper/data/full_repos/571299956
git clone --depth 1 --no-tags https://github.com/nickhoug/6205-fp.git f:/verilog_sva_gh_scraper/data/full_repos/572726998
git clone --depth 1 --no-tags https://github.com/nmi-sc/riscv-dv.git f:/verilog_sva_gh_scraper/data/full_repos/555329718
git clone --depth 1 --no-tags https://github.com/echen352/Number-Guessing.git f:/verilog_sva_gh_scraper/data/full_repos/566554695
git clone --depth 1 --no-tags https://github.com/HazeSystem/snake-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/566428141
git clone --depth 1 --no-tags https://github.com/ECE4278/lab9.git f:/verilog_sva_gh_scraper/data/full_repos/566418563
git clone --depth 1 --no-tags https://github.com/ShahidShann/uvm_object_print.git f:/verilog_sva_gh_scraper/data/full_repos/566279796
git clone --depth 1 --no-tags https://github.com/junhwanlee2316/32bit_ArithmeticLogicUnit.git f:/verilog_sva_gh_scraper/data/full_repos/545302476
git clone --depth 1 --no-tags https://github.com/great-park/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/545555840
git clone --depth 1 --no-tags https://github.com/XuJiaWen1998/Victim-Cache-and-Combining-Branch-Predictor-on-32-bit-MIPS-processor-.git f:/verilog_sva_gh_scraper/data/full_repos/544623992
git clone --depth 1 --no-tags https://github.com/Jettypanini/ChipDesignandVerification.git f:/verilog_sva_gh_scraper/data/full_repos/544133627
git clone --depth 1 --no-tags https://github.com/tobyProctor/100daysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/550074405
git clone --depth 1 --no-tags https://github.com/ajwm8103/verilog-music.git f:/verilog_sva_gh_scraper/data/full_repos/552541220
git clone --depth 1 --no-tags https://github.com/Desrep/Proyectos_functional_verification.git f:/verilog_sva_gh_scraper/data/full_repos/552717806
git clone --depth 1 --no-tags https://github.com/aaronlio/ECE253.git f:/verilog_sva_gh_scraper/data/full_repos/541388851
git clone --depth 1 --no-tags https://github.com/VishwaRiscVPowerModeling/riscv_power_modeling.git f:/verilog_sva_gh_scraper/data/full_repos/548852760
git clone --depth 1 --no-tags https://github.com/ThrudTheBarbarian/xio.git f:/verilog_sva_gh_scraper/data/full_repos/555091216
git clone --depth 1 --no-tags https://github.com/jhladik/zybo-playground.git f:/verilog_sva_gh_scraper/data/full_repos/562667712
git clone --depth 1 --no-tags https://github.com/AkshatDhavala/SpandexCode.git f:/verilog_sva_gh_scraper/data/full_repos/562685382
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-32I-3-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/572576291
git clone --depth 1 --no-tags https://github.com/mahadevaswamy05/MIT_Code.git f:/verilog_sva_gh_scraper/data/full_repos/563492931
git clone --depth 1 --no-tags https://github.com/LeviJunior21/Lab.-Organizacao-Arquitetura-de-Computadores.git f:/verilog_sva_gh_scraper/data/full_repos/552480837
git clone --depth 1 --no-tags https://github.com/dlyixue/pipCpu.git f:/verilog_sva_gh_scraper/data/full_repos/549567558
git clone --depth 1 --no-tags https://github.com/sapross/risc_dbg_uart.git f:/verilog_sva_gh_scraper/data/full_repos/547266445
git clone --depth 1 --no-tags https://github.com/pmajtas/VDIC.git f:/verilog_sva_gh_scraper/data/full_repos/550922144
git clone --depth 1 --no-tags https://github.com/rrios19/PATTERN-VFCI.git f:/verilog_sva_gh_scraper/data/full_repos/546422530
git clone --depth 1 --no-tags https://github.com/ishraqtashdid/Automated-Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/565159119
git clone --depth 1 --no-tags https://github.com/shuny42657/6.205_lab05.git f:/verilog_sva_gh_scraper/data/full_repos/556777436
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/Synchronous-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/554046067
git clone --depth 1 --no-tags https://github.com/UlkeiSzabolcs/Large-Scale-Integrated-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/554837205
git clone --depth 1 --no-tags https://github.com/2nina2/Nonogram-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/556435155
git clone --depth 1 --no-tags https://github.com/erasskazov/axi-lite-apb-converter.git f:/verilog_sva_gh_scraper/data/full_repos/558788065
git clone --depth 1 --no-tags https://github.com/lukasibashvili/compe457.git f:/verilog_sva_gh_scraper/data/full_repos/561906383
git clone --depth 1 --no-tags https://github.com/glovermart/Design-of-Digital-Systems-2.git f:/verilog_sva_gh_scraper/data/full_repos/566950895
git clone --depth 1 --no-tags https://github.com/joeya20/ENEL592-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/568980911
git clone --depth 1 --no-tags https://github.com/asimahsan1990/cadence_system_verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/548912199
git clone --depth 1 --no-tags https://github.com/yacremann/electron_event_generator.git f:/verilog_sva_gh_scraper/data/full_repos/544916226
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/Quiz_VFCI.git f:/verilog_sva_gh_scraper/data/full_repos/550634601
git clone --depth 1 --no-tags https://github.com/bryan-kwan/enel453lab3b.git f:/verilog_sva_gh_scraper/data/full_repos/562327547
git clone --depth 1 --no-tags https://github.com/jrchakalo/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/562162619
git clone --depth 1 --no-tags https://github.com/ahnhy1324/altera.git f:/verilog_sva_gh_scraper/data/full_repos/547707635
git clone --depth 1 --no-tags https://github.com/ChenJianJun520/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/570363050
git clone --depth 1 --no-tags https://github.com/ONQLin/Segway_551.git f:/verilog_sva_gh_scraper/data/full_repos/572596445
git clone --depth 1 --no-tags https://github.com/noemiabril/AtariST_MiSTer-DE10-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/571222778
git clone --depth 1 --no-tags https://github.com/rhit-bryantlj/VerilogPongGame.git f:/verilog_sva_gh_scraper/data/full_repos/559958458
git clone --depth 1 --no-tags https://github.com/mingfeii/script.git f:/verilog_sva_gh_scraper/data/full_repos/565042973
git clone --depth 1 --no-tags https://github.com/nvchuyen/Verification_of_SPI_memory.git f:/verilog_sva_gh_scraper/data/full_repos/572804443
git clone --depth 1 --no-tags https://github.com/HipEx15/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/543747885
git clone --depth 1 --no-tags https://github.com/suti333/PipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/556282696
git clone --depth 1 --no-tags https://github.com/HongjianZz/FPGA-Projects-HJ.git f:/verilog_sva_gh_scraper/data/full_repos/559709654
git clone --depth 1 --no-tags https://github.com/LongHoGit/Memory.git f:/verilog_sva_gh_scraper/data/full_repos/560676572
git clone --depth 1 --no-tags https://github.com/LongHoGit/lsu.git f:/verilog_sva_gh_scraper/data/full_repos/560678197
git clone --depth 1 --no-tags https://github.com/architjaiswal/GPIO_IP.git f:/verilog_sva_gh_scraper/data/full_repos/546940500
git clone --depth 1 --no-tags https://github.com/faysal04/uvm_practice_v1.git f:/verilog_sva_gh_scraper/data/full_repos/551330758
git clone --depth 1 --no-tags https://github.com/liloheinrich/ConwaysGameOfLife.git f:/verilog_sva_gh_scraper/data/full_repos/545139586
git clone --depth 1 --no-tags https://github.com/ECE4278/lab4.git f:/verilog_sva_gh_scraper/data/full_repos/545424359
git clone --depth 1 --no-tags https://github.com/ShahidShann/events.git f:/verilog_sva_gh_scraper/data/full_repos/566659744
git clone --depth 1 --no-tags https://github.com/davidrm3/FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/566976232
git clone --depth 1 --no-tags https://github.com/marisolcastellanos/RISCV-5-stage-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/569335717
git clone --depth 1 --no-tags https://github.com/MANOJKUMAR-CM/RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/572161421
git clone --depth 1 --no-tags https://github.com/justinscottlee/Ruby-Geyser-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/570239513
git clone --depth 1 --no-tags https://github.com/dillionnason/ECE-275-Final.git f:/verilog_sva_gh_scraper/data/full_repos/569945415
git clone --depth 1 --no-tags https://github.com/billLeeTheScienceGuy/ECE551_RIP_RUDY.git f:/verilog_sva_gh_scraper/data/full_repos/572598880
git clone --depth 1 --no-tags https://github.com/thugiang1308/verify_qspi.git f:/verilog_sva_gh_scraper/data/full_repos/552457888
git clone --depth 1 --no-tags https://github.com/noemiabril/NES_MiSTer-SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/554791457
git clone --depth 1 --no-tags https://github.com/mvcrk/g2uvm_Sig_access.git f:/verilog_sva_gh_scraper/data/full_repos/571265337
git clone --depth 1 --no-tags https://github.com/Jordan-Mariah/final-project-CPE133.git f:/verilog_sva_gh_scraper/data/full_repos/566527450
git clone --depth 1 --no-tags https://github.com/smorsua/risc-v-isdigi.git f:/verilog_sva_gh_scraper/data/full_repos/566680287
git clone --depth 1 --no-tags https://github.com/Leticiagc/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/561454760
git clone --depth 1 --no-tags https://github.com/adinavale/cover_groups.git f:/verilog_sva_gh_scraper/data/full_repos/564069101
git clone --depth 1 --no-tags https://github.com/noemiabril/S32X_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/558392304
git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/AXI_FIFO_BFM_N.git f:/verilog_sva_gh_scraper/data/full_repos/541515860
git clone --depth 1 --no-tags https://github.com/JtmVillan/cse140-multiply.git f:/verilog_sva_gh_scraper/data/full_repos/541279666
git clone --depth 1 --no-tags https://github.com/JtmVillan/cse140-encryption.git f:/verilog_sva_gh_scraper/data/full_repos/541279275
git clone --depth 1 --no-tags https://github.com/JtmVillan/cse140-alarm.git f:/verilog_sva_gh_scraper/data/full_repos/541278753
git clone --depth 1 --no-tags https://github.com/gnodipac886/Hardware-Project-Template.git f:/verilog_sva_gh_scraper/data/full_repos/562707335
git clone --depth 1 --no-tags https://github.com/hrishit007/memoryproject.git f:/verilog_sva_gh_scraper/data/full_repos/562172588
git clone --depth 1 --no-tags https://github.com/jstalex/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/560857697
git clone --depth 1 --no-tags https://github.com/ziqiangt/systemverilog-design_patterns.git f:/verilog_sva_gh_scraper/data/full_repos/560882848
git clone --depth 1 --no-tags https://github.com/smckee99/CPE426.git f:/verilog_sva_gh_scraper/data/full_repos/560600412
