-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GACTX_bank3 is
generic (
    C_M_AXI_M00_AXI_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_M00_AXI_ID_WIDTH : INTEGER := 1;
    C_M_AXI_M00_AXI_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M00_AXI_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_M00_AXI_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M00_AXI_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M00_AXI_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M00_AXI_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M01_AXI_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_M01_AXI_ID_WIDTH : INTEGER := 1;
    C_M_AXI_M01_AXI_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M01_AXI_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_M01_AXI_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M01_AXI_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M01_AXI_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_M01_AXI_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_M00_AXI_USER_VALUE : INTEGER := 0;
    C_M_AXI_M00_AXI_PROT_VALUE : INTEGER := 0;
    C_M_AXI_M00_AXI_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_M01_AXI_USER_VALUE : INTEGER := 0;
    C_M_AXI_M01_AXI_PROT_VALUE : INTEGER := 0;
    C_M_AXI_M01_AXI_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_m00_axi_AWVALID : OUT STD_LOGIC;
    m_axi_m00_axi_AWREADY : IN STD_LOGIC;
    m_axi_m00_axi_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_ADDR_WIDTH-1 downto 0);
    m_axi_m00_axi_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_ID_WIDTH-1 downto 0);
    m_axi_m00_axi_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_m00_axi_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_m00_axi_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m00_axi_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m00_axi_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m00_axi_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_m00_axi_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m00_axi_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m00_axi_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_AWUSER_WIDTH-1 downto 0);
    m_axi_m00_axi_WVALID : OUT STD_LOGIC;
    m_axi_m00_axi_WREADY : IN STD_LOGIC;
    m_axi_m00_axi_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_DATA_WIDTH-1 downto 0);
    m_axi_m00_axi_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_DATA_WIDTH/8-1 downto 0);
    m_axi_m00_axi_WLAST : OUT STD_LOGIC;
    m_axi_m00_axi_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_ID_WIDTH-1 downto 0);
    m_axi_m00_axi_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_WUSER_WIDTH-1 downto 0);
    m_axi_m00_axi_ARVALID : OUT STD_LOGIC;
    m_axi_m00_axi_ARREADY : IN STD_LOGIC;
    m_axi_m00_axi_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_ADDR_WIDTH-1 downto 0);
    m_axi_m00_axi_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_ID_WIDTH-1 downto 0);
    m_axi_m00_axi_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_m00_axi_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_m00_axi_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m00_axi_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m00_axi_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m00_axi_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_m00_axi_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m00_axi_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m00_axi_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_ARUSER_WIDTH-1 downto 0);
    m_axi_m00_axi_RVALID : IN STD_LOGIC;
    m_axi_m00_axi_RREADY : OUT STD_LOGIC;
    m_axi_m00_axi_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_DATA_WIDTH-1 downto 0);
    m_axi_m00_axi_RLAST : IN STD_LOGIC;
    m_axi_m00_axi_RID : IN STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_ID_WIDTH-1 downto 0);
    m_axi_m00_axi_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_RUSER_WIDTH-1 downto 0);
    m_axi_m00_axi_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m00_axi_BVALID : IN STD_LOGIC;
    m_axi_m00_axi_BREADY : OUT STD_LOGIC;
    m_axi_m00_axi_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m00_axi_BID : IN STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_ID_WIDTH-1 downto 0);
    m_axi_m00_axi_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_M00_AXI_BUSER_WIDTH-1 downto 0);
    m_axi_m01_axi_AWVALID : OUT STD_LOGIC;
    m_axi_m01_axi_AWREADY : IN STD_LOGIC;
    m_axi_m01_axi_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_ADDR_WIDTH-1 downto 0);
    m_axi_m01_axi_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_ID_WIDTH-1 downto 0);
    m_axi_m01_axi_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_m01_axi_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_m01_axi_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m01_axi_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m01_axi_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m01_axi_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_m01_axi_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m01_axi_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m01_axi_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_AWUSER_WIDTH-1 downto 0);
    m_axi_m01_axi_WVALID : OUT STD_LOGIC;
    m_axi_m01_axi_WREADY : IN STD_LOGIC;
    m_axi_m01_axi_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_DATA_WIDTH-1 downto 0);
    m_axi_m01_axi_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_DATA_WIDTH/8-1 downto 0);
    m_axi_m01_axi_WLAST : OUT STD_LOGIC;
    m_axi_m01_axi_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_ID_WIDTH-1 downto 0);
    m_axi_m01_axi_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_WUSER_WIDTH-1 downto 0);
    m_axi_m01_axi_ARVALID : OUT STD_LOGIC;
    m_axi_m01_axi_ARREADY : IN STD_LOGIC;
    m_axi_m01_axi_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_ADDR_WIDTH-1 downto 0);
    m_axi_m01_axi_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_ID_WIDTH-1 downto 0);
    m_axi_m01_axi_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_m01_axi_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_m01_axi_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m01_axi_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m01_axi_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m01_axi_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_m01_axi_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m01_axi_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_m01_axi_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_ARUSER_WIDTH-1 downto 0);
    m_axi_m01_axi_RVALID : IN STD_LOGIC;
    m_axi_m01_axi_RREADY : OUT STD_LOGIC;
    m_axi_m01_axi_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_DATA_WIDTH-1 downto 0);
    m_axi_m01_axi_RLAST : IN STD_LOGIC;
    m_axi_m01_axi_RID : IN STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_ID_WIDTH-1 downto 0);
    m_axi_m01_axi_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_RUSER_WIDTH-1 downto 0);
    m_axi_m01_axi_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m01_axi_BVALID : IN STD_LOGIC;
    m_axi_m01_axi_BREADY : OUT STD_LOGIC;
    m_axi_m01_axi_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_m01_axi_BID : IN STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_ID_WIDTH-1 downto 0);
    m_axi_m01_axi_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_M01_AXI_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of GACTX_bank3 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "GACTX_bank3,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=24609,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=2593,HLS_SYN_LUT=3781,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";

attribute shreg_extract : string;
    signal ap_rst_reg_2 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_2 : signal is "no";
    signal ap_rst_reg_1 : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_reg_1 : signal is "no";
    signal ap_rst_n_inv : STD_LOGIC := '1';
attribute shreg_extract of ap_rst_n_inv : signal is "no";
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal sub_AA : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_AC : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_AG : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_AT : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_CC : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_CG : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_CT : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_GG : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_GT : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_TT : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_N : STD_LOGIC_VECTOR (31 downto 0);
    signal gap_open : STD_LOGIC_VECTOR (31 downto 0);
    signal gap_extend : STD_LOGIC_VECTOR (31 downto 0);
    signal y_drop : STD_LOGIC_VECTOR (31 downto 0);
    signal align_fields : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_len : STD_LOGIC_VECTOR (31 downto 0);
    signal query_len : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_offset : STD_LOGIC_VECTOR (63 downto 0);
    signal query_offset : STD_LOGIC_VECTOR (63 downto 0);
    signal ref_seq : STD_LOGIC_VECTOR (63 downto 0);
    signal query_seq : STD_LOGIC_VECTOR (63 downto 0);
    signal tile_output : STD_LOGIC_VECTOR (63 downto 0);
    signal tb_output : STD_LOGIC_VECTOR (63 downto 0);
    signal m00_axi_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal m00_axi_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln94_reg_536 : STD_LOGIC_VECTOR (0 downto 0);
    signal m00_axi_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal m00_axi_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal m00_axi_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal icmp_ln102_reg_569 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_569_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal m01_axi_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal m01_axi_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal icmp_ln115_reg_588 : STD_LOGIC_VECTOR (0 downto 0);
    signal m01_axi_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal m01_axi_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp5_iter2 : STD_LOGIC := '0';
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal icmp_ln123_reg_621 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln123_reg_621_pp5_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal m01_axi_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal m00_axi_AWVALID : STD_LOGIC;
    signal m00_axi_AWREADY : STD_LOGIC;
    signal m00_axi_WVALID : STD_LOGIC;
    signal m00_axi_WREADY : STD_LOGIC;
    signal m00_axi_ARVALID : STD_LOGIC;
    signal m00_axi_ARREADY : STD_LOGIC;
    signal m00_axi_RVALID : STD_LOGIC;
    signal m00_axi_RREADY : STD_LOGIC;
    signal m00_axi_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal m00_axi_RLAST : STD_LOGIC;
    signal m00_axi_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal m00_axi_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal m00_axi_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal m00_axi_BVALID : STD_LOGIC;
    signal m00_axi_BREADY : STD_LOGIC;
    signal m00_axi_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal m00_axi_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal m00_axi_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal m01_axi_AWVALID : STD_LOGIC;
    signal m01_axi_AWREADY : STD_LOGIC;
    signal m01_axi_WVALID : STD_LOGIC;
    signal m01_axi_WREADY : STD_LOGIC;
    signal m01_axi_ARVALID : STD_LOGIC;
    signal m01_axi_ARREADY : STD_LOGIC;
    signal m01_axi_RVALID : STD_LOGIC;
    signal m01_axi_RREADY : STD_LOGIC;
    signal m01_axi_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal m01_axi_RLAST : STD_LOGIC;
    signal m01_axi_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal m01_axi_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal m01_axi_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal m01_axi_BVALID : STD_LOGIC;
    signal m01_axi_BREADY : STD_LOGIC;
    signal m01_axi_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal m01_axi_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal m01_axi_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln94_reg_298 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_ln94_reg_298_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_0_reg_310 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_ln102_reg_321 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_ln115_reg_332 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_ln115_reg_332_pp3_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state26_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state27_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state28_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal i1_0_reg_344 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_ln123_reg_355 : STD_LOGIC_VECTOR (12 downto 0);
    signal m01_axi_addr_reg_522 : STD_LOGIC_VECTOR (63 downto 0);
    signal m00_axi_addr_reg_529 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln94_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_reg_536_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln94_fu_412_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln94_reg_540 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal m00_axi_addr_read_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln97_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_reg_550 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state13_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal i_fu_429_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal zext_ln98_fu_435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_reg_559 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln102_fu_447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state16_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state18_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state18_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal add_ln102_fu_453_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal m00_axi_output_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m00_axi_output_buffer_load_reg_583 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal icmp_ln115_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_588_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln115_fu_470_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln115_reg_592 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal m01_axi_addr_read_reg_597 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln118_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_reg_602 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state30_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state31_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal i_1_fu_487_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal zext_ln119_fu_493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln119_reg_611 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln123_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_block_state33_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state34_pp5_stage0_iter1 : BOOLEAN;
    signal ap_block_state35_pp5_stage0_iter2 : BOOLEAN;
    signal ap_block_state35_io : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal add_ln123_fu_511_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal m01_axi_output_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m01_axi_output_buffer_load_reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state13 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state16 : STD_LOGIC;
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state26 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state30 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_condition_pp5_exit_iter0_state33 : STD_LOGIC;
    signal m00_axi_input_buffer_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal m00_axi_input_buffer_ce0 : STD_LOGIC;
    signal m00_axi_input_buffer_we0 : STD_LOGIC;
    signal m00_axi_input_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m00_axi_output_buffer_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal m00_axi_output_buffer_ce0 : STD_LOGIC;
    signal m00_axi_output_buffer_we0 : STD_LOGIC;
    signal m00_axi_output_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m01_axi_input_buffer_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal m01_axi_input_buffer_ce0 : STD_LOGIC;
    signal m01_axi_input_buffer_we0 : STD_LOGIC;
    signal m01_axi_input_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal m01_axi_output_buffer_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal m01_axi_output_buffer_ce0 : STD_LOGIC;
    signal m01_axi_output_buffer_we0 : STD_LOGIC;
    signal m01_axi_output_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln94_phi_fu_302_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_phi_ln115_phi_fu_336_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln94_fu_418_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal zext_ln102_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln115_fu_476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal zext_ln123_fu_517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_6_fu_396_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal ap_block_pp5_stage0_01001 : BOOLEAN;
    signal tile_output5_fu_366_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ref_seq1_fu_386_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;

    component GACTX_bank3_m00_axi_input_buffer IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GACTX_bank3_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        sub_AA : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_AC : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_AG : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_AT : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_CC : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_CG : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_CT : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_GG : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_GT : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_TT : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub_N : OUT STD_LOGIC_VECTOR (31 downto 0);
        gap_open : OUT STD_LOGIC_VECTOR (31 downto 0);
        gap_extend : OUT STD_LOGIC_VECTOR (31 downto 0);
        y_drop : OUT STD_LOGIC_VECTOR (31 downto 0);
        align_fields : OUT STD_LOGIC_VECTOR (31 downto 0);
        ref_len : OUT STD_LOGIC_VECTOR (31 downto 0);
        query_len : OUT STD_LOGIC_VECTOR (31 downto 0);
        ref_offset : OUT STD_LOGIC_VECTOR (63 downto 0);
        query_offset : OUT STD_LOGIC_VECTOR (63 downto 0);
        ref_seq : OUT STD_LOGIC_VECTOR (63 downto 0);
        query_seq : OUT STD_LOGIC_VECTOR (63 downto 0);
        tile_output : OUT STD_LOGIC_VECTOR (63 downto 0);
        tb_output : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component GACTX_bank3_m00_axi_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component GACTX_bank3_m01_axi_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    GACTX_bank3_control_s_axi_U : component GACTX_bank3_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        sub_AA => sub_AA,
        sub_AC => sub_AC,
        sub_AG => sub_AG,
        sub_AT => sub_AT,
        sub_CC => sub_CC,
        sub_CG => sub_CG,
        sub_CT => sub_CT,
        sub_GG => sub_GG,
        sub_GT => sub_GT,
        sub_TT => sub_TT,
        sub_N => sub_N,
        gap_open => gap_open,
        gap_extend => gap_extend,
        y_drop => y_drop,
        align_fields => align_fields,
        ref_len => ref_len,
        query_len => query_len,
        ref_offset => ref_offset,
        query_offset => query_offset,
        ref_seq => ref_seq,
        query_seq => query_seq,
        tile_output => tile_output,
        tb_output => tb_output);

    GACTX_bank3_m00_axi_m_axi_U : component GACTX_bank3_m00_axi_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_M00_AXI_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_M00_AXI_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_M00_AXI_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_M00_AXI_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_M00_AXI_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_M00_AXI_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_M00_AXI_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_M00_AXI_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_M00_AXI_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_M00_AXI_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_M00_AXI_CACHE_VALUE)
    port map (
        AWVALID => m_axi_m00_axi_AWVALID,
        AWREADY => m_axi_m00_axi_AWREADY,
        AWADDR => m_axi_m00_axi_AWADDR,
        AWID => m_axi_m00_axi_AWID,
        AWLEN => m_axi_m00_axi_AWLEN,
        AWSIZE => m_axi_m00_axi_AWSIZE,
        AWBURST => m_axi_m00_axi_AWBURST,
        AWLOCK => m_axi_m00_axi_AWLOCK,
        AWCACHE => m_axi_m00_axi_AWCACHE,
        AWPROT => m_axi_m00_axi_AWPROT,
        AWQOS => m_axi_m00_axi_AWQOS,
        AWREGION => m_axi_m00_axi_AWREGION,
        AWUSER => m_axi_m00_axi_AWUSER,
        WVALID => m_axi_m00_axi_WVALID,
        WREADY => m_axi_m00_axi_WREADY,
        WDATA => m_axi_m00_axi_WDATA,
        WSTRB => m_axi_m00_axi_WSTRB,
        WLAST => m_axi_m00_axi_WLAST,
        WID => m_axi_m00_axi_WID,
        WUSER => m_axi_m00_axi_WUSER,
        ARVALID => m_axi_m00_axi_ARVALID,
        ARREADY => m_axi_m00_axi_ARREADY,
        ARADDR => m_axi_m00_axi_ARADDR,
        ARID => m_axi_m00_axi_ARID,
        ARLEN => m_axi_m00_axi_ARLEN,
        ARSIZE => m_axi_m00_axi_ARSIZE,
        ARBURST => m_axi_m00_axi_ARBURST,
        ARLOCK => m_axi_m00_axi_ARLOCK,
        ARCACHE => m_axi_m00_axi_ARCACHE,
        ARPROT => m_axi_m00_axi_ARPROT,
        ARQOS => m_axi_m00_axi_ARQOS,
        ARREGION => m_axi_m00_axi_ARREGION,
        ARUSER => m_axi_m00_axi_ARUSER,
        RVALID => m_axi_m00_axi_RVALID,
        RREADY => m_axi_m00_axi_RREADY,
        RDATA => m_axi_m00_axi_RDATA,
        RLAST => m_axi_m00_axi_RLAST,
        RID => m_axi_m00_axi_RID,
        RUSER => m_axi_m00_axi_RUSER,
        RRESP => m_axi_m00_axi_RRESP,
        BVALID => m_axi_m00_axi_BVALID,
        BREADY => m_axi_m00_axi_BREADY,
        BRESP => m_axi_m00_axi_BRESP,
        BID => m_axi_m00_axi_BID,
        BUSER => m_axi_m00_axi_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => m00_axi_ARVALID,
        I_ARREADY => m00_axi_ARREADY,
        I_ARADDR => m00_axi_addr_reg_529,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1000,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => m00_axi_RVALID,
        I_RREADY => m00_axi_RREADY,
        I_RDATA => m00_axi_RDATA,
        I_RID => m00_axi_RID,
        I_RUSER => m00_axi_RUSER,
        I_RRESP => m00_axi_RRESP,
        I_RLAST => m00_axi_RLAST,
        I_AWVALID => m00_axi_AWVALID,
        I_AWREADY => m00_axi_AWREADY,
        I_AWADDR => m00_axi_addr_reg_529,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1000,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => m00_axi_WVALID,
        I_WREADY => m00_axi_WREADY,
        I_WDATA => m00_axi_output_buffer_load_reg_583,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => m00_axi_BVALID,
        I_BREADY => m00_axi_BREADY,
        I_BRESP => m00_axi_BRESP,
        I_BID => m00_axi_BID,
        I_BUSER => m00_axi_BUSER);

    GACTX_bank3_m01_axi_m_axi_U : component GACTX_bank3_m01_axi_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_M01_AXI_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_M01_AXI_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_M01_AXI_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_M01_AXI_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_M01_AXI_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_M01_AXI_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_M01_AXI_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_M01_AXI_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_M01_AXI_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_M01_AXI_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_M01_AXI_CACHE_VALUE)
    port map (
        AWVALID => m_axi_m01_axi_AWVALID,
        AWREADY => m_axi_m01_axi_AWREADY,
        AWADDR => m_axi_m01_axi_AWADDR,
        AWID => m_axi_m01_axi_AWID,
        AWLEN => m_axi_m01_axi_AWLEN,
        AWSIZE => m_axi_m01_axi_AWSIZE,
        AWBURST => m_axi_m01_axi_AWBURST,
        AWLOCK => m_axi_m01_axi_AWLOCK,
        AWCACHE => m_axi_m01_axi_AWCACHE,
        AWPROT => m_axi_m01_axi_AWPROT,
        AWQOS => m_axi_m01_axi_AWQOS,
        AWREGION => m_axi_m01_axi_AWREGION,
        AWUSER => m_axi_m01_axi_AWUSER,
        WVALID => m_axi_m01_axi_WVALID,
        WREADY => m_axi_m01_axi_WREADY,
        WDATA => m_axi_m01_axi_WDATA,
        WSTRB => m_axi_m01_axi_WSTRB,
        WLAST => m_axi_m01_axi_WLAST,
        WID => m_axi_m01_axi_WID,
        WUSER => m_axi_m01_axi_WUSER,
        ARVALID => m_axi_m01_axi_ARVALID,
        ARREADY => m_axi_m01_axi_ARREADY,
        ARADDR => m_axi_m01_axi_ARADDR,
        ARID => m_axi_m01_axi_ARID,
        ARLEN => m_axi_m01_axi_ARLEN,
        ARSIZE => m_axi_m01_axi_ARSIZE,
        ARBURST => m_axi_m01_axi_ARBURST,
        ARLOCK => m_axi_m01_axi_ARLOCK,
        ARCACHE => m_axi_m01_axi_ARCACHE,
        ARPROT => m_axi_m01_axi_ARPROT,
        ARQOS => m_axi_m01_axi_ARQOS,
        ARREGION => m_axi_m01_axi_ARREGION,
        ARUSER => m_axi_m01_axi_ARUSER,
        RVALID => m_axi_m01_axi_RVALID,
        RREADY => m_axi_m01_axi_RREADY,
        RDATA => m_axi_m01_axi_RDATA,
        RLAST => m_axi_m01_axi_RLAST,
        RID => m_axi_m01_axi_RID,
        RUSER => m_axi_m01_axi_RUSER,
        RRESP => m_axi_m01_axi_RRESP,
        BVALID => m_axi_m01_axi_BVALID,
        BREADY => m_axi_m01_axi_BREADY,
        BRESP => m_axi_m01_axi_BRESP,
        BID => m_axi_m01_axi_BID,
        BUSER => m_axi_m01_axi_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => m01_axi_ARVALID,
        I_ARREADY => m01_axi_ARREADY,
        I_ARADDR => m01_axi_addr_reg_522,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1000,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => m01_axi_RVALID,
        I_RREADY => m01_axi_RREADY,
        I_RDATA => m01_axi_RDATA,
        I_RID => m01_axi_RID,
        I_RUSER => m01_axi_RUSER,
        I_RRESP => m01_axi_RRESP,
        I_RLAST => m01_axi_RLAST,
        I_AWVALID => m01_axi_AWVALID,
        I_AWREADY => m01_axi_AWREADY,
        I_AWADDR => m01_axi_addr_reg_522,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1000,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => m01_axi_WVALID,
        I_WREADY => m01_axi_WREADY,
        I_WDATA => m01_axi_output_buffer_load_reg_635,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => m01_axi_BVALID,
        I_BREADY => m01_axi_BREADY,
        I_BRESP => m01_axi_BRESP,
        I_BID => m01_axi_BID,
        I_BUSER => m01_axi_BUSER);

    m00_axi_input_buffer_U : component GACTX_bank3_m00_axi_input_buffer
    generic map (
        DataWidth => 32,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => m00_axi_input_buffer_address0,
        ce0 => m00_axi_input_buffer_ce0,
        we0 => m00_axi_input_buffer_we0,
        d0 => m00_axi_addr_read_reg_545,
        q0 => m00_axi_input_buffer_q0);

    m00_axi_output_buffer_U : component GACTX_bank3_m00_axi_input_buffer
    generic map (
        DataWidth => 32,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => m00_axi_output_buffer_address0,
        ce0 => m00_axi_output_buffer_ce0,
        we0 => m00_axi_output_buffer_we0,
        d0 => m00_axi_output_buffer_d0,
        q0 => m00_axi_output_buffer_q0);

    m01_axi_input_buffer_U : component GACTX_bank3_m00_axi_input_buffer
    generic map (
        DataWidth => 32,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => m01_axi_input_buffer_address0,
        ce0 => m01_axi_input_buffer_ce0,
        we0 => m01_axi_input_buffer_we0,
        d0 => m01_axi_addr_read_reg_597,
        q0 => m01_axi_input_buffer_q0);

    m01_axi_output_buffer_U : component GACTX_bank3_m00_axi_input_buffer
    generic map (
        DataWidth => 32,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => m01_axi_output_buffer_address0,
        ce0 => m01_axi_output_buffer_ce0,
        we0 => m01_axi_output_buffer_we0,
        d0 => m01_axi_output_buffer_d0,
        q0 => m01_axi_output_buffer_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state9);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state13) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state13))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state13);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state16) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((m00_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state16)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state16);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif (((m00_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state26) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state26)) then 
                        ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state26);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state30))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state30);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state33) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif (((m01_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp5_exit_iter0_state33)) then 
                        ap_enable_reg_pp5_iter1 <= (ap_const_logic_1 xor ap_condition_pp5_exit_iter0_state33);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp5_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
                elsif (((m01_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    ap_enable_reg_pp5_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_n_inv <= ap_rst_reg_1;
        end if;
    end process;

    ap_rst_reg_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_rst_reg_1 <= ap_rst_reg_2;
        end if;
    end process;

    ap_rst_reg_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_reg_2 <= not(ap_rst_n);
        end if;
    end process;

    i1_0_reg_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                i1_0_reg_344 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln118_fu_481_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                i1_0_reg_344 <= i_1_fu_487_p2;
            end if; 
        end if;
    end process;

    i_0_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                i_0_reg_310 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln97_fu_423_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                i_0_reg_310 <= i_fu_429_p2;
            end if; 
        end if;
    end process;

    phi_ln102_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m00_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                phi_ln102_reg_321 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln102_fu_447_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                phi_ln102_reg_321 <= add_ln102_fu_453_p2;
            end if; 
        end if;
    end process;

    phi_ln115_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                phi_ln115_reg_332 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln115_reg_588 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                phi_ln115_reg_332 <= add_ln115_reg_592;
            end if; 
        end if;
    end process;

    phi_ln123_reg_355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m01_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                phi_ln123_reg_355 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln123_fu_505_p2 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                phi_ln123_reg_355 <= add_ln123_fu_511_p2;
            end if; 
        end if;
    end process;

    phi_ln94_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln94_reg_536 = ap_const_lv1_0))) then 
                phi_ln94_reg_298 <= add_ln94_reg_540;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                phi_ln94_reg_298 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                add_ln115_reg_592 <= add_ln115_fu_470_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln94_reg_540 <= add_ln94_fu_412_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln102_reg_569 <= icmp_ln102_fu_447_p2;
                icmp_ln102_reg_569_pp2_iter1_reg <= icmp_ln102_reg_569;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln115_reg_588 <= icmp_ln115_fu_464_p2;
                icmp_ln115_reg_588_pp3_iter1_reg <= icmp_ln115_reg_588;
                phi_ln115_reg_332_pp3_iter1_reg <= phi_ln115_reg_332;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln118_reg_602 <= icmp_ln118_fu_481_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                icmp_ln123_reg_621 <= icmp_ln123_fu_505_p2;
                icmp_ln123_reg_621_pp5_iter1_reg <= icmp_ln123_reg_621;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln94_reg_536 <= icmp_ln94_fu_406_p2;
                icmp_ln94_reg_536_pp0_iter1_reg <= icmp_ln94_reg_536;
                phi_ln94_reg_298_pp0_iter1_reg <= phi_ln94_reg_298;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln97_reg_550 <= icmp_ln97_fu_423_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln94_reg_536 = ap_const_lv1_0))) then
                m00_axi_addr_read_reg_545 <= m00_axi_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    m00_axi_addr_reg_529(61 downto 0) <= empty_6_fu_396_p1(61 downto 0);
                    m01_axi_addr_reg_522(61 downto 0) <= empty_fu_376_p1(61 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln102_reg_569 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                m00_axi_output_buffer_load_reg_583 <= m00_axi_output_buffer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln115_reg_588 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                m01_axi_addr_read_reg_597 <= m01_axi_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln123_reg_621 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                m01_axi_output_buffer_load_reg_635 <= m01_axi_output_buffer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln118_fu_481_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    zext_ln119_reg_611(12 downto 0) <= zext_ln119_fu_493_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln97_fu_423_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                    zext_ln98_reg_559(12 downto 0) <= zext_ln98_fu_435_p1(12 downto 0);
            end if;
        end if;
    end process;
    m01_axi_addr_reg_522(63 downto 62) <= "00";
    m00_axi_addr_reg_529(63 downto 62) <= "00";
    zext_ln98_reg_559(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    zext_ln119_reg_611(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, ap_CS_fsm_state15, ap_CS_fsm_state24, ap_enable_reg_pp2_iter2, ap_CS_fsm_state19, ap_enable_reg_pp3_iter1, ap_CS_fsm_state32, ap_enable_reg_pp5_iter2, ap_CS_fsm_state40, m00_axi_AWREADY, m00_axi_ARREADY, m00_axi_BVALID, m01_axi_AWREADY, m01_axi_ARREADY, m01_axi_BVALID, icmp_ln94_fu_406_p2, ap_enable_reg_pp0_iter0, icmp_ln97_fu_423_p2, ap_enable_reg_pp1_iter0, icmp_ln102_fu_447_p2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, icmp_ln115_fu_464_p2, ap_enable_reg_pp3_iter0, icmp_ln118_fu_481_p2, ap_enable_reg_pp4_iter0, icmp_ln123_fu_505_p2, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter2, ap_block_pp4_stage0_subdone, ap_block_pp5_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((m00_axi_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln94_fu_406_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln94_fu_406_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln97_fu_423_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln97_fu_423_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                if (((m00_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (icmp_ln102_fu_447_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (icmp_ln102_fu_447_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                if (((m01_axi_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((m00_axi_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln115_fu_464_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln115_fu_464_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln118_fu_481_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln118_fu_481_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state32 => 
                if (((m01_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_pp5_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (icmp_ln123_fu_505_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (icmp_ln123_fu_505_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((m01_axi_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln102_fu_453_p2 <= std_logic_vector(unsigned(phi_ln102_reg_321) + unsigned(ap_const_lv13_1));
    add_ln115_fu_470_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_ln115_phi_fu_336_p4) + unsigned(ap_const_lv13_1));
    add_ln123_fu_511_p2 <= std_logic_vector(unsigned(phi_ln123_reg_355) + unsigned(ap_const_lv13_1));
    add_ln94_fu_412_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_ln94_phi_fu_302_p4) + unsigned(ap_const_lv13_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(20);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(22);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(24);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state15 <= ap_CS_fsm(11);
    ap_CS_fsm_state19 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state24 <= ap_CS_fsm(18);
    ap_CS_fsm_state25 <= ap_CS_fsm(19);
    ap_CS_fsm_state29 <= ap_CS_fsm(21);
    ap_CS_fsm_state32 <= ap_CS_fsm(23);
    ap_CS_fsm_state40 <= ap_CS_fsm(29);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln94_reg_536, m00_axi_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m00_axi_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_536 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln94_reg_536, m00_axi_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m00_axi_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln94_reg_536 = ap_const_lv1_0));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter2, ap_block_state18_io)
    begin
                ap_block_pp2_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state18_io) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter2, ap_block_state18_io)
    begin
                ap_block_pp2_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state18_io) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_11001_assign_proc : process(ap_enable_reg_pp3_iter1, icmp_ln115_reg_588, m01_axi_RVALID)
    begin
                ap_block_pp3_stage0_11001 <= ((m01_axi_RVALID = ap_const_logic_0) and (icmp_ln115_reg_588 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(ap_enable_reg_pp3_iter1, icmp_ln115_reg_588, m01_axi_RVALID)
    begin
                ap_block_pp3_stage0_subdone <= ((m01_axi_RVALID = ap_const_logic_0) and (icmp_ln115_reg_588 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp5_stage0_11001_assign_proc : process(ap_enable_reg_pp5_iter2, ap_block_state35_io)
    begin
                ap_block_pp5_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state35_io) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp5_stage0_subdone_assign_proc : process(ap_enable_reg_pp5_iter2, ap_block_state35_io)
    begin
                ap_block_pp5_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state35_io) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage0_iter1_assign_proc : process(icmp_ln94_reg_536, m00_axi_RVALID)
    begin
                ap_block_state10_pp0_stage0_iter1 <= ((m00_axi_RVALID = ap_const_logic_0) and (icmp_ln94_reg_536 = ap_const_lv1_0));
    end process;

        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state18_io_assign_proc : process(icmp_ln102_reg_569_pp2_iter1_reg, m00_axi_WREADY)
    begin
                ap_block_state18_io <= ((m00_axi_WREADY = ap_const_logic_0) and (icmp_ln102_reg_569_pp2_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state18_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state27_pp3_stage0_iter1_assign_proc : process(icmp_ln115_reg_588, m01_axi_RVALID)
    begin
                ap_block_state27_pp3_stage0_iter1 <= ((m01_axi_RVALID = ap_const_logic_0) and (icmp_ln115_reg_588 = ap_const_lv1_0));
    end process;

        ap_block_state28_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state35_io_assign_proc : process(icmp_ln123_reg_621_pp5_iter1_reg, m01_axi_WREADY)
    begin
                ap_block_state35_io <= ((m01_axi_WREADY = ap_const_logic_0) and (icmp_ln123_reg_621_pp5_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state35_pp5_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state9_assign_proc : process(icmp_ln94_fu_406_p2)
    begin
        if ((icmp_ln94_fu_406_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state13_assign_proc : process(icmp_ln97_fu_423_p2)
    begin
        if ((icmp_ln97_fu_423_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state16_assign_proc : process(icmp_ln102_fu_447_p2)
    begin
        if ((icmp_ln102_fu_447_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state16 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state26_assign_proc : process(icmp_ln115_fu_464_p2)
    begin
        if ((icmp_ln115_fu_464_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state26 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state30_assign_proc : process(icmp_ln118_fu_481_p2)
    begin
        if ((icmp_ln118_fu_481_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state30 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state30 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp5_exit_iter0_state33_assign_proc : process(icmp_ln123_fu_505_p2)
    begin
        if ((icmp_ln123_fu_505_p2 = ap_const_lv1_1)) then 
            ap_condition_pp5_exit_iter0_state33 <= ap_const_logic_1;
        else 
            ap_condition_pp5_exit_iter0_state33 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state40, m01_axi_BVALID)
    begin
        if (((m01_axi_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter2, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_phi_ln115_phi_fu_336_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln115_reg_588, phi_ln115_reg_332, add_ln115_reg_592)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln115_reg_588 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_phi_ln115_phi_fu_336_p4 <= add_ln115_reg_592;
        else 
            ap_phi_mux_phi_ln115_phi_fu_336_p4 <= phi_ln115_reg_332;
        end if; 
    end process;


    ap_phi_mux_phi_ln94_phi_fu_302_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln94_reg_536, phi_ln94_reg_298, add_ln94_reg_540)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln94_reg_536 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_phi_ln94_phi_fu_302_p4 <= add_ln94_reg_540;
        else 
            ap_phi_mux_phi_ln94_phi_fu_302_p4 <= phi_ln94_reg_298;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state40, m01_axi_BVALID)
    begin
        if (((m01_axi_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_6_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ref_seq1_fu_386_p4),64));
    empty_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tile_output5_fu_366_p4),64));
    i_1_fu_487_p2 <= std_logic_vector(unsigned(i1_0_reg_344) + unsigned(ap_const_lv13_1));
    i_fu_429_p2 <= std_logic_vector(unsigned(i_0_reg_310) + unsigned(ap_const_lv13_1));
    icmp_ln102_fu_447_p2 <= "1" when (phi_ln102_reg_321 = ap_const_lv13_1000) else "0";
    icmp_ln115_fu_464_p2 <= "1" when (ap_phi_mux_phi_ln115_phi_fu_336_p4 = ap_const_lv13_1000) else "0";
    icmp_ln118_fu_481_p2 <= "1" when (i1_0_reg_344 = ap_const_lv13_1000) else "0";
    icmp_ln123_fu_505_p2 <= "1" when (phi_ln123_reg_355 = ap_const_lv13_1000) else "0";
    icmp_ln94_fu_406_p2 <= "1" when (ap_phi_mux_phi_ln94_phi_fu_302_p4 = ap_const_lv13_1000) else "0";
    icmp_ln97_fu_423_p2 <= "1" when (i_0_reg_310 = ap_const_lv13_1000) else "0";

    m00_axi_ARVALID_assign_proc : process(ap_CS_fsm_state2, m00_axi_ARREADY)
    begin
        if (((m00_axi_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m00_axi_ARVALID <= ap_const_logic_1;
        else 
            m00_axi_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    m00_axi_AWVALID_assign_proc : process(ap_CS_fsm_state15, m00_axi_AWREADY)
    begin
        if (((m00_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m00_axi_AWVALID <= ap_const_logic_1;
        else 
            m00_axi_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m00_axi_BREADY_assign_proc : process(ap_CS_fsm_state24, m00_axi_BVALID)
    begin
        if (((m00_axi_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            m00_axi_BREADY <= ap_const_logic_1;
        else 
            m00_axi_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m00_axi_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln94_reg_536, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln94_reg_536 = ap_const_lv1_0))) then 
            m00_axi_RREADY <= ap_const_logic_1;
        else 
            m00_axi_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    m00_axi_WVALID_assign_proc : process(ap_enable_reg_pp2_iter2, icmp_ln102_reg_569_pp2_iter1_reg, ap_block_pp2_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln102_reg_569_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            m00_axi_WVALID <= ap_const_logic_1;
        else 
            m00_axi_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    m00_axi_blk_n_AR_assign_proc : process(m_axi_m00_axi_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            m00_axi_blk_n_AR <= m_axi_m00_axi_ARREADY;
        else 
            m00_axi_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    m00_axi_blk_n_AW_assign_proc : process(m_axi_m00_axi_AWREADY, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            m00_axi_blk_n_AW <= m_axi_m00_axi_AWREADY;
        else 
            m00_axi_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    m00_axi_blk_n_B_assign_proc : process(m_axi_m00_axi_BVALID, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            m00_axi_blk_n_B <= m_axi_m00_axi_BVALID;
        else 
            m00_axi_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    m00_axi_blk_n_R_assign_proc : process(m_axi_m00_axi_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln94_reg_536)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln94_reg_536 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            m00_axi_blk_n_R <= m_axi_m00_axi_RVALID;
        else 
            m00_axi_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    m00_axi_blk_n_W_assign_proc : process(m_axi_m00_axi_WREADY, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, icmp_ln102_reg_569_pp2_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln102_reg_569_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            m00_axi_blk_n_W <= m_axi_m00_axi_WREADY;
        else 
            m00_axi_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    m00_axi_input_buffer_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln98_fu_435_p1, ap_enable_reg_pp0_iter2, zext_ln94_fu_418_p1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            m00_axi_input_buffer_address0 <= zext_ln98_fu_435_p1(13 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            m00_axi_input_buffer_address0 <= zext_ln94_fu_418_p1(13 - 1 downto 0);
        else 
            m00_axi_input_buffer_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    m00_axi_input_buffer_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            m00_axi_input_buffer_ce0 <= ap_const_logic_1;
        else 
            m00_axi_input_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m00_axi_input_buffer_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln94_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln94_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            m00_axi_input_buffer_we0 <= ap_const_logic_1;
        else 
            m00_axi_input_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    m00_axi_output_buffer_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp1_stage0, zext_ln98_reg_559, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln102_fu_459_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            m00_axi_output_buffer_address0 <= zext_ln102_fu_459_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            m00_axi_output_buffer_address0 <= zext_ln98_reg_559(13 - 1 downto 0);
        else 
            m00_axi_output_buffer_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    m00_axi_output_buffer_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            m00_axi_output_buffer_ce0 <= ap_const_logic_1;
        else 
            m00_axi_output_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    m00_axi_output_buffer_d0 <= std_logic_vector(unsigned(m00_axi_input_buffer_q0) + unsigned(ap_const_lv32_1));

    m00_axi_output_buffer_we0_assign_proc : process(icmp_ln97_reg_550, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln97_reg_550 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            m00_axi_output_buffer_we0 <= ap_const_logic_1;
        else 
            m00_axi_output_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    m01_axi_ARVALID_assign_proc : process(ap_CS_fsm_state19, m01_axi_ARREADY)
    begin
        if (((m01_axi_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m01_axi_ARVALID <= ap_const_logic_1;
        else 
            m01_axi_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    m01_axi_AWVALID_assign_proc : process(ap_CS_fsm_state32, m01_axi_AWREADY)
    begin
        if (((m01_axi_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            m01_axi_AWVALID <= ap_const_logic_1;
        else 
            m01_axi_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m01_axi_BREADY_assign_proc : process(ap_CS_fsm_state40, m01_axi_BVALID)
    begin
        if (((m01_axi_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            m01_axi_BREADY <= ap_const_logic_1;
        else 
            m01_axi_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m01_axi_RREADY_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, icmp_ln115_reg_588, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln115_reg_588 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            m01_axi_RREADY <= ap_const_logic_1;
        else 
            m01_axi_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    m01_axi_WVALID_assign_proc : process(ap_enable_reg_pp5_iter2, icmp_ln123_reg_621_pp5_iter1_reg, ap_block_pp5_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln123_reg_621_pp5_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1))) then 
            m01_axi_WVALID <= ap_const_logic_1;
        else 
            m01_axi_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    m01_axi_blk_n_AR_assign_proc : process(m_axi_m01_axi_ARREADY, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            m01_axi_blk_n_AR <= m_axi_m01_axi_ARREADY;
        else 
            m01_axi_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    m01_axi_blk_n_AW_assign_proc : process(m_axi_m01_axi_AWREADY, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            m01_axi_blk_n_AW <= m_axi_m01_axi_AWREADY;
        else 
            m01_axi_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    m01_axi_blk_n_B_assign_proc : process(m_axi_m01_axi_BVALID, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            m01_axi_blk_n_B <= m_axi_m01_axi_BVALID;
        else 
            m01_axi_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    m01_axi_blk_n_R_assign_proc : process(m_axi_m01_axi_RVALID, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, icmp_ln115_reg_588)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln115_reg_588 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            m01_axi_blk_n_R <= m_axi_m01_axi_RVALID;
        else 
            m01_axi_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    m01_axi_blk_n_W_assign_proc : process(m_axi_m01_axi_WREADY, ap_enable_reg_pp5_iter2, ap_block_pp5_stage0, icmp_ln123_reg_621_pp5_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0) and (icmp_ln123_reg_621_pp5_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1))) then 
            m01_axi_blk_n_W <= m_axi_m01_axi_WREADY;
        else 
            m01_axi_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    m01_axi_input_buffer_address0_assign_proc : process(ap_block_pp3_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, zext_ln119_fu_493_p1, ap_enable_reg_pp3_iter2, zext_ln115_fu_476_p1, ap_block_pp4_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            m01_axi_input_buffer_address0 <= zext_ln119_fu_493_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            m01_axi_input_buffer_address0 <= zext_ln115_fu_476_p1(13 - 1 downto 0);
        else 
            m01_axi_input_buffer_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    m01_axi_input_buffer_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_enable_reg_pp3_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1)))) then 
            m01_axi_input_buffer_ce0 <= ap_const_logic_1;
        else 
            m01_axi_input_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m01_axi_input_buffer_we0_assign_proc : process(ap_block_pp3_stage0_11001, icmp_ln115_reg_588_pp3_iter1_reg, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln115_reg_588_pp3_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            m01_axi_input_buffer_we0 <= ap_const_logic_1;
        else 
            m01_axi_input_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    m01_axi_output_buffer_address0_assign_proc : process(ap_block_pp5_stage0, ap_CS_fsm_pp4_stage0, zext_ln119_reg_611, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, zext_ln123_fu_517_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            m01_axi_output_buffer_address0 <= zext_ln123_fu_517_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            m01_axi_output_buffer_address0 <= zext_ln119_reg_611(13 - 1 downto 0);
        else 
            m01_axi_output_buffer_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    m01_axi_output_buffer_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            m01_axi_output_buffer_ce0 <= ap_const_logic_1;
        else 
            m01_axi_output_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    m01_axi_output_buffer_d0 <= std_logic_vector(unsigned(m01_axi_input_buffer_q0) + unsigned(ap_const_lv32_1));

    m01_axi_output_buffer_we0_assign_proc : process(icmp_ln118_reg_602, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln118_reg_602 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            m01_axi_output_buffer_we0 <= ap_const_logic_1;
        else 
            m01_axi_output_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ref_seq1_fu_386_p4 <= ref_seq(63 downto 2);
    tile_output5_fu_366_p4 <= tile_output(63 downto 2);
    zext_ln102_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_ln102_reg_321),64));
    zext_ln115_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_ln115_reg_332_pp3_iter1_reg),64));
    zext_ln119_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_0_reg_344),64));
    zext_ln123_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_ln123_reg_355),64));
    zext_ln94_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_ln94_reg_298_pp0_iter1_reg),64));
    zext_ln98_fu_435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_310),64));
end behav;
