	component ram_128i_128o_128d_sc is
		port (
			data      : in  std_logic_vector(127 downto 0) := (others => 'X'); -- datain
			q         : out std_logic_vector(127 downto 0);                    -- dataout
			wraddress : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- wraddress
			rdaddress : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- rdaddress
			wren      : in  std_logic                      := 'X';             -- wren
			clock     : in  std_logic                      := 'X';             -- clk
			rden      : in  std_logic                      := 'X'              -- rden
		);
	end component ram_128i_128o_128d_sc;

