{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761189309787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761189309788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 11:15:09 2025 " "Processing started: Thu Oct 23 11:15:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761189309788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761189309788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761189309788 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761189309897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761189310494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761189310494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189310540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189310540 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1761189311065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189311065 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761189311066 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " "create_clock -period 1.000 -name MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761189311066 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divb:inst1\|clkout divb:inst1\|clkout " "create_clock -period 1.000 -name divb:inst1\|clkout divb:inst1\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761189311066 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761189311066 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761189311068 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1761189311068 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1761189311069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761189311071 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761189311072 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761189311083 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761189311117 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761189311117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.480 " "Worst-case setup slack is -6.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.480            -432.492 Clk  " "   -6.480            -432.492 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398             -51.403 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -3.398             -51.403 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287             -12.379 divb:inst1\|clkout  " "   -1.287             -12.379 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189311124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.406 " "Worst-case hold slack is -3.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.406             -43.357 Clk  " "   -3.406             -43.357 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.967              -5.656 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.967              -5.656 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 divb:inst1\|clkout  " "    0.787               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189311128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.797 " "Worst-case recovery slack is -2.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797             -27.941 divb:inst1\|clkout  " "   -2.797             -27.941 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.477            -102.466 Clk  " "   -2.477            -102.466 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189311137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.179 " "Worst-case removal slack is -2.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179             -88.763 Clk  " "   -2.179             -88.763 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.126               0.000 divb:inst1\|clkout  " "    2.126               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189311140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -246.025 Clk  " "   -2.174            -246.025 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701            -104.676 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -1.701            -104.676 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.827 divb:inst1\|clkout  " "   -0.394              -6.827 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189311150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189311150 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761189311159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761189311189 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761189312298 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761189312353 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1761189312353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761189312355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761189312365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761189312365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.462 " "Worst-case setup slack is -6.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.462            -425.322 Clk  " "   -6.462            -425.322 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.371             -51.481 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -3.371             -51.481 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312             -12.727 divb:inst1\|clkout  " "   -1.312             -12.727 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189312374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.541 " "Worst-case hold slack is -3.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.541             -47.467 Clk  " "   -3.541             -47.467 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948              -5.411 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.948              -5.411 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 divb:inst1\|clkout  " "    0.733               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189312383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.920 " "Worst-case recovery slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920             -29.174 divb:inst1\|clkout  " "   -2.920             -29.174 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366             -98.731 Clk  " "   -2.366             -98.731 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189312391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.306 " "Worst-case removal slack is -2.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306             -95.239 Clk  " "   -2.306             -95.239 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.275               0.000 divb:inst1\|clkout  " "    2.275               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189312398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -249.581 Clk  " "   -2.174            -249.581 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835            -107.190 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -1.835            -107.190 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.885 divb:inst1\|clkout  " "   -0.394              -6.885 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189312404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189312404 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761189312413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761189312573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761189313494 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761189313547 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1761189313547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761189313549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761189313551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761189313551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.564 " "Worst-case setup slack is -3.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.564            -230.026 Clk  " "   -3.564            -230.026 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585             -25.366 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -1.585             -25.366 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461              -4.235 divb:inst1\|clkout  " "   -0.461              -4.235 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.987 " "Worst-case hold slack is -1.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987             -25.099 Clk  " "   -1.987             -25.099 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -1.851 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.375              -1.851 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 divb:inst1\|clkout  " "    0.396               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.240 " "Worst-case recovery slack is -1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240             -49.242 Clk  " "   -1.240             -49.242 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213             -12.119 divb:inst1\|clkout  " "   -1.213             -12.119 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.306 " "Worst-case removal slack is -1.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.306             -52.227 Clk  " "   -1.306             -52.227 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 divb:inst1\|clkout  " "    0.965               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -205.946 Clk  " "   -2.174            -205.946 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -36.180 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.815             -36.180 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.483 divb:inst1\|clkout  " "   -0.049              -0.483 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313582 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761189313593 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  to: inst7\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1761189313753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1761189313753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761189313755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761189313757 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761189313757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.262 " "Worst-case setup slack is -3.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.262            -203.626 Clk  " "   -3.262            -203.626 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447             -23.330 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -1.447             -23.330 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398              -3.688 divb:inst1\|clkout  " "   -0.398              -3.688 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.996 " "Worst-case hold slack is -1.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996             -26.955 Clk  " "   -1.996             -26.955 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -1.917 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.378              -1.917 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 divb:inst1\|clkout  " "    0.363               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.220 " "Worst-case recovery slack is -1.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220             -12.189 divb:inst1\|clkout  " "   -1.220             -12.189 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025             -40.764 Clk  " "   -1.025             -40.764 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.365 " "Worst-case removal slack is -1.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365             -55.268 Clk  " "   -1.365             -55.268 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 divb:inst1\|clkout  " "    0.990               0.000 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -205.889 Clk  " "   -2.174            -205.889 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751             -33.878 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg  " "   -0.751             -33.878 MEM_lab3:inst7\|altsyncram:altsyncram_component\|altsyncram_nho1:auto_generated\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.105 divb:inst1\|clkout  " "   -0.011              -0.105 divb:inst1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761189313789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761189313789 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761189314967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761189314967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5174 " "Peak virtual memory: 5174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761189315028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 11:15:15 2025 " "Processing ended: Thu Oct 23 11:15:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761189315028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761189315028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761189315028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761189315028 ""}
