--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
system.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: jam_clock/dcm_sp_inst/CLKIN
  Logical resource: jam_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: jam_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: jam_clock/dcm_sp_inst/CLKIN
  Logical resource: jam_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: jam_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: jam_clock/dcm_sp_inst/CLKIN
  Logical resource: jam_clock/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: jam_clock/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "jam_clock/clkfx" derived from  NET 
"jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 1.56 to 20 nS and 
duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3996881 paths analyzed, 2050 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.746ns.
--------------------------------------------------------------------------------

Paths for end point the_cpu/INTCTL_LOW_REG/internal_state_4 (SLICE_X13Y17.AX), 10214 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_1_3 (FF)
  Destination:          the_cpu/INTCTL_LOW_REG/internal_state_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.400ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.197 - 0.208)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_1_3 to the_cpu/INTCTL_LOW_REG/internal_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.BQ      Tcko                  0.525   the_cpu/MIR_REG/internal_state_1_1
                                                       the_cpu/MIR_REG/internal_state_1_3
    SLICE_X9Y29.B5       net (fanout=13)       2.335   the_cpu/MIR_REG/internal_state_1_3
    SLICE_X9Y29.B        Tilo                  0.259   the_cpu/n0059<13>LogicTrst1
                                                       the_cpu/n0059<13>LogicTrst2
    SLICE_X14Y33.A2      net (fanout=5)        1.392   the_cpu/n0059<13>LogicTrst1
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X15Y29.C5      net (fanout=1)        1.050   the_cpu/ALU/prod<5>
    SLICE_X15Y29.C       Tilo                  0.259   the_cpu/ALU/Mmux_YTmp766
                                                       the_cpu/ALU/Mmux_YTmp769
    SLICE_X6Y23.C2       net (fanout=5)        2.286   the_cpu/alu_output<5>
    SLICE_X6Y23.C        Tilo                  0.235   the_cpu/MDR_REG/stored_word<4>
                                                       the_cpu/SHIFTER1/Mmux_output111
    SLICE_X13Y17.AX      net (fanout=12)       1.537   the_cpu/c_bus<4>
    SLICE_X13Y17.CLK     Tdick                 0.114   the_cpu/INTCTL_LOW_REG/internal_state<7>
                                                       the_cpu/INTCTL_LOW_REG/internal_state_4
    -------------------------------------------------  ---------------------------
    Total                                     15.400ns (5.521ns logic, 9.879ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_0_3 (FF)
  Destination:          the_cpu/INTCTL_LOW_REG/internal_state_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.602 - 0.655)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_0_3 to the_cpu/INTCTL_LOW_REG/internal_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcko                  0.476   the_cpu/MIR_REG/internal_state_0_4
                                                       the_cpu/MIR_REG/internal_state_0_3
    SLICE_X9Y29.B6       net (fanout=14)       2.288   the_cpu/MIR_REG/internal_state_0_3
    SLICE_X9Y29.B        Tilo                  0.259   the_cpu/n0059<13>LogicTrst1
                                                       the_cpu/n0059<13>LogicTrst2
    SLICE_X14Y33.A2      net (fanout=5)        1.392   the_cpu/n0059<13>LogicTrst1
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X15Y29.C5      net (fanout=1)        1.050   the_cpu/ALU/prod<5>
    SLICE_X15Y29.C       Tilo                  0.259   the_cpu/ALU/Mmux_YTmp766
                                                       the_cpu/ALU/Mmux_YTmp769
    SLICE_X6Y23.C2       net (fanout=5)        2.286   the_cpu/alu_output<5>
    SLICE_X6Y23.C        Tilo                  0.235   the_cpu/MDR_REG/stored_word<4>
                                                       the_cpu/SHIFTER1/Mmux_output111
    SLICE_X13Y17.AX      net (fanout=12)       1.537   the_cpu/c_bus<4>
    SLICE_X13Y17.CLK     Tdick                 0.114   the_cpu/INTCTL_LOW_REG/internal_state<7>
                                                       the_cpu/INTCTL_LOW_REG/internal_state_4
    -------------------------------------------------  ---------------------------
    Total                                     15.304ns (5.472ns logic, 9.832ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_1_2 (FF)
  Destination:          the_cpu/INTCTL_LOW_REG/internal_state_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.065ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.197 - 0.208)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_1_2 to the_cpu/INTCTL_LOW_REG/internal_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.525   the_cpu/MIR_REG/internal_state_1_1
                                                       the_cpu/MIR_REG/internal_state_1_2
    SLICE_X14Y33.B6      net (fanout=19)       3.206   the_cpu/MIR_REG/internal_state_1_2
    SLICE_X14Y33.B       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst4
    SLICE_X14Y33.A5      net (fanout=5)        0.210   the_cpu/n0059<13>LogicTrst3
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M5        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X15Y29.C5      net (fanout=1)        1.050   the_cpu/ALU/prod<5>
    SLICE_X15Y29.C       Tilo                  0.259   the_cpu/ALU/Mmux_YTmp766
                                                       the_cpu/ALU/Mmux_YTmp769
    SLICE_X6Y23.C2       net (fanout=5)        2.286   the_cpu/alu_output<5>
    SLICE_X6Y23.C        Tilo                  0.235   the_cpu/MDR_REG/stored_word<4>
                                                       the_cpu/SHIFTER1/Mmux_output111
    SLICE_X13Y17.AX      net (fanout=12)       1.537   the_cpu/c_bus<4>
    SLICE_X13Y17.CLK     Tdick                 0.114   the_cpu/INTCTL_LOW_REG/internal_state<7>
                                                       the_cpu/INTCTL_LOW_REG/internal_state_4
    -------------------------------------------------  ---------------------------
    Total                                     15.065ns (5.497ns logic, 9.568ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point the_cpu/H_REG/internal_state_2 (SLICE_X15Y26.CX), 7607 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_1_3 (FF)
  Destination:          the_cpu/H_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.234ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.288 - 0.314)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_1_3 to the_cpu/H_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.BQ      Tcko                  0.525   the_cpu/MIR_REG/internal_state_1_1
                                                       the_cpu/MIR_REG/internal_state_1_3
    SLICE_X9Y29.B5       net (fanout=13)       2.335   the_cpu/MIR_REG/internal_state_1_3
    SLICE_X9Y29.B        Tilo                  0.259   the_cpu/n0059<13>LogicTrst1
                                                       the_cpu/n0059<13>LogicTrst2
    SLICE_X14Y33.A2      net (fanout=5)        1.392   the_cpu/n0059<13>LogicTrst1
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M2        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X12Y23.C4      net (fanout=2)        1.537   the_cpu/ALU/prod<2>
    SLICE_X12Y23.C       Tilo                  0.255   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X5Y23.D3       net (fanout=5)        1.468   the_cpu/alu_output<2>
    SLICE_X5Y23.D        Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X15Y26.CX      net (fanout=12)       1.682   the_cpu/c_bus<2>
    SLICE_X15Y26.CLK     Tdick                 0.114   the_cpu/H_REG/internal_state<3>
                                                       the_cpu/H_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.234ns (5.541ns logic, 9.693ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_0_3 (FF)
  Destination:          the_cpu/H_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.593 - 0.655)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_0_3 to the_cpu/H_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcko                  0.476   the_cpu/MIR_REG/internal_state_0_4
                                                       the_cpu/MIR_REG/internal_state_0_3
    SLICE_X9Y29.B6       net (fanout=14)       2.288   the_cpu/MIR_REG/internal_state_0_3
    SLICE_X9Y29.B        Tilo                  0.259   the_cpu/n0059<13>LogicTrst1
                                                       the_cpu/n0059<13>LogicTrst2
    SLICE_X14Y33.A2      net (fanout=5)        1.392   the_cpu/n0059<13>LogicTrst1
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M2        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X12Y23.C4      net (fanout=2)        1.537   the_cpu/ALU/prod<2>
    SLICE_X12Y23.C       Tilo                  0.255   the_cpu/ALU/Mmux_YTmp586
                                                       the_cpu/ALU/Mmux_YTmp589
    SLICE_X5Y23.D3       net (fanout=5)        1.468   the_cpu/alu_output<2>
    SLICE_X5Y23.D        Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X15Y26.CX      net (fanout=12)       1.682   the_cpu/c_bus<2>
    SLICE_X15Y26.CLK     Tdick                 0.114   the_cpu/H_REG/internal_state<3>
                                                       the_cpu/H_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     15.138ns (5.492ns logic, 9.646ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_1_3 (FF)
  Destination:          the_cpu/H_REG/internal_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.930ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.288 - 0.314)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_1_3 to the_cpu/H_REG/internal_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.BQ      Tcko                  0.525   the_cpu/MIR_REG/internal_state_1_1
                                                       the_cpu/MIR_REG/internal_state_1_3
    SLICE_X9Y29.B5       net (fanout=13)       2.335   the_cpu/MIR_REG/internal_state_1_3
    SLICE_X9Y29.B        Tilo                  0.259   the_cpu/n0059<13>LogicTrst1
                                                       the_cpu/n0059<13>LogicTrst2
    SLICE_X14Y33.A2      net (fanout=5)        1.392   the_cpu/n0059<13>LogicTrst1
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M3        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X13Y26.C4      net (fanout=1)        1.383   the_cpu/ALU/prod<3>
    SLICE_X13Y26.C       Tilo                  0.259   the_cpu/ALU/Mmux_YTmp647
                                                       the_cpu/ALU/Mmux_YTmp649
    SLICE_X5Y23.D5       net (fanout=5)        1.314   the_cpu/alu_output<3>
    SLICE_X5Y23.D        Tilo                  0.259   the_cpu/MDR_REG/stored_word<2>
                                                       the_cpu/SHIFTER1/Mmux_output91
    SLICE_X15Y26.CX      net (fanout=12)       1.682   the_cpu/c_bus<2>
    SLICE_X15Y26.CLK     Tdick                 0.114   the_cpu/H_REG/internal_state<3>
                                                       the_cpu/H_REG/internal_state_2
    -------------------------------------------------  ---------------------------
    Total                                     14.930ns (5.545ns logic, 9.385ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point the_cpu/TOS_REG/internal_state_3 (SLICE_X10Y15.DX), 8834 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_1_3 (FF)
  Destination:          the_cpu/TOS_REG/internal_state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.286ns (Levels of Logic = 5)
  Clock Path Skew:      0.064ns (0.690 - 0.626)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_1_3 to the_cpu/TOS_REG/internal_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.BQ      Tcko                  0.525   the_cpu/MIR_REG/internal_state_1_1
                                                       the_cpu/MIR_REG/internal_state_1_3
    SLICE_X9Y29.B5       net (fanout=13)       2.335   the_cpu/MIR_REG/internal_state_1_3
    SLICE_X9Y29.B        Tilo                  0.259   the_cpu/n0059<13>LogicTrst1
                                                       the_cpu/n0059<13>LogicTrst2
    SLICE_X14Y33.A2      net (fanout=5)        1.392   the_cpu/n0059<13>LogicTrst1
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X13Y28.C5      net (fanout=1)        1.287   the_cpu/ALU/prod<4>
    SLICE_X13Y28.C       Tilo                  0.259   the_cpu/ALU/Mmux_YTmp706
                                                       the_cpu/ALU/Mmux_YTmp709
    SLICE_X6Y23.B1       net (fanout=5)        1.898   the_cpu/alu_output<4>
    SLICE_X6Y23.B        Tilo                  0.235   the_cpu/MDR_REG/stored_word<4>
                                                       the_cpu/SHIFTER1/Mmux_output101
    SLICE_X10Y15.DX      net (fanout=12)       1.574   the_cpu/c_bus<3>
    SLICE_X10Y15.CLK     Tdick                 0.114   the_cpu/TOS_REG/internal_state<3>
                                                       the_cpu/TOS_REG/internal_state_3
    -------------------------------------------------  ---------------------------
    Total                                     15.286ns (5.521ns logic, 9.765ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_0_3 (FF)
  Destination:          the_cpu/TOS_REG/internal_state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.190ns (Levels of Logic = 5)
  Clock Path Skew:      0.035ns (0.690 - 0.655)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_0_3 to the_cpu/TOS_REG/internal_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcko                  0.476   the_cpu/MIR_REG/internal_state_0_4
                                                       the_cpu/MIR_REG/internal_state_0_3
    SLICE_X9Y29.B6       net (fanout=14)       2.288   the_cpu/MIR_REG/internal_state_0_3
    SLICE_X9Y29.B        Tilo                  0.259   the_cpu/n0059<13>LogicTrst1
                                                       the_cpu/n0059<13>LogicTrst2
    SLICE_X14Y33.A2      net (fanout=5)        1.392   the_cpu/n0059<13>LogicTrst1
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X13Y28.C5      net (fanout=1)        1.287   the_cpu/ALU/prod<4>
    SLICE_X13Y28.C       Tilo                  0.259   the_cpu/ALU/Mmux_YTmp706
                                                       the_cpu/ALU/Mmux_YTmp709
    SLICE_X6Y23.B1       net (fanout=5)        1.898   the_cpu/alu_output<4>
    SLICE_X6Y23.B        Tilo                  0.235   the_cpu/MDR_REG/stored_word<4>
                                                       the_cpu/SHIFTER1/Mmux_output101
    SLICE_X10Y15.DX      net (fanout=12)       1.574   the_cpu/c_bus<3>
    SLICE_X10Y15.CLK     Tdick                 0.114   the_cpu/TOS_REG/internal_state<3>
                                                       the_cpu/TOS_REG/internal_state_3
    -------------------------------------------------  ---------------------------
    Total                                     15.190ns (5.472ns logic, 9.718ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               the_cpu/MIR_REG/internal_state_1_2 (FF)
  Destination:          the_cpu/TOS_REG/internal_state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.951ns (Levels of Logic = 5)
  Clock Path Skew:      0.064ns (0.690 - 0.626)
  Source Clock:         my_clock rising at 0.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: the_cpu/MIR_REG/internal_state_1_2 to the_cpu/TOS_REG/internal_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.525   the_cpu/MIR_REG/internal_state_1_1
                                                       the_cpu/MIR_REG/internal_state_1_2
    SLICE_X14Y33.B6      net (fanout=19)       3.206   the_cpu/MIR_REG/internal_state_1_2
    SLICE_X14Y33.B       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst4
    SLICE_X14Y33.A5      net (fanout=5)        0.210   the_cpu/n0059<13>LogicTrst3
    SLICE_X14Y33.A       Tilo                  0.235   the_cpu/TOS_REG/internal_state<15>
                                                       the_cpu/n0059<13>LogicTrst5
    DSP48_X0Y7.B13       net (fanout=9)        1.279   the_cpu/n0059<13>
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   the_cpu/ALU/Mmult_prod
                                                       the_cpu/ALU/Mmult_prod
    SLICE_X13Y28.C5      net (fanout=1)        1.287   the_cpu/ALU/prod<4>
    SLICE_X13Y28.C       Tilo                  0.259   the_cpu/ALU/Mmux_YTmp706
                                                       the_cpu/ALU/Mmux_YTmp709
    SLICE_X6Y23.B1       net (fanout=5)        1.898   the_cpu/alu_output<4>
    SLICE_X6Y23.B        Tilo                  0.235   the_cpu/MDR_REG/stored_word<4>
                                                       the_cpu/SHIFTER1/Mmux_output101
    SLICE_X10Y15.DX      net (fanout=12)       1.574   the_cpu/c_bus<3>
    SLICE_X10Y15.CLK     Tdick                 0.114   the_cpu/TOS_REG/internal_state<3>
                                                       the_cpu/TOS_REG/internal_state_3
    -------------------------------------------------  ---------------------------
    Total                                     14.951ns (5.497ns logic, 9.454ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "jam_clock/clkfx" derived from
 NET "jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y19.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               console_uart/rx_fifo_in_addr_2 (FF)
  Destination:          console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.110 - 0.107)
  Source Clock:         my_clock rising at 20.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: console_uart/rx_fifo_in_addr_2 to console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y38.CQ           Tcko                  0.200   console_uart/rx_fifo_in_addr<3>
                                                           console_uart/rx_fifo_in_addr_2
    RAMB8_X0Y19.ADDRAWRADDR5 net (fanout=3)        0.273   console_uart/rx_fifo_in_addr<2>
    RAMB8_X0Y19.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram
                                                           console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.407ns (0.134ns logic, 0.273ns route)
                                                           (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y19.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               console_uart/rx_fifo_in_addr_3 (FF)
  Destination:          console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.110 - 0.107)
  Source Clock:         my_clock rising at 20.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: console_uart/rx_fifo_in_addr_3 to console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y38.DQ           Tcko                  0.200   console_uart/rx_fifo_in_addr<3>
                                                           console_uart/rx_fifo_in_addr_3
    RAMB8_X0Y19.ADDRAWRADDR6 net (fanout=3)        0.273   console_uart/rx_fifo_in_addr<3>
    RAMB8_X0Y19.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram
                                                           console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.407ns (0.134ns logic, 0.273ns route)
                                                           (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point u_stack_mem/u_2k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X0Y10.WEA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_stack_mem/wea_reg_0 (FF)
  Destination:          u_stack_mem/u_2k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.113 - 0.109)
  Source Clock:         my_clock rising at 20.000ns
  Destination Clock:    my_clock rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_stack_mem/wea_reg_0 to u_stack_mem/u_2k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AQ       Tcko                  0.198   u_stack_mem/wea_reg_0
                                                       u_stack_mem/wea_reg_0
    RAMB16_X0Y10.WEA0    net (fanout=8)        0.264   u_stack_mem/wea_reg_0
    RAMB16_X0Y10.CLKA    Trckc_WEA   (-Th)     0.053   u_stack_mem/u_2k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       u_stack_mem/u_2k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.145ns logic, 0.264ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "jam_clock/clkfx" derived from
 NET "jam_clock/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 1.56 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: my_clock
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: console_uart/u_1k_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y19.CLKBRDCLK
  Clock network: my_clock
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: console_uart/u_tx_fifo_1KB/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: console_uart/u_tx_fifo_1KB/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y18.CLKAWRCLK
  Clock network: my_clock
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for jam_clock/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|jam_clock/clkin1               |     31.250ns|     16.000ns|     24.603ns|            0|            0|            0|      3996881|
| jam_clock/clkfx               |     20.000ns|     15.746ns|          N/A|            0|            0|      3996881|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.746|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3996881 paths, 0 nets, and 6125 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar  5 19:15:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 406 MB



