# do TransSWBin.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:54 on Oct 05,2023
# vlog -work work TransSWBin.vo 
# -- Compiling module TransSWBin
# -- Compiling module hard_block
# 
# Top level modules:
# 	TransSWBin
# End time: 09:41:54 on Oct 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:54 on Oct 05,2023
# vlog -work work TransSWBin_Test.vwf.vt 
# -- Compiling module TransSWBin_vlg_vec_tst
# 
# Top level modules:
# 	TransSWBin_vlg_vec_tst
# End time: 09:41:54 on Oct 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TransSWBin_vlg_vec_tst 
# Start time: 09:41:54 on Oct 05,2023
# Loading work.TransSWBin_vlg_vec_tst
# Loading work.TransSWBin
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#26
# ** Note: $finish    : TransSWBin_Test.vwf.vt(44)
#    Time: 100 ns  Iteration: 0  Instance: /TransSWBin_vlg_vec_tst
# End time: 09:41:55 on Oct 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
