# ğŸ§  Voice-Integrated AI RTL Design Assistant

A modular assistant that simplifies Verilog RTL design using natural language, voice input, and simulation tools.

## ğŸš€ Features
- Upload Verilog files
- FSM generation from plain English
- AI-powered testbench creation
- Local simulation with Icarus Verilog
- Waveform viewing with GTKWave
- Auto-documentation (coming soon)

## ğŸ› ï¸ Tech Stack
Python Â· Streamlit Â· OpenAI Â· Pyverilog Â· Icarus Verilog

## ğŸ“¸ Screenshots
![FSM Output](fsm_output.png)
![Simulation Output](simulation.png)
![Waveform Viewer](waveform.png)

## ğŸ§ª How to Run
```bash
python -m streamlit run app.py
