\BOOKMARK [0][-]{Doc-Start}{Abstract}{}% 1
\BOOKMARK [0][-]{chapter*.1}{Contents}{}% 2
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 3
\BOOKMARK [0][-]{chapter.2}{Background Research and Literature}{}% 4
\BOOKMARK [1][-]{section.2.1}{Internet of Things}{chapter.2}% 5
\BOOKMARK [1][-]{section.2.2}{Cryptography}{chapter.2}% 6
\BOOKMARK [2][-]{subsection.2.2.1}{Asymmetric Key}{section.2.2}% 7
\BOOKMARK [2][-]{subsection.2.2.2}{Symmetric Key}{section.2.2}% 8
\BOOKMARK [2][-]{subsection.2.2.3}{Decisions}{section.2.2}% 9
\BOOKMARK [1][-]{section.2.3}{Conventional Algorithms}{chapter.2}% 10
\BOOKMARK [2][-]{subsection.2.3.1}{Standardization}{section.2.3}% 11
\BOOKMARK [2][-]{subsection.2.3.2}{Other Algorithms}{section.2.3}% 12
\BOOKMARK [2][-]{subsection.2.3.3}{Decisions}{section.2.3}% 13
\BOOKMARK [1][-]{section.2.4}{Lightweight Algorithms}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.4.1}{SIMON \046 SPECK}{section.2.4}% 15
\BOOKMARK [2][-]{subsection.2.4.2}{Other Algorithms}{section.2.4}% 16
\BOOKMARK [2][-]{subsection.2.4.3}{Decisions}{section.2.4}% 17
\BOOKMARK [0][-]{chapter.3}{Progress}{}% 18
\BOOKMARK [1][-]{section.3.1}{Hosted C}{chapter.3}% 19
\BOOKMARK [1][-]{section.3.2}{System Verilog}{chapter.3}% 20
\BOOKMARK [0][-]{chapter.4}{Future Plan}{}% 21
\BOOKMARK [0][-]{appendix.A}{DES}{}% 22
\BOOKMARK [0][-]{appendix.B}{AES}{}% 23
\BOOKMARK [0][-]{appendix.C}{Blowfish}{}% 24
\BOOKMARK [0][-]{appendix.D}{SIMON \046 SPECK}{}% 25
\BOOKMARK [0][-]{appendix.E}{Other Algorithms}{}% 26
\BOOKMARK [0][-]{appendix.F}{Table of FPGA and Software Data}{}% 27
