# devg-omap35xx.so parameters for tailoring to specific panels and display modes.
#
# hsw		   Horizontal Sync Width
# hfp 		   Horizontal Front Porch	
# hbp		   Horizontal Back Porch	
# vsw		   Vertical sync pulse width	
# vfp		   Vertical Front Porch	
# vbp		   Vertical Back Porch	
# phsvs		   Hsync/Vsync pixel clock control on/off
# phsvsrf	   Program Hsync/Vsync rise and fall
# ivs		   Vertical Sync Polarity (0 = active high, 1 = active low)	
# ihs		   Horizontal Sync Polarity (0 = active high, 1 = active low)		
# ipc		   Pixel Clock Polarity (0 = data sampled on rising edge of L_PCLK, 1 =data sampled on falling edge) 
# ieo		   Output enable polarity (0 - L_BIAS pin is active high in display mode and parallel data input mode)	
# acbi		   AC-bias pin transitions per interrupt
# acb		   AC-bias pin frequency
# pcd		   Pixel Clock Divisor (approximately 144Mhz undivided)
# ppl		   pixels-per-line (needs to be multiple of 16).  This is the stride of the frame buffer, in pixels.
# lpp		   lines-per-panel	
# disptype     0 - DVI, 1 - QVGA (3530evm), 2 - VGA (3530evm), 3 - Custom, 4 - AM3517EVM (LCD)
# lcdfmt       LCD format(TFTDATALINES)  0x0 - 12-bit, 0x1 - 16-bit, 0x2 - 18-bit, 0x3 - 24-bit
# irq		   IRQ # for LCD_CNTL
# dpowerg70    GPIO_170 used for power control DVI (beagle board)
# hcursor      Hardware cursor 1- active 0 - In active graphics layer (gfx) is used for the hardware cursor
# verbose      Verbose level of debug 0-Error only, 1-General info 2-General info and function trace information
# draw_lr      LCD draw left/right only for Mistral board 0-Draw right to left 1-Draw left to right
# draw_tb      LCD draw top/bottom only for Mistral board 0-Draw bottom to top 1-Draw top to bottom 
# tw4030       Power control for Mistral & Beagle 0-off 1-on
# ccoef        Color YUV to RGB conversions coefficients table 0 is BT601, 1 is BT601-5, 2 is BT709, 3 is BT709-full, greater 4 Custom
# cached_mem   Use cached memory for the surfaces (default is 0)
# cache_flush  Flush cached surfaces, will reduce cache related artifacts,  0 - none, 1- some, 2 - more, (default is 0)
# gpu_accel	   Set if graphics accelerator is present 0-none, 1-SGX present
# 
# The PLL has two mode of operation
# - Generic timing from crtc-settings file. 
#   To enable this seting set use_pll=1 and add crtc-settings file to system.
# - Custom timing use PLL for clock but use conf file for porches etc. 
#   To enable this seting set use_pll=1, pll_use_customtiming=1 and pll_freq.
#
# use_pll		Use DSI PLL for display clock, max clock approx 72Mhz, 0 - use 144MHz clock 1 - use PLL.  
# pll_use_customtiming - 1 - Do not use generic timing use (hfp,vfp, etc, requires pll_freq 
# pll_frq		Only used if pll_use_custom=1, set PLL frequency, max 72Mhz.
#

# Layer DMA burst size and fifo threasholds
# This is an advance feature, defaults should work well.  Please read OMAP3530 display reference documentation before modifying
# Each layer has a DMA pipe with its own burst and threashold values.
# Size of DMA burst, bigger normally better, 0 - 4x32bits, 1 - 8x32bits 2 - 16x32bits
# Threshold 0-0x3ff
# Defaults 
#   burst       2- 16-32bits
#   high        0x3ff full
#   low         0x37f high - (2 x burst)
#
# gfx_burstsz  
# gfx_highthreshold
# gfx_lowthreshold
# vid1_burstsz  
# vid1_highthreshold
# vid1_lowthreshold
# vid2_burstsz  
# vid2_highthreshold
# vid2_lowthreshold

#
# Custom color conversions coefficients
# ccry           Luminance   portion of red (-1024 and 1023)/256 
# ccrcr          Chroma red  portion of red (-1024 and 1023)/256 
# ccrcb          Chroma blue portion of red (-1024 and 1023)/256 
# ccgy           Luminance   portion of green (-1024 and 1023)/256 
# ccgcr          Chroma red  portion of green (-1024 and 1023)/256   
# ccgcb          Chroma blue portion of green (-1024 and 1023)/256 
# ccby           Luminance   portion of blue (-1024 and 1023)/256 
# ccbcr          Chroma red  portion of blue (-1024 and 1023)/256 
# ccbcb          Chroma blue portion of blue (-1024 and 1023)/256 
# ccfull         Use full range 0 is (y-16), 1 is (y)
#
# Video Surface Memory Aperature Settings
# In order to make the driver allocate packed YUV surfaces that are DSP-visible, as
# required for direct rendering of video, the following settings are available:
# vbase         Base address of the aperature to use for surface allocations.
# vsize         Size, in bytes, of the aperature to use for surface allocations.
#
# The driver will use the first un-commented entry.

# Refernce board/panel  


# 240x320 Mistral 3530evm LCD QVGA
#hsw=0x3,hfp=0x2c,hbp=0x26,vsw=1,vfp=1,vbp=1,ivs=1,ihs=1,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0x9,ppl=240,lpp=320,irq=25,disptype=1,lcdfmt=0x2,draw_lr=1,draw_tb=1,tw4030=1,gpu_accel=1

# 480x640 Mistral 3530evm LCD VGA
#hsw=0x3,hfp=0x58,hbp=0x4e,vsw=1,vfp=1,vbp=1,ivs=1,ihs=1,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0x5,ppl=480,lpp=640,irq=25,disptype=2,lcdfmt=0x2,draw_lr=1,draw_tb=1,tw4030=1,gpu_accel=1

# VGA 640x480 (tested on Beagle DVI)
#hsw=0x3,hfp=143,hbp=169,vsw=1,vfp=28,vbp=1,ivs=1,ihs=1,ipc=1,ieo=0x0,acb=0,acbi=0,pcd=0x5,ppl=640,lpp=480,irq=25,disptype=0,lcdfmt=0x3,dpowerg70=1,gpu_accel=1

# 1280x720 (tested on Beagle DVI)
#hsw=136,hfp=32,hbp=112,vsw=3,vfp=19,vbp=44,ivs=1,ihs=1,ipc=1,ieo=0x0,acb=0,acbi=0,pcd=0x3,ppl=1280,lpp=720,irq=25,disptype=0,lcdfmt=0x3,dpowerg70=1,gpu_accel=1

# 720 x 400 @ 70Hz IBM, VGA 900 720 449 400 31.47 70.09 28.32 18 108 - 54 12 2 + 35 (tested on Beagle DVI)
#hsw=108,hfp=13,hbp=54,vsw=2,vfp=12,vbp=35,ivs=1,ihs=0,ipc=1,ieo=0x0,acb=0,acbi=0,pcd=0x5,ppl=720,lpp=400,irq=25,disptype=5,lcdfmt=0x3,gpu_accel=1

# VGA 800 x 600 @ 56Hz VESA 1024 800 625 600 35.16 56.25 36.00 24 72 + 128 1 2 + 22 (tested on Beagle DVI)
hsw=72,hfp=24,hbp=128,vsw=2,vfp=1,vbp=22,ivs=1,ihs=1,ipc=1,ieo=0x0,acb=0,acbi=0,pcd=0x4,ppl=800,lpp=600,irq=25,disptype=0,lcdfmt=0x3,dpowerg70=1,gpu_accel=1

# 1280 x 1024 @ 76Hz SUN 1664 1280 1066 1024 81.13 76.11 135.00 32 64 - 288 2 8 - 32 (tested on Beagle DVI)
#hsw=64,hfp=32,hbp=288,vsw=6,vfp=2,vbp=41,ivs=8,ihs=1,ipc=1,ieo=0x0,acb=0,acbi=0,pcd=0x2,ppl=1280,lpp=1024,irq=25,disptype=0,lcdfmt=0x3,dpowerg70=1,gpu_accel=1

# MTP custom board 400x240
#hsw=50,hfp=202,hbp=198,vsw=4,vfp=18,vbp=36,ivs=1,ihs=1,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0x7,ppl=400,lpp=240,irq=25,disptype=3,lcdfmt=0x1,gpu_accel=1

# TEB 640x480 @ 72Hz VGA
#hsw=40,hfp=41,hbp=125,vsw=2,vfp=8,vbp=26,ivs=0,ihs=0,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0x3,ppl=640,lpp=480,irq=25,disptype=3,lcdfmt=0x1,tw4030=0,ccoef=0,verbose=2,gpu_accel=1

# TEB 480x240 @ 60Hz Toyota Extension Box, spec compliant
#hsw=45,hfp=35,hbp=49,vsw=2,vfp=5,vbp=14,ivs=0,ihs=0,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0xA,ppl=480,lpp=240,irq=25,disptype=3,lcdfmt=0x1,tw4030=0,ccoef=0,gpu_accel=1

# TEB 480x240 @ 120Hz Toyota Extension Box, NON COMPLIANT VGA2USB
#hsw=45,hfp=35,hbp=49,vsw=2,vfp=5,vbp=14,ivs=0,ihs=0,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0x5,ppl=480,lpp=240,irq=25,disptype=3,lcdfmt=0x1,tw4030=0,ccoef=0,gpu_accel=1

# VGA 800 x 480 (tested on Beagle connected through HDMI/DVI to HDfury to D-Sub Lilliput 7" LCD display)
#hsw=20,hfp=128,hbp=128,vsw=4,vfp=24,vbp=24,ivs=1,ihs=1,ipc=1,ieo=0x0,acb=0,acbi=0,pcd=0x4,ppl=800,lpp=480,irq=25,disptype=0,lcdfmt=0x3,gpu_accel=1
# Pyleview timing for Pyleview recieved at QNX approx Jan 2010 
#use_pll=1,pll_use_customtiming=1,pll_freq=28500,hsw=8,hfp=37,hbp=53,vsw=3,vfp=8,vbp=36,ivs=0,ihs=0,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0x4,ppl=800,lpp=480,irq=25,disptype=0,lcdfmt=0x3,dpowerg70=1,verbose=0,gpu_accel=1

#generic timing
#use_pll=1,pll_use_customtiming=0,ipc=1,ieo=0x0,acb=0,acbi=0,irq=25,disptype=0,lcdfmt=0x3,verbose=0,dpowerg70=1,gpu_accel=1


