Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5290: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5395: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5404: Port CLKFBDCM is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 68: Using initial value of basesoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 81: Using initial value of basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 100: Using initial value of basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 117: Using initial value of basesoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 118: Using initial value of basesoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 154: Using initial value of basesoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 155: Using initial value of basesoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 169: Using initial value of basesoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 202: Using initial value of basesoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 229: Using initial value of basesoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 257: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 261: Using initial value of sys_ps_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 289: Using initial value of bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 380: Using initial value of sdram_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 445: Using initial value of sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 446: Using initial value of sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 474: Using initial value of sdram_bankmachine0_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 475: Using initial value of sdram_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 491: Using initial value of sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 539: Using initial value of sdram_bankmachine1_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 540: Using initial value of sdram_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 556: Using initial value of sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 604: Using initial value of sdram_bankmachine2_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 605: Using initial value of sdram_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 621: Using initial value of sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 669: Using initial value of sdram_bankmachine3_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 670: Using initial value of sdram_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 686: Using initial value of sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 713: Using initial value of sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 714: Using initial value of sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 747: Using initial value of sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 748: Using initial value of sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 749: Using initial value of sdram_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 750: Using initial value of sdram_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 751: Using initial value of sdram_nop_we since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5331: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1247: Assignment to basesoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1248: Assignment to basesoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1252: Assignment to basesoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1355: Assignment to basesoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1356: Assignment to basesoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1467: Assignment to dfi_p0_odt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1468: Assignment to dfi_p0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1489: Assignment to sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1681: Assignment to sdram_bankmachine0_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1682: Assignment to sdram_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1832: Assignment to sdram_bankmachine1_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1833: Assignment to sdram_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1983: Assignment to sdram_bankmachine2_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 1984: Assignment to sdram_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2134: Assignment to sdram_bankmachine3_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2135: Assignment to sdram_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2286: Assignment to sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2347: Assignment to sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2528: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2529: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2533: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2534: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2538: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2539: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2543: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2544: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2622: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2697: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2705: Assignment to port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2755: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2756: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2760: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2793: Assignment to basesoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2794: Assignment to basesoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2796: Assignment to basesoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2797: Assignment to basesoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2798: Assignment to basesoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2804: Assignment to basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2805: Assignment to basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2808: Assignment to basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2811: Assignment to basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2812: Assignment to basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2814: Assignment to bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2815: Assignment to bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2817: Assignment to bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2818: Assignment to bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2819: Assignment to bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2838: Assignment to basesoc_csrbank0_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2839: Assignment to basesoc_csrbank0_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2859: Assignment to basesoc_csrbank1_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2860: Assignment to basesoc_csrbank1_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2861: Assignment to basesoc_csrbank1_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2862: Assignment to basesoc_csrbank1_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2863: Assignment to basesoc_csrbank1_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2864: Assignment to basesoc_csrbank1_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2865: Assignment to basesoc_csrbank1_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2866: Assignment to basesoc_csrbank1_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2867: Assignment to basesoc_csrbank1_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2868: Assignment to basesoc_csrbank1_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2869: Assignment to basesoc_csrbank1_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2870: Assignment to basesoc_csrbank1_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2871: Assignment to basesoc_csrbank1_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2872: Assignment to basesoc_csrbank1_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2873: Assignment to basesoc_csrbank1_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2874: Assignment to basesoc_csrbank1_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2875: Assignment to basesoc_csrbank1_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2876: Assignment to basesoc_csrbank1_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2877: Assignment to basesoc_csrbank1_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2878: Assignment to basesoc_csrbank1_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2879: Assignment to basesoc_csrbank1_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2880: Assignment to basesoc_csrbank1_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2881: Assignment to basesoc_csrbank1_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2882: Assignment to basesoc_csrbank1_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2883: Assignment to basesoc_csrbank1_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2884: Assignment to basesoc_csrbank1_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2885: Assignment to basesoc_csrbank1_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2886: Assignment to basesoc_csrbank1_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2887: Assignment to basesoc_csrbank1_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2888: Assignment to basesoc_csrbank1_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2889: Assignment to basesoc_csrbank1_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2890: Assignment to basesoc_csrbank1_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2891: Assignment to basesoc_csrbank1_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2892: Assignment to basesoc_csrbank1_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2893: Assignment to basesoc_csrbank1_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2894: Assignment to basesoc_csrbank1_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2895: Assignment to basesoc_csrbank1_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2896: Assignment to basesoc_csrbank1_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2897: Assignment to basesoc_csrbank1_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2898: Assignment to basesoc_csrbank1_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2899: Assignment to basesoc_csrbank1_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2900: Assignment to basesoc_csrbank1_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2901: Assignment to basesoc_csrbank1_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2902: Assignment to basesoc_csrbank1_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2903: Assignment to basesoc_csrbank1_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2904: Assignment to basesoc_csrbank1_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2905: Assignment to basesoc_csrbank1_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2906: Assignment to basesoc_csrbank1_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2907: Assignment to basesoc_csrbank1_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2908: Assignment to basesoc_csrbank1_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2909: Assignment to basesoc_csrbank1_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2910: Assignment to basesoc_csrbank1_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2911: Assignment to basesoc_csrbank1_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2912: Assignment to basesoc_csrbank1_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2913: Assignment to basesoc_csrbank1_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2914: Assignment to basesoc_csrbank1_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2915: Assignment to basesoc_csrbank1_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2916: Assignment to basesoc_csrbank1_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2917: Assignment to basesoc_csrbank1_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2918: Assignment to basesoc_csrbank1_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2919: Assignment to basesoc_csrbank1_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2920: Assignment to basesoc_csrbank1_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2921: Assignment to basesoc_csrbank1_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2922: Assignment to basesoc_csrbank1_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2923: Assignment to basesoc_csrbank1_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2924: Assignment to basesoc_csrbank1_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2925: Assignment to basesoc_csrbank1_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2926: Assignment to basesoc_csrbank1_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2927: Assignment to basesoc_csrbank1_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2928: Assignment to basesoc_csrbank1_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2929: Assignment to basesoc_csrbank1_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2930: Assignment to basesoc_csrbank1_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2931: Assignment to basesoc_csrbank1_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2932: Assignment to basesoc_csrbank1_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2933: Assignment to basesoc_csrbank1_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2934: Assignment to basesoc_csrbank1_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2935: Assignment to basesoc_csrbank1_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2936: Assignment to basesoc_csrbank1_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2937: Assignment to basesoc_csrbank1_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2938: Assignment to basesoc_csrbank1_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2939: Assignment to basesoc_csrbank1_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2940: Assignment to basesoc_csrbank1_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2941: Assignment to basesoc_csrbank1_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2942: Assignment to basesoc_csrbank1_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2943: Assignment to basesoc_csrbank1_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2944: Assignment to basesoc_csrbank1_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2945: Assignment to basesoc_csrbank1_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2946: Assignment to basesoc_csrbank1_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 2996: Assignment to sdram_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3008: Assignment to basesoc_csrbank2_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3009: Assignment to basesoc_csrbank2_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3010: Assignment to basesoc_csrbank2_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3011: Assignment to basesoc_csrbank2_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3029: Assignment to basesoc_csrbank3_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3030: Assignment to basesoc_csrbank3_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3057: Assignment to basesoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3059: Assignment to basesoc_csrbank4_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3060: Assignment to basesoc_csrbank4_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3061: Assignment to basesoc_csrbank4_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3062: Assignment to basesoc_csrbank4_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3063: Assignment to basesoc_csrbank4_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3064: Assignment to basesoc_csrbank4_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3065: Assignment to basesoc_csrbank4_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3066: Assignment to basesoc_csrbank4_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3067: Assignment to basesoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3068: Assignment to basesoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3094: Assignment to basesoc_csrbank5_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3095: Assignment to basesoc_csrbank5_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3096: Assignment to basesoc_csrbank5_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3097: Assignment to basesoc_csrbank5_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3098: Assignment to basesoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3099: Assignment to basesoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3137: Assignment to basesoc_sram_bus_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 3145: Assignment to basesoc_sram_bus_dat_w1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 4205: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 4206: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 4350: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 4370: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 4195: Assignment to leds_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5361: Assignment to basesoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5375: Assignment to basesoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=31.25,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=4'b1000,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1000,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=4'b1000,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=0.0,CLKOUT3_DIVIDE=4'b1000,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=270.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5438: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5441: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5504: Assignment to sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5518: Assignment to sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5532: Assignment to sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" Line 5546: Assignment to sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5292: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5292: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5292: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5292: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5292: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/minispartan6_base_lm32/gateware/top.v" line 5292: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x25-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x25-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x25-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x25-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 2048x32-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 2048x20-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Found 1-bit register for signal <basesoc_sram_bus_ack>.
    Found 1-bit register for signal <basesoc_interface_we>.
    Found 8-bit register for signal <basesoc_interface_dat_w>.
    Found 14-bit register for signal <basesoc_interface_adr>.
    Found 32-bit register for signal <basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <basesoc_counter>.
    Found 1-bit register for signal <basesoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <basesoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <basesoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <basesoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <basesoc_uart_phy_source_valid>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_r>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <basesoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <basesoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <basesoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <basesoc_uart_tx_pending>.
    Found 1-bit register for signal <basesoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <basesoc_uart_rx_pending>.
    Found 1-bit register for signal <basesoc_uart_rx_old_trigger>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_rx_fifo_level>.
    Found 32-bit register for signal <basesoc_timer0_value>.
    Found 32-bit register for signal <basesoc_timer0_value_status>.
    Found 1-bit register for signal <basesoc_timer0_zero_pending>.
    Found 1-bit register for signal <basesoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <clk>.
    Found 2-bit register for signal <dqi>.
    Found 2-bit register for signal <i1>.
    Found 32-bit register for signal <sr>.
    Found 1-bit register for signal <dq_oe>.
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <bus_ack>.
    Found 8-bit register for signal <counter>.
    Found 13-bit register for signal <sdram_a>.
    Found 2-bit register for signal <sdram_ba>.
    Found 1-bit register for signal <sdram_cke>.
    Found 1-bit register for signal <sdram_cas_n>.
    Found 1-bit register for signal <sdram_ras_n>.
    Found 1-bit register for signal <sdram_we_n>.
    Found 1-bit register for signal <sdram_cs_n>.
    Found 16-bit register for signal <sd_dq_out>.
    Found 2-bit register for signal <sdram_dm>.
    Found 16-bit register for signal <dfi_p0_rddata>.
    Found 1-bit register for signal <d_dfi_wrdata_en>.
    Found 4-bit register for signal <rddata_sr>.
    Found 16-bit register for signal <sdram_status>.
    Found 13-bit register for signal <sdram_cmd_payload_a>.
    Found 1-bit register for signal <sdram_cmd_payload_cas>.
    Found 1-bit register for signal <sdram_cmd_payload_ras>.
    Found 1-bit register for signal <sdram_cmd_payload_we>.
    Found 1-bit register for signal <sdram_seq_done>.
    Found 4-bit register for signal <sdram_counter>.
    Found 10-bit register for signal <sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine0_openrow>.
    Found 3-bit register for signal <sdram_bankmachine0_produce>.
    Found 3-bit register for signal <sdram_bankmachine0_consume>.
    Found 4-bit register for signal <sdram_bankmachine0_level>.
    Found 2-bit register for signal <sdram_bankmachine0_count>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine1_openrow>.
    Found 3-bit register for signal <sdram_bankmachine1_produce>.
    Found 3-bit register for signal <sdram_bankmachine1_consume>.
    Found 4-bit register for signal <sdram_bankmachine1_level>.
    Found 2-bit register for signal <sdram_bankmachine1_count>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine2_openrow>.
    Found 3-bit register for signal <sdram_bankmachine2_produce>.
    Found 3-bit register for signal <sdram_bankmachine2_consume>.
    Found 4-bit register for signal <sdram_bankmachine2_level>.
    Found 2-bit register for signal <sdram_bankmachine2_count>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine3_openrow>.
    Found 3-bit register for signal <sdram_bankmachine3_produce>.
    Found 3-bit register for signal <sdram_bankmachine3_consume>.
    Found 4-bit register for signal <sdram_bankmachine3_level>.
    Found 2-bit register for signal <sdram_bankmachine3_count>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 5-bit register for signal <sdram_time0>.
    Found 4-bit register for signal <sdram_time1>.
    Found 2-bit register for signal <sdram_choose_cmd_grant>.
    Found 2-bit register for signal <sdram_choose_req_grant>.
    Found 13-bit register for signal <sdram_dfi_p0_address>.
    Found 2-bit register for signal <sdram_dfi_p0_bank>.
    Found 1-bit register for signal <sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p0_wrdata_en>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <cache>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 1-bit register for signal <basesoc_grant>.
    Found 5-bit register for signal <basesoc_slave_sel_r>.
    Found 8-bit register for signal <basesoc_interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <leds_storage_full>.
    Found 1-bit register for signal <basesoc_sel_r>.
    Found 8-bit register for signal <basesoc_interface1_bank_bus_dat_r>.
    Found 8-bit register for signal <basesoc_interface2_bank_bus_dat_r>.
    Found 4-bit register for signal <sdram_storage_full>.
    Found 6-bit register for signal <sdram_command_storage_full>.
    Found 1-bit register for signal <sdram_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_address_storage_full<0>>.
    Found 2-bit register for signal <sdram_baddress_storage_full>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_wrdata_storage_full<0>>.
    Found 8-bit register for signal <basesoc_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <bitbang_storage_full>.
    Found 1-bit register for signal <bitbang_en_storage_full>.
    Found 8-bit register for signal <basesoc_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_en_storage_full>.
    Found 1-bit register for signal <basesoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_interface5_bank_bus_dat_r>.
    Found 2-bit register for signal <basesoc_uart_storage_full>.
    Found 8-bit register for signal <basesoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 16-bit register for signal <sd_dq_in_ps>.
    Found 13-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_2>.
    Found 11-bit register for signal <memadr_3>.
    Found 1-bit register for signal <basesoc_rom_bus_ack>.
    Found finite state machine <FSM_0> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 32                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <basesoc_uart_tx_fifo_level[4]_GND_1_o_sub_824_OUT> created at line 4310.
    Found 5-bit subtractor for signal <basesoc_uart_rx_fifo_level[4]_GND_1_o_sub_833_OUT> created at line 4325.
    Found 32-bit subtractor for signal <basesoc_timer0_value[31]_GND_1_o_sub_837_OUT> created at line 4332.
    Found 10-bit subtractor for signal <sdram_count[9]_GND_1_o_sub_877_OUT> created at line 4444.
    Found 4-bit subtractor for signal <sdram_bankmachine0_level[3]_GND_1_o_sub_888_OUT> created at line 4470.
    Found 2-bit subtractor for signal <sdram_bankmachine0_count[1]_GND_1_o_sub_891_OUT> created at line 4475.
    Found 4-bit subtractor for signal <sdram_bankmachine1_level[3]_GND_1_o_sub_902_OUT> created at line 4501.
    Found 2-bit subtractor for signal <sdram_bankmachine1_count[1]_GND_1_o_sub_905_OUT> created at line 4506.
    Found 4-bit subtractor for signal <sdram_bankmachine2_level[3]_GND_1_o_sub_916_OUT> created at line 4532.
    Found 2-bit subtractor for signal <sdram_bankmachine2_count[1]_GND_1_o_sub_919_OUT> created at line 4537.
    Found 4-bit subtractor for signal <sdram_bankmachine3_level[3]_GND_1_o_sub_930_OUT> created at line 4563.
    Found 2-bit subtractor for signal <sdram_bankmachine3_count[1]_GND_1_o_sub_933_OUT> created at line 4568.
    Found 5-bit subtractor for signal <sdram_time0[4]_GND_1_o_sub_936_OUT> created at line 4578.
    Found 4-bit subtractor for signal <sdram_time1[3]_GND_1_o_sub_939_OUT> created at line 4585.
    Found 2-bit adder for signal <basesoc_counter[1]_GND_1_o_add_786_OUT> created at line 4218.
    Found 4-bit adder for signal <basesoc_uart_phy_tx_bitcount[3]_GND_1_o_add_789_OUT> created at line 4232.
    Found 33-bit adder for signal <n2834> created at line 4248.
    Found 4-bit adder for signal <basesoc_uart_phy_rx_bitcount[3]_GND_1_o_add_801_OUT> created at line 4261.
    Found 33-bit adder for signal <n2839> created at line 4280.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_produce[3]_GND_1_o_add_817_OUT> created at line 4299.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_consume[3]_GND_1_o_add_819_OUT> created at line 4302.
    Found 5-bit adder for signal <basesoc_uart_tx_fifo_level[4]_GND_1_o_add_821_OUT> created at line 4306.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_produce[3]_GND_1_o_add_826_OUT> created at line 4314.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_consume[3]_GND_1_o_add_828_OUT> created at line 4317.
    Found 5-bit adder for signal <basesoc_uart_rx_fifo_level[4]_GND_1_o_add_830_OUT> created at line 4321.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_841_OUT> created at line 4348.
    Found 2-bit adder for signal <i1[1]_GND_1_o_add_848_OUT> created at line 4362.
    Found 8-bit adder for signal <counter[7]_GND_1_o_add_860_OUT> created at line 4388.
    Found 4-bit adder for signal <sdram_counter[3]_GND_1_o_add_872_OUT> created at line 4435.
    Found 3-bit adder for signal <sdram_bankmachine0_produce[2]_GND_1_o_add_881_OUT> created at line 4459.
    Found 3-bit adder for signal <sdram_bankmachine0_consume[2]_GND_1_o_add_883_OUT> created at line 4462.
    Found 4-bit adder for signal <sdram_bankmachine0_level[3]_GND_1_o_add_885_OUT> created at line 4466.
    Found 3-bit adder for signal <sdram_bankmachine1_produce[2]_GND_1_o_add_895_OUT> created at line 4490.
    Found 3-bit adder for signal <sdram_bankmachine1_consume[2]_GND_1_o_add_897_OUT> created at line 4493.
    Found 4-bit adder for signal <sdram_bankmachine1_level[3]_GND_1_o_add_899_OUT> created at line 4497.
    Found 3-bit adder for signal <sdram_bankmachine2_produce[2]_GND_1_o_add_909_OUT> created at line 4521.
    Found 3-bit adder for signal <sdram_bankmachine2_consume[2]_GND_1_o_add_911_OUT> created at line 4524.
    Found 4-bit adder for signal <sdram_bankmachine2_level[3]_GND_1_o_add_913_OUT> created at line 4528.
    Found 3-bit adder for signal <sdram_bankmachine3_produce[2]_GND_1_o_add_923_OUT> created at line 4552.
    Found 3-bit adder for signal <sdram_bankmachine3_consume[2]_GND_1_o_add_925_OUT> created at line 4555.
    Found 4-bit adder for signal <sdram_bankmachine3_level[3]_GND_1_o_add_927_OUT> created at line 4559.
    Found 1-bit adder for signal <cache_PWR_1_o_add_977_OUT<0>> created at line 4718.
    Found 1-bit 3-to-1 multiplexer for signal <interface_ack> created at line 2713.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 3153.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 3177.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 3225.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 3249.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 3297.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 3321.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 3345.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 3369.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 3393.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 3441.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 3465.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 3513.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 3537.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 3561.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed0> created at line 4029.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed1> created at line 4053.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed2> created at line 4077.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 4101.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 4125.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 4149.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 4173.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_interface2_bank_bus_adr[3]_GND_1_o_wide_mux_983_OUT> created at line 4895.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_interface3_bank_bus_adr[1]_GND_1_o_wide_mux_988_OUT> created at line 4956.
    Found 8-bit 21-to-1 multiplexer for signal <basesoc_interface4_bank_bus_adr[4]_GND_1_o_wide_mux_991_OUT> created at line 4978.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_interface5_bank_bus_adr[2]_GND_1_o_wide_mux_993_OUT> created at line 5068.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_interface6_bank_bus_adr[1]_basesoc_csrbank6_tuning_word0_w[7]_wide_mux_996_OUT> created at line 5095.
    Found 1-bit tristate buffer for signal <spiflash2x_dq<1>> created at line 5488
    Found 1-bit tristate buffer for signal <spiflash2x_dq<0>> created at line 5488
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 5491
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 5491
    Found 13-bit comparator equal for signal <sdram_bankmachine0_hit> created at line 1654
    Found 13-bit comparator equal for signal <sdram_bankmachine1_hit> created at line 1805
    Found 13-bit comparator equal for signal <sdram_bankmachine2_hit> created at line 1956
    Found 13-bit comparator equal for signal <sdram_bankmachine3_hit> created at line 2107
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_read_sdram_choose_req_want_reads_equal_239_o> created at line 2333
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_write_sdram_choose_req_want_writes_equal_240_o> created at line 2333
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_read_sdram_choose_req_want_reads_equal_241_o> created at line 2334
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_242_o> created at line 2334
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_read_sdram_choose_req_want_reads_equal_243_o> created at line 2335
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_write_sdram_choose_req_want_writes_equal_244_o> created at line 2335
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_read_sdram_choose_req_want_reads_equal_245_o> created at line 2336
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_write_sdram_choose_req_want_writes_equal_246_o> created at line 2336
    Found 19-bit comparator equal for signal <cache_tag_do_tag[18]_interface0_wb_sdram_adr[29]_equal_341_o> created at line 2642
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_841_o> created at line 4347
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_1226_o> created at line 5483
    WARNING:Xst:2404 -  FFs/Latches <sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  11 RAM(s).
	inferred  36 Adder/Subtractor(s).
	inferred 888 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred 339 Multiplexer(s).
	inferred  18 Tristate(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 1024x32-bit dual-port RAM                             : 2
 16x10-bit dual-port RAM                               : 2
 2048x20-bit dual-port RAM                             : 1
 2048x32-bit dual-port RAM                             : 1
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x25-bit dual-port RAM                                : 4
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 51
 1-bit adder                                           : 1
 10-bit subtractor                                     : 1
 2-bit adder                                           : 6
 2-bit subtractor                                      : 4
 3-bit adder                                           : 8
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 7
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Registers                                            : 306
 1-bit register                                        : 157
 10-bit register                                       : 3
 11-bit register                                       : 1
 13-bit register                                       : 8
 14-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 17
 23-bit register                                       : 1
 3-bit register                                        : 13
 30-bit register                                       : 10
 32-bit register                                       : 31
 4-bit register                                        : 20
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 29
# Comparators                                          : 26
 1-bit comparator equal                                : 9
 13-bit comparator equal                               : 4
 19-bit comparator equal                               : 1
 21-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 487
 1-bit 2-to-1 multiplexer                              : 303
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 49
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 16
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 26
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 13

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <i1>: 1 register on signal <i1>.
The following registers are absorbed into counter <sdram_count>: 1 register on signal <sdram_count>.
The following registers are absorbed into counter <basesoc_uart_phy_tx_bitcount>: 1 register on signal <basesoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <basesoc_counter>: 1 register on signal <basesoc_counter>.
The following registers are absorbed into counter <basesoc_uart_phy_rx_bitcount>: 1 register on signal <basesoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_produce>: 1 register on signal <basesoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_consume>: 1 register on signal <basesoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_produce>: 1 register on signal <basesoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_level>: 1 register on signal <basesoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_consume>: 1 register on signal <basesoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_level>: 1 register on signal <basesoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <sdram_bankmachine0_produce>: 1 register on signal <sdram_bankmachine0_produce>.
The following registers are absorbed into counter <sdram_bankmachine0_consume>: 1 register on signal <sdram_bankmachine0_consume>.
The following registers are absorbed into counter <sdram_bankmachine0_level>: 1 register on signal <sdram_bankmachine0_level>.
The following registers are absorbed into counter <sdram_bankmachine1_produce>: 1 register on signal <sdram_bankmachine1_produce>.
The following registers are absorbed into counter <sdram_bankmachine1_level>: 1 register on signal <sdram_bankmachine1_level>.
The following registers are absorbed into counter <sdram_bankmachine1_consume>: 1 register on signal <sdram_bankmachine1_consume>.
The following registers are absorbed into counter <sdram_bankmachine2_produce>: 1 register on signal <sdram_bankmachine2_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_consume>: 1 register on signal <sdram_bankmachine2_consume>.
The following registers are absorbed into counter <sdram_bankmachine2_level>: 1 register on signal <sdram_bankmachine2_level>.
The following registers are absorbed into counter <sdram_bankmachine3_consume>: 1 register on signal <sdram_bankmachine3_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_produce>: 1 register on signal <sdram_bankmachine3_produce>.
The following registers are absorbed into counter <sdram_bankmachine3_level>: 1 register on signal <sdram_bankmachine3_level>.
The following registers are absorbed into counter <cache>: 1 register on signal <cache>.
The following registers are absorbed into counter <sdram_bankmachine0_count>: 1 register on signal <sdram_bankmachine0_count>.
The following registers are absorbed into counter <sdram_bankmachine1_count>: 1 register on signal <sdram_bankmachine1_count>.
The following registers are absorbed into counter <sdram_bankmachine3_count>: 1 register on signal <sdram_bankmachine3_count>.
The following registers are absorbed into counter <sdram_bankmachine2_count>: 1 register on signal <sdram_bankmachine2_count>.
The following registers are absorbed into counter <sdram_time0>: 1 register on signal <sdram_time0>.
The following registers are absorbed into counter <sdram_time1>: 1 register on signal <sdram_time1>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:0>> |          |
    |     diA            | connected to signal <cache_data_port_dat_w> |          |
    |     doA            | connected to signal <interface0_wb_sdram_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 20-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <cache_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:0>> |          |
    |     diA            | connected to signal <(cache_tag_di_dirty,rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<12:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <basesoc_sram_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <basesoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <basesoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <basesoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <("00",_n3014<11:0>,rhs_array_muxed32<10>,rhs_array_muxed32<7:0>,cache,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine0_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <("00",_n3014<11:0>,rhs_array_muxed32<10>,rhs_array_muxed32<7:0>,cache,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine1_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <("00",_n3014<11:0>,rhs_array_muxed32<10>,rhs_array_muxed32<7:0>,cache,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine2_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <("00",_n3014<11:0>,rhs_array_muxed32<10>,rhs_array_muxed32<7:0>,cache,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 25-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine3_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 1024x32-bit dual-port block RAM                       : 2
 16x10-bit dual-port distributed RAM                   : 2
 2048x20-bit single-port block RAM                     : 1
 2048x32-bit single-port block RAM                     : 1
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x25-bit dual-port distributed RAM                    : 4
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 14
 2-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 35
 1-bit up counter                                      : 1
 10-bit down counter                                   : 1
 2-bit down counter                                    : 4
 2-bit up counter                                      : 2
 3-bit up counter                                      : 8
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 6
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Registers                                            : 1967
 Flip-Flops                                            : 1967
# Comparators                                          : 26
 1-bit comparator equal                                : 9
 13-bit comparator equal                               : 4
 19-bit comparator equal                               : 1
 21-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 832
 1-bit 2-to-1 multiplexer                              : 681
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 49
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 4
 13-bit 4-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 18
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <multiplexer_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_12> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_325> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_425> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_525> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sdram_dm_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dm_1> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_1> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_0> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <sdram_dm_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <i1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <new_master_wdata_ready> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dfi_p0_wrdata_en> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <new_master_rdata_valid0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dfi_p0_rddata_en> 
INFO:Xst:3203 - The FF/Latch <i1_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <sdram_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 29.
Forward register balancing over carry chain Msub_basesoc_timer0_value[31]_GND_1_o_sub_837_OUT_cy<0>
Forward register balancing over carry chain lm32_cpu/Mcount_cc_cy<0>
Forward register balancing over carry chain lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>
Forward register balancing over carry chain lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>
INFO:Xst:2261 - The FF/Latch <memadr_2_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rddata_sr_0_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB1 .
	Register(s) rddata_sr_0 has(ve) been backward balanced into : rddata_sr_0_BRB0 rddata_sr_0_BRB1 rddata_sr_0_BRB2 rddata_sr_0_BRB3 rddata_sr_0_BRB5.
	Register(s) rddata_sr_1 has(ve) been backward balanced into : rddata_sr_1_BRB0 rddata_sr_1_BRB1 rddata_sr_1_BRB2 rddata_sr_1_BRB3 rddata_sr_1_BRB4 rddata_sr_1_BRB5.
	Register(s) rddata_sr_2 has(ve) been backward balanced into : rddata_sr_2_BRB0 rddata_sr_2_BRB1 rddata_sr_2_BRB2 rddata_sr_2_BRB3 rddata_sr_2_BRB4 rddata_sr_2_BRB5.
Unit <top> processed.
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop lm32_cpu/load_store_unit/dcache/state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <new_master_rdata_valid4>.
	Found 3-bit shift register for signal <rddata_sr_2_BRB1>.
	Found 3-bit shift register for signal <rddata_sr_2_BRB3>.
	Found 2-bit shift register for signal <rddata_sr_2_BRB4>.
	Found 3-bit shift register for signal <rddata_sr_2_BRB5>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2090
 Flip-Flops                                            : 2090
# Shift Registers                                      : 5
 2-bit shift register                                  : 1
 3-bit shift register                                  : 3
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3817
#      GND                         : 1
#      INV                         : 49
#      LUT1                        : 63
#      LUT2                        : 401
#      LUT3                        : 474
#      LUT4                        : 229
#      LUT5                        : 641
#      LUT6                        : 1180
#      MUXCY                       : 355
#      MUXF7                       : 82
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 309
# FlipFlops/Latches                : 2100
#      FD                          : 40
#      FDE                         : 144
#      FDP                         : 2
#      FDR                         : 595
#      FDRE                        : 1192
#      FDS                         : 42
#      FDSE                        : 84
#      ODDR2                       : 1
# RAMS                             : 217
#      RAM16X1D                    : 108
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 42
#      RAMB8BWER                   : 3
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 59
#      BUFIO2                      : 1
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 18
#      OBUF                        : 34
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 2
#      DNA_PORT                    : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2100  out of  30064     6%  
 Number of Slice LUTs:                 3386  out of  15032    22%  
    Number used as Logic:              3037  out of  15032    20%  
    Number used as Memory:              349  out of   3664     9%  
       Number used as RAM:              344
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4051
   Number with an unused Flip Flop:    1951  out of   4051    48%  
   Number with an unused LUT:           665  out of   4051    16%  
   Number of fully used LUT-FF pairs:  1435  out of   4051    35%  
   Number of unique control sets:        88

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    186    31%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               44  out of     52    84%  
    Number using Block RAM only:         44
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      3  out of     38     7%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk32                              | PLL_ADV:CLKOUT4        | 2310  |
clk32                              | PLL_ADV:CLKOUT5        | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 29.712ns (Maximum Frequency: 33.656MHz)
   Minimum input arrival time before clock: 3.176ns
   Maximum output required time after clock: 5.038ns
   Maximum combinational path delay: 1.222ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk32'
  Clock period: 29.712ns (frequency: 33.656MHz)
  Total number of paths / destination ports: 393279 / 8619
-------------------------------------------------------------------------
Delay:               11.885ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk32 rising 2.5X
  Destination Clock: clk32 rising 2.5X

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   6.742   1.049  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48A1:PCIN47            1.405          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     11.885ns (10.836ns logic, 1.049ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk32'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.176ns (Levels of Logic = 3)
  Source:            spiflash2x_dq<1> (PAD)
  Destination:       basesoc_interface3_bank_bus_dat_r_0 (FF)
  Destination Clock: clk32 rising 2.5X

  Data Path: spiflash2x_dq<1> to basesoc_interface3_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.864  spiflash2x_dq_1_IOBUF (N246)
     LUT6:I2->O            1   0.203   0.580  Mmux_GND_1_o_basesoc_interface3_bank_bus_adr[1]_mux_989_OUT1_SW0 (N124)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_basesoc_interface3_bank_bus_adr[1]_mux_989_OUT1 (GND_1_o_basesoc_interface3_bank_bus_adr[1]_mux_989_OUT<0>)
     FDR:D                     0.102          basesoc_interface3_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.176ns (1.732ns logic, 1.444ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk32'
  Total number of paths / destination ports: 86 / 52
-------------------------------------------------------------------------
Offset:              5.038ns (Levels of Logic = 2)
  Source:            clk (FF)
  Destination:       spiflash2x_clk (PAD)
  Source Clock:      clk32 rising 2.5X

  Data Path: clk to spiflash2x_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.447   1.238  clk (clk)
     LUT3:I1->O            1   0.203   0.579  Mmux_spiflash2x_clk11 (spiflash2x_clk_OBUF)
     OBUF:I->O                 2.571          spiflash2x_clk_OBUF (spiflash2x_clk)
    ----------------------------------------
    Total                      5.038ns (3.221ns logic, 1.817ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.222ns (Levels of Logic = 1)
  Source:            clk32 (PAD)
  Destination:       BUFIO2:I (PAD)

  Data Path: clk32 to BUFIO2:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   1.222   0.000  IBUFG (clk32a)
    BUFIO2:I                   0.000          BUFIO2
    ----------------------------------------
    Total                      1.222ns (1.222ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk32
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk32          |   11.885|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.30 secs
 
--> 


Total memory usage is 457012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  351 (   0 filtered)
Number of infos    :   60 (   0 filtered)

