// Seed: 892732852
module module_0;
  final begin : LABEL_0
    id_1 = 1;
  end
  if (1) begin : LABEL_0
    reg id_2;
    id_3 :
    assert property (@('b0 or posedge 1) !id_3)
    else;
    always
      if (1) id_2 <= 1;
      else @({1{id_2}});
  end else begin : LABEL_0
    assign id_4 = id_4;
  end
  assign id_5 = id_5;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output supply1 id_2
);
  initial begin : LABEL_0
    id_1 = id_0;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_4;
endmodule
