<?xml version="1.0"?>
<block name="/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/IP_Catalog_Designs/ocm_sp_18x4096/EDA-2478/ocm_sp_18x4096/run_1/synth_1_1/impl_1_1_1/packing/ocm_sp_18x4096_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:f07d0ad83d06b9a22f6428dd47c9714e6e0b6b8ac2215eb8049785a6493f7f67" atom_netlist_id="SHA256:aee1b0a90493fbffa599fd354fc34e1c6954de6bd171bc35149716edd5f1ee59">
	<inputs>addr_A[0] addr_A[1] addr_A[2] addr_A[3] addr_A[4] addr_A[5] addr_A[6] addr_A[7] addr_A[8] addr_A[9] addr_A[10] addr_A[11] din_A[0] din_A[1] din_A[2] din_A[3] din_A[4] din_A[5] din_A[6] din_A[7] din_A[8] din_A[9] din_A[10] din_A[11] din_A[12] din_A[13] din_A[14] din_A[15] din_A[16] din_A[17] clk_A wen_A ren_A</inputs>
	<outputs>out:dout_A[0] out:dout_A[1] out:dout_A[2] out:dout_A[3] out:dout_A[4] out:dout_A[5] out:dout_A[6] out:dout_A[7] out:dout_A[8] out:dout_A[9] out:dout_A[10] out:dout_A[11] out:dout_A[12] out:dout_A[13] out:dout_A[14] out:dout_A[15] out:dout_A[16] out:dout_A[17]</outputs>
	<clocks>clk_A</clocks>
	<block name="dout_A[0]" instance="bram[0]" mode="default">
		<inputs>
			<port name="I00">$false open open open open open din_A[2] open open open open open</port>
			<port name="I10">open addr_A[0] din_A[3] open open open open $false open open open open</port>
			<port name="I20">open open open $false open din_A[0] din_A[1] open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open $true ren_A</port>
			<port name="I01">open addr_A[1] addr_A[9] open din_A[6] $false din_A[8] din_A[4] addr_A[3] open open open</port>
			<port name="I11">open open open open open open open open open open open open</port>
			<port name="I21">open open open $false open open open open open open addr_A[2] din_A[5]</port>
			<port name="I31">open open open open open open open open addr_A[10] $false din_A[7] addr_A[4]</port>
			<port name="IS1">open open open open open wen_A</port>
			<port name="I02">$false open open open open open open open open addr_A[5] addr_A[11] addr_A[7]</port>
			<port name="I12">open open open addr_A[6] open addr_A[8] open open open open open open</port>
			<port name="I22">open open open open open open open open open open open $false</port>
			<port name="I32">open open open open open open open open $false open open open</port>
			<port name="IS2">open open open open open open</port>
			<port name="RAM_ID_i">open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_INIT_i">open</port>
			<port name="PL_ENA_i">open</port>
			<port name="PL_REN_i">open</port>
			<port name="PL_WEN_i">open open</port>
			<port name="PL_ADDR_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_DATA_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_in">open open open open open open</port>
			<port name="sr_in">open open open open open open</port>
			<port name="plr_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O0">bram_lr[0].RDATA_A1_o[0]-&gt;direct1 bram_lr[0].RDATA_A1_o[1]-&gt;direct1 bram_lr[0].RDATA_A1_o[2]-&gt;direct1 bram_lr[0].RDATA_A1_o[3]-&gt;direct1 bram_lr[0].RDATA_A1_o[4]-&gt;direct1 bram_lr[0].RDATA_A1_o[5]-&gt;direct1 bram_lr[0].RDATA_A1_o[6]-&gt;direct1 bram_lr[0].RDATA_A1_o[7]-&gt;direct1 open open open open open open open open bram_lr[0].RDATA_A1_o[16]-&gt;direct1 open open open open open open open</port>
			<port name="O1">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O2">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_INIT_o">open</port>
			<port name="PL_ENA_o">open</port>
			<port name="PL_REN_o">open</port>
			<port name="PL_CLK_o">open</port>
			<port name="PL_WEN_o">open open</port>
			<port name="PL_ADDR_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_DATA_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open open open open</port>
			<port name="sr_out">open open open open open open</port>
			<port name="plr_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="PL_CLK_i">open</port>
			<port name="clk">open open open open open open open open open open open open open open open clk_A</port>
		</clocks>
		<block name="dout_A[0]" instance="bram_lr[0]" mode="mem_36K_tdp">
			<inputs>
				<port name="WDATA_A1_i">bram.I20[5]-&gt;crossbar0 bram.I20[6]-&gt;crossbar1 bram.I00[6]-&gt;crossbar2 bram.I10[2]-&gt;crossbar3 bram.I01[7]-&gt;crossbar4 bram.I21[11]-&gt;crossbar5 bram.I01[4]-&gt;crossbar6 bram.I31[10]-&gt;crossbar7 bram.I02[0]-&gt;crossbar8 bram.I22[11]-&gt;crossbar9 bram.I02[0]-&gt;crossbar10 bram.I32[8]-&gt;crossbar11 bram.I20[3]-&gt;crossbar0 bram.I20[3]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[7]-&gt;crossbar3 bram.I01[6]-&gt;crossbar4 bram.I21[3]-&gt;crossbar5</port>
				<port name="WDATA_A2_i">bram.I00[0]-&gt;crossbar0 bram.I10[7]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[7]-&gt;crossbar3 bram.I21[3]-&gt;crossbar4 bram.I21[3]-&gt;crossbar5 bram.I01[5]-&gt;crossbar6 bram.I31[9]-&gt;crossbar7 bram.I22[11]-&gt;crossbar8 bram.I22[11]-&gt;crossbar9 bram.I32[8]-&gt;crossbar10 bram.I32[8]-&gt;crossbar11 bram.I20[3]-&gt;crossbar0 bram.I20[3]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[7]-&gt;crossbar3 bram.I01[5]-&gt;crossbar4 bram.I21[3]-&gt;crossbar5</port>
				<port name="ADDR_A1_i">bram.I00[0]-&gt;crossbar0 bram.I20[3]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[1]-&gt;crossbar3 bram.I01[1]-&gt;crossbar4 bram.I21[10]-&gt;crossbar5 bram.I01[8]-&gt;crossbar6 bram.I31[11]-&gt;crossbar7 bram.I02[9]-&gt;crossbar8 bram.I12[3]-&gt;crossbar9 bram.I02[11]-&gt;crossbar10 bram.I12[5]-&gt;crossbar11 bram.I01[2]-&gt;crossbar6 bram.I31[8]-&gt;crossbar7 bram.I02[10]-&gt;crossbar8</port>
				<port name="ADDR_A2_i">bram.I00[0]-&gt;crossbar0 bram.I20[3]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[1]-&gt;crossbar3 bram.I01[1]-&gt;crossbar4 bram.I21[10]-&gt;crossbar5 bram.I01[8]-&gt;crossbar6 bram.I31[11]-&gt;crossbar7 bram.I02[9]-&gt;crossbar8 bram.I12[3]-&gt;crossbar9 bram.I02[11]-&gt;crossbar10 bram.I12[5]-&gt;crossbar11 bram.I01[2]-&gt;crossbar6 bram.I31[8]-&gt;crossbar7</port>
				<port name="REN_A1_i">bram.IS0[5]-&gt;crossbar12</port>
				<port name="REN_A2_i">bram.IS0[5]-&gt;crossbar12</port>
				<port name="WEN_A1_i">bram.IS1[5]-&gt;crossbar12</port>
				<port name="WEN_A2_i">bram.IS1[5]-&gt;crossbar12</port>
				<port name="BE_A1_i">bram.IS0[4]-&gt;crossbar12 bram.IS0[4]-&gt;crossbar12</port>
				<port name="BE_A2_i">bram.IS0[4]-&gt;crossbar12 bram.IS0[4]-&gt;crossbar12</port>
				<port name="WDATA_B1_i">open open open open open open open open open open open open open open open open open open</port>
				<port name="WDATA_B2_i">open open open open open open open open open open open open open open open open open open</port>
				<port name="ADDR_B1_i">open open open open open open open open open open open open open open open</port>
				<port name="ADDR_B2_i">open open open open open open open open open open open open open open</port>
				<port name="REN_B1_i">open</port>
				<port name="REN_B2_i">open</port>
				<port name="WEN_B1_i">open</port>
				<port name="WEN_B2_i">open</port>
				<port name="BE_B1_i">open open</port>
				<port name="BE_B2_i">open open</port>
				<port name="FLUSH1_i">open</port>
				<port name="FLUSH2_i">open</port>
				<port name="RAM_ID_i">open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_INIT_i">open</port>
				<port name="PL_ENA_i">open</port>
				<port name="PL_REN_i">open</port>
				<port name="PL_WEN_i">open open</port>
				<port name="PL_ADDR_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_DATA_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_in">open open open open open open</port>
			</inputs>
			<outputs>
				<port name="RDATA_A1_o">mem_36K[0].RDATA_A1[0]-&gt;direct11 mem_36K[0].RDATA_A1[1]-&gt;direct11 mem_36K[0].RDATA_A1[2]-&gt;direct11 mem_36K[0].RDATA_A1[3]-&gt;direct11 mem_36K[0].RDATA_A1[4]-&gt;direct11 mem_36K[0].RDATA_A1[5]-&gt;direct11 mem_36K[0].RDATA_A1[6]-&gt;direct11 mem_36K[0].RDATA_A1[7]-&gt;direct11 open open open open open open open open mem_36K[0].RDATA_A1[16]-&gt;direct11 open</port>
				<port name="RDATA_A2_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="RDATA_B1_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="RDATA_B2_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_INIT_o">open</port>
				<port name="PL_ENA_o">open</port>
				<port name="PL_REN_o">open</port>
				<port name="PL_CLK_o">open</port>
				<port name="PL_WEN_o">open open</port>
				<port name="PL_ADDR_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_DATA_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK_A1_i">bram.clk[15]-&gt;crossbar_clk</port>
				<port name="CLK_A2_i">bram.clk[15]-&gt;crossbar_clk</port>
				<port name="CLK_B1_i">open</port>
				<port name="CLK_B2_i">open</port>
				<port name="PL_CLK_i">open</port>
			</clocks>
			<block name="dout_A[0]" instance="mem_36K[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">010000010000000000000000000000000000000000100000100000000000000000000000000000000</parameter>
				</parameters>
				<inputs>
					<port name="WDATA_A1">bram_lr.WDATA_A1_i[0]-&gt;direct9 bram_lr.WDATA_A1_i[1]-&gt;direct9 bram_lr.WDATA_A1_i[2]-&gt;direct9 bram_lr.WDATA_A1_i[3]-&gt;direct9 bram_lr.WDATA_A1_i[4]-&gt;direct9 bram_lr.WDATA_A1_i[5]-&gt;direct9 bram_lr.WDATA_A1_i[6]-&gt;direct9 bram_lr.WDATA_A1_i[7]-&gt;direct9 bram_lr.WDATA_A1_i[8]-&gt;direct9 bram_lr.WDATA_A1_i[9]-&gt;direct9 bram_lr.WDATA_A1_i[10]-&gt;direct9 bram_lr.WDATA_A1_i[11]-&gt;direct9 bram_lr.WDATA_A1_i[12]-&gt;direct9 bram_lr.WDATA_A1_i[13]-&gt;direct9 bram_lr.WDATA_A1_i[14]-&gt;direct9 bram_lr.WDATA_A1_i[15]-&gt;direct9 bram_lr.WDATA_A1_i[16]-&gt;direct9 bram_lr.WDATA_A1_i[17]-&gt;direct9</port>
					<port name="WDATA_A2">bram_lr.WDATA_A2_i[0]-&gt;direct33 bram_lr.WDATA_A2_i[1]-&gt;direct33 bram_lr.WDATA_A2_i[2]-&gt;direct33 bram_lr.WDATA_A2_i[3]-&gt;direct33 bram_lr.WDATA_A2_i[4]-&gt;direct33 bram_lr.WDATA_A2_i[5]-&gt;direct33 bram_lr.WDATA_A2_i[6]-&gt;direct33 bram_lr.WDATA_A2_i[7]-&gt;direct33 bram_lr.WDATA_A2_i[8]-&gt;direct33 bram_lr.WDATA_A2_i[9]-&gt;direct33 bram_lr.WDATA_A2_i[10]-&gt;direct33 bram_lr.WDATA_A2_i[11]-&gt;direct33 bram_lr.WDATA_A2_i[12]-&gt;direct33 bram_lr.WDATA_A2_i[13]-&gt;direct33 bram_lr.WDATA_A2_i[14]-&gt;direct33 bram_lr.WDATA_A2_i[15]-&gt;direct33 bram_lr.WDATA_A2_i[16]-&gt;direct33 bram_lr.WDATA_A2_i[17]-&gt;direct33</port>
					<port name="ADDR_A1">bram_lr.ADDR_A1_i[0]-&gt;direct7 bram_lr.ADDR_A1_i[1]-&gt;direct7 bram_lr.ADDR_A1_i[2]-&gt;direct7 bram_lr.ADDR_A1_i[3]-&gt;direct7 bram_lr.ADDR_A1_i[4]-&gt;direct7 bram_lr.ADDR_A1_i[5]-&gt;direct7 bram_lr.ADDR_A1_i[6]-&gt;direct7 bram_lr.ADDR_A1_i[7]-&gt;direct7 bram_lr.ADDR_A1_i[8]-&gt;direct7 bram_lr.ADDR_A1_i[9]-&gt;direct7 bram_lr.ADDR_A1_i[10]-&gt;direct7 bram_lr.ADDR_A1_i[11]-&gt;direct7 bram_lr.ADDR_A1_i[12]-&gt;direct7 bram_lr.ADDR_A1_i[13]-&gt;direct7 bram_lr.ADDR_A1_i[14]-&gt;direct7</port>
					<port name="ADDR_A2">bram_lr.ADDR_A2_i[0]-&gt;direct31 bram_lr.ADDR_A2_i[1]-&gt;direct31 bram_lr.ADDR_A2_i[2]-&gt;direct31 bram_lr.ADDR_A2_i[3]-&gt;direct31 bram_lr.ADDR_A2_i[4]-&gt;direct31 bram_lr.ADDR_A2_i[5]-&gt;direct31 bram_lr.ADDR_A2_i[6]-&gt;direct31 bram_lr.ADDR_A2_i[7]-&gt;direct31 bram_lr.ADDR_A2_i[8]-&gt;direct31 bram_lr.ADDR_A2_i[9]-&gt;direct31 bram_lr.ADDR_A2_i[10]-&gt;direct31 bram_lr.ADDR_A2_i[11]-&gt;direct31 bram_lr.ADDR_A2_i[12]-&gt;direct31 bram_lr.ADDR_A2_i[13]-&gt;direct31</port>
					<port name="REN_A1">bram_lr.REN_A1_i[0]-&gt;direct3</port>
					<port name="REN_A2">bram_lr.REN_A2_i[0]-&gt;direct27</port>
					<port name="WEN_A1">bram_lr.WEN_A1_i[0]-&gt;direct1</port>
					<port name="WEN_A2">bram_lr.WEN_A2_i[0]-&gt;direct25</port>
					<port name="BE_A1">bram_lr.BE_A1_i[0]-&gt;direct1_BE bram_lr.BE_A1_i[1]-&gt;direct1_BE</port>
					<port name="BE_A2">bram_lr.BE_A2_i[0]-&gt;direct25_BE bram_lr.BE_A2_i[1]-&gt;direct25_BE</port>
					<port name="WDATA_B1">open open open open open open open open open open open open open open open open open open</port>
					<port name="WDATA_B2">open open open open open open open open open open open open open open open open open open</port>
					<port name="ADDR_B1">open open open open open open open open open open open open open open open</port>
					<port name="ADDR_B2">open open open open open open open open open open open open open open</port>
					<port name="REN_B1">open</port>
					<port name="REN_B2">open</port>
					<port name="WEN_B1">open</port>
					<port name="WEN_B2">open</port>
					<port name="BE_B1">open open</port>
					<port name="BE_B2">open open</port>
					<port name="FLUSH1">open</port>
					<port name="FLUSH2">open</port>
				</inputs>
				<outputs>
					<port name="RDATA_A1">dout_A[0] dout_A[1] dout_A[2] dout_A[3] dout_A[4] dout_A[5] dout_A[6] dout_A[7] open open open open open open open open dout_A[8] open</port>
					<port name="RDATA_A2">open open open open open open open open open open open open open open open open open open</port>
					<port name="RDATA_B1">open open open open open open open open open open open open open open open open open open</port>
					<port name="RDATA_B2">open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks>
					<port name="CLK_A1">bram_lr.CLK_A1_i[0]-&gt;bram-clk_a1</port>
					<port name="CLK_A2">bram_lr.CLK_A2_i[0]-&gt;bram-clk_a2</port>
					<port name="CLK_B1">open</port>
					<port name="CLK_B2">open</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="dout_A[9]" instance="bram[1]" mode="default">
		<inputs>
			<port name="I00">$false open open open open open din_A[11] open open open open open</port>
			<port name="I10">open addr_A[0] din_A[12] open open open open $false open open open open</port>
			<port name="I20">open open open $false open din_A[9] din_A[10] open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open $true ren_A</port>
			<port name="I01">open addr_A[1] addr_A[9] open din_A[15] $false din_A[17] din_A[13] addr_A[3] open open open</port>
			<port name="I11">open open open open open open open open open open open open</port>
			<port name="I21">open open open $false open open open open open open addr_A[2] din_A[14]</port>
			<port name="I31">open open open open open open open open addr_A[10] $false din_A[16] addr_A[4]</port>
			<port name="IS1">open open open open open wen_A</port>
			<port name="I02">$false open open open open open open open open addr_A[5] addr_A[11] addr_A[7]</port>
			<port name="I12">open open open addr_A[6] open addr_A[8] open open open open open open</port>
			<port name="I22">open open open open open open open open open open open $false</port>
			<port name="I32">open open open open open open open open $false open open open</port>
			<port name="IS2">open open open open open open</port>
			<port name="RAM_ID_i">open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_INIT_i">open</port>
			<port name="PL_ENA_i">open</port>
			<port name="PL_REN_i">open</port>
			<port name="PL_WEN_i">open open</port>
			<port name="PL_ADDR_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_DATA_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_in">open open open open open open</port>
			<port name="sr_in">open open open open open open</port>
			<port name="plr_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O0">bram_lr[0].RDATA_A1_o[0]-&gt;direct1 bram_lr[0].RDATA_A1_o[1]-&gt;direct1 bram_lr[0].RDATA_A1_o[2]-&gt;direct1 bram_lr[0].RDATA_A1_o[3]-&gt;direct1 bram_lr[0].RDATA_A1_o[4]-&gt;direct1 bram_lr[0].RDATA_A1_o[5]-&gt;direct1 bram_lr[0].RDATA_A1_o[6]-&gt;direct1 bram_lr[0].RDATA_A1_o[7]-&gt;direct1 open open open open open open open open bram_lr[0].RDATA_A1_o[16]-&gt;direct1 open open open open open open open</port>
			<port name="O1">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="O2">open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_INIT_o">open</port>
			<port name="PL_ENA_o">open</port>
			<port name="PL_REN_o">open</port>
			<port name="PL_CLK_o">open</port>
			<port name="PL_WEN_o">open open</port>
			<port name="PL_ADDR_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_DATA_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open open open open</port>
			<port name="sr_out">open open open open open open</port>
			<port name="plr_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="PL_CLK_i">open</port>
			<port name="clk">open open open open open open open open open open open open open open open clk_A</port>
		</clocks>
		<block name="dout_A[9]" instance="bram_lr[0]" mode="mem_36K_tdp">
			<inputs>
				<port name="WDATA_A1_i">bram.I20[5]-&gt;crossbar0 bram.I20[6]-&gt;crossbar1 bram.I00[6]-&gt;crossbar2 bram.I10[2]-&gt;crossbar3 bram.I01[7]-&gt;crossbar4 bram.I21[11]-&gt;crossbar5 bram.I01[4]-&gt;crossbar6 bram.I31[10]-&gt;crossbar7 bram.I02[0]-&gt;crossbar8 bram.I22[11]-&gt;crossbar9 bram.I02[0]-&gt;crossbar10 bram.I32[8]-&gt;crossbar11 bram.I20[3]-&gt;crossbar0 bram.I20[3]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[7]-&gt;crossbar3 bram.I01[6]-&gt;crossbar4 bram.I21[3]-&gt;crossbar5</port>
				<port name="WDATA_A2_i">bram.I00[0]-&gt;crossbar0 bram.I10[7]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[7]-&gt;crossbar3 bram.I21[3]-&gt;crossbar4 bram.I21[3]-&gt;crossbar5 bram.I01[5]-&gt;crossbar6 bram.I31[9]-&gt;crossbar7 bram.I22[11]-&gt;crossbar8 bram.I22[11]-&gt;crossbar9 bram.I32[8]-&gt;crossbar10 bram.I32[8]-&gt;crossbar11 bram.I20[3]-&gt;crossbar0 bram.I20[3]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[7]-&gt;crossbar3 bram.I01[5]-&gt;crossbar4 bram.I21[3]-&gt;crossbar5</port>
				<port name="ADDR_A1_i">bram.I00[0]-&gt;crossbar0 bram.I20[3]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[1]-&gt;crossbar3 bram.I01[1]-&gt;crossbar4 bram.I21[10]-&gt;crossbar5 bram.I01[8]-&gt;crossbar6 bram.I31[11]-&gt;crossbar7 bram.I02[9]-&gt;crossbar8 bram.I12[3]-&gt;crossbar9 bram.I02[11]-&gt;crossbar10 bram.I12[5]-&gt;crossbar11 bram.I01[2]-&gt;crossbar6 bram.I31[8]-&gt;crossbar7 bram.I02[10]-&gt;crossbar8</port>
				<port name="ADDR_A2_i">bram.I00[0]-&gt;crossbar0 bram.I20[3]-&gt;crossbar1 bram.I00[0]-&gt;crossbar2 bram.I10[1]-&gt;crossbar3 bram.I01[1]-&gt;crossbar4 bram.I21[10]-&gt;crossbar5 bram.I01[8]-&gt;crossbar6 bram.I31[11]-&gt;crossbar7 bram.I02[9]-&gt;crossbar8 bram.I12[3]-&gt;crossbar9 bram.I02[11]-&gt;crossbar10 bram.I12[5]-&gt;crossbar11 bram.I01[2]-&gt;crossbar6 bram.I31[8]-&gt;crossbar7</port>
				<port name="REN_A1_i">bram.IS0[5]-&gt;crossbar12</port>
				<port name="REN_A2_i">bram.IS0[5]-&gt;crossbar12</port>
				<port name="WEN_A1_i">bram.IS1[5]-&gt;crossbar12</port>
				<port name="WEN_A2_i">bram.IS1[5]-&gt;crossbar12</port>
				<port name="BE_A1_i">bram.IS0[4]-&gt;crossbar12 bram.IS0[4]-&gt;crossbar12</port>
				<port name="BE_A2_i">bram.IS0[4]-&gt;crossbar12 bram.IS0[4]-&gt;crossbar12</port>
				<port name="WDATA_B1_i">open open open open open open open open open open open open open open open open open open</port>
				<port name="WDATA_B2_i">open open open open open open open open open open open open open open open open open open</port>
				<port name="ADDR_B1_i">open open open open open open open open open open open open open open open</port>
				<port name="ADDR_B2_i">open open open open open open open open open open open open open open</port>
				<port name="REN_B1_i">open</port>
				<port name="REN_B2_i">open</port>
				<port name="WEN_B1_i">open</port>
				<port name="WEN_B2_i">open</port>
				<port name="BE_B1_i">open open</port>
				<port name="BE_B2_i">open open</port>
				<port name="FLUSH1_i">open</port>
				<port name="FLUSH2_i">open</port>
				<port name="RAM_ID_i">open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_INIT_i">open</port>
				<port name="PL_ENA_i">open</port>
				<port name="PL_REN_i">open</port>
				<port name="PL_WEN_i">open open</port>
				<port name="PL_ADDR_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_DATA_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_in">open open open open open open</port>
			</inputs>
			<outputs>
				<port name="RDATA_A1_o">mem_36K[0].RDATA_A1[0]-&gt;direct11 mem_36K[0].RDATA_A1[1]-&gt;direct11 mem_36K[0].RDATA_A1[2]-&gt;direct11 mem_36K[0].RDATA_A1[3]-&gt;direct11 mem_36K[0].RDATA_A1[4]-&gt;direct11 mem_36K[0].RDATA_A1[5]-&gt;direct11 mem_36K[0].RDATA_A1[6]-&gt;direct11 mem_36K[0].RDATA_A1[7]-&gt;direct11 open open open open open open open open mem_36K[0].RDATA_A1[16]-&gt;direct11 open</port>
				<port name="RDATA_A2_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="RDATA_B1_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="RDATA_B2_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_INIT_o">open</port>
				<port name="PL_ENA_o">open</port>
				<port name="PL_REN_o">open</port>
				<port name="PL_CLK_o">open</port>
				<port name="PL_WEN_o">open open</port>
				<port name="PL_ADDR_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_DATA_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK_A1_i">bram.clk[15]-&gt;crossbar_clk</port>
				<port name="CLK_A2_i">bram.clk[15]-&gt;crossbar_clk</port>
				<port name="CLK_B1_i">open</port>
				<port name="CLK_B2_i">open</port>
				<port name="PL_CLK_i">open</port>
			</clocks>
			<block name="dout_A[9]" instance="mem_36K[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">010000010000000000000000000000000000000000100000100000000000000000000000000000000</parameter>
				</parameters>
				<inputs>
					<port name="WDATA_A1">bram_lr.WDATA_A1_i[0]-&gt;direct9 bram_lr.WDATA_A1_i[1]-&gt;direct9 bram_lr.WDATA_A1_i[2]-&gt;direct9 bram_lr.WDATA_A1_i[3]-&gt;direct9 bram_lr.WDATA_A1_i[4]-&gt;direct9 bram_lr.WDATA_A1_i[5]-&gt;direct9 bram_lr.WDATA_A1_i[6]-&gt;direct9 bram_lr.WDATA_A1_i[7]-&gt;direct9 bram_lr.WDATA_A1_i[8]-&gt;direct9 bram_lr.WDATA_A1_i[9]-&gt;direct9 bram_lr.WDATA_A1_i[10]-&gt;direct9 bram_lr.WDATA_A1_i[11]-&gt;direct9 bram_lr.WDATA_A1_i[12]-&gt;direct9 bram_lr.WDATA_A1_i[13]-&gt;direct9 bram_lr.WDATA_A1_i[14]-&gt;direct9 bram_lr.WDATA_A1_i[15]-&gt;direct9 bram_lr.WDATA_A1_i[16]-&gt;direct9 bram_lr.WDATA_A1_i[17]-&gt;direct9</port>
					<port name="WDATA_A2">bram_lr.WDATA_A2_i[0]-&gt;direct33 bram_lr.WDATA_A2_i[1]-&gt;direct33 bram_lr.WDATA_A2_i[2]-&gt;direct33 bram_lr.WDATA_A2_i[3]-&gt;direct33 bram_lr.WDATA_A2_i[4]-&gt;direct33 bram_lr.WDATA_A2_i[5]-&gt;direct33 bram_lr.WDATA_A2_i[6]-&gt;direct33 bram_lr.WDATA_A2_i[7]-&gt;direct33 bram_lr.WDATA_A2_i[8]-&gt;direct33 bram_lr.WDATA_A2_i[9]-&gt;direct33 bram_lr.WDATA_A2_i[10]-&gt;direct33 bram_lr.WDATA_A2_i[11]-&gt;direct33 bram_lr.WDATA_A2_i[12]-&gt;direct33 bram_lr.WDATA_A2_i[13]-&gt;direct33 bram_lr.WDATA_A2_i[14]-&gt;direct33 bram_lr.WDATA_A2_i[15]-&gt;direct33 bram_lr.WDATA_A2_i[16]-&gt;direct33 bram_lr.WDATA_A2_i[17]-&gt;direct33</port>
					<port name="ADDR_A1">bram_lr.ADDR_A1_i[0]-&gt;direct7 bram_lr.ADDR_A1_i[1]-&gt;direct7 bram_lr.ADDR_A1_i[2]-&gt;direct7 bram_lr.ADDR_A1_i[3]-&gt;direct7 bram_lr.ADDR_A1_i[4]-&gt;direct7 bram_lr.ADDR_A1_i[5]-&gt;direct7 bram_lr.ADDR_A1_i[6]-&gt;direct7 bram_lr.ADDR_A1_i[7]-&gt;direct7 bram_lr.ADDR_A1_i[8]-&gt;direct7 bram_lr.ADDR_A1_i[9]-&gt;direct7 bram_lr.ADDR_A1_i[10]-&gt;direct7 bram_lr.ADDR_A1_i[11]-&gt;direct7 bram_lr.ADDR_A1_i[12]-&gt;direct7 bram_lr.ADDR_A1_i[13]-&gt;direct7 bram_lr.ADDR_A1_i[14]-&gt;direct7</port>
					<port name="ADDR_A2">bram_lr.ADDR_A2_i[0]-&gt;direct31 bram_lr.ADDR_A2_i[1]-&gt;direct31 bram_lr.ADDR_A2_i[2]-&gt;direct31 bram_lr.ADDR_A2_i[3]-&gt;direct31 bram_lr.ADDR_A2_i[4]-&gt;direct31 bram_lr.ADDR_A2_i[5]-&gt;direct31 bram_lr.ADDR_A2_i[6]-&gt;direct31 bram_lr.ADDR_A2_i[7]-&gt;direct31 bram_lr.ADDR_A2_i[8]-&gt;direct31 bram_lr.ADDR_A2_i[9]-&gt;direct31 bram_lr.ADDR_A2_i[10]-&gt;direct31 bram_lr.ADDR_A2_i[11]-&gt;direct31 bram_lr.ADDR_A2_i[12]-&gt;direct31 bram_lr.ADDR_A2_i[13]-&gt;direct31</port>
					<port name="REN_A1">bram_lr.REN_A1_i[0]-&gt;direct3</port>
					<port name="REN_A2">bram_lr.REN_A2_i[0]-&gt;direct27</port>
					<port name="WEN_A1">bram_lr.WEN_A1_i[0]-&gt;direct1</port>
					<port name="WEN_A2">bram_lr.WEN_A2_i[0]-&gt;direct25</port>
					<port name="BE_A1">bram_lr.BE_A1_i[0]-&gt;direct1_BE bram_lr.BE_A1_i[1]-&gt;direct1_BE</port>
					<port name="BE_A2">bram_lr.BE_A2_i[0]-&gt;direct25_BE bram_lr.BE_A2_i[1]-&gt;direct25_BE</port>
					<port name="WDATA_B1">open open open open open open open open open open open open open open open open open open</port>
					<port name="WDATA_B2">open open open open open open open open open open open open open open open open open open</port>
					<port name="ADDR_B1">open open open open open open open open open open open open open open open</port>
					<port name="ADDR_B2">open open open open open open open open open open open open open open</port>
					<port name="REN_B1">open</port>
					<port name="REN_B2">open</port>
					<port name="WEN_B1">open</port>
					<port name="WEN_B2">open</port>
					<port name="BE_B1">open open</port>
					<port name="BE_B2">open open</port>
					<port name="FLUSH1">open</port>
					<port name="FLUSH2">open</port>
				</inputs>
				<outputs>
					<port name="RDATA_A1">dout_A[9] dout_A[10] dout_A[11] dout_A[12] dout_A[13] dout_A[14] dout_A[15] dout_A[16] open open open open open open open open dout_A[17] open</port>
					<port name="RDATA_A2">open open open open open open open open open open open open open open open open open open</port>
					<port name="RDATA_B1">open open open open open open open open open open open open open open open open open open</port>
					<port name="RDATA_B2">open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks>
					<port name="CLK_A1">bram_lr.CLK_A1_i[0]-&gt;bram-clk_a1</port>
					<port name="CLK_A2">bram_lr.CLK_A2_i[0]-&gt;bram-clk_a2</port>
					<port name="CLK_B1">open</port>
					<port name="CLK_B2">open</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="out:dout_A[0]" instance="io[2]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[1]" instance="io[3]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[2]" instance="io[4]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[3]" instance="io[5]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[3]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[4]" instance="io[6]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[4]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[4]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[4]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[5]" instance="io[7]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[5]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[5]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[5]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[6]" instance="io[8]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[6]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[6]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[6]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[7]" instance="io[9]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[7]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[7]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[7]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[8]" instance="io[10]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[8]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[8]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[8]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[9]" instance="io[11]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[9]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[9]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[9]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[10]" instance="io[12]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[10]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[10]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[10]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[11]" instance="io[13]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[11]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[11]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[11]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[12]" instance="io[14]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[12]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[12]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[12]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[13]" instance="io[15]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[13]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[13]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[13]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[14]" instance="io[16]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[14]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[14]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[14]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[15]" instance="io[17]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[15]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[15]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[15]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[16]" instance="io[18]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[16]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[16]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[16]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout_A[17]" instance="io[19]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout_A[17]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:dout_A[17]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout_A[17]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="$false" instance="clb[20]" mode="default">
		<inputs>
			<port name="I00">open open open open open open open open open open open open</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open open open open open open open open open open open open open open open open open open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$false" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="reset">open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open open open open open open open open open open open open open open open open open open open open open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="fle[0]" />
			<block name="open" instance="fle[1]" />
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="$false" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$true" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$true" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$true" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">$true</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$false" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$false" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$false" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">$false</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="addr_A[0]" instance="io[21]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[0]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[1]" instance="io[22]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[1]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[2]" instance="io[23]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[2]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[2]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[2]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[3]" instance="io[24]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[3]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[3]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[3]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[4]" instance="io[25]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[4]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[4]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[4]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[5]" instance="io[26]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[5]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[5]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[5]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[6]" instance="io[27]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[6]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[6]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[6]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[7]" instance="io[28]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[7]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[7]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[7]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[8]" instance="io[29]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[8]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[8]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[8]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[9]" instance="io[30]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[9]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[9]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[9]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[10]" instance="io[31]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[10]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[10]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[10]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr_A[11]" instance="io[32]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addr_A[11]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr_A[11]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr_A[11]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[0]" instance="io[33]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[0]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[1]" instance="io[34]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[1]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[2]" instance="io[35]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[2]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[2]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[2]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[3]" instance="io[36]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[3]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[3]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[3]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[4]" instance="io[37]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[4]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[4]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[4]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[5]" instance="io[38]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[5]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[5]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[5]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[6]" instance="io[39]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[6]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[6]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[6]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[7]" instance="io[40]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[7]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[7]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[7]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[8]" instance="io[41]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[8]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[8]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[8]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[9]" instance="io[42]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[9]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[9]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[9]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[10]" instance="io[43]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[10]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[10]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[10]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[11]" instance="io[44]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[11]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[11]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[11]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[12]" instance="io[45]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[12]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[12]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[12]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[13]" instance="io[46]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[13]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[13]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[13]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[14]" instance="io[47]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[14]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[14]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[14]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[15]" instance="io[48]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[15]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[15]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[15]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[16]" instance="io[49]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[16]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[16]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[16]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="din_A[17]" instance="io[50]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="din_A[17]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="din_A[17]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">din_A[17]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="clk_A" instance="io[51]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="clk_A" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clk_A" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clk_A</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="wen_A" instance="io[52]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="wen_A" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="wen_A" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">wen_A</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="ren_A" instance="io[53]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="ren_A" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ren_A" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">ren_A</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
