--------------- Build Started: 09/26/2018 15:24:44 Project: day2_seven, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\rbhar\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\HDA\Pre-Semester\2_Microcontroller\LabWorkspace\LabMicrocontroller\day2_seven.cydsn\day2_seven.cyprj -d CY8C5888LTI-LP097 -s D:\HDA\Pre-Semester\2_Microcontroller\LabWorkspace\LabMicrocontroller\day2_seven.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * D:\HDA\Pre-Semester\2_Microcontroller\LabWorkspace\LabMicrocontroller\day2_seven.cydsn\codegentemp\day2_seven.rpt (Tech mapping)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 09/26/2018 15:25:04 ---------------
