Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 16 14:18:09 2022
| Host         : GdF-intercettazioni running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               260         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (264)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (264)
--------------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.242        0.000                      0                 3762        0.049        0.000                      0                 3762        3.000        0.000                       0                  1670  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.242        0.000                      0                 2634        0.049        0.000                      0                 2634        4.020        0.000                       0                  1666  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0        3.128        0.000                      0                 1128        0.312        0.000                      0                 1128  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  
(none)                       clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 3.234ns (33.692%)  route 6.365ns (66.308%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.554    -0.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/Q
                         net (fo=138, routed)         1.006     0.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[3]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.152     0.657 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1/O
                         net (fo=24, routed)          1.150     1.807    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326     2.133 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0/O
                         net (fo=1, routed)           0.629     2.762    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.147 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.147    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.386 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.719     4.105    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0_n_5
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.302     4.407 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_2/O
                         net (fo=2, routed)           0.475     4.881    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_2_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.005 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.005    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_6_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.385 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.700 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          1.025     6.726    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X36Y25         LUT6 (Prop_lut6_I2_O)        0.307     7.033 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_5/O
                         net (fo=1, routed)           0.799     7.832    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_5_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.561     8.517    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.641 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_1/O
                         net (fo=1, routed)           0.000     8.641    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_1_n_0
    SLICE_X35Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.429     8.434    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X35Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/C
                         clock pessimism              0.492     8.925    
                         clock uncertainty           -0.074     8.851    
    SLICE_X35Y26         FDCE (Setup_fdce_C_D)        0.032     8.883    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 3.234ns (33.545%)  route 6.407ns (66.455%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.554    -0.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/Q
                         net (fo=138, routed)         1.006     0.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[3]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.152     0.657 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1/O
                         net (fo=24, routed)          1.150     1.807    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326     2.133 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0/O
                         net (fo=1, routed)           0.629     2.762    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.147 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.147    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.386 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.719     4.105    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0_n_5
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.302     4.407 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_2/O
                         net (fo=2, routed)           0.475     4.881    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_2_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.005 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.005    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_6_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.385 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.700 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          1.025     6.726    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X36Y25         LUT6 (Prop_lut6_I2_O)        0.307     7.033 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_5/O
                         net (fo=1, routed)           0.799     7.832    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_5_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.604     8.559    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.683 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.683    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-2]_i_1__0_n_0
    SLICE_X36Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.433     8.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X36Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X36Y28         FDCE (Setup_fdce_C_D)        0.031     8.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 3.234ns (33.559%)  route 6.403ns (66.441%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.554    -0.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/Q
                         net (fo=138, routed)         1.006     0.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[3]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.152     0.657 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1/O
                         net (fo=24, routed)          1.150     1.807    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326     2.133 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0/O
                         net (fo=1, routed)           0.629     2.762    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.147 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.147    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.386 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.719     4.105    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0_n_5
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.302     4.407 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_2/O
                         net (fo=2, routed)           0.475     4.881    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_2_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.005 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.005    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_6_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.385 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.700 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          1.025     6.726    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X36Y25         LUT6 (Prop_lut6_I2_O)        0.307     7.033 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_5/O
                         net (fo=1, routed)           0.799     7.832    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_5_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.600     8.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.679 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-1]_i_1/O
                         net (fo=1, routed)           0.000     8.679    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-1]_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.433     8.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X36Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X36Y28         FDCE (Setup_fdce_C_D)        0.029     8.956    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 3.443ns (35.742%)  route 6.190ns (64.258%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.557    -0.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.601     1.103    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9/O
                         net (fo=26, routed)          0.896     2.122    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.246 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry__0_i_4__1/O
                         net (fo=2, routed)           0.426     2.673    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry__0_i_4__1_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     2.797    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry__0_i_8__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.403 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___29_carry__0/O[3]
                         net (fo=3, routed)           1.147     4.550    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___29_carry__0_n_4
    SLICE_X43Y23         LUT5 (Prop_lut5_I0_O)        0.306     4.856 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.856    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_5__0_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.257 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.496 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[2]
                         net (fo=13, routed)          1.053     6.549    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_5
    SLICE_X46Y25         LUT4 (Prop_lut4_I1_O)        0.334     6.883 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4/O
                         net (fo=3, routed)           0.771     7.654    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4_n_0
    SLICE_X46Y25         LUT5 (Prop_lut5_I3_O)        0.381     8.035 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_5/O
                         net (fo=1, routed)           0.295     8.330    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_5_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I4_O)        0.348     8.678 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_1/O
                         net (fo=1, routed)           0.000     8.678    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_1_n_0
    SLICE_X47Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.431     8.436    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X47Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/C
                         clock pessimism              0.564     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X47Y25         FDCE (Setup_fdce_C_D)        0.031     8.956    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 3.490ns (36.188%)  route 6.154ns (63.812%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.557    -0.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.601     1.103    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9/O
                         net (fo=26, routed)          0.827     2.053    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.177 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_1/O
                         net (fo=1, routed)           0.489     2.666    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.385 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry__0/O[1]
                         net (fo=2, routed)           0.735     4.119    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry__0_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303     4.422 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_3/O
                         net (fo=2, routed)           0.539     4.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_3_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124     5.086 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.086    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.619 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.951 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__1/O[1]
                         net (fo=11, routed)          0.879     6.830    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/to_sulv[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.334     7.164 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[3]_i_3/O
                         net (fo=4, routed)           0.485     7.649    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[3]_i_3_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I3_O)        0.326     7.975 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2/O
                         net (fo=4, routed)           0.590     8.566    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.690 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[0]_i_1/O
                         net (fo=1, routed)           0.000     8.690    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/resize[0]
    SLICE_X42Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.432     8.437    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X42Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[0]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y26         FDCE (Setup_fdce_C_D)        0.081     9.007    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[0]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 3.490ns (36.229%)  route 6.143ns (63.771%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.557    -0.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.601     1.103    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9/O
                         net (fo=26, routed)          0.827     2.053    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.177 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_1/O
                         net (fo=1, routed)           0.489     2.666    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.385 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry__0/O[1]
                         net (fo=2, routed)           0.735     4.119    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry__0_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303     4.422 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_3/O
                         net (fo=2, routed)           0.539     4.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_3_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124     5.086 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.086    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.619 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.951 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__1/O[1]
                         net (fo=11, routed)          0.879     6.830    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/to_sulv[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.334     7.164 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[3]_i_3/O
                         net (fo=4, routed)           0.485     7.649    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[3]_i_3_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I3_O)        0.326     7.975 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2/O
                         net (fo=4, routed)           0.579     8.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.679 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_1/O
                         net (fo=1, routed)           0.000     8.679    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/resize[-3]
    SLICE_X42Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.432     8.437    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X42Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X42Y26         FDCE (Setup_fdce_C_D)        0.077     9.003    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 3.193ns (33.470%)  route 6.347ns (66.530%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.557    -0.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.601     1.103    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9/O
                         net (fo=26, routed)          0.896     2.122    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.246 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry__0_i_4__1/O
                         net (fo=2, routed)           0.426     2.673    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry__0_i_4__1_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     2.797    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry__0_i_8__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.403 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___29_carry__0/O[3]
                         net (fo=3, routed)           1.147     4.550    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___29_carry__0_n_4
    SLICE_X43Y23         LUT5 (Prop_lut5_I0_O)        0.306     4.856 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.856    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_5__0_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.257 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.496 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[2]
                         net (fo=13, routed)          1.053     6.549    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_5
    SLICE_X46Y25         LUT4 (Prop_lut4_I1_O)        0.334     6.883 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4/O
                         net (fo=3, routed)           0.771     7.654    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4_n_0
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.355     8.009 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[0]_i_3/O
                         net (fo=1, routed)           0.452     8.461    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[0]_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[0]_i_1/O
                         net (fo=1, routed)           0.000     8.585    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[0]_i_1_n_0
    SLICE_X46Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.431     8.436    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X46Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/C
                         clock pessimism              0.564     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X46Y25         FDCE (Setup_fdce_C_D)        0.077     9.002    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 3.234ns (34.075%)  route 6.257ns (65.925%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.554    -0.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/Q
                         net (fo=138, routed)         1.006     0.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[3]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.152     0.657 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1/O
                         net (fo=24, routed)          1.150     1.807    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_8__1_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326     2.133 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0/O
                         net (fo=1, routed)           0.629     2.762    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___29_carry_i_1__0_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.147 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.147    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.386 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0/O[2]
                         net (fo=2, routed)           0.719     4.105    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___29_carry__0_n_5
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.302     4.407 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_2/O
                         net (fo=2, routed)           0.475     4.881    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_2_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     5.005 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.005    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry__0_i_6_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.385 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.385    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.700 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          1.025     6.726    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X36Y25         LUT6 (Prop_lut6_I2_O)        0.307     7.033 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_5/O
                         net (fo=1, routed)           0.799     7.832    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_5_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.956 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.453     8.409    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.533 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_1/O
                         net (fo=1, routed)           0.000     8.533    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_1_n_0
    SLICE_X36Y27         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.431     8.436    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X36Y27         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/C
                         clock pessimism              0.564     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X36Y27         FDCE (Setup_fdce_C_D)        0.031     8.956    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 3.490ns (36.846%)  route 5.982ns (63.154%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.557    -0.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.601     1.103    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9/O
                         net (fo=26, routed)          0.827     2.053    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.177 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_1/O
                         net (fo=1, routed)           0.489     2.666    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.385 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry__0/O[1]
                         net (fo=2, routed)           0.735     4.119    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry__0_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303     4.422 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_3/O
                         net (fo=2, routed)           0.539     4.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_3_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124     5.086 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.086    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.619 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.951 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__1/O[1]
                         net (fo=11, routed)          0.879     6.830    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/to_sulv[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.334     7.164 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[3]_i_3/O
                         net (fo=4, routed)           0.485     7.649    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[3]_i_3_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I3_O)        0.326     7.975 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2/O
                         net (fo=4, routed)           0.418     8.393    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.517 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_1/O
                         net (fo=1, routed)           0.000     8.517    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/resize[1]
    SLICE_X41Y27         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.433     8.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X41Y27         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[1]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.029     8.956    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[1]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 3.490ns (36.999%)  route 5.943ns (63.001%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.557    -0.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X51Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.601     1.103    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9/O
                         net (fo=26, routed)          0.827     2.053    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_9_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.177 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_1/O
                         net (fo=1, routed)           0.489     2.666    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.385 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry__0/O[1]
                         net (fo=2, routed)           0.735     4.119    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__29_carry__0_n_6
    SLICE_X44Y24         LUT3 (Prop_lut3_I2_O)        0.303     4.422 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_3/O
                         net (fo=2, routed)           0.539     4.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_3_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.124     5.086 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.086    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_i_7_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.619 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__0_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.951 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__84_carry__1/O[1]
                         net (fo=11, routed)          0.879     6.830    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/to_sulv[0]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.334     7.164 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[3]_i_3/O
                         net (fo=4, routed)           0.485     7.649    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[3]_i_3_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I3_O)        0.326     7.975 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2/O
                         net (fo=4, routed)           0.379     8.354    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.478 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[-1]_i_1/O
                         net (fo=1, routed)           0.000     8.478    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/resize[-1]
    SLICE_X43Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.432     8.437    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X43Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-1]/C
                         clock pessimism              0.564     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.029     8.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-1]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  0.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.969%)  route 0.240ns (63.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.555    -0.626    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X40Y19         FDRE                                         r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][4]/Q
                         net (fo=1, routed)           0.240    -0.245    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Re_Data_in[4]
    SLICE_X33Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.822    -0.868    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X33Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][4]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X33Y19         FDCE (Hold_fdce_C_D)         0.070    -0.294    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.227ns (55.327%)  route 0.183ns (44.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X36Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][0]/Q
                         net (fo=1, routed)           0.183    -0.311    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[1][7][0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.099    -0.212 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst/data_out_ppF[1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst_n_15
    SLICE_X35Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.826    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X35Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][0]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.091    -0.269    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.507%)  route 0.232ns (55.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X37Y37         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/Q
                         net (fo=1, routed)           0.232    -0.248    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[1][7][2]
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.203 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst/data_out_ppF[1][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst_n_13
    SLICE_X35Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.826    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X35Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][2]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.092    -0.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_pp1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_ppF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.563    -0.618    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X36Y44         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_pp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_pp1_reg[0]/Q
                         net (fo=1, routed)           0.274    -0.203    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_pp1
    SLICE_X33Y41         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_ppF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.831    -0.859    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X33Y41         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_ppF_reg[0]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X33Y41         FDCE (Hold_fdce_C_D)         0.070    -0.285    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_ppF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.272ns (59.970%)  route 0.182ns (40.030%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.549    -0.632    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/Q
                         net (fo=1, routed)           0.182    -0.287    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[0][7][3]
    SLICE_X37Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.242 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF[0][3]_i_6/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF[0][3]_i_6_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.179 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[0][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst_n_4
    SLICE_X37Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.817    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][3]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.105    -0.264    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.274ns (60.510%)  route 0.179ns (39.490%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.550    -0.631    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][1]/Q
                         net (fo=1, routed)           0.179    -0.289    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[0][7][1]
    SLICE_X37Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.244 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF[0][3]_i_8/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF[0][3]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.179 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[0][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.179    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst_n_6
    SLICE_X37Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.817    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][1]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.105    -0.264    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.227ns (50.620%)  route 0.221ns (49.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.558    -0.623    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/Q
                         net (fo=6, routed)           0.221    -0.274    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][10]
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.099    -0.175 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.000    -0.175    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[7]
    SLICE_X36Y11         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.830    -0.860    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X36Y11         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.092    -0.264    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.227ns (50.508%)  route 0.222ns (49.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.558    -0.623    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y13         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/Q
                         net (fo=6, routed)           0.222    -0.273    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][10]
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.099    -0.174 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.174    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[6]
    SLICE_X36Y11         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.830    -0.860    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X36Y11         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.091    -0.265    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.184ns (39.523%)  route 0.282ns (60.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X37Y37         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][3]/Q
                         net (fo=1, routed)           0.282    -0.199    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[1][7][3]
    SLICE_X35Y36         LUT3 (Prop_lut3_I2_O)        0.043    -0.156 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst/data_out_ppF[1][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst_n_12
    SLICE_X35Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.826    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X35Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][3]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.107    -0.253    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.275ns (58.088%)  route 0.198ns (41.912%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.550    -0.631    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.467 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][2]/Q
                         net (fo=1, routed)           0.198    -0.269    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[0][7][2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.224 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF[0][3]_i_7/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF[0][3]_i_7_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.158 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[0][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst_n_5
    SLICE_X37Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.817    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][2]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.105    -0.264    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_out_ppF_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y14     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y14     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X41Y14     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y9      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y24     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 0.456ns (7.184%)  route 5.892ns (92.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.892     5.394    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/reset
    SLICE_X36Y28         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.433     8.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X36Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X36Y28         FDCE (Recov_fdce_C_CLR)     -0.405     8.522    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 0.456ns (7.184%)  route 5.892ns (92.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.892     5.394    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/reset
    SLICE_X36Y28         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.433     8.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X36Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X36Y28         FDCE (Recov_fdce_C_CLR)     -0.405     8.522    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 0.456ns (7.355%)  route 5.744ns (92.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.744     5.247    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X41Y30         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.436     8.441    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X41Y30         FDCE (Recov_fdce_C_CLR)     -0.405     8.525    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 0.456ns (7.355%)  route 5.744ns (92.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.744     5.247    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X41Y30         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.436     8.441    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X41Y30         FDCE (Recov_fdce_C_CLR)     -0.405     8.525    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 0.456ns (7.355%)  route 5.744ns (92.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.744     5.247    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X41Y30         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.436     8.441    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X41Y30         FDCE (Recov_fdce_C_CLR)     -0.405     8.525    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.456ns (7.607%)  route 5.539ns (92.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.539     5.041    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X42Y33         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440     8.445    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X42Y33         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X42Y33         FDCE (Recov_fdce_C_CLR)     -0.319     8.615    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.456ns (7.607%)  route 5.539ns (92.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.539     5.041    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X42Y33         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440     8.445    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X42Y33         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][5]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X42Y33         FDCE (Recov_fdce_C_CLR)     -0.319     8.615    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.456ns (8.027%)  route 5.224ns (91.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.224     4.727    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/reset
    SLICE_X44Y35         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.443     8.448    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y35         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-2]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.532    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.456ns (8.027%)  route 5.224ns (91.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.224     4.727    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/reset
    SLICE_X44Y35         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.443     8.448    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y35         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X44Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.532    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_out_ppF_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 0.456ns (8.215%)  route 5.095ns (91.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.095     4.597    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X47Y33         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_out_ppF_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.441     8.446    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X47Y33         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_out_ppF_reg[1][4]/C
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X47Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.530    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_out_ppF_reg[1][4]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  3.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.454%)  route 0.355ns (71.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.355    -0.127    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X34Y25         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.815    -0.875    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][5]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.454%)  route 0.355ns (71.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.355    -0.127    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X34Y25         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.815    -0.875    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][0]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.454%)  route 0.355ns (71.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.355    -0.127    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X34Y25         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.815    -0.875    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.454%)  route 0.355ns (71.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.355    -0.127    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X34Y25         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.815    -0.875    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][5]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.438    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.454%)  route 0.355ns (71.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.355    -0.127    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X35Y25         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.815    -0.875    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X35Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][3]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X35Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[9][0][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.753%)  route 0.429ns (75.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.429    -0.053    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X30Y29         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[9][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.821    -0.869    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X30Y29         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[9][0][0]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.432    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[9][0][0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.475%)  route 0.435ns (75.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.435    -0.046    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X34Y26         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.816    -0.874    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.475%)  route 0.435ns (75.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.435    -0.046    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X34Y26         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.816    -0.874    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][1]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.475%)  route 0.435ns (75.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.435    -0.046    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X34Y26         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.816    -0.874    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][2]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.475%)  route 0.435ns (75.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.435    -0.046    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X34Y26         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.816    -0.874    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X34Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][4]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.391    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.441ns (43.019%)  route 1.909ns (56.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.909     3.350    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X40Y13         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.442    -1.553    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y13         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.210ns (19.247%)  route 0.879ns (80.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.879     1.089    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X40Y13         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.828    -0.862    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X40Y13         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.852ns  (logic 0.419ns (22.628%)  route 1.433ns (77.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.555    -0.957    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X35Y17         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.433     0.895    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X39Y13         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440    -1.555    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y13         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.966%)  route 0.439ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.560    -0.952    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y14         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.439    -0.057    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X35Y14         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.439    -1.556    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.419ns (53.699%)  route 0.361ns (46.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.559    -0.953    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.361    -0.172    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X44Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.442    -1.553    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X44Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.456ns (59.402%)  route 0.312ns (40.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.559    -0.953    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X45Y16         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.312    -0.185    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X44Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.442    -1.553    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X44Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.632ns  (logic 0.367ns (58.101%)  route 0.265ns (41.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.441    -1.554    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X45Y16         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.187 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.265    -0.922    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X44Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.560    -0.952    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X44Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.337ns (51.824%)  route 0.313ns (48.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.441    -1.554    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X41Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.337    -1.217 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.313    -0.904    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X44Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.560    -0.952    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X44Y15         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.367ns (49.614%)  route 0.373ns (50.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440    -1.555    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y14         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.367    -1.188 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.373    -0.815    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X35Y14         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.559    -0.953    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.557ns  (logic 0.337ns (21.648%)  route 1.220ns (78.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.436    -1.559    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X35Y17         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.337    -1.222 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.220    -0.002    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X39Y13         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.560    -0.952    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y13         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.343ns  (logic 3.974ns (42.532%)  route 5.369ns (57.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.552    -0.960    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X28Y21         FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDSE (Prop_fdse_C_Q)         0.456    -0.504 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=2, routed)           5.369     4.866    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.384 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.384    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.370ns  (logic 0.580ns (10.800%)  route 4.790ns (89.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        4.262     3.764    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.124     3.888 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0/O
                         net (fo=1, routed)           0.529     4.417    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0
    SLICE_X46Y43         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.366ns  (logic 0.602ns (11.219%)  route 4.764ns (88.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        4.262     3.764    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.146     3.910 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1/O
                         net (fo=1, routed)           0.502     4.412    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0
    SLICE_X45Y43         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.075ns  (logic 0.606ns (14.873%)  route 3.469ns (85.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        2.708     2.210    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/reset
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.150     2.360 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2/O
                         net (fo=1, routed)           0.761     3.121    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0
    SLICE_X37Y45         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.808ns  (logic 0.580ns (15.230%)  route 3.228ns (84.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        2.708     2.210    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     2.334 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1/O
                         net (fo=1, routed)           0.521     2.855    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0
    SLICE_X38Y45         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.859ns  (logic 0.456ns (24.523%)  route 1.403ns (75.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.566    -0.946    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X28Y44         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/Q
                         net (fo=2, routed)           1.403     0.914    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/dout_RE[7]
    SLICE_X30Y43         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.839ns  (logic 0.419ns (22.780%)  route 1.420ns (77.220%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.553    -0.959    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X49Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.419    -0.540 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/Q
                         net (fo=5, routed)           1.420     0.881    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]
    SLICE_X45Y43         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.766ns  (logic 0.518ns (29.339%)  route 1.248ns (70.661%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X46Y33         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.435 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][1]/Q
                         net (fo=2, routed)           1.248     0.813    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][1]
    SLICE_X48Y41         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_BU_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.651ns  (logic 0.456ns (27.624%)  route 1.195ns (72.376%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.551    -0.961    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X36Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][5]/Q
                         net (fo=2, routed)           1.195     0.690    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][5]
    SLICE_X33Y23         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.642ns  (logic 0.419ns (25.514%)  route 1.223ns (74.486%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.547    -0.965    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X36Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[0][1]/Q
                         net (fo=2, routed)           1.223     0.678    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][1]
    SLICE_X39Y29         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.514ns  (logic 0.337ns (65.505%)  route 0.177ns (34.495%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.430    -1.565    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X35Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.337    -1.228 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/Q
                         net (fo=2, routed)           0.177    -1.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_RE[3]
    SLICE_X34Y22         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.623ns  (logic 0.337ns (54.125%)  route 0.286ns (45.875%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.441    -1.554    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X53Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDCE (Prop_fdce_C_Q)         0.337    -1.217 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][5]/Q
                         net (fo=2, routed)           0.286    -0.931    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/dout_IM[5]
    SLICE_X51Y31         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.628ns  (logic 0.337ns (53.639%)  route 0.291ns (46.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.445    -1.550    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X43Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.337    -1.213 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]/Q
                         net (fo=2, routed)           0.291    -0.922    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/dout_RE[6]
    SLICE_X43Y41         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_BU_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.643ns  (logic 0.337ns (52.420%)  route 0.306ns (47.580%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X44Y27         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.337    -1.224 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][1]/Q
                         net (fo=2, routed)           0.306    -0.918    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/dout_RE[1]
    SLICE_X43Y27         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.642ns  (logic 0.337ns (52.523%)  route 0.305ns (47.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.441    -1.554    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X53Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDCE (Prop_fdce_C_Q)         0.337    -1.217 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][7]/Q
                         net (fo=2, routed)           0.305    -0.912    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/dout_IM[7]
    SLICE_X51Y31         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.655ns  (logic 0.367ns (56.041%)  route 0.288ns (43.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X33Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.367    -1.194 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][3]/Q
                         net (fo=2, routed)           0.288    -0.906    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][3]
    SLICE_X33Y21         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.656ns  (logic 0.367ns (55.914%)  route 0.289ns (44.086%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X33Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.367    -1.194 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][4]/Q
                         net (fo=2, routed)           0.289    -0.905    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][4]
    SLICE_X33Y21         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.648ns  (logic 0.418ns (64.482%)  route 0.230ns (35.518%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.444    -1.551    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X42Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.418    -1.133 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][5]/Q
                         net (fo=2, routed)           0.230    -0.903    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][5]
    SLICE_X43Y38         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.661ns  (logic 0.367ns (55.507%)  route 0.294ns (44.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X33Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.367    -1.194 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][1]/Q
                         net (fo=2, routed)           0.294    -0.900    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][1]
    SLICE_X32Y21         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.657ns  (logic 0.367ns (55.822%)  route 0.290ns (44.178%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.439    -1.556    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X57Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.367    -1.189 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][2]/Q
                         net (fo=2, routed)           0.290    -0.899    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_IM[2]
    SLICE_X56Y24         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 1.580ns (21.553%)  route 5.751ns (78.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           5.751     7.208    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.124     7.332 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1/O
                         net (fo=1, routed)           0.000     7.332    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1_n_0
    SLICE_X56Y16         FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.446    -1.549    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X56Y16         FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.991ns (41.724%)  route 2.781ns (58.276%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/G
    SLICE_X55Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/Q
                         net (fo=2, routed)           0.809     1.368    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[1][6]_0[1]
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.492 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     1.492    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_3__7_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.042 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.042    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.156 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.427 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.406     3.833    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X55Y19         LUT4 (Prop_lut4_I1_O)        0.373     4.206 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.566     4.772    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[1]_11[7]
    SLICE_X56Y20         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.442    -1.553    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X56Y20         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 1.991ns (42.087%)  route 2.740ns (57.913%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/G
    SLICE_X55Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/Q
                         net (fo=2, routed)           0.809     1.368    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[1][6]_0[1]
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.492 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     1.492    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/i__carry_i_3__7_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.042 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.042    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.156 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.427 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.442     3.868    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.373     4.241 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.489     4.731    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[1]_11[3]
    SLICE_X56Y20         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.442    -1.553    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X56Y20         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.991ns (42.486%)  route 2.695ns (57.514%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/G
    SLICE_X32Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/Q
                         net (fo=2, routed)           0.848     1.407    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][6][1]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.531 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_3__2/O
                         net (fo=1, routed)           0.000     1.531    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_3__2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.081 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.195    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.466 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.335     3.801    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.373     4.174 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.512     4.686    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_10[2]
    SLICE_X30Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.433    -1.562    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X30Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.991ns (43.575%)  route 2.578ns (56.425%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/G
    SLICE_X32Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/Q
                         net (fo=2, routed)           0.848     1.407    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][6][1]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.531 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_3__2/O
                         net (fo=1, routed)           0.000     1.531    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_3__2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.081 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.195    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.466 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.101     3.567    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.373     3.940 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.629     4.569    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_10[6]
    SLICE_X30Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.433    -1.562    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X30Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 1.867ns (40.954%)  route 2.692ns (59.046%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2]/G
    SLICE_X38Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2]/Q
                         net (fo=4, routed)           0.999     1.624    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[2]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.748 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry_i_2__3/O
                         net (fo=1, routed)           0.000     1.748    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry_i_2__3_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.128 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.128    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.245    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2/CO[0]
                         net (fo=8, routed)           0.856     3.356    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.367     3.723 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_i_1/O
                         net (fo=1, routed)           0.836     4.559    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_22[2]
    SLICE_X34Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.432    -1.563    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X34Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 1.991ns (43.908%)  route 2.544ns (56.092%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/G
    SLICE_X32Y23         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/Q
                         net (fo=2, routed)           0.848     1.407    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][6][1]
    SLICE_X32Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.531 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_3__2/O
                         net (fo=1, routed)           0.000     1.531    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_3__2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.081 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.081    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.195 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.195    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.466 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.160     3.626    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.373     3.999 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.536     4.535    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_10[1]
    SLICE_X30Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.433    -1.562    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X30Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 2.039ns (44.997%)  route 2.492ns (55.003%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X30Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.267     1.892    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     2.016 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.016    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_i_4__5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.548 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.933 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[0][0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.225     4.158    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[0][0][7]_i_2__0_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.373     4.531 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO[0][0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.531    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/D[3]
    SLICE_X32Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.444    -1.551    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X32Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][3]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.527ns  (logic 2.039ns (45.041%)  route 2.488ns (54.959%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X30Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.267     1.892    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124     2.016 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.016    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_i_4__5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.548 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.933 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[0][0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.221     4.154    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[0][0][7]_i_2__0_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.373     4.527 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO[0][0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.527    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/D[4]
    SLICE_X32Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.444    -1.551    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X32Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][4]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.867ns (41.664%)  route 2.614ns (58.336%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2]/G
    SLICE_X38Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2]/Q
                         net (fo=4, routed)           0.999     1.624    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[2]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.748 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry_i_2__3/O
                         net (fo=1, routed)           0.000     1.748    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry_i_2__3_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.128 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     2.128    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.245 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.245    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2/CO[0]
                         net (fo=8, routed)           0.858     3.358    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.367     3.725 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_i_1/O
                         net (fo=1, routed)           0.756     4.481    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_22[3]
    SLICE_X30Y24         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.428    -1.567    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X30Y24         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.163ns (65.546%)  route 0.086ns (34.454%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G
    SLICE_X32Y24         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/Q
                         net (fo=1, routed)           0.086     0.249    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][0]
    SLICE_X33Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.816    -0.874    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X33Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.163ns (65.546%)  route 0.086ns (34.454%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
    SLICE_X48Y42         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/Q
                         net (fo=1, routed)           0.086     0.249    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][1]
    SLICE_X49Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.835    -0.855    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X49Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.208ns (78.098%)  route 0.058ns (21.902%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G
    SLICE_X33Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/Q
                         net (fo=1, routed)           0.058     0.221    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[0][1][7][6]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.266 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO[0][1][6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.266    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][7]_1[6]
    SLICE_X32Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.831    -0.859    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X32Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][6]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.163ns (59.706%)  route 0.110ns (40.294%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
    SLICE_X37Y39         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/Q
                         net (fo=1, routed)           0.110     0.273    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][3]
    SLICE_X37Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.830    -0.860    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X37Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G
    SLICE_X47Y31         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/Q
                         net (fo=1, routed)           0.112     0.275    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][0]
    SLICE_X46Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.826    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X46Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.163ns (58.881%)  route 0.114ns (41.119%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G
    SLICE_X40Y41         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/Q
                         net (fo=1, routed)           0.114     0.277    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][6]
    SLICE_X40Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.832    -0.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X40Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.163ns (58.453%)  route 0.116ns (41.547%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G
    SLICE_X36Y37         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/Q
                         net (fo=1, routed)           0.116     0.279    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][2]
    SLICE_X37Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X37Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.163ns (58.372%)  route 0.116ns (41.628%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G
    SLICE_X41Y28         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/Q
                         net (fo=1, routed)           0.116     0.279    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][0]
    SLICE_X41Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.823    -0.867    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.163ns (58.372%)  route 0.116ns (41.628%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G
    SLICE_X43Y28         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/Q
                         net (fo=1, routed)           0.116     0.279    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][1]
    SLICE_X43Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.823    -0.867    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X43Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.163ns (57.634%)  route 0.120ns (42.366%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
    SLICE_X44Y29         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/Q
                         net (fo=1, routed)           0.120     0.283    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][1]
    SLICE_X45Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.825    -0.865    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X45Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/C





