<stg><name>fft_32pt</name>


<trans_list>

<trans id="313" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %e_in_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %e_in_real_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %e_in_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %e_in_imag_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %e_in_real_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %e_in_real_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %e_in_imag_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %e_in_imag_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_10"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %e_in_real_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %e_in_real_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %e_in_real_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %e_in_real_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %e_in_imag_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %e_in_imag_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %e_in_imag_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %e_in_imag_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %e_out_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %e_out_real_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_8"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %e_out_real_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %e_out_real_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %e_out_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %e_out_imag_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %e_out_imag_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %e_out_imag_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %o1_in_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %o1_in_real_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %o1_in_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %o1_in_imag_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %o1_out_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_real_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %o1_out_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_real_V_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %o1_out_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_imag_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %o1_out_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %o2_in_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %o2_in_real_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %o2_in_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %o2_in_imag_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %o2_out_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_real_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %o2_out_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_real_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %o2_out_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_imag_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %o2_out_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_out_imag_V_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:40 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_215_1, i32 %e_in_imag_V_14, i32 %e_in_imag_V_13, i32 %e_in_imag_V_12, i32 %e_in_imag_V_11, i32 %e_in_real_V_14, i32 %e_in_real_V_13, i32 %e_in_real_V_12, i32 %e_in_real_V_11, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:40 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_215_1, i32 %e_in_imag_V_14, i32 %e_in_imag_V_13, i32 %e_in_imag_V_12, i32 %e_in_imag_V_11, i32 %e_in_real_V_14, i32 %e_in_real_V_13, i32 %e_in_real_V_12, i32 %e_in_real_V_11, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_0_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_2_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_3_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %in_real_4_addr = getelementptr i32 %in_real_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_4_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %in_real_5_addr = getelementptr i32 %in_real_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_5_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %in_real_6_addr = getelementptr i32 %in_real_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_6_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %in_real_7_addr = getelementptr i32 %in_real_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_7_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_0_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_2_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_3_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %in_imag_4_addr = getelementptr i32 %in_imag_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_4_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %in_imag_5_addr = getelementptr i32 %in_imag_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_5_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %in_imag_6_addr = getelementptr i32 %in_imag_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_6_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %in_imag_7_addr = getelementptr i32 %in_imag_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_7_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:58 %in_real_0_load = load i2 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:59 %in_real_1_load = load i2 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:60 %in_real_2_load = load i2 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:61 %in_real_3_load = load i2 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:62 %in_real_4_load = load i2 %in_real_4_addr

]]></Node>
<StgValue><ssdm name="in_real_4_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:63 %in_real_5_load = load i2 %in_real_5_addr

]]></Node>
<StgValue><ssdm name="in_real_5_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:64 %in_real_6_load = load i2 %in_real_6_addr

]]></Node>
<StgValue><ssdm name="in_real_6_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:65 %in_real_7_load = load i2 %in_real_7_addr

]]></Node>
<StgValue><ssdm name="in_real_7_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:66 %in_imag_0_load = load i2 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:67 %in_imag_1_load = load i2 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:68 %in_imag_2_load = load i2 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:69 %in_imag_3_load = load i2 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:70 %in_imag_4_load = load i2 %in_imag_4_addr

]]></Node>
<StgValue><ssdm name="in_imag_4_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:71 %in_imag_5_load = load i2 %in_imag_5_addr

]]></Node>
<StgValue><ssdm name="in_imag_5_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:72 %in_imag_6_load = load i2 %in_imag_6_addr

]]></Node>
<StgValue><ssdm name="in_imag_6_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:73 %in_imag_7_load = load i2 %in_imag_7_addr

]]></Node>
<StgValue><ssdm name="in_imag_7_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %in_real_0_addr_2 = getelementptr i32 %in_real_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_0_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %in_real_1_addr_2 = getelementptr i32 %in_real_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_1_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %in_real_2_addr_2 = getelementptr i32 %in_real_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_2_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %in_real_3_addr_2 = getelementptr i32 %in_real_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_3_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %in_real_4_addr_2 = getelementptr i32 %in_real_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_4_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %in_real_5_addr_2 = getelementptr i32 %in_real_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_5_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %in_real_6_addr_2 = getelementptr i32 %in_real_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_6_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %in_real_7_addr_2 = getelementptr i32 %in_real_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_7_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %in_imag_0_addr_2 = getelementptr i32 %in_imag_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_0_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %in_imag_1_addr_2 = getelementptr i32 %in_imag_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_1_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %in_imag_2_addr_2 = getelementptr i32 %in_imag_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_2_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %in_imag_3_addr_2 = getelementptr i32 %in_imag_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_3_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %in_imag_4_addr_2 = getelementptr i32 %in_imag_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_4_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %in_imag_5_addr_2 = getelementptr i32 %in_imag_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_5_addr_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %in_imag_6_addr_2 = getelementptr i32 %in_imag_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_6_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %in_imag_7_addr_2 = getelementptr i32 %in_imag_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_7_addr_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:90 %in_real_0_load_5 = load i2 %in_real_0_addr_2

]]></Node>
<StgValue><ssdm name="in_real_0_load_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:91 %in_real_1_load_5 = load i2 %in_real_1_addr_2

]]></Node>
<StgValue><ssdm name="in_real_1_load_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:92 %in_real_2_load_5 = load i2 %in_real_2_addr_2

]]></Node>
<StgValue><ssdm name="in_real_2_load_5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:93 %in_real_3_load_5 = load i2 %in_real_3_addr_2

]]></Node>
<StgValue><ssdm name="in_real_3_load_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:94 %in_real_4_load_5 = load i2 %in_real_4_addr_2

]]></Node>
<StgValue><ssdm name="in_real_4_load_5"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:95 %in_real_5_load_5 = load i2 %in_real_5_addr_2

]]></Node>
<StgValue><ssdm name="in_real_5_load_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:96 %in_real_6_load_5 = load i2 %in_real_6_addr_2

]]></Node>
<StgValue><ssdm name="in_real_6_load_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:97 %in_real_7_load_5 = load i2 %in_real_7_addr_2

]]></Node>
<StgValue><ssdm name="in_real_7_load_5"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:98 %in_imag_0_load_5 = load i2 %in_imag_0_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_0_load_5"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:99 %in_imag_1_load_5 = load i2 %in_imag_1_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_1_load_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:100 %in_imag_2_load_5 = load i2 %in_imag_2_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_2_load_5"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:101 %in_imag_3_load_5 = load i2 %in_imag_3_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_3_load_5"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:102 %in_imag_4_load_5 = load i2 %in_imag_4_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_4_load_5"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:103 %in_imag_5_load_5 = load i2 %in_imag_5_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_5_load_5"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:104 %in_imag_6_load_5 = load i2 %in_imag_6_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_6_load_5"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:105 %in_imag_7_load_5 = load i2 %in_imag_7_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_7_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="18" op_18_bw="18" op_19_bw="0" op_20_bw="0">
<![CDATA[
entry:41 %call_ln219 = call void @fft_16pt, i32 %e_in_real_V_11, i32 %e_in_real_V_12, i32 %e_in_real_V_13, i32 %e_in_real_V_14, i32 %e_in_imag_V_11, i32 %e_in_imag_V_12, i32 %e_in_imag_V_13, i32 %e_in_imag_V_14, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:58 %in_real_0_load = load i2 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:59 %in_real_1_load = load i2 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:60 %in_real_2_load = load i2 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:61 %in_real_3_load = load i2 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:62 %in_real_4_load = load i2 %in_real_4_addr

]]></Node>
<StgValue><ssdm name="in_real_4_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:63 %in_real_5_load = load i2 %in_real_5_addr

]]></Node>
<StgValue><ssdm name="in_real_5_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:64 %in_real_6_load = load i2 %in_real_6_addr

]]></Node>
<StgValue><ssdm name="in_real_6_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:65 %in_real_7_load = load i2 %in_real_7_addr

]]></Node>
<StgValue><ssdm name="in_real_7_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:66 %in_imag_0_load = load i2 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:67 %in_imag_1_load = load i2 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:68 %in_imag_2_load = load i2 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:69 %in_imag_3_load = load i2 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:70 %in_imag_4_load = load i2 %in_imag_4_addr

]]></Node>
<StgValue><ssdm name="in_imag_4_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:71 %in_imag_5_load = load i2 %in_imag_5_addr

]]></Node>
<StgValue><ssdm name="in_imag_5_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:72 %in_imag_6_load = load i2 %in_imag_6_addr

]]></Node>
<StgValue><ssdm name="in_imag_6_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:73 %in_imag_7_load = load i2 %in_imag_7_addr

]]></Node>
<StgValue><ssdm name="in_imag_7_load"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:90 %in_real_0_load_5 = load i2 %in_real_0_addr_2

]]></Node>
<StgValue><ssdm name="in_real_0_load_5"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:91 %in_real_1_load_5 = load i2 %in_real_1_addr_2

]]></Node>
<StgValue><ssdm name="in_real_1_load_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:92 %in_real_2_load_5 = load i2 %in_real_2_addr_2

]]></Node>
<StgValue><ssdm name="in_real_2_load_5"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:93 %in_real_3_load_5 = load i2 %in_real_3_addr_2

]]></Node>
<StgValue><ssdm name="in_real_3_load_5"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:94 %in_real_4_load_5 = load i2 %in_real_4_addr_2

]]></Node>
<StgValue><ssdm name="in_real_4_load_5"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:95 %in_real_5_load_5 = load i2 %in_real_5_addr_2

]]></Node>
<StgValue><ssdm name="in_real_5_load_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:96 %in_real_6_load_5 = load i2 %in_real_6_addr_2

]]></Node>
<StgValue><ssdm name="in_real_6_load_5"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:97 %in_real_7_load_5 = load i2 %in_real_7_addr_2

]]></Node>
<StgValue><ssdm name="in_real_7_load_5"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:98 %in_imag_0_load_5 = load i2 %in_imag_0_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_0_load_5"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:99 %in_imag_1_load_5 = load i2 %in_imag_1_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_1_load_5"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:100 %in_imag_2_load_5 = load i2 %in_imag_2_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_2_load_5"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:101 %in_imag_3_load_5 = load i2 %in_imag_3_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_3_load_5"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:102 %in_imag_4_load_5 = load i2 %in_imag_4_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_4_load_5"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:103 %in_imag_5_load_5 = load i2 %in_imag_5_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_5_load_5"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:104 %in_imag_6_load_5 = load i2 %in_imag_6_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_6_load_5"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:105 %in_imag_7_load_5 = load i2 %in_imag_7_addr_2

]]></Node>
<StgValue><ssdm name="in_imag_7_load_5"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32">
<![CDATA[
entry:106 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_221_2, i32 %o2_in_imag_V_4, i32 %o2_in_imag_V, i32 %o2_in_real_V_4, i32 %o2_in_real_V, i32 %o1_in_imag_V_4, i32 %o1_in_imag_V, i32 %o1_in_real_V_4, i32 %o1_in_real_V, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i32 %in_real_0_load_5, i32 %in_real_1_load_5, i32 %in_real_2_load_5, i32 %in_real_3_load_5, i32 %in_real_4_load_5, i32 %in_real_5_load_5, i32 %in_real_6_load_5, i32 %in_real_7_load_5, i32 %in_imag_0_load_5, i32 %in_imag_1_load_5, i32 %in_imag_2_load_5, i32 %in_imag_3_load_5, i32 %in_imag_4_load_5, i32 %in_imag_5_load_5, i32 %in_imag_6_load_5, i32 %in_imag_7_load_5

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="156" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="18" op_18_bw="18" op_19_bw="0" op_20_bw="0">
<![CDATA[
entry:41 %call_ln219 = call void @fft_16pt, i32 %e_in_real_V_11, i32 %e_in_real_V_12, i32 %e_in_real_V_13, i32 %e_in_real_V_14, i32 %e_in_imag_V_11, i32 %e_in_imag_V_12, i32 %e_in_imag_V_13, i32 %e_in_imag_V_14, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32">
<![CDATA[
entry:106 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_221_2, i32 %o2_in_imag_V_4, i32 %o2_in_imag_V, i32 %o2_in_real_V_4, i32 %o2_in_real_V, i32 %o1_in_imag_V_4, i32 %o1_in_imag_V, i32 %o1_in_real_V_4, i32 %o1_in_real_V, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i32 %in_real_0_load_5, i32 %in_real_1_load_5, i32 %in_real_2_load_5, i32 %in_real_3_load_5, i32 %in_real_4_load_5, i32 %in_real_5_load_5, i32 %in_real_6_load_5, i32 %in_real_7_load_5, i32 %in_imag_0_load_5, i32 %in_imag_1_load_5, i32 %in_imag_2_load_5, i32 %in_imag_3_load_5, i32 %in_imag_4_load_5, i32 %in_imag_5_load_5, i32 %in_imag_6_load_5, i32 %in_imag_7_load_5

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="158" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:107 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_10, i32 %e_in_imag_V_9, i32 %e_in_real_V_10, i32 %e_in_real_V_9, i32 %o1_in_real_V, i32 %o1_in_real_V_4, i32 %o1_in_imag_V, i32 %o1_in_imag_V_4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:165 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_173, i32 %e_in_imag_V_8, i32 %e_in_imag_V, i32 %e_in_real_V_8, i32 %e_in_real_V, i32 %o2_in_real_V, i32 %o2_in_real_V_4, i32 %o2_in_imag_V, i32 %o2_in_imag_V_4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="160" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:107 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_10, i32 %e_in_imag_V_9, i32 %e_in_real_V_10, i32 %e_in_real_V_9, i32 %o1_in_real_V, i32 %o1_in_real_V_4, i32 %o1_in_imag_V, i32 %o1_in_imag_V_4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:165 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_173, i32 %e_in_imag_V_8, i32 %e_in_imag_V, i32 %e_in_real_V_8, i32 %e_in_real_V, i32 %o2_in_real_V, i32 %o2_in_real_V_4, i32 %o2_in_imag_V, i32 %o2_in_imag_V_4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %e_in_real_V_9_addr = getelementptr i32 %e_in_real_V_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_real_V_9_addr"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %e_in_imag_V_9_addr = getelementptr i32 %e_in_imag_V_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_imag_V_9_addr"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:110 %a_real_V = load i1 %e_in_real_V_9_addr

]]></Node>
<StgValue><ssdm name="a_real_V"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:111 %a_imag_V = load i1 %e_in_imag_V_9_addr

]]></Node>
<StgValue><ssdm name="a_imag_V"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %e_in_real_V_9_addr_1 = getelementptr i32 %e_in_real_V_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_9_addr_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %e_in_imag_V_9_addr_1 = getelementptr i32 %e_in_imag_V_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_9_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:114 %b_real_V = load i1 %e_in_real_V_9_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:115 %b_imag_V = load i1 %e_in_imag_V_9_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %e_in_real_V_10_addr = getelementptr i32 %e_in_real_V_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_real_V_10_addr"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %e_in_imag_V_10_addr = getelementptr i32 %e_in_imag_V_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_imag_V_10_addr"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:122 %a_real_V_20 = load i1 %e_in_real_V_10_addr

]]></Node>
<StgValue><ssdm name="a_real_V_20"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:123 %a_imag_V_13 = load i1 %e_in_imag_V_10_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_13"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %e_in_real_V_10_addr_1 = getelementptr i32 %e_in_real_V_10, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_10_addr_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %e_in_imag_V_10_addr_1 = getelementptr i32 %e_in_imag_V_10, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_10_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:126 %b_real_V_11 = load i1 %e_in_real_V_10_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_11"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:127 %b_imag_V_19 = load i1 %e_in_imag_V_10_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_19"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="178" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:110 %a_real_V = load i1 %e_in_real_V_9_addr

]]></Node>
<StgValue><ssdm name="a_real_V"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:111 %a_imag_V = load i1 %e_in_imag_V_9_addr

]]></Node>
<StgValue><ssdm name="a_imag_V"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:114 %b_real_V = load i1 %e_in_real_V_9_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:115 %b_imag_V = load i1 %e_in_imag_V_9_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:122 %a_real_V_20 = load i1 %e_in_real_V_10_addr

]]></Node>
<StgValue><ssdm name="a_real_V_20"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:123 %a_imag_V_13 = load i1 %e_in_imag_V_10_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_13"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:126 %b_real_V_11 = load i1 %e_in_real_V_10_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_11"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:127 %b_imag_V_19 = load i1 %e_in_imag_V_10_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_19"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_addr"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:142 %a_real_V_26 = load i2 %o1_in_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V_26"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:143 %a_imag_V_19 = load i2 %o1_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_19"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:144 %o1_in_real_V_4_addr = getelementptr i32 %o1_in_real_V_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_4_addr"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %o1_in_imag_V_4_addr = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_4_addr"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:146 %b_real_V_17 = load i2 %o1_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="b_real_V_17"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:147 %b_imag_V_24 = load i2 %o1_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="b_imag_V_24"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152 %o1_in_real_V_addr_1 = getelementptr i32 %o1_in_real_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="o1_in_real_V_addr_1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %o1_in_imag_V_addr_1 = getelementptr i32 %o1_in_imag_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:154 %a_real_V_27 = load i2 %o1_in_real_V_addr_1

]]></Node>
<StgValue><ssdm name="a_real_V_27"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:155 %a_imag_V_20 = load i2 %o1_in_imag_V_addr_1

]]></Node>
<StgValue><ssdm name="a_imag_V_20"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %o1_in_real_V_4_addr_1 = getelementptr i32 %o1_in_real_V_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="o1_in_real_V_4_addr_1"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %o1_in_imag_V_4_addr_1 = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_4_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:158 %b_real_V_18 = load i2 %o1_in_real_V_4_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_18"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:159 %b_imag_V_25 = load i2 %o1_in_imag_V_4_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="202" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %r_real_V_55 = add i32 %b_real_V, i32 %a_real_V

]]></Node>
<StgValue><ssdm name="r_real_V_55"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:117 %r_imag_V_65 = add i32 %b_imag_V, i32 %a_imag_V

]]></Node>
<StgValue><ssdm name="r_imag_V_65"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:118 %r_real_V_56 = sub i32 %a_real_V, i32 %b_real_V

]]></Node>
<StgValue><ssdm name="r_real_V_56"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:119 %r_imag_V_66 = sub i32 %a_imag_V, i32 %b_imag_V

]]></Node>
<StgValue><ssdm name="r_imag_V_66"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %r_real_V_57 = add i32 %b_real_V_11, i32 %a_real_V_20

]]></Node>
<StgValue><ssdm name="r_real_V_57"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %r_imag_V_67 = add i32 %b_imag_V_19, i32 %a_imag_V_13

]]></Node>
<StgValue><ssdm name="r_imag_V_67"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %r_real_V_58 = sub i32 %a_real_V_20, i32 %b_real_V_11

]]></Node>
<StgValue><ssdm name="r_real_V_58"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %r_imag_V_68 = sub i32 %a_imag_V_13, i32 %b_imag_V_19

]]></Node>
<StgValue><ssdm name="r_imag_V_68"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %r_real_V = add i32 %r_real_V_57, i32 %r_real_V_55

]]></Node>
<StgValue><ssdm name="r_real_V"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %r_imag_V = add i32 %r_imag_V_67, i32 %r_imag_V_65

]]></Node>
<StgValue><ssdm name="r_imag_V"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:134 %r_real_V_32 = add i32 %r_imag_V_68, i32 %r_real_V_56

]]></Node>
<StgValue><ssdm name="r_real_V_32"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:135 %r_imag_V_45 = sub i32 %r_imag_V_66, i32 %r_real_V_58

]]></Node>
<StgValue><ssdm name="r_imag_V_45"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:136 %r_real_V_33 = sub i32 %r_real_V_55, i32 %r_real_V_57

]]></Node>
<StgValue><ssdm name="r_real_V_33"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %r_imag_V_46 = sub i32 %r_imag_V_65, i32 %r_imag_V_67

]]></Node>
<StgValue><ssdm name="r_imag_V_46"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138 %r_real_V_34 = sub i32 %r_real_V_56, i32 %r_imag_V_68

]]></Node>
<StgValue><ssdm name="r_real_V_34"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:139 %r_imag_V_47 = add i32 %r_real_V_58, i32 %r_imag_V_66

]]></Node>
<StgValue><ssdm name="r_imag_V_47"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:142 %a_real_V_26 = load i2 %o1_in_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V_26"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:143 %a_imag_V_19 = load i2 %o1_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_19"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:146 %b_real_V_17 = load i2 %o1_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="b_real_V_17"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:147 %b_imag_V_24 = load i2 %o1_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="b_imag_V_24"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:148 %r_real_V_59 = add i32 %b_real_V_17, i32 %a_real_V_26

]]></Node>
<StgValue><ssdm name="r_real_V_59"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:149 %r_imag_V_69 = add i32 %b_imag_V_24, i32 %a_imag_V_19

]]></Node>
<StgValue><ssdm name="r_imag_V_69"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:150 %r_real_V_60 = sub i32 %a_real_V_26, i32 %b_real_V_17

]]></Node>
<StgValue><ssdm name="r_real_V_60"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:151 %r_imag_V_70 = sub i32 %a_imag_V_19, i32 %b_imag_V_24

]]></Node>
<StgValue><ssdm name="r_imag_V_70"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:154 %a_real_V_27 = load i2 %o1_in_real_V_addr_1

]]></Node>
<StgValue><ssdm name="a_real_V_27"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:155 %a_imag_V_20 = load i2 %o1_in_imag_V_addr_1

]]></Node>
<StgValue><ssdm name="a_imag_V_20"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:158 %b_real_V_18 = load i2 %o1_in_real_V_4_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_18"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:159 %b_imag_V_25 = load i2 %o1_in_imag_V_4_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_25"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:160 %r_real_V_61 = add i32 %b_real_V_18, i32 %a_real_V_27

]]></Node>
<StgValue><ssdm name="r_real_V_61"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:161 %r_imag_V_71 = add i32 %b_imag_V_25, i32 %a_imag_V_20

]]></Node>
<StgValue><ssdm name="r_imag_V_71"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162 %r_real_V_62 = sub i32 %a_real_V_27, i32 %b_real_V_18

]]></Node>
<StgValue><ssdm name="r_real_V_62"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:163 %r_imag_V_72 = sub i32 %a_imag_V_20, i32 %b_imag_V_25

]]></Node>
<StgValue><ssdm name="r_imag_V_72"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="18" op_22_bw="18" op_23_bw="0">
<![CDATA[
entry:164 %call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_2, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V, i32 %r_real_V_59, i32 %r_real_V_60, i32 %r_imag_V_69, i32 %r_imag_V_70, i32 %r_real_V_61, i32 %r_real_V_62, i32 %r_imag_V_71, i32 %r_imag_V_72, i32 %r_real_V, i32 %r_real_V_32, i32 %r_imag_V, i32 %r_imag_V_45, i32 %r_real_V_33, i32 %r_real_V_34, i32 %r_imag_V_46, i32 %r_imag_V_47, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %e_in_real_V_addr = getelementptr i32 %e_in_real_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_real_V_addr"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %e_in_imag_V_addr = getelementptr i32 %e_in_imag_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_imag_V_addr"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:168 %a_real_V_28 = load i1 %e_in_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V_28"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:169 %a_imag_V_23 = load i1 %e_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_23"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170 %e_in_real_V_addr_1 = getelementptr i32 %e_in_real_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %e_in_imag_V_addr_1 = getelementptr i32 %e_in_imag_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:172 %b_real_V_19 = load i1 %e_in_real_V_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_19"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:173 %b_imag_V_26 = load i1 %e_in_imag_V_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_26"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %e_in_real_V_8_addr = getelementptr i32 %e_in_real_V_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_real_V_8_addr"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %e_in_imag_V_8_addr = getelementptr i32 %e_in_imag_V_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_imag_V_8_addr"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:180 %a_real_V_29 = load i1 %e_in_real_V_8_addr

]]></Node>
<StgValue><ssdm name="a_real_V_29"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:181 %a_imag_V_24 = load i1 %e_in_imag_V_8_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_24"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %e_in_real_V_8_addr_1 = getelementptr i32 %e_in_real_V_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_8_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %e_in_imag_V_8_addr_1 = getelementptr i32 %e_in_imag_V_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_8_addr_1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:184 %b_real_V_20 = load i1 %e_in_real_V_8_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_20"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:185 %b_imag_V_27 = load i1 %e_in_imag_V_8_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_27"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="251" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="18" op_22_bw="18" op_23_bw="0">
<![CDATA[
entry:164 %call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_2, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V, i32 %r_real_V_59, i32 %r_real_V_60, i32 %r_imag_V_69, i32 %r_imag_V_70, i32 %r_real_V_61, i32 %r_real_V_62, i32 %r_imag_V_71, i32 %r_imag_V_72, i32 %r_real_V, i32 %r_real_V_32, i32 %r_imag_V, i32 %r_imag_V_45, i32 %r_real_V_33, i32 %r_real_V_34, i32 %r_imag_V_46, i32 %r_imag_V_47, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:168 %a_real_V_28 = load i1 %e_in_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V_28"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:169 %a_imag_V_23 = load i1 %e_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_23"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:172 %b_real_V_19 = load i1 %e_in_real_V_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_19"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:173 %b_imag_V_26 = load i1 %e_in_imag_V_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_26"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:180 %a_real_V_29 = load i1 %e_in_real_V_8_addr

]]></Node>
<StgValue><ssdm name="a_real_V_29"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:181 %a_imag_V_24 = load i1 %e_in_imag_V_8_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_24"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:184 %b_real_V_20 = load i1 %e_in_real_V_8_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_20"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:185 %b_imag_V_27 = load i1 %e_in_imag_V_8_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_27"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:198 %o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_addr"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_addr"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:200 %a_real_V_33 = load i2 %o2_in_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V_33"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:201 %a_imag_V_28 = load i2 %o2_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_28"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:202 %o2_in_real_V_4_addr = getelementptr i32 %o2_in_real_V_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_4_addr"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %o2_in_imag_V_4_addr = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_4_addr"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:204 %b_real_V_22 = load i2 %o2_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="b_real_V_22"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:205 %b_imag_V_30 = load i2 %o2_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="b_imag_V_30"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %o2_in_real_V_addr_1 = getelementptr i32 %o2_in_real_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="o2_in_real_V_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %o2_in_imag_V_addr_1 = getelementptr i32 %o2_in_imag_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:212 %a_real_V_34 = load i2 %o2_in_real_V_addr_1

]]></Node>
<StgValue><ssdm name="a_real_V_34"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:213 %a_imag_V_29 = load i2 %o2_in_imag_V_addr_1

]]></Node>
<StgValue><ssdm name="a_imag_V_29"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %o2_in_real_V_4_addr_1 = getelementptr i32 %o2_in_real_V_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="o2_in_real_V_4_addr_1"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:215 %o2_in_imag_V_4_addr_1 = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_4_addr_1"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:216 %b_real_V_23 = load i2 %o2_in_real_V_4_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_23"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:217 %b_imag_V_31 = load i2 %o2_in_imag_V_4_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="276" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174 %r_real_V_63 = add i32 %b_real_V_19, i32 %a_real_V_28

]]></Node>
<StgValue><ssdm name="r_real_V_63"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:175 %r_imag_V_73 = add i32 %b_imag_V_26, i32 %a_imag_V_23

]]></Node>
<StgValue><ssdm name="r_imag_V_73"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:176 %r_real_V_64 = sub i32 %a_real_V_28, i32 %b_real_V_19

]]></Node>
<StgValue><ssdm name="r_real_V_64"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:177 %r_imag_V_74 = sub i32 %a_imag_V_23, i32 %b_imag_V_26

]]></Node>
<StgValue><ssdm name="r_imag_V_74"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186 %r_real_V_65 = add i32 %b_real_V_20, i32 %a_real_V_29

]]></Node>
<StgValue><ssdm name="r_real_V_65"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:187 %r_imag_V_75 = add i32 %b_imag_V_27, i32 %a_imag_V_24

]]></Node>
<StgValue><ssdm name="r_imag_V_75"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:188 %r_real_V_66 = sub i32 %a_real_V_29, i32 %b_real_V_20

]]></Node>
<StgValue><ssdm name="r_real_V_66"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:189 %r_imag_V_76 = sub i32 %a_imag_V_24, i32 %b_imag_V_27

]]></Node>
<StgValue><ssdm name="r_imag_V_76"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:190 %r_real_V_47 = add i32 %r_real_V_65, i32 %r_real_V_63

]]></Node>
<StgValue><ssdm name="r_real_V_47"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:191 %r_imag_V_56 = add i32 %r_imag_V_75, i32 %r_imag_V_73

]]></Node>
<StgValue><ssdm name="r_imag_V_56"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:192 %r_real_V_48 = add i32 %r_imag_V_76, i32 %r_real_V_64

]]></Node>
<StgValue><ssdm name="r_real_V_48"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:193 %r_imag_V_58 = sub i32 %r_imag_V_74, i32 %r_real_V_66

]]></Node>
<StgValue><ssdm name="r_imag_V_58"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:194 %r_real_V_49 = sub i32 %r_real_V_63, i32 %r_real_V_65

]]></Node>
<StgValue><ssdm name="r_real_V_49"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:195 %r_imag_V_59 = sub i32 %r_imag_V_73, i32 %r_imag_V_75

]]></Node>
<StgValue><ssdm name="r_imag_V_59"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:196 %r_real_V_50 = sub i32 %r_real_V_64, i32 %r_imag_V_76

]]></Node>
<StgValue><ssdm name="r_real_V_50"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:197 %r_imag_V_60 = add i32 %r_real_V_66, i32 %r_imag_V_74

]]></Node>
<StgValue><ssdm name="r_imag_V_60"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:200 %a_real_V_33 = load i2 %o2_in_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V_33"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:201 %a_imag_V_28 = load i2 %o2_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_28"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:204 %b_real_V_22 = load i2 %o2_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="b_real_V_22"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:205 %b_imag_V_30 = load i2 %o2_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="b_imag_V_30"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:206 %r_real_V_67 = add i32 %b_real_V_22, i32 %a_real_V_33

]]></Node>
<StgValue><ssdm name="r_real_V_67"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:207 %r_imag_V_77 = add i32 %b_imag_V_30, i32 %a_imag_V_28

]]></Node>
<StgValue><ssdm name="r_imag_V_77"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:208 %r_real_V_68 = sub i32 %a_real_V_33, i32 %b_real_V_22

]]></Node>
<StgValue><ssdm name="r_real_V_68"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:209 %r_imag_V_78 = sub i32 %a_imag_V_28, i32 %b_imag_V_30

]]></Node>
<StgValue><ssdm name="r_imag_V_78"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:212 %a_real_V_34 = load i2 %o2_in_real_V_addr_1

]]></Node>
<StgValue><ssdm name="a_real_V_34"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:213 %a_imag_V_29 = load i2 %o2_in_imag_V_addr_1

]]></Node>
<StgValue><ssdm name="a_imag_V_29"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:216 %b_real_V_23 = load i2 %o2_in_real_V_4_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_23"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:217 %b_imag_V_31 = load i2 %o2_in_imag_V_4_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_31"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:218 %r_real_V_69 = add i32 %b_real_V_23, i32 %a_real_V_34

]]></Node>
<StgValue><ssdm name="r_real_V_69"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:219 %r_imag_V_79 = add i32 %b_imag_V_31, i32 %a_imag_V_29

]]></Node>
<StgValue><ssdm name="r_imag_V_79"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:220 %r_real_V_70 = sub i32 %a_real_V_34, i32 %b_real_V_23

]]></Node>
<StgValue><ssdm name="r_real_V_70"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:221 %r_imag_V_80 = sub i32 %a_imag_V_29, i32 %b_imag_V_31

]]></Node>
<StgValue><ssdm name="r_imag_V_80"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="18" op_22_bw="18" op_23_bw="0">
<![CDATA[
entry:222 %call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_274, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V, i32 %r_real_V_67, i32 %r_real_V_68, i32 %r_imag_V_77, i32 %r_imag_V_78, i32 %r_real_V_69, i32 %r_real_V_70, i32 %r_imag_V_79, i32 %r_imag_V_80, i32 %r_real_V_47, i32 %r_real_V_48, i32 %r_imag_V_56, i32 %r_imag_V_58, i32 %r_real_V_49, i32 %r_real_V_50, i32 %r_imag_V_59, i32 %r_imag_V_60, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="309" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="18" op_22_bw="18" op_23_bw="0">
<![CDATA[
entry:222 %call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_274, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V, i32 %r_real_V_67, i32 %r_real_V_68, i32 %r_imag_V_77, i32 %r_imag_V_78, i32 %r_real_V_69, i32 %r_real_V_70, i32 %r_imag_V_79, i32 %r_imag_V_80, i32 %r_real_V_47, i32 %r_real_V_48, i32 %r_imag_V_56, i32 %r_imag_V_58, i32 %r_real_V_49, i32 %r_real_V_50, i32 %r_imag_V_59, i32 %r_imag_V_60, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="310" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="18" op_34_bw="18" op_35_bw="0" op_36_bw="0">
<![CDATA[
entry:223 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_231_3, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="311" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="18" op_34_bw="18" op_35_bw="0" op_36_bw="0">
<![CDATA[
entry:223 %call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_231_3, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0">
<![CDATA[
entry:224 %ret_ln247 = ret

]]></Node>
<StgValue><ssdm name="ret_ln247"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
