# Reading C:/programs/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/programs/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib Computer_System
# ** Warning: (vlib-34) Library already exists at "Computer_System".
# vmap Computer_System Computer_System
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap Computer_System Computer_System 
# Modifying modelsim.ini
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v 
# -- Compiling module Computer_System_onchip_vga_buffer
# 
# Top level modules:
# 	Computer_System_onchip_vga_buffer
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:09 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 14:26:09 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:10 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 14:26:10 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 14:26:11 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:11 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# -- Compiling module M10K_256_32
# -- Compiling module MLAB_20_32
# -- Compiling module Int2Fp
# -- Compiling module Fp2Int
# -- Compiling module FpShift
# -- Compiling module FpNegate
# -- Compiling module FpAbs
# -- Compiling module FpCompare
# -- Compiling module FpInvSqrt
# -- Compiling module FpMul
# -- Compiling module FpAdd
# 
# Top level modules:
# 	DE1_SoC_Computer
# 	M10K_256_32
# 	MLAB_20_32
# 	Int2Fp
# 	Fp2Int
# 	FpShift
# 	FpNegate
# 	FpAbs
# 	FpCompare
# 	FpInvSqrt
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/hex_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/db {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/db/mult_i5n.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/db" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 14:26:12 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:12 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:13 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 14:26:13 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_002
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:14 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 14:26:14 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules {C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:15 on Oct 11,2023
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules" C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# ** Error: C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(91): (vlog-2730) Undefined variable: 'intermediate'.
# ** Error (suppressible): C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv(123): (vlog-2388) 'intermediate' already declared in this scope (Computer_System_ARM_A9_HPS_hps_io_border).
# End time: 14:26:15 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/programs/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_Computer_run_msim_rtl_verilog.do line 102
# C:/programs/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submo..."
