Release 11.4 - xst L.68 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "chan_550_clean_pulses_bram1_wrapper_xst.prj"
Verilog Include Directory          : {"/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/pcores/" "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vsx95tff1136-1
Output File Name                   : "../implementation/chan_550_clean_pulses_bram1_wrapper.ngc"

---- Source Options
Top Module Name                    : chan_550_clean_pulses_bram1_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/chan_550_clean_pulses_bram1_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v1_00_b.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_c.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/interrupt_control.vhd" in Library ipif_common_v1_00_c.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_c.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/reset_mir.vhd" in Library opb_ipif_v3_00_a.
Entity <reset_mir> compiled.
Entity <reset_mir> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" in Library opb_ipif_v3_00_a.
Entity <opb_bam> compiled.
Entity <opb_bam> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v3_00_a.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_a/hdl/vhdl/bram_if.vhd" in Library bram_if_cntlr_v1_00_a.
Entity <bram_if> compiled.
Entity <bram_if> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd" in Library opb_bram_if_cntlr_v1_00_a.
Entity <opb_bram_if_cntlr> compiled.
Entity <opb_bram_if_cntlr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/chan_550_clean_pulses_bram1_wrapper.vhd" in Library work.
Entity <chan_550_clean_pulses_bram1_wrapper> compiled.
Entity <chan_550_clean_pulses_bram1_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <chan_550_clean_pulses_bram1_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_bram_if_cntlr> in library <opb_bram_if_cntlr_v1_00_a> (architecture <implementation>) with generics.
	c_baseaddr = "00000001000010100000000000000000"
	c_highaddr = "00000001000010101111111111111111"
	c_include_burst_support = 0
	c_opb_awidth = 32
	c_opb_clk_period_ps = 10000
	c_opb_dwidth = 32

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v3_00_a> (architecture <imp>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000001000010100000000000000000",
	                          "0000000000000000000000000000000000000001000010101111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0),
	                               (0,0,0,0,0,0),
	                               (0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (120)
	C_ARD_NUM_CE_ARRAY = (1)
	C_AWIDTH = 32
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_DWIDTH = 32
	C_FAMILY = "virtexe"
	C_INCLUDE_DEV_IID = 0
	C_INCLUDE_DEV_ISC = 0
	C_IP_INTR_MODE_ARRAY = (1,1)
	C_PIPELINE_MODEL = 4

Analyzing hierarchy for entity <bram_if> in library <bram_if_cntlr_v1_00_a> (architecture <implementation>) with generics.
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32

Analyzing hierarchy for entity <opb_bam> in library <opb_ipif_v3_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000001000010100000000000000000",
	                          "0000000000000000000000000000000000000001000010101111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0),
	                               (0,0,0,0,0,0),
	                               (0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (120)
	C_ARD_NUM_CE_ARRAY = (1)
	C_AWIDTH = 32
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_DWIDTH = 32
	C_FAMILY = "virtexe"
	C_INCLUDE_DEV_IID = 0
	C_INCLUDE_DEV_ISC = 0
	C_IP_INTR_MODE_ARRAY = (1,1)
	C_PIPELINE_MODEL = 4
WARNING:Xst:1748 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "00000001000010100000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 0
	C_AW = 16
	C_BAR = "0000000000000000"

Analyzing hierarchy for entity <IPIF_Steer> in library <ipif_common_v1_00_c> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <chan_550_clean_pulses_bram1_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SPECIAL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ADDR_SLICE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "NUM_WRITE_ENABLES". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "AWIDTH". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "DWIDTH". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Clk> in unit <opb_bram_if_cntlr>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Rst> in unit <opb_bram_if_cntlr>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ADDR_SLICE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "AWIDTH". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "DWIDTH". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "NUM_WRITE_ENABLES". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SPECIAL". This constraint/property is not supported by the current software release and will be ignored.
Entity <chan_550_clean_pulses_bram1_wrapper> analyzed. Unit <chan_550_clean_pulses_bram1_wrapper> generated.

Analyzing generic Entity <opb_bram_if_cntlr> in library <opb_bram_if_cntlr_v1_00_a> (Architecture <implementation>).
	c_baseaddr = "00000001000010100000000000000000"
	c_highaddr = "00000001000010101111111111111111"
	c_include_burst_support = 0
	c_opb_awidth = 32
	c_opb_clk_period_ps = 10000
	c_opb_dwidth = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd" line 602: Unconnected output port 'Device_Intr' of component 'opb_ipif'.
WARNING:Xst:753 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd" line 659: Unconnected output port 'IP2Bus_RdAck' of component 'bram_if'.
Entity <opb_bram_if_cntlr> analyzed. Unit <opb_bram_if_cntlr> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v3_00_a> (Architecture <imp>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000001000010100000000000000000",
	                          "0000000000000000000000000000000000000001000010101111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0),
	                               (0,0,0,0,0,0),
	                               (0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (120)
	C_ARD_NUM_CE_ARRAY = (1)
	C_AWIDTH = 32
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_DWIDTH = 32
	C_FAMILY = "virtexe"
	C_INCLUDE_DEV_IID = 0
	C_INCLUDE_DEV_ISC = 0
	C_IP_INTR_MODE_ARRAY = (1,1)
	C_PIPELINE_MODEL = 4
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <opb_bam> in library <opb_ipif_v3_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000001000010100000000000000000",
	                          "0000000000000000000000000000000000000001000010101111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0),
	                               (0,0,0,0,0,0),
	                               (0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (120)
	C_ARD_NUM_CE_ARRAY = (1)
	C_AWIDTH = 32
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_DWIDTH = 32
	C_FAMILY = "virtexe"
	C_INCLUDE_DEV_IID = 0
	C_INCLUDE_DEV_ISC = 0
	C_IP_INTR_MODE_ARRAY = (1,1)
	C_PIPELINE_MODEL = 4
WARNING:Xst:1748 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1610 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" line 1206: Width mismatch. <next_bit> has a width of 93 bits but assigned expression is 3-bit wide.
WARNING:Xst:753 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" line 1260: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" line 1284: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" line 1284: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
WARNING:Xst:819 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd" line 1307: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <bus2ip_cs_enable_s0>
INFO:Xst:2679 - Register <opb_seqaddr_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <opb_bam> analyzed. Unit <opb_bam> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "00000001000010100000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 0
	C_AW = 16
	C_BAR = "0000000000000000"
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <IPIF_Steer> in library <ipif_common_v1_00_c> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <bram_if> in library <bram_if_cntlr_v1_00_a> (Architecture <implementation>).
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
Entity <bram_if> analyzed. Unit <bram_if> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bram_if>.
    Related source file is "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_a/hdl/vhdl/bram_if.vhd".
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <IP2Bus_WrAck_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <IP2Bus_RdAck_i>.
    Found 1-bit register for signal <read_enable_dly1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <bram_if> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_2> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_1> synthesized.


Synthesizing Unit <opb_bam>.
    Related source file is "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd".
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Device_Intr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <IP2Bus_Intr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sln_xferack_s1_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset2bus_toutsup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset2bus_retry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset2bus_postedwrinh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset2bus_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset2bus_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset2bus_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opb_seqaddr_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opb_select_s0_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_select_s0_d1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_wr_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <last_wr_xferack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <last_pw_xferack_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <intr2bus_wrack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <intr2bus_toutsup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intr2bus_retry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <intr2bus_rdack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <intr2bus_postedwrinh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intr2bus_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intr2bus_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr2bus_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inh_cs_when_pw<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_to_or_for_dsize_bit<0><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_to_or_for_dsize_bit<1><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_to_or_for_dsize_bit<2><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_addr_s0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <last_xferack_d1>.
    Found 1-bit register for signal <postedwrack_s2>.
    Found 32-bit register for signal <sln_dbus_s2>.
    Found 1-bit register for signal <sln_errack_s2>.
    Found 1-bit register for signal <sln_retry_s2>.
    Found 1-bit register for signal <sln_toutsup_s2>.
    Found 1-bit register for signal <sln_xferack_s1_d1>.
    Found 1-bit register for signal <sln_xferack_s2>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <opb_bam> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_ipif.vhd".
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_bram_if_cntlr>.
    Related source file is "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd".
WARNING:Xst:1780 - Signal <bus2ip_rdce_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_CE<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_Burst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ip2bus_rdack>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <opb_bram_if_cntlr> synthesized.


Synthesizing Unit <chan_550_clean_pulses_bram1_wrapper>.
    Related source file is "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/chan_550_clean_pulses_bram1_wrapper.vhd".
Unit <chan_550_clean_pulses_bram1_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 9
 32-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <chan_550_clean_pulses_bram1_wrapper> ...

Optimizing unit <bram_if> ...

Optimizing unit <pselect_1> ...

Optimizing unit <opb_bam> ...
WARNING:Xst:1710 - FF/Latch <chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_toutsup_s2> (without init value) has a constant value of 0 in block <chan_550_clean_pulses_bram1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_retry_s2> (without init value) has a constant value of 0 in block <chan_550_clean_pulses_bram1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_errack_s2> (without init value) has a constant value of 0 in block <chan_550_clean_pulses_bram1_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <chan_550_clean_pulses_bram1/I_BRAM_CONTROLLER/IP2Bus_RdAck_i> of sequential type is unconnected in block <chan_550_clean_pulses_bram1_wrapper>.
WARNING:Xst:2677 - Node <chan_550_clean_pulses_bram1/I_BRAM_CONTROLLER/read_enable_dly1> of sequential type is unconnected in block <chan_550_clean_pulses_bram1_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/chan_550_clean_pulses_bram1_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 212

Cell Usage :
# BELS                             : 53
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 35
#      LUT3                        : 1
#      LUT4                        : 8
#      LUT6                        : 2
#      MUXCY                       : 4
# FlipFlops/Latches                : 36
#      FD                          : 34
#      FDR                         : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  58880     0%  
 Number of Slice LUTs:                   48  out of  58880     0%  
    Number used as Logic:                48  out of  58880     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     49
   Number with an unused Flip Flop:      13  out of     49    26%  
   Number with an unused LUT:             1  out of     49     2%  
   Number of fully used LUT-FF pairs:    35  out of     49    71%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         212
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                | Load  |
-----------------------------------+----------------------------------------------------------------------+-------+
bram_clk                           | NONE(chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/postedwrack_s2)| 36    |
-----------------------------------+----------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.060ns (Maximum Frequency: 485.367MHz)
   Minimum input arrival time before clock: 3.611ns
   Maximum output required time after clock: 1.313ns
   Maximum combinational path delay: 2.152ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'bram_clk'
  Clock period: 2.060ns (frequency: 485.367MHz)
  Total number of paths / destination ports: 137 / 35
-------------------------------------------------------------------------
Delay:               2.060ns (Levels of Logic = 2)
  Source:            chan_550_clean_pulses_bram1/ip2bus_rdack (FF)
  Destination:       chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0 (FF)
  Source Clock:      bram_clk rising
  Destination Clock: bram_clk rising

  Data Path: chan_550_clean_pulses_bram1/ip2bus_rdack to chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   0.794  chan_550_clean_pulses_bram1/ip2bus_rdack (chan_550_clean_pulses_bram1/ip2bus_rdack)
     LUT6:I2->O           32   0.094   0.607  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_or0000 (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_or0000)
     LUT2:I1->O            1   0.094   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0_rstpot (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0_rstpot)
     FD:D                     -0.018          chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0
    ----------------------------------------
    Total                      2.060ns (0.659ns logic, 1.401ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bram_clk'
  Total number of paths / destination ports: 713 / 38
-------------------------------------------------------------------------
Offset:              3.611ns (Levels of Logic = 8)
  Source:            opb_abus<0> (PAD)
  Destination:       chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0 (FF)
  Destination Clock: bram_clk rising

  Data Path: opb_abus<0> to chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/lut_out_0_and00001 (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>)
     MUXCY:S->O            1   0.372   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[0].MUXCY_I (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<1>)
     MUXCY:CI->O           1   0.026   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[1].MUXCY_I (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<2>)
     MUXCY:CI->O           1   0.026   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[2].MUXCY_I (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<3>)
     MUXCY:CI->O           9   0.254   0.524  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[3].MUXCY_I (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/devicesel_s0)
     LUT2:I1->O            1   0.094   0.973  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_or0000_SW0_SW0 (N2)
     LUT6:I1->O           32   0.094   0.607  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_or0000 (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_or0000)
     LUT2:I1->O            1   0.094   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0_rstpot (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0_rstpot)
     FD:D                     -0.018          chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0
    ----------------------------------------
    Total                      3.611ns (1.507ns logic, 2.104ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bram_clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              1.313ns (Levels of Logic = 1)
  Source:            chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1 (FF)
  Destination:       bram_wen<0> (PAD)
  Source Clock:      bram_clk rising

  Data Path: chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1 to bram_wen<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.471   0.748  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1 (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1)
     LUT4:I1->O            0   0.094   0.000  chan_550_clean_pulses_bram1/I_BRAM_CONTROLLER/BRAM_QWEN<3>1 (bram_wen<3>)
    ----------------------------------------
    Total                      1.313ns (0.565ns logic, 0.748ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 160 / 72
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 6)
  Source:            opb_abus<0> (PAD)
  Destination:       bram_wen<0> (PAD)

  Data Path: opb_abus<0> to bram_wen<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/lut_out_0_and00001 (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>)
     MUXCY:S->O            1   0.372   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[0].MUXCY_I (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<1>)
     MUXCY:CI->O           1   0.026   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[1].MUXCY_I (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<2>)
     MUXCY:CI->O           1   0.026   0.000  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[2].MUXCY_I (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<3>)
     MUXCY:CI->O           9   0.254   0.833  chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[3].MUXCY_I (chan_550_clean_pulses_bram1/I_opb_ipif/OPB_BAM_I/devicesel_s0)
     LUT4:I0->O            0   0.094   0.000  chan_550_clean_pulses_bram1/I_BRAM_CONTROLLER/BRAM_QWEN<3>1 (bram_wen<3>)
    ----------------------------------------
    Total                      2.152ns (1.319ns logic, 0.833ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.74 secs
 
--> 


Total memory usage is 426224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :    2 (   0 filtered)

