<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="OptionRef">
<meta name="DC.Title" content="_mm256_testnzc_ps, _mm_testnzc_ps">
<meta name="abstract" content="Performs a packed bit test of two 256-bit or 128-bit float32 vectors to check ZF and CF flag settings. The corresponding Intel&reg; AVX instruction is VTESTPS.">
<meta name="description" content="Performs a packed bit test of two 256-bit or 128-bit float32 vectors to check ZF and CF flag settings. The corresponding Intel&reg; AVX instruction is VTESTPS.">
<meta name="DC.subject" content="intrinsics, Intel&reg; AVX, packed test operations, _mm256_testnzc_ps (VTESTPS), _mm_testnzc_ps (VTESTPS)">
<meta name="keywords" content="intrinsics, Intel&reg; AVX, packed test operations, _mm256_testnzc_ps (VTESTPS), _mm_testnzc_ps (VTESTPS)">
<meta name="DC.Relation" scheme="URI" content="GUID-D388423A-101E-4DBE-9CA9-54BE82B375B3.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Creator" content="Intel Corp.">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-FA6C0FE3-9AB1-41C8-A646-151813B95715">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>_mm256_testnzc_ps, _mm_testnzc_ps</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_avx_testnzc_ps"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-FA6C0FE3-9AB1-41C8-A646-151813B95715">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>




<h1 class="topictitle1"><span>_mm256_testnzc_ps, _mm_testnzc_ps</span></h1>


<!--Performs a packed bit test of two 256-bit or 128-bit float32 vectors to check ZF and CF flag settings. The corresponding Intel&reg; AVX instruction is  VTESTPS .--><div><p>Performs a packed bit test of two 256-bit or 128-bit float32 vectors to check ZF and CF flag settings. The corresponding Intel&reg; AVX instruction is <span class="keyword">VTESTPS</span>.</p>


<div class="section" id="GUID-A1CE94E3-D74B-4132-A9D4-305CD0653975"><h2>Syntax</h2>
  <table cellspacing="0" cellpadding="1" border="0" width="85%" class="syntaxdiagramtbl" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="100%"><p><span class="kwd">extern int _mm256_testnzc_ps(__m256 s1, __m256 s2);</span></p></td></tr></table>
<table cellspacing="0" cellpadding="1" border="0" width="85%" class="syntaxdiagramtbl" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="100%"><p><span class="kwd">extern int _mm_testnzc_ps(__m128 s1, __m128 s2);</span></p></td></tr></table></div>


<div class="section" id="GUID-738E3EED-20D6-4FB9-820F-EB4662721C1B"><h2>Arguments</h2>
  <table cellspacing="0" cellpadding="4" border="0" width="90%" style="border-spacing:0; border-collapse:collapse">
    <tr>
      <td valign="top" width="30%" class="noborder"><p><var>s1</var></p></td>

      <td valign="top" class="noborder"><p>first source float32 vector</p>
</td>

    </tr>
    <tr>
      <td valign="top" width="30%" class="noborder"><p><var>s2</var></p></td>

      <td valign="top" class="noborder"><p>second source float32 vector</p>
 </td>

    </tr>
  </table>

</div>


<div class="section" id="GUID-92ED4899-07AE-41B4-BC34-F3EE3390A26B"><h2>Description</h2>
<p>Performs a packed bit test of <var>s1</var> and <var>s2</var> vectors using <span class="keyword">VTESTPD</span>
		<var>s1</var>, <var>s2</var> instruction and checks the status of the ZF and CF flags. The intrinsic returns 1 if both ZF and CF flags are not 1 (that is, both flags are not set), otherwise returns 0 (that is, one of the  flags is set).</p>
<p>The <span class="keyword">VTESTPD</span> instruction performs a bitwise comparison of all the sign bits of the single-precision elements in the first source operand and corresponding sign bits in the second source operand. If the AND of the first source operand sign bits with the second source operand sign bits produces all zeros, the ZF flag is set else the ZF flag is clear. If the AND of the inverted first source operand sign bits with the second source operand sign bits produces all zeros the CF flag is set, else the CF flag is clear.</p>

<p>The <span class="option">_mm_testnzc_ps</span> intrinsic checks the ZF and CF flags according to results of the 128-bit float32 source vectors. The <span class="option">_m256_testnzc_ps</span> intrinsic checks  the ZF and CF flags according to the results of the 256-bit float32 source vectors.
</p>


<p><div class="Note"><h3 class="NoteTipHead">Note</h3><p> Intel&reg; Advanced Vector Extensions (Intel&reg; AVX) instructions include a full compliment of 128-bit SIMD instructions. Such Intel&reg; AVX instructions, with vector length of 128-bits, zeroes the upper 128 bits of the YMM register. The lower 128 bits of the YMM register is aliased to the corresponding SIMD XMM register.</p>
</div>

</p>


</div>




<div class="section" id="GUID-7F3BBC92-84B2-4F59-AD00-3F287D9C872D"><h2>Returns</h2><p> 1: indicates that both ZF and CF flags are clear</p>
<p>0: indicates that either ZF or CF flag is set
</p>


</div>
</div>


<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-D388423A-101E-4DBE-9CA9-54BE82B375B3.htm">Intrinsics for Packed Test Operations</a></div>
</div>
<div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div>
</body>
</html>
