<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1609' ll='1614' type='bool llvm::TargetLoweringBase::allowsMisalignedMemoryAccesses(llvm::EVT , unsigned int AddrSpace = 0, unsigned int Align = 1, MachineMemOperand::Flags Flags = MachineMemOperand::MONone, bool *  = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1600'>/// Determine if the target supports unaligned memory accesses.
  ///
  /// This function returns true if the target allows unaligned memory accesses
  /// of the specified type in the given address space. If true, it also returns
  /// whether the unaligned memory access is &quot;fast&quot; in the last argument by
  /// reference. This is used, for example, in situations where an array
  /// copy/move/set is converted to a sequence of store operations. Its use
  /// helps to ensure that such replacements don&apos;t generate code that causes an
  /// alignment error (trap) on the target machine.</doc>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='6932' u='c' c='_ZN12_GLOBAL__N_119VectorPromoteHelper21isProfitableToPromoteEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1059' u='c' c='_ZL29findGISelOptimalMemOpLoweringRSt6vectorIN4llvm3LLTESaIS1_EEjRKNS0_5MemOpEjjRKNS0_13AttributeListERKNS0_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7438' u='c' c='_ZN4llvm19SelectionDAGBuilder19visitMemCmpBCmpCallERKNS_8CallInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7439' u='c' c='_ZN4llvm19SelectionDAGBuilder19visitMemCmpBCmpCallERKNS_8CallInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='199' u='c' c='_ZNK4llvm14TargetLowering24findOptimalMemOpLoweringERSt6vectorINS_3EVTESaIS2_EEjRKNS_5MemOpEjjRKNS_13AttributeListE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='252' u='c' c='_ZNK4llvm14TargetLowering24findOptimalMemOpLoweringERSt6vectorINS_3EVTESaIS2_EEjRKNS_5MemOpEjjRKNS_13AttributeListE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1701' u='c' c='_ZNK4llvm18TargetLoweringBase30allowsMemoryAccessForAlignmentERNS_11LLVMContextERKNS_10DataLayoutENS_3EVTEjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1785' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2111' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1662' c='_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2893' u='c' c='_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2949' u='c' c='_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1642' c='_ZNK4llvm18R600TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1469' c='_ZNK4llvm16SITargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16505' c='_ZNK4llvm17ARMTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3444' c='_ZNK4llvm21HexagonTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/Mips/Mips16ISelLowering.cpp' l='158' c='_ZNK4llvm20Mips16TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='424' c='_ZNK4llvm20MipsSETargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15542' c='_ZNK4llvm17PPCTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='852' c='_ZNK4llvm21SystemZTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='624' c='_ZNK4llvm25WebAssemblyTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2344' c='_ZNK4llvm17X86TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
