; Switch all clocks to REFCLOCK
WRITE: 0XC0013010 0x00000000
WRITE: 0XC0018010 0x00000000
; TBG-A: SE vco_div 0x0,
; DIFF vco_div 0x1, vco_range 0xd
; tbg_N 0x48 KVCO = 2400 MHz
WRITE: 0xC0013204 0x00C00091
WRITE: 0xC0013204 0x00C00121
WRITE: 0xC0013220 0x08030803
WRITE: 0xC0013208 0x94011401
WRITE: 0xC0013230 0x00020002
WRITE: 0xC0013208 0x94011401
WRITE: 0xC001320C 0x53E556E6
WRITE: 0xC0013210 0x014A014D
WRITE: 0xC001320C 0x53E556E6
WRITE: 0xC0013204 0x00C00120
WRITE: 0xC0013208 0x94011401
WAIT_FOR_BIT_SET: 0xC0013208 0x80008000 0x00100000
DELAY: 0x00000100
; TBG-B: SE vco_div 0x1,
; DIFF vco_div 0x1, vco_range 0xb
; tbg_N 0x3c KVCO = 2000 MHz
WRITE: 0xC0013204 0x00C10120
WRITE: 0xC0013204 0x00F10120
WRITE: 0xC0013220 0x08030803
WRITE: 0xC0013208 0x14019401
WRITE: 0xC0013230 0x00020002
WRITE: 0xC0013208 0x14019401
WRITE: 0xC001320C 0x56E556E6
WRITE: 0xC0013210 0x014B014D
WRITE: 0xC001320C 0x56E656E6
WRITE: 0xC0013204 0x00F00120
WRITE: 0xC0013208 0x14019401
WAIT_FOR_BIT_SET: 0xC0013208 0x80008000 0x00100000
DELAY: 0x00000100
; Set clocks to 600/600 preset
WRITE: 0xC0013014 0x00000000
WRITE: 0xC0013004 0x2326202A
WRITE: 0xC0013008 0x1A09AAA9
WRITE: 0xC001300C 0x208B3482
WRITE: 0xC0013000 0x0333C0FE
WRITE: 0xC0018014 0x00180000
WRITE: 0xC0018004 0x053154C8
WRITE: 0xC0018008 0x00300880
WRITE: 0xC001800C 0x00000940
WRITE: 0xC0018000 0x003F8F40
WRITE: 0xC0013210 0x0014B014D
; Switch all clocks to back dividers
WRITE: 0xC0013010 0x00009FFF
WRITE: 0xC0018010 0x000007AA
; AVS enable
WRITE: 0xC0011500 0x97E2FFFF    ;# Set VDD to 1100mV and soft reset AVS
WRITE: 0xC0011500 0x17E2FFFF    ;# release AVS reset
WRITE: 0xC0011500 0x57E2FFFF    ;# Enable AVS
