Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  3 16:51:15 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      8 |            2 |
|     12 |            2 |
|     14 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              52 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             236 |           39 |
| Yes          | Yes                   | No                     |              40 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                        Enable Signal                        |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                             |                                                           |                1 |              2 |
|  clk_IBUF_BUFG | nrf_controller/spi_master_inst/data_out[0]_i_1_n_0          | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                1 |              2 |
|  clk_IBUF_BUFG | nrf_controller/spi_master_inst/spi_mosi_i_1_n_0             | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                1 |              2 |
|  clk_IBUF_BUFG | nrf_controller/nrf_ce_i_1_n_0                               | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                1 |              2 |
|  clk_IBUF_BUFG | nrf_controller/spi_master_inst/bit_counter[3]_i_1_n_0       | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                2 |              8 |
|  clk_IBUF_BUFG | nrf_controller/spi_master_inst/payload_byte_index_reg[0][0] | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                1 |              8 |
|  clk_IBUF_BUFG | nrf_controller/spi_master_inst/current_state_reg[0][0]      | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                4 |             12 |
|  clk_IBUF_BUFG | nrf_controller/spi_master_inst/next_after_csn_reg[0][0]     | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                3 |             12 |
|  clk_IBUF_BUFG | nrf_controller/spi_master_inst/tx_shift_0                   | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                3 |             14 |
|  clk_IBUF_BUFG | nrf_controller/spi_start                                    | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                4 |             16 |
|  clk_IBUF_BUFG | startup_counter[8]_i_1_n_0                                  | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                2 |             18 |
|  clk_IBUF_BUFG | sel                                                         | reset_btn_IBUF                                            |                5 |             40 |
|  clk_IBUF_BUFG | nrf_controller/spi_master_inst/E[0]                         | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                5 |             40 |
|  clk_IBUF_BUFG | nrf_controller/rx_poll_counter[23]_i_1_n_0                  | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                5 |             48 |
|  clk_IBUF_BUFG |                                                             | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |               14 |             52 |
|  clk_IBUF_BUFG | nrf_controller/led0_counter_reg_0_sn_1                      | nrf_controller/spi_master_inst/FSM_sequential_state_reg_0 |                7 |             54 |
+----------------+-------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


