// Seed: 3969187114
module module_0 ();
  logic [-1 : (  1  )] id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2
    , id_8,
    output wor id_3,
    input tri1 id_4,
    inout tri id_5,
    output wand id_6
);
  timeprecision 1ps;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
