Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 28 15:35:15 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IO_timing_summary_routed.rpt -pb IO_timing_summary_routed.pb -rpx IO_timing_summary_routed.rpx -warn_on_violation
| Design       : IO
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.317        0.000                      0                 7403        0.034        0.000                      0                 7403        3.750        0.000                       0                  2183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                0.317        0.000                      0                 7403        0.034        0.000                      0                 7403        3.750        0.000                       0                  2183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r2_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 3.001ns (33.113%)  route 6.062ns (66.887%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.775     5.537    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X96Y80         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.518     6.055 r  sha256d/sha1/w_counter/the_count_reg[2]/Q
                         net (fo=337, routed)         0.951     7.006    sha256d/sha1/w_counter/the_count_reg[2]_0
    SLICE_X97Y80         LUT4 (Prop_lut4_I3_O)        0.152     7.158 r  sha256d/sha1/w_counter/W_reg_r3_0_63_0_2_i_3/O
                         net (fo=32, routed)          1.034     8.192    sha256d/sha1/W_reg_r3_0_63_3_5/ADDRB3
    SLICE_X98Y79         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.332     8.524 r  sha256d/sha1/W_reg_r3_0_63_3_5/RAMB/O
                         net (fo=7, routed)           0.998     9.523    sha256d/sha1/x5_out[4]
    SLICE_X98Y76         LUT5 (Prop_lut5_I3_O)        0.124     9.647 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_19/O
                         net (fo=2, routed)           0.932    10.579    sha256d/sha1/W_reg_r1_0_63_0_2_i_19_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.150    10.729 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_12/O
                         net (fo=2, routed)           0.535    11.263    sha256d/sha1/W_reg_r1_0_63_0_2_i_12_n_0
    SLICE_X101Y78        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    11.869 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.869    sha256d/sha1/W_reg_r1_0_63_0_2_i_10_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  sha256d/sha1/W_reg_r1_0_63_3_5_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.983    sha256d/sha1/W_reg_r1_0_63_3_5_i_5_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  sha256d/sha1/W_reg_r1_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.097    sha256d/sha1/W_reg_r1_0_63_6_8_i_4_n_0
    SLICE_X101Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.211 r  sha256d/sha1/W_reg_r1_0_63_12_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.211    sha256d/sha1/W_reg_r1_0_63_12_14_i_4_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  sha256d/sha1/W_reg_r1_0_63_15_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.325    sha256d/sha1/W_reg_r1_0_63_15_17_i_4_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.659 r  sha256d/sha1/W_reg_r1_0_63_18_20_i_4/O[1]
                         net (fo=1, routed)           0.798    13.457    sha256d/sha1/w_counter/p_2_out__0[21]
    SLICE_X103Y82        LUT4 (Prop_lut4_I0_O)        0.329    13.786 r  sha256d/sha1/w_counter/W_reg_r1_0_63_21_23_i_1/O
                         net (fo=5, routed)           0.814    14.600    sha256d/sha1/W_reg_r2_0_63_21_23/DIA
    SLICE_X100Y84        RAMD64E                                      r  sha256d/sha1/W_reg_r2_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.605    15.087    sha256d/sha1/W_reg_r2_0_63_21_23/WCLK
    SLICE_X100Y84        RAMD64E                                      r  sha256d/sha1/W_reg_r2_0_63_21_23/RAMA/CLK
                         clock pessimism              0.394    15.481    
                         clock uncertainty           -0.035    15.446    
    SLICE_X100Y84        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.529    14.917    sha256d/sha1/W_reg_r2_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -14.600    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r5_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 2.937ns (32.432%)  route 6.119ns (67.568%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=1 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.779     5.541    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X99Y82         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456     5.997 f  sha256d/sha1/w_counter/the_count_reg[0]/Q
                         net (fo=369, routed)         0.697     6.695    sha256d/sha1/w_counter/the_count_reg[0]_0
    SLICE_X97Y82         LUT1 (Prop_lut1_I0_O)        0.150     6.845 r  sha256d/sha1/w_counter/W_reg_r2_0_63_0_2_i_6/O
                         net (fo=64, routed)          1.350     8.194    sha256d/sha1/W_reg_r3_0_63_3_5/ADDRB0
    SLICE_X98Y79         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     8.526 r  sha256d/sha1/W_reg_r3_0_63_3_5/RAMB/O
                         net (fo=7, routed)           0.998     9.525    sha256d/sha1/x5_out[4]
    SLICE_X98Y76         LUT5 (Prop_lut5_I3_O)        0.124     9.649 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_19/O
                         net (fo=2, routed)           0.932    10.581    sha256d/sha1/W_reg_r1_0_63_0_2_i_19_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.150    10.731 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_12/O
                         net (fo=2, routed)           0.535    11.265    sha256d/sha1/W_reg_r1_0_63_0_2_i_12_n_0
    SLICE_X101Y78        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    11.871 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.871    sha256d/sha1/W_reg_r1_0_63_0_2_i_10_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  sha256d/sha1/W_reg_r1_0_63_3_5_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.985    sha256d/sha1/W_reg_r1_0_63_3_5_i_5_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  sha256d/sha1/W_reg_r1_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.099    sha256d/sha1/W_reg_r1_0_63_6_8_i_4_n_0
    SLICE_X101Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  sha256d/sha1/W_reg_r1_0_63_12_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.213    sha256d/sha1/W_reg_r1_0_63_12_14_i_4_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.327 r  sha256d/sha1/W_reg_r1_0_63_15_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.327    sha256d/sha1/W_reg_r1_0_63_15_17_i_4_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.661 r  sha256d/sha1/W_reg_r1_0_63_18_20_i_4/O[1]
                         net (fo=1, routed)           0.798    13.459    sha256d/sha1/w_counter/p_2_out__0[21]
    SLICE_X103Y82        LUT4 (Prop_lut4_I0_O)        0.329    13.788 r  sha256d/sha1/w_counter/W_reg_r1_0_63_21_23_i_1/O
                         net (fo=5, routed)           0.809    14.597    sha256d/sha1/W_reg_r5_0_63_21_23/DIA
    SLICE_X102Y88        RAMD64E                                      r  sha256d/sha1/W_reg_r5_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.609    15.091    sha256d/sha1/W_reg_r5_0_63_21_23/WCLK
    SLICE_X102Y88        RAMD64E                                      r  sha256d/sha1/W_reg_r5_0_63_21_23/RAMA/CLK
                         clock pessimism              0.394    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X102Y88        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.529    14.921    sha256d/sha1/W_reg_r5_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -14.597    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 2.937ns (32.656%)  route 6.057ns (67.344%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=1 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.779     5.541    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X99Y82         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456     5.997 f  sha256d/sha1/w_counter/the_count_reg[0]/Q
                         net (fo=369, routed)         0.697     6.695    sha256d/sha1/w_counter/the_count_reg[0]_0
    SLICE_X97Y82         LUT1 (Prop_lut1_I0_O)        0.150     6.845 r  sha256d/sha1/w_counter/W_reg_r2_0_63_0_2_i_6/O
                         net (fo=64, routed)          1.350     8.194    sha256d/sha1/W_reg_r3_0_63_3_5/ADDRB0
    SLICE_X98Y79         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     8.526 r  sha256d/sha1/W_reg_r3_0_63_3_5/RAMB/O
                         net (fo=7, routed)           0.998     9.525    sha256d/sha1/x5_out[4]
    SLICE_X98Y76         LUT5 (Prop_lut5_I3_O)        0.124     9.649 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_19/O
                         net (fo=2, routed)           0.932    10.581    sha256d/sha1/W_reg_r1_0_63_0_2_i_19_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.150    10.731 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_12/O
                         net (fo=2, routed)           0.535    11.265    sha256d/sha1/W_reg_r1_0_63_0_2_i_12_n_0
    SLICE_X101Y78        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    11.871 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.871    sha256d/sha1/W_reg_r1_0_63_0_2_i_10_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  sha256d/sha1/W_reg_r1_0_63_3_5_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.985    sha256d/sha1/W_reg_r1_0_63_3_5_i_5_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  sha256d/sha1/W_reg_r1_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.099    sha256d/sha1/W_reg_r1_0_63_6_8_i_4_n_0
    SLICE_X101Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  sha256d/sha1/W_reg_r1_0_63_12_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.213    sha256d/sha1/W_reg_r1_0_63_12_14_i_4_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.327 r  sha256d/sha1/W_reg_r1_0_63_15_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.327    sha256d/sha1/W_reg_r1_0_63_15_17_i_4_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.661 r  sha256d/sha1/W_reg_r1_0_63_18_20_i_4/O[1]
                         net (fo=1, routed)           0.798    13.459    sha256d/sha1/w_counter/p_2_out__0[21]
    SLICE_X103Y82        LUT4 (Prop_lut4_I0_O)        0.329    13.788 r  sha256d/sha1/w_counter/W_reg_r1_0_63_21_23_i_1/O
                         net (fo=5, routed)           0.747    14.535    sha256d/sha1/W_reg_r4_0_63_21_23/DIA
    SLICE_X102Y86        RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.607    15.089    sha256d/sha1/W_reg_r4_0_63_21_23/WCLK
    SLICE_X102Y86        RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_21_23/RAMA/CLK
                         clock pessimism              0.394    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X102Y86        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.529    14.919    sha256d/sha1/W_reg_r4_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r5_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 3.293ns (35.807%)  route 5.904ns (64.193%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.724     5.486    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=327, routed)         1.104     7.047    sha256d/sha2/w_counter/the_count_reg[3]_0
    SLICE_X89Y90         LUT4 (Prop_lut4_I0_O)        0.152     7.199 r  sha256d/sha2/w_counter/W_reg_r3_0_63_0_2_i_3__0/O
                         net (fo=32, routed)          1.383     8.581    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRA3
    SLICE_X94Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326     8.907 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMA/O
                         net (fo=5, routed)           1.022     9.929    sha256d/sha2/x5_out[6]
    SLICE_X95Y87         LUT5 (Prop_lut5_I2_O)        0.152    10.081 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_23/O
                         net (fo=2, routed)           0.520    10.601    sha256d/sha2/W_reg_r1_0_63_3_5_i_23_n_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I0_O)        0.326    10.927 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0/O
                         net (fo=2, routed)           0.589    11.517    sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0_n_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.641 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0/O
                         net (fo=1, routed)           0.000    11.641    sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.191 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X91Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.305 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.419 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.419    sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.647    sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X91Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.761    sha256d/sha2/W_reg_r1_0_63_24_26_i_6_n_0
    SLICE_X91Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.095 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_8__0/O[1]
                         net (fo=1, routed)           0.438    13.533    sha256d/sha2/w_counter/p_2_out__0[29]
    SLICE_X91Y94         LUT6 (Prop_lut6_I5_O)        0.303    13.836 r  sha256d/sha2/w_counter/W_reg_r1_0_63_27_29_i_3/O
                         net (fo=5, routed)           0.847    14.683    sha256d/sha2/W_reg_r5_0_63_27_29/DIC
    SLICE_X96Y98         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.612    15.094    sha256d/sha2/W_reg_r5_0_63_27_29/WCLK
    SLICE_X96Y98         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_27_29/RAMC/CLK
                         clock pessimism              0.394    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X96Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    15.122    sha256d/sha2/W_reg_r5_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r4_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 3.293ns (35.858%)  route 5.891ns (64.142%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.724     5.486    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=327, routed)         1.104     7.047    sha256d/sha2/w_counter/the_count_reg[3]_0
    SLICE_X89Y90         LUT4 (Prop_lut4_I0_O)        0.152     7.199 r  sha256d/sha2/w_counter/W_reg_r3_0_63_0_2_i_3__0/O
                         net (fo=32, routed)          1.383     8.581    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRA3
    SLICE_X94Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326     8.907 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMA/O
                         net (fo=5, routed)           1.022     9.929    sha256d/sha2/x5_out[6]
    SLICE_X95Y87         LUT5 (Prop_lut5_I2_O)        0.152    10.081 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_23/O
                         net (fo=2, routed)           0.520    10.601    sha256d/sha2/W_reg_r1_0_63_3_5_i_23_n_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I0_O)        0.326    10.927 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0/O
                         net (fo=2, routed)           0.589    11.517    sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0_n_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.641 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0/O
                         net (fo=1, routed)           0.000    11.641    sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.191 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X91Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.305 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.419 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.419    sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.647    sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X91Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.761    sha256d/sha2/W_reg_r1_0_63_24_26_i_6_n_0
    SLICE_X91Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.095 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_8__0/O[1]
                         net (fo=1, routed)           0.438    13.533    sha256d/sha2/w_counter/p_2_out__0[29]
    SLICE_X91Y94         LUT6 (Prop_lut6_I5_O)        0.303    13.836 r  sha256d/sha2/w_counter/W_reg_r1_0_63_27_29_i_3/O
                         net (fo=5, routed)           0.834    14.670    sha256d/sha2/W_reg_r4_0_63_27_29/DIC
    SLICE_X96Y94         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.611    15.093    sha256d/sha2/W_reg_r4_0_63_27_29/WCLK
    SLICE_X96Y94         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_27_29/RAMC/CLK
                         clock pessimism              0.394    15.487    
                         clock uncertainty           -0.035    15.452    
    SLICE_X96Y94         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    15.121    sha256d/sha2/W_reg_r4_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r3_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 3.275ns (36.851%)  route 5.612ns (63.149%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.724     5.486    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=327, routed)         1.104     7.047    sha256d/sha2/w_counter/the_count_reg[3]_0
    SLICE_X89Y90         LUT4 (Prop_lut4_I0_O)        0.152     7.199 r  sha256d/sha2/w_counter/W_reg_r3_0_63_0_2_i_3__0/O
                         net (fo=32, routed)          1.383     8.581    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRA3
    SLICE_X94Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326     8.907 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMA/O
                         net (fo=5, routed)           1.022     9.929    sha256d/sha2/x5_out[6]
    SLICE_X95Y87         LUT5 (Prop_lut5_I2_O)        0.152    10.081 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_23/O
                         net (fo=2, routed)           0.520    10.601    sha256d/sha2/W_reg_r1_0_63_3_5_i_23_n_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I0_O)        0.326    10.927 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0/O
                         net (fo=2, routed)           0.589    11.517    sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0_n_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.641 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0/O
                         net (fo=1, routed)           0.000    11.641    sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.191 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X91Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.305 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.419 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.419    sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.647    sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X91Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.761    sha256d/sha2/W_reg_r1_0_63_24_26_i_6_n_0
    SLICE_X91Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.074 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_8__0/O[3]
                         net (fo=1, routed)           0.301    13.375    sha256d/sha2/w_counter/p_2_out__0[31]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.306    13.681 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.692    14.374    sha256d/sha2/W_reg_r3_0_63_31_31/D
    SLICE_X96Y93         RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.611    15.093    sha256d/sha2/W_reg_r3_0_63_31_31/WCLK
    SLICE_X96Y93         RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_31_31/DP/CLK
                         clock pessimism              0.394    15.487    
                         clock uncertainty           -0.035    15.452    
    SLICE_X96Y93         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.830    sha256d/sha2/W_reg_r3_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.374    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r2_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.275ns (37.113%)  route 5.549ns (62.887%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.724     5.486    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=327, routed)         1.104     7.047    sha256d/sha2/w_counter/the_count_reg[3]_0
    SLICE_X89Y90         LUT4 (Prop_lut4_I0_O)        0.152     7.199 r  sha256d/sha2/w_counter/W_reg_r3_0_63_0_2_i_3__0/O
                         net (fo=32, routed)          1.383     8.581    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRA3
    SLICE_X94Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326     8.907 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMA/O
                         net (fo=5, routed)           1.022     9.929    sha256d/sha2/x5_out[6]
    SLICE_X95Y87         LUT5 (Prop_lut5_I2_O)        0.152    10.081 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_23/O
                         net (fo=2, routed)           0.520    10.601    sha256d/sha2/W_reg_r1_0_63_3_5_i_23_n_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I0_O)        0.326    10.927 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0/O
                         net (fo=2, routed)           0.589    11.517    sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0_n_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.641 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0/O
                         net (fo=1, routed)           0.000    11.641    sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.191 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X91Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.305 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.419 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.419    sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.647    sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X91Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.761    sha256d/sha2/W_reg_r1_0_63_24_26_i_6_n_0
    SLICE_X91Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.074 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_8__0/O[3]
                         net (fo=1, routed)           0.301    13.375    sha256d/sha2/w_counter/p_2_out__0[31]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.306    13.681 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.630    14.311    sha256d/sha2/W_reg_r2_0_63_31_31/D
    SLICE_X86Y91         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.548    15.030    sha256d/sha2/W_reg_r2_0_63_31_31/WCLK
    SLICE_X86Y91         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_31_31/DP/CLK
                         clock pessimism              0.431    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X86Y91         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.804    sha256d/sha2/W_reg_r2_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r1_0_63_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 3.063ns (33.623%)  route 6.047ns (66.376%))
  Logic Levels:           12  (CARRY4=6 LUT4=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.724     5.486    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=327, routed)         1.104     7.047    sha256d/sha2/w_counter/the_count_reg[3]_0
    SLICE_X89Y90         LUT4 (Prop_lut4_I0_O)        0.152     7.199 r  sha256d/sha2/w_counter/W_reg_r3_0_63_0_2_i_3__0/O
                         net (fo=32, routed)          1.383     8.581    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRA3
    SLICE_X94Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326     8.907 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMA/O
                         net (fo=5, routed)           1.022     9.929    sha256d/sha2/x5_out[6]
    SLICE_X95Y87         LUT5 (Prop_lut5_I2_O)        0.152    10.081 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_23/O
                         net (fo=2, routed)           0.520    10.601    sha256d/sha2/W_reg_r1_0_63_3_5_i_23_n_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I0_O)        0.326    10.927 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0/O
                         net (fo=2, routed)           0.589    11.517    sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0_n_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.641 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0/O
                         net (fo=1, routed)           0.000    11.641    sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.191 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X91Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.305 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.419 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.419    sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.647    sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X91Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.869 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_6/O[0]
                         net (fo=1, routed)           0.599    13.468    sha256d/sha2/w_counter/p_2_out__0[24]
    SLICE_X95Y93         LUT6 (Prop_lut6_I5_O)        0.299    13.767 r  sha256d/sha2/w_counter/W_reg_r1_0_63_24_26_i_1/O
                         net (fo=5, routed)           0.829    14.596    sha256d/sha2/W_reg_r1_0_63_24_26/DIA
    SLICE_X92Y91         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.608    15.090    sha256d/sha2/W_reg_r1_0_63_24_26/WCLK
    SLICE_X92Y91         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_24_26/RAMA/CLK
                         clock pessimism              0.394    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X92Y91         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    15.122    sha256d/sha2/W_reg_r1_0_63_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r3_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 2.937ns (33.257%)  route 5.894ns (66.743%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=1 LUT5=2 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.779     5.541    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X99Y82         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDRE (Prop_fdre_C_Q)         0.456     5.997 f  sha256d/sha1/w_counter/the_count_reg[0]/Q
                         net (fo=369, routed)         0.697     6.695    sha256d/sha1/w_counter/the_count_reg[0]_0
    SLICE_X97Y82         LUT1 (Prop_lut1_I0_O)        0.150     6.845 r  sha256d/sha1/w_counter/W_reg_r2_0_63_0_2_i_6/O
                         net (fo=64, routed)          1.350     8.194    sha256d/sha1/W_reg_r3_0_63_3_5/ADDRB0
    SLICE_X98Y79         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     8.526 r  sha256d/sha1/W_reg_r3_0_63_3_5/RAMB/O
                         net (fo=7, routed)           0.998     9.525    sha256d/sha1/x5_out[4]
    SLICE_X98Y76         LUT5 (Prop_lut5_I3_O)        0.124     9.649 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_19/O
                         net (fo=2, routed)           0.932    10.581    sha256d/sha1/W_reg_r1_0_63_0_2_i_19_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I0_O)        0.150    10.731 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_12/O
                         net (fo=2, routed)           0.535    11.265    sha256d/sha1/W_reg_r1_0_63_0_2_i_12_n_0
    SLICE_X101Y78        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    11.871 r  sha256d/sha1/W_reg_r1_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.871    sha256d/sha1/W_reg_r1_0_63_0_2_i_10_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  sha256d/sha1/W_reg_r1_0_63_3_5_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.985    sha256d/sha1/W_reg_r1_0_63_3_5_i_5_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  sha256d/sha1/W_reg_r1_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.099    sha256d/sha1/W_reg_r1_0_63_6_8_i_4_n_0
    SLICE_X101Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  sha256d/sha1/W_reg_r1_0_63_12_14_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.213    sha256d/sha1/W_reg_r1_0_63_12_14_i_4_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.327 r  sha256d/sha1/W_reg_r1_0_63_15_17_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.327    sha256d/sha1/W_reg_r1_0_63_15_17_i_4_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.661 r  sha256d/sha1/W_reg_r1_0_63_18_20_i_4/O[1]
                         net (fo=1, routed)           0.798    13.459    sha256d/sha1/w_counter/p_2_out__0[21]
    SLICE_X103Y82        LUT4 (Prop_lut4_I0_O)        0.329    13.788 r  sha256d/sha1/w_counter/W_reg_r1_0_63_21_23_i_1/O
                         net (fo=5, routed)           0.584    14.373    sha256d/sha1/W_reg_r3_0_63_21_23/DIA
    SLICE_X102Y81        RAMD64E                                      r  sha256d/sha1/W_reg_r3_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.602    15.084    sha256d/sha1/W_reg_r3_0_63_21_23/WCLK
    SLICE_X102Y81        RAMD64E                                      r  sha256d/sha1/W_reg_r3_0_63_21_23/RAMA/CLK
                         clock pessimism              0.394    15.478    
                         clock uncertainty           -0.035    15.443    
    SLICE_X102Y81        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.529    14.914    sha256d/sha1/W_reg_r3_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r5_0_63_27_29/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 3.177ns (34.956%)  route 5.912ns (65.044%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.724     5.486    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=327, routed)         1.104     7.047    sha256d/sha2/w_counter/the_count_reg[3]_0
    SLICE_X89Y90         LUT4 (Prop_lut4_I0_O)        0.152     7.199 r  sha256d/sha2/w_counter/W_reg_r3_0_63_0_2_i_3__0/O
                         net (fo=32, routed)          1.383     8.581    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRA3
    SLICE_X94Y88         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326     8.907 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMA/O
                         net (fo=5, routed)           1.022     9.929    sha256d/sha2/x5_out[6]
    SLICE_X95Y87         LUT5 (Prop_lut5_I2_O)        0.152    10.081 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_23/O
                         net (fo=2, routed)           0.520    10.601    sha256d/sha2/W_reg_r1_0_63_3_5_i_23_n_0
    SLICE_X93Y87         LUT5 (Prop_lut5_I0_O)        0.326    10.927 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0/O
                         net (fo=2, routed)           0.589    11.517    sha256d/sha2/W_reg_r1_0_63_3_5_i_13__0_n_0
    SLICE_X91Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.641 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0/O
                         net (fo=1, routed)           0.000    11.641    sha256d/sha2/W_reg_r1_0_63_3_5_i_17__0_n_0
    SLICE_X91Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.191 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.191    sha256d/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X91Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.305 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    sha256d/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.419 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.419    sha256d/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.533 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.533    sha256d/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X91Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.647 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.647    sha256d/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X91Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.761 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.761    sha256d/sha2/W_reg_r1_0_63_24_26_i_6_n_0
    SLICE_X91Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.983 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_8__0/O[0]
                         net (fo=1, routed)           0.597    13.579    sha256d/sha2/w_counter/p_2_out__0[28]
    SLICE_X95Y94         LUT6 (Prop_lut6_I5_O)        0.299    13.878 r  sha256d/sha2/w_counter/W_reg_r1_0_63_27_29_i_2/O
                         net (fo=5, routed)           0.697    14.575    sha256d/sha2/W_reg_r5_0_63_27_29/DIB
    SLICE_X96Y98         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_27_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.612    15.094    sha256d/sha2/W_reg_r5_0_63_27_29/WCLK
    SLICE_X96Y98         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_27_29/RAMB/CLK
                         clock pessimism              0.394    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X96Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    15.118    sha256d/sha2/W_reg_r5_0_63_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  0.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sha256d/sha2/hv_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/hv_reg[2][4]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.639     1.586    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X112Y99        FDRE                                         r  sha256d/sha2/hv_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  sha256d/sha2/hv_reg[2][3]/Q
                         net (fo=2, routed)           0.149     1.899    sha256d/sha2/hv_reg_n_0_[2][3]
    SLICE_X112Y99        LUT2 (Prop_lut2_I1_O)        0.045     1.944 r  sha256d/sha2/hv[2][0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.944    sha256d/sha2/hv[2][0]_i_2__0_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.053 r  sha256d/sha2/hv_reg[2][0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.054    sha256d/sha2/hv_reg[2][0]_i_1__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.107 r  sha256d/sha2/hv_reg[2][4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.107    sha256d/sha2/hv_reg[2][4]_i_1__0_n_7
    SLICE_X112Y100       FDSE                                         r  sha256d/sha2/hv_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.997     2.191    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X112Y100       FDSE                                         r  sha256d/sha2/hv_reg[2][4]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X112Y100       FDSE (Hold_fdse_C_D)         0.134     2.073    sha256d/sha2/hv_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sha256d/sha1/hv_reg[5][11]/C
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.609     1.556    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X90Y99         FDSE                                         r  sha256d/sha1/hv_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDSE (Prop_fdse_C_Q)         0.164     1.720 r  sha256d/sha1/hv_reg[5][11]/Q
                         net (fo=3, routed)           0.149     1.869    sha256d/sha1/hv_reg[5]_12[11]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  sha256d/sha1/hv[5][8]_i_2/O
                         net (fo=1, routed)           0.000     1.914    sha256d/sha1/hv[5][8]_i_2_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.023 r  sha256d/sha1/hv_reg[5][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.024    sha256d/sha1/hv_reg[5][8]_i_1_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.077 r  sha256d/sha1/hv_reg[5][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.077    sha256d/sha1/hv_reg[5][12]_i_1_n_7
    SLICE_X90Y100        FDRE                                         r  sha256d/sha1/hv_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.965     2.159    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  sha256d/sha1/hv_reg[5][12]/C
                         clock pessimism             -0.252     1.907    
    SLICE_X90Y100        FDRE (Hold_fdre_C_D)         0.134     2.041    sha256d/sha1/hv_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sha256d/sha1/hv_reg[7][19]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[7][20]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.371ns (70.915%)  route 0.152ns (29.085%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.609     1.556    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X92Y99         FDRE                                         r  sha256d/sha1/hv_reg[7][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  sha256d/sha1/hv_reg[7][19]/Q
                         net (fo=3, routed)           0.151     1.871    sha256d/sha1/hv_reg[7]_14[19]
    SLICE_X92Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.916 r  sha256d/sha1/hv[7][16]_i_2/O
                         net (fo=1, routed)           0.000     1.916    sha256d/sha1/hv[7][16]_i_2_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.025 r  sha256d/sha1/hv_reg[7][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.026    sha256d/sha1/hv_reg[7][16]_i_1_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.079 r  sha256d/sha1/hv_reg[7][20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.079    sha256d/sha1/hv_reg[7][20]_i_1_n_7
    SLICE_X92Y100        FDRE                                         r  sha256d/sha1/hv_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.965     2.159    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X92Y100        FDRE                                         r  sha256d/sha1/hv_reg[7][20]/C
                         clock pessimism             -0.252     1.907    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.134     2.041    sha256d/sha1/hv_reg[7][20]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sha256d/sha2/hv_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/hv_reg[2][6]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.639     1.586    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X112Y99        FDRE                                         r  sha256d/sha2/hv_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  sha256d/sha2/hv_reg[2][3]/Q
                         net (fo=2, routed)           0.149     1.899    sha256d/sha2/hv_reg_n_0_[2][3]
    SLICE_X112Y99        LUT2 (Prop_lut2_I1_O)        0.045     1.944 r  sha256d/sha2/hv[2][0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.944    sha256d/sha2/hv[2][0]_i_2__0_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.053 r  sha256d/sha2/hv_reg[2][0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.054    sha256d/sha2/hv_reg[2][0]_i_1__0_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.120 r  sha256d/sha2/hv_reg[2][4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.120    sha256d/sha2/hv_reg[2][4]_i_1__0_n_5
    SLICE_X112Y100       FDSE                                         r  sha256d/sha2/hv_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.997     2.191    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X112Y100       FDSE                                         r  sha256d/sha2/hv_reg[2][6]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X112Y100       FDSE (Hold_fdse_C_D)         0.134     2.073    sha256d/sha2/hv_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sha256d/sha2/words_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/hv_reg[0][16]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.390ns (77.370%)  route 0.114ns (22.630%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.637     1.584    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X109Y96        FDRE                                         r  sha256d/sha2/words_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  sha256d/sha2/words_reg[0][6]/Q
                         net (fo=10, routed)          0.113     1.838    sha256d/sha2/words_reg[0]_23[6]
    SLICE_X107Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.955 r  sha256d/sha2/hv_reg[0][4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.955    sha256d/sha2/hv_reg[0][4]_i_1__0_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.994 r  sha256d/sha2/hv_reg[0][8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.994    sha256d/sha2/hv_reg[0][8]_i_1__0_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.033 r  sha256d/sha2/hv_reg[0][12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.034    sha256d/sha2/hv_reg[0][12]_i_1__0_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.088 r  sha256d/sha2/hv_reg[0][16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.088    sha256d/sha2/hv_reg[0][16]_i_1__0_n_7
    SLICE_X107Y100       FDSE                                         r  sha256d/sha2/hv_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.994     2.188    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X107Y100       FDSE                                         r  sha256d/sha2/hv_reg[0][16]/C
                         clock pessimism             -0.252     1.936    
    SLICE_X107Y100       FDSE (Hold_fdse_C_D)         0.105     2.041    sha256d/sha2/hv_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sha256d/sha1/hv_reg[5][11]/C
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[5][14]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.609     1.556    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X90Y99         FDSE                                         r  sha256d/sha1/hv_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDSE (Prop_fdse_C_Q)         0.164     1.720 r  sha256d/sha1/hv_reg[5][11]/Q
                         net (fo=3, routed)           0.149     1.869    sha256d/sha1/hv_reg[5]_12[11]
    SLICE_X90Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  sha256d/sha1/hv[5][8]_i_2/O
                         net (fo=1, routed)           0.000     1.914    sha256d/sha1/hv[5][8]_i_2_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.023 r  sha256d/sha1/hv_reg[5][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.024    sha256d/sha1/hv_reg[5][8]_i_1_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.090 r  sha256d/sha1/hv_reg[5][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.090    sha256d/sha1/hv_reg[5][12]_i_1_n_5
    SLICE_X90Y100        FDSE                                         r  sha256d/sha1/hv_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.965     2.159    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X90Y100        FDSE                                         r  sha256d/sha1/hv_reg[5][14]/C
                         clock pessimism             -0.252     1.907    
    SLICE_X90Y100        FDSE (Hold_fdse_C_D)         0.134     2.041    sha256d/sha1/hv_reg[5][14]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sha256d/sha1/hv_reg[7][19]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[7][22]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.384ns (71.620%)  route 0.152ns (28.380%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.609     1.556    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X92Y99         FDRE                                         r  sha256d/sha1/hv_reg[7][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  sha256d/sha1/hv_reg[7][19]/Q
                         net (fo=3, routed)           0.151     1.871    sha256d/sha1/hv_reg[7]_14[19]
    SLICE_X92Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.916 r  sha256d/sha1/hv[7][16]_i_2/O
                         net (fo=1, routed)           0.000     1.916    sha256d/sha1/hv[7][16]_i_2_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.025 r  sha256d/sha1/hv_reg[7][16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.026    sha256d/sha1/hv_reg[7][16]_i_1_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.092 r  sha256d/sha1/hv_reg[7][20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.092    sha256d/sha1/hv_reg[7][20]_i_1_n_5
    SLICE_X92Y100        FDSE                                         r  sha256d/sha1/hv_reg[7][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.965     2.159    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X92Y100        FDSE                                         r  sha256d/sha1/hv_reg[7][22]/C
                         clock pessimism             -0.252     1.907    
    SLICE_X92Y100        FDSE (Hold_fdse_C_D)         0.134     2.041    sha256d/sha1/hv_reg[7][22]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sha256d/sha1/words_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[0][9]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.288ns (56.829%)  route 0.219ns (43.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.586     1.533    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  sha256d/sha1/words_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sha256d/sha1/words_reg[0][8]/Q
                         net (fo=10, routed)          0.219     1.916    sha256d/sha1/words_reg[0]_7[8]
    SLICE_X81Y101        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.040 r  sha256d/sha1/hv_reg[0][8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.040    sha256d/sha1/hv_reg[0][8]_i_1_n_6
    SLICE_X81Y101        FDSE                                         r  sha256d/sha1/hv_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.941     2.135    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X81Y101        FDSE                                         r  sha256d/sha1/hv_reg[0][9]/C
                         clock pessimism             -0.252     1.883    
    SLICE_X81Y101        FDSE (Hold_fdse_C_D)         0.105     1.988    sha256d/sha1/hv_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sha256d/sha2/words_reg[7][14]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/hv_reg[7][20]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.374ns (73.646%)  route 0.134ns (26.354%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.611     1.558    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y98        FDRE                                         r  sha256d/sha2/words_reg[7][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  sha256d/sha2/words_reg[7][14]/Q
                         net (fo=5, routed)           0.133     1.855    sha256d/sha2/words_reg[7]_22[14]
    SLICE_X99Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.972 r  sha256d/sha2/hv_reg[7][12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.972    sha256d/sha2/hv_reg[7][12]_i_1__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  sha256d/sha2/hv_reg[7][16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.012    sha256d/sha2/hv_reg[7][16]_i_1__0_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  sha256d/sha2/hv_reg[7][20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.066    sha256d/sha2/hv_reg[7][20]_i_1__0_n_7
    SLICE_X99Y100        FDRE                                         r  sha256d/sha2/hv_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.967     2.161    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X99Y100        FDRE                                         r  sha256d/sha2/hv_reg[7][20]/C
                         clock pessimism             -0.252     1.909    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105     2.014    sha256d/sha2/hv_reg[7][20]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sha256d/sha2/words_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/hv_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.401ns (77.853%)  route 0.114ns (22.147%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.637     1.584    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X109Y96        FDRE                                         r  sha256d/sha2/words_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  sha256d/sha2/words_reg[0][6]/Q
                         net (fo=10, routed)          0.113     1.838    sha256d/sha2/words_reg[0]_23[6]
    SLICE_X107Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.955 r  sha256d/sha2/hv_reg[0][4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.955    sha256d/sha2/hv_reg[0][4]_i_1__0_n_0
    SLICE_X107Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.994 r  sha256d/sha2/hv_reg[0][8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.994    sha256d/sha2/hv_reg[0][8]_i_1__0_n_0
    SLICE_X107Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.033 r  sha256d/sha2/hv_reg[0][12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.034    sha256d/sha2/hv_reg[0][12]_i_1__0_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.099 r  sha256d/sha2/hv_reg[0][16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.099    sha256d/sha2/hv_reg[0][16]_i_1__0_n_5
    SLICE_X107Y100       FDRE                                         r  sha256d/sha2/hv_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.994     2.188    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X107Y100       FDRE                                         r  sha256d/sha2/hv_reg[0][18]/C
                         clock pessimism             -0.252     1.936    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     2.041    sha256d/sha2/hv_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X106Y114  sha256d/FSM_sequential_currentstate_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X107Y114  sha256d/FSM_sequential_currentstate_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X107Y114  sha256d/FSM_sequential_currentstate_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X83Y106   sha256d/sha1/hv_reg[1][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X83Y106   sha256d/sha1/hv_reg[1][26]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X83Y106   sha256d/sha1/hv_reg[1][27]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X83Y107   sha256d/sha1/hv_reg[1][28]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X83Y107   sha256d/sha1/hv_reg[1][29]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X83Y100   sha256d/sha1/hv_reg[1][2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y85    sha256d/sha1/W_reg_r3_0_63_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y85    sha256d/sha1/W_reg_r3_0_63_27_29/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y85    sha256d/sha1/W_reg_r3_0_63_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y85    sha256d/sha1/W_reg_r3_0_63_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y86   sha256d/sha1/W_reg_r3_0_63_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y86   sha256d/sha1/W_reg_r3_0_63_30_30/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y86   sha256d/sha1/W_reg_r3_0_63_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y86   sha256d/sha1/W_reg_r3_0_63_31_31/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X96Y88    sha256d/sha2/W_reg_r2_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X96Y88    sha256d/sha2/W_reg_r2_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X94Y90    sha256d/sha2/W_reg_r2_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X94Y90    sha256d/sha2/W_reg_r2_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y94    sha256d/sha2/W_reg_r4_0_63_31_31/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y94    sha256d/sha2/W_reg_r4_0_63_31_31/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y88   sha256d/sha2/W_reg_r4_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y88   sha256d/sha2/W_reg_r4_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y88   sha256d/sha2/W_reg_r4_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y88   sha256d/sha2/W_reg_r4_0_63_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y88    sha256d/sha2/W_reg_r4_0_63_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y88    sha256d/sha2/W_reg_r4_0_63_9_11/RAMB/CLK



