Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Mar 31 15:42:30 2022
| Host         : deggs209pc19 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project1_demo_timing_summary_routed.rpt -pb project1_demo_timing_summary_routed.pb -rpx project1_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : project1_demo
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cnt29_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  141          inf        0.000                      0                  141           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 5.096ns (51.896%)  route 4.724ns (48.104%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.977     3.440    sw_IBUF[8]
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.564 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.747     6.311    led_OBUF[8]
    E6                   OBUF (Prop_obuf_I_O)         3.510     9.820 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.820    led[8]
    E6                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.685ns  (logic 5.096ns (52.619%)  route 4.589ns (47.381%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.913     3.370    sw_IBUF[7]
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.494 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.676     6.170    led_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.516     9.685 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.685    led[7]
    E5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.509ns  (logic 5.302ns (55.754%)  route 4.207ns (44.246%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.081     3.528    sw_IBUF[6]
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.120     3.648 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.127     5.775    led_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.734     9.509 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.509    led[6]
    E3                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.496ns  (logic 5.101ns (53.721%)  route 4.395ns (46.279%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    N2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.650     3.105    sw_IBUF[9]
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.229 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.745     5.974    led_OBUF[9]
    C3                   OBUF (Prop_obuf_I_O)         3.521     9.496 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.496    led[9]
    C3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.393ns  (logic 5.352ns (56.986%)  route 4.040ns (43.014%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.833     3.281    sw_IBUF[5]
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.152     3.433 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.207     5.639    led_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.753     9.393 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.393    led[5]
    E2                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.389ns  (logic 5.099ns (54.310%)  route 4.290ns (45.690%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.034     3.490    sw_IBUF[4]
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.124     3.614 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.255     5.869    led_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.519     9.389 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.389    led[4]
    E1                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 5.116ns (54.617%)  route 4.251ns (45.383%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    K1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.615     3.065    sw_IBUF[15]
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.124     3.189 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.636     5.825    led_OBUF[15]
    A4                   OBUF (Prop_obuf_I_O)         3.542     9.368 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.368    led[15]
    A4                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 5.091ns (54.495%)  route 4.251ns (45.505%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           2.185     3.631    sw_IBUF[3]
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.124     3.755 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.066     5.821    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522     9.342 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.342    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.323ns  (logic 5.127ns (54.994%)  route 4.196ns (45.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    M2                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.865     3.331    sw_IBUF[11]
    SLICE_X64Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.455 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.331     5.786    led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.537     9.323 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.323    led[11]
    A2                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.313ns  (logic 5.101ns (54.766%)  route 4.213ns (45.234%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    M1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.790     3.240    sw_IBUF[12]
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.364 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.423     5.787    led_OBUF[12]
    B3                   OBUF (Prop_obuf_I_O)         3.526     9.313 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.313    led[12]
    B3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.148ns (65.634%)  route 0.077ns (34.366%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDSE                         0.000     0.000 r  led_reg_reg[5]/C
    SLICE_X64Y55         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  led_reg_reg[5]/Q
                         net (fo=2, routed)           0.077     0.225    led_reg[5]
    SLICE_X65Y55         FDSE                                         r  led_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.352%)  route 0.131ns (50.648%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDSE                         0.000     0.000 r  led_reg_reg[7]/C
    SLICE_X65Y55         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  led_reg_reg[7]/Q
                         net (fo=2, routed)           0.131     0.259    led_reg[7]
    SLICE_X65Y56         FDSE                                         r  led_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg_reg_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE                         0.000     0.000 r  seg_reg_reg[3]/C
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg_reg_reg[3]/Q
                         net (fo=3, routed)           0.128     0.269    D1_seg_OBUF[3]
    SLICE_X64Y77         FDSE                                         r  seg_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  seg_reg_reg[0]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_reg_reg[0]/Q
                         net (fo=3, routed)           0.128     0.269    D1_seg_OBUF[0]
    SLICE_X65Y77         FDSE                                         r  seg_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg_reg_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDSE                         0.000     0.000 r  seg_reg_reg[2]/C
    SLICE_X64Y76         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  seg_reg_reg[2]/Q
                         net (fo=3, routed)           0.112     0.276    D1_seg_OBUF[2]
    SLICE_X64Y77         FDSE                                         r  seg_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDSE                         0.000     0.000 r  led_reg_reg[4]/C
    SLICE_X64Y55         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  led_reg_reg[4]/Q
                         net (fo=2, routed)           0.134     0.282    led_reg[4]
    SLICE_X64Y55         FDSE                                         r  led_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDSE                         0.000     0.000 r  led_reg_reg[3]/C
    SLICE_X64Y55         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  led_reg_reg[3]/Q
                         net (fo=2, routed)           0.123     0.287    led_reg[3]
    SLICE_X64Y55         FDSE                                         r  led_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg_reg_reg[2]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.871%)  route 0.124ns (43.129%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDSE                         0.000     0.000 r  seg_reg_reg[1]/C
    SLICE_X64Y69         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  seg_reg_reg[1]/Q
                         net (fo=3, routed)           0.124     0.288    D1_seg_OBUF[1]
    SLICE_X64Y69         FDSE                                         r  seg_reg_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg_reg_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE                         0.000     0.000 r  seg_reg_reg[7]/C
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  seg_reg_reg[7]/Q
                         net (fo=3, routed)           0.127     0.291    D1_seg_OBUF[7]
    SLICE_X65Y75         FDRE                                         r  seg_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[15]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.591%)  route 0.155ns (52.409%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDSE                         0.000     0.000 r  led_reg_reg[15]/C
    SLICE_X65Y55         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  led_reg_reg[15]/Q
                         net (fo=2, routed)           0.155     0.296    led_reg[15]
    SLICE_X64Y55         FDRE                                         r  led_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





