// Seed: 181466256
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wire id_2,
    output logic id_3,
    input supply1 id_4
);
  task id_6;
    begin
      id_3 <= 1'd0;
    end
  endtask
  wire id_7;
  tri  id_8 = 1;
  always @(1) $display;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_4;
  module_0();
  always #(id_2) begin
    id_4 <= id_4;
    id_1 <= id_1;
  end
endmodule
