Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 14:44:39 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/feedforward_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------+
|      Characteristics      |                                          Path #1                                         |
+---------------------------+------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                   |
| Path Delay                | 6.639                                                                                    |
| Logic Delay               | 3.054(47%)                                                                               |
| Net Delay                 | 3.585(53%)                                                                               |
| Clock Skew                | -0.049                                                                                   |
| Slack                     | 3.323                                                                                    |
| Clock Uncertainty         | 0.035                                                                                    |
| Clock Relationship        | Timed                                                                                    |
| Clock Delay Group         | Same Clock                                                                               |
| Logic Levels              | 9                                                                                        |
| Routes                    | 6                                                                                        |
| Logical Path              | FDRE/C-(25)-LUT3-(78)-LUT6-(1)-MUXF7-LUT6-(1)-MUXF7-LUT6-(1)-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                   |
| End Point Clock           | ap_clk                                                                                   |
| DSP Block                 | None                                                                                     |
| RAM Registers             | None-None                                                                                |
| IO Crossings              | 0                                                                                        |
| Config Crossings          | 0                                                                                        |
| SLR Crossings             | 0                                                                                        |
| PBlocks                   | 0                                                                                        |
| High Fanout               | 78                                                                                       |
| Dont Touch                | 0                                                                                        |
| Mark Debug                | 0                                                                                        |
| Start Point Pin Primitive | FDRE/C                                                                                   |
| End Point Pin Primitive   | FDRE/D                                                                                   |
| Start Point Pin           | grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg_reg/C                       |
| End Point Pin             | icmp_ln20_reg_4952_reg[0]/D                                                              |
+---------------------------+------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+-----+-----+----+----+----+----+----+---+
| End Point Clock | Requirement | 0 |  1  |  2  |  3  |  4 |  5 |  6 |  7 |  8 | 9 |
+-----------------+-------------+---+-----+-----+-----+----+----+----+----+----+---+
| ap_clk          | 10.000ns    | 4 | 503 | 174 | 123 | 81 | 39 | 34 | 31 | 10 | 1 |
+-----------------+-------------+---+-----+-----+-----+----+----+----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


