-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
-- Date        : Thu Jun  1 22:47:16 2017
-- Host        : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_design_current_control_0_0_sim_netlist.vhdl
-- Design      : top_design_current_control_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_AXILiteS_s_axi is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    params_Ki2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \din1_buf1_reg[1]\ : out STD_LOGIC;
    \din1_buf1_reg[3]\ : out STD_LOGIC;
    \din1_buf1_reg[4]\ : out STD_LOGIC;
    \din1_buf1_reg[8]\ : out STD_LOGIC;
    \din1_buf1_reg[11]\ : out STD_LOGIC;
    \din1_buf1_reg[15]\ : out STD_LOGIC;
    \din1_buf1_reg[16]\ : out STD_LOGIC;
    \din1_buf1_reg[20]\ : out STD_LOGIC;
    \din1_buf1_reg[29]\ : out STD_LOGIC;
    \din1_buf1_reg[28]\ : out STD_LOGIC;
    \din1_buf1_reg[27]\ : out STD_LOGIC;
    \din1_buf1_reg[25]\ : out STD_LOGIC;
    ARESET : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    params_Kp : out STD_LOGIC_VECTOR ( 31 downto 0 );
    params_y_max : out STD_LOGIC_VECTOR ( 31 downto 0 );
    params_y_min : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    ctrlEna : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \params_Ki2_read_reg_2022_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[34]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[34]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[69]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[69]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[34]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_AXILiteS_s_axi is
  signal \^areset\ : STD_LOGIC;
  signal \^ctrlena\ : STD_LOGIC;
  signal \int_ctrlEna[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kp[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_params_y_max[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[10]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[11]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[13]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[14]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[15]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[17]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[18]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[19]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[21]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[22]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[23]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[25]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[26]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[27]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[28]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[29]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[30]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[31]_i_2_n_0\ : STD_LOGIC;
  signal \int_params_y_max[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_max[9]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[10]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[11]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[13]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[14]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[15]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[17]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[18]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[19]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[21]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[22]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[23]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[25]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[26]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[27]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[28]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[29]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[30]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[31]_i_2_n_0\ : STD_LOGIC;
  signal \int_params_y_min[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_y_min[9]_i_1_n_0\ : STD_LOGIC;
  signal \int_rstIntN[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_rstIntN[0]_i_2_n_0\ : STD_LOGIC;
  signal or1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or2_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in11_out : STD_LOGIC;
  signal p_0_in5_out : STD_LOGIC;
  signal p_0_in7_out : STD_LOGIC;
  signal p_0_in9_out : STD_LOGIC;
  signal \^params_ki2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^params_kp\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^params_y_max\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^params_y_min\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_1_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din1_buf1[27]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_params_Ki2[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_params_Ki2[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_params_Ki2[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_params_Ki2[12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_params_Ki2[13]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_params_Ki2[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_params_Ki2[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_params_Ki2[16]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_params_Ki2[17]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_params_Ki2[18]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_params_Ki2[19]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_params_Ki2[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_params_Ki2[20]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_params_Ki2[21]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_params_Ki2[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_params_Ki2[23]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_params_Ki2[24]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_params_Ki2[25]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_params_Ki2[26]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_params_Ki2[27]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_params_Ki2[28]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_params_Ki2[29]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_params_Ki2[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_params_Ki2[30]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_params_Ki2[31]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_params_Ki2[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_params_Ki2[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_params_Ki2[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_params_Ki2[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_params_Ki2[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_params_Ki2[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_params_Ki2[9]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_params_Kp[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_params_Kp[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_params_Kp[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_params_Kp[12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_params_Kp[13]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_params_Kp[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_params_Kp[15]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_params_Kp[16]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_params_Kp[17]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_params_Kp[18]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_params_Kp[19]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_params_Kp[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_params_Kp[20]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_params_Kp[21]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_params_Kp[22]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_params_Kp[23]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_params_Kp[24]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_params_Kp[25]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_params_Kp[26]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_params_Kp[27]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_params_Kp[28]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_params_Kp[29]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_params_Kp[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_params_Kp[30]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_params_Kp[31]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_params_Kp[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_params_Kp[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_params_Kp[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_params_Kp[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_params_Kp[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_params_Kp[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_params_Kp[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_params_y_max[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_params_y_max[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_params_y_max[11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_params_y_max[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_params_y_max[13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_params_y_max[14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_params_y_max[15]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_params_y_max[16]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_params_y_max[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_params_y_max[18]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_params_y_max[19]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_params_y_max[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_params_y_max[20]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_params_y_max[21]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_params_y_max[22]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_params_y_max[23]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_params_y_max[24]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_params_y_max[25]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_params_y_max[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_params_y_max[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_params_y_max[28]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_params_y_max[29]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_params_y_max[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_params_y_max[30]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_params_y_max[31]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_params_y_max[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_params_y_max[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_params_y_max[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_params_y_max[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_params_y_max[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_params_y_max[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_params_y_max[9]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_params_y_min[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_params_y_min[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_params_y_min[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_params_y_min[12]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_params_y_min[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_params_y_min[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_params_y_min[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_params_y_min[16]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_params_y_min[17]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_params_y_min[18]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_params_y_min[19]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_params_y_min[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_params_y_min[20]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_params_y_min[21]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_params_y_min[22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_params_y_min[23]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_params_y_min[24]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_params_y_min[25]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_params_y_min[26]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_params_y_min[27]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_params_y_min[28]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_params_y_min[29]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_params_y_min[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_params_y_min[30]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_params_y_min[31]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_params_y_min[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_params_y_min[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_params_y_min[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_params_y_min[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_params_y_min[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_params_y_min[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_params_y_min[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rstate[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_ARREADY_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_AWREADY_INST_0 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_BVALID_INST_0 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_RVALID_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \y_integral_beta_load_s_reg_2055[31]_i_1\ : label is "soft_lutpair0";
begin
  ARESET <= \^areset\;
  ctrlEna <= \^ctrlena\;
  p_0_in <= \^p_0_in\;
  params_Ki2(31 downto 0) <= \^params_ki2\(31 downto 0);
  params_Kp(31 downto 0) <= \^params_kp\(31 downto 0);
  params_y_max(31 downto 0) <= \^params_y_max\(31 downto 0);
  params_y_min(31 downto 0) <= \^params_y_min\(31 downto 0);
  s_axi_AXILiteS_RDATA(31 downto 0) <= \^s_axi_axilites_rdata\(31 downto 0);
\ap_CS_fsm[80]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^areset\
    );
\din1_buf1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ap_CS_fsm_reg[34]_0\,
      I1 => Q(0),
      I2 => \^params_ki2\(0),
      I3 => \ap_CS_fsm_reg[69]\,
      I4 => \params_Ki2_read_reg_2022_reg[31]\(0),
      I5 => \ap_CS_fsm_reg[69]_0\,
      O => D(0)
    );
\din1_buf1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CF00CA00C0"
    )
        port map (
      I0 => \^params_ki2\(10),
      I1 => \params_Ki2_read_reg_2022_reg[31]\(10),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(1),
      O => D(6)
    );
\din1_buf1[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(11),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(11),
      O => \din1_buf1_reg[11]\
    );
\din1_buf1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEAAAAAAAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_0\,
      I1 => \^params_ki2\(12),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \params_Ki2_read_reg_2022_reg[31]\(12),
      O => D(7)
    );
\din1_buf1[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ap_CS_fsm_reg[34]_0\,
      I1 => Q(0),
      I2 => \^params_ki2\(13),
      I3 => \ap_CS_fsm_reg[69]\,
      I4 => \params_Ki2_read_reg_2022_reg[31]\(13),
      I5 => \ap_CS_fsm_reg[69]_0\,
      O => D(8)
    );
\din1_buf1[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CF00CA00C0"
    )
        port map (
      I0 => \^params_ki2\(14),
      I1 => \params_Ki2_read_reg_2022_reg[31]\(14),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(1),
      O => D(9)
    );
\din1_buf1[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(15),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(15),
      O => \din1_buf1_reg[15]\
    );
\din1_buf1[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(16),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(16),
      O => \din1_buf1_reg[16]\
    );
\din1_buf1[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEAAAEAAAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[34]\,
      I1 => \params_Ki2_read_reg_2022_reg[31]\(17),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \^params_ki2\(17),
      I5 => Q(2),
      O => D(10)
    );
\din1_buf1[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(18),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(18),
      O => D(11)
    );
\din1_buf1[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEAAAAAAAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_1\,
      I1 => \^params_ki2\(19),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \params_Ki2_read_reg_2022_reg[31]\(19),
      O => D(12)
    );
\din1_buf1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(1),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(1),
      O => \din1_buf1_reg[1]\
    );
\din1_buf1[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(20),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(20),
      O => \din1_buf1_reg[20]\
    );
\din1_buf1[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAEABAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => \^params_ki2\(21),
      I5 => \params_Ki2_read_reg_2022_reg[31]\(21),
      O => D(13)
    );
\din1_buf1[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(22),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(22),
      O => D(14)
    );
\din1_buf1[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AACC0000AA0F"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(23),
      I1 => \^params_ki2\(23),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(2),
      O => D(15)
    );
\din1_buf1[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBB8B"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(24),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \^params_ki2\(24),
      I4 => Q(4),
      I5 => \ap_CS_fsm_reg[15]\,
      O => D(16)
    );
\din1_buf1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(25),
      I1 => Q(3),
      I2 => \^params_ki2\(25),
      I3 => Q(2),
      O => \din1_buf1_reg[25]\
    );
\din1_buf1[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDF0FDFFF1F0F1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[34]_1\,
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(3),
      I4 => \params_Ki2_read_reg_2022_reg[31]\(26),
      I5 => \^params_ki2\(26),
      O => D(17)
    );
\din1_buf1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(27),
      I1 => Q(3),
      I2 => \^params_ki2\(27),
      I3 => Q(2),
      O => \din1_buf1_reg[27]\
    );
\din1_buf1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(28),
      I1 => Q(3),
      I2 => \^params_ki2\(28),
      I3 => Q(2),
      O => \din1_buf1_reg[28]\
    );
\din1_buf1[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0DD"
    )
        port map (
      I0 => Q(2),
      I1 => \^params_ki2\(29),
      I2 => \params_Ki2_read_reg_2022_reg[31]\(29),
      I3 => Q(3),
      O => \din1_buf1_reg[29]\
    );
\din1_buf1[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(2),
      O => D(1)
    );
\din1_buf1[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22223000"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(30),
      I1 => Q(4),
      I2 => \^params_ki2\(30),
      I3 => Q(2),
      I4 => Q(3),
      O => D(18)
    );
\din1_buf1[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => Q(2),
      I1 => \^params_ki2\(31),
      I2 => Q(3),
      I3 => \params_Ki2_read_reg_2022_reg[31]\(31),
      I4 => Q(4),
      O => D(19)
    );
\din1_buf1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(3),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(3),
      O => \din1_buf1_reg[3]\
    );
\din1_buf1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(4),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(4),
      O => \din1_buf1_reg[4]\
    );
\din1_buf1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F088"
    )
        port map (
      I0 => Q(2),
      I1 => \^params_ki2\(5),
      I2 => \params_Ki2_read_reg_2022_reg[31]\(5),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \ap_CS_fsm_reg[34]\,
      O => D(2)
    );
\din1_buf1[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(6),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(6),
      O => D(3)
    );
\din1_buf1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEAAAAAAAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[15]_1\,
      I1 => \^params_ki2\(7),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \params_Ki2_read_reg_2022_reg[31]\(7),
      O => D(4)
    );
\din1_buf1[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => \params_Ki2_read_reg_2022_reg[31]\(8),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^params_ki2\(8),
      O => \din1_buf1_reg[8]\
    );
\din1_buf1[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \ap_CS_fsm_reg[34]_0\,
      I1 => Q(0),
      I2 => \^params_ki2\(9),
      I3 => \ap_CS_fsm_reg[69]\,
      I4 => \params_Ki2_read_reg_2022_reg[31]\(9),
      I5 => \ap_CS_fsm_reg[69]_0\,
      O => D(5)
    );
\int_ctrlEna[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_rstIntN[0]_i_2_n_0\,
      I5 => \^ctrlena\,
      O => \int_ctrlEna[0]_i_1_n_0\
    );
\int_ctrlEna_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ctrlEna[0]_i_1_n_0\,
      Q => \^ctrlena\,
      R => '0'
    );
\int_params_Ki2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_ki2\(0),
      O => or1_out(0)
    );
\int_params_Ki2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_ki2\(10),
      O => or1_out(10)
    );
\int_params_Ki2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_ki2\(11),
      O => or1_out(11)
    );
\int_params_Ki2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_ki2\(12),
      O => or1_out(12)
    );
\int_params_Ki2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_ki2\(13),
      O => or1_out(13)
    );
\int_params_Ki2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_ki2\(14),
      O => or1_out(14)
    );
\int_params_Ki2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_ki2\(15),
      O => or1_out(15)
    );
\int_params_Ki2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_ki2\(16),
      O => or1_out(16)
    );
\int_params_Ki2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_ki2\(17),
      O => or1_out(17)
    );
\int_params_Ki2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_ki2\(18),
      O => or1_out(18)
    );
\int_params_Ki2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_ki2\(19),
      O => or1_out(19)
    );
\int_params_Ki2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_ki2\(1),
      O => or1_out(1)
    );
\int_params_Ki2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_ki2\(20),
      O => or1_out(20)
    );
\int_params_Ki2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_ki2\(21),
      O => or1_out(21)
    );
\int_params_Ki2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_ki2\(22),
      O => or1_out(22)
    );
\int_params_Ki2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_ki2\(23),
      O => or1_out(23)
    );
\int_params_Ki2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_ki2\(24),
      O => or1_out(24)
    );
\int_params_Ki2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_ki2\(25),
      O => or1_out(25)
    );
\int_params_Ki2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_ki2\(26),
      O => or1_out(26)
    );
\int_params_Ki2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_ki2\(27),
      O => or1_out(27)
    );
\int_params_Ki2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_ki2\(28),
      O => or1_out(28)
    );
\int_params_Ki2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_ki2\(29),
      O => or1_out(29)
    );
\int_params_Ki2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_ki2\(2),
      O => or1_out(2)
    );
\int_params_Ki2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_ki2\(30),
      O => or1_out(30)
    );
\int_params_Ki2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_params_Kp[31]_i_3_n_0\,
      O => p_0_in9_out
    );
\int_params_Ki2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_ki2\(31),
      O => or1_out(31)
    );
\int_params_Ki2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_ki2\(3),
      O => or1_out(3)
    );
\int_params_Ki2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_ki2\(4),
      O => or1_out(4)
    );
\int_params_Ki2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_ki2\(5),
      O => or1_out(5)
    );
\int_params_Ki2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_ki2\(6),
      O => or1_out(6)
    );
\int_params_Ki2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_ki2\(7),
      O => or1_out(7)
    );
\int_params_Ki2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_ki2\(8),
      O => or1_out(8)
    );
\int_params_Ki2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_ki2\(9),
      O => or1_out(9)
    );
\int_params_Ki2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(0),
      Q => \^params_ki2\(0),
      R => '0'
    );
\int_params_Ki2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(10),
      Q => \^params_ki2\(10),
      R => '0'
    );
\int_params_Ki2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(11),
      Q => \^params_ki2\(11),
      R => '0'
    );
\int_params_Ki2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(12),
      Q => \^params_ki2\(12),
      R => '0'
    );
\int_params_Ki2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(13),
      Q => \^params_ki2\(13),
      R => '0'
    );
\int_params_Ki2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(14),
      Q => \^params_ki2\(14),
      R => '0'
    );
\int_params_Ki2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(15),
      Q => \^params_ki2\(15),
      R => '0'
    );
\int_params_Ki2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(16),
      Q => \^params_ki2\(16),
      R => '0'
    );
\int_params_Ki2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(17),
      Q => \^params_ki2\(17),
      R => '0'
    );
\int_params_Ki2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(18),
      Q => \^params_ki2\(18),
      R => '0'
    );
\int_params_Ki2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(19),
      Q => \^params_ki2\(19),
      R => '0'
    );
\int_params_Ki2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(1),
      Q => \^params_ki2\(1),
      R => '0'
    );
\int_params_Ki2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(20),
      Q => \^params_ki2\(20),
      R => '0'
    );
\int_params_Ki2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(21),
      Q => \^params_ki2\(21),
      R => '0'
    );
\int_params_Ki2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(22),
      Q => \^params_ki2\(22),
      R => '0'
    );
\int_params_Ki2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(23),
      Q => \^params_ki2\(23),
      R => '0'
    );
\int_params_Ki2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(24),
      Q => \^params_ki2\(24),
      R => '0'
    );
\int_params_Ki2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(25),
      Q => \^params_ki2\(25),
      R => '0'
    );
\int_params_Ki2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(26),
      Q => \^params_ki2\(26),
      R => '0'
    );
\int_params_Ki2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(27),
      Q => \^params_ki2\(27),
      R => '0'
    );
\int_params_Ki2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(28),
      Q => \^params_ki2\(28),
      R => '0'
    );
\int_params_Ki2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(29),
      Q => \^params_ki2\(29),
      R => '0'
    );
\int_params_Ki2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(2),
      Q => \^params_ki2\(2),
      R => '0'
    );
\int_params_Ki2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(30),
      Q => \^params_ki2\(30),
      R => '0'
    );
\int_params_Ki2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(31),
      Q => \^params_ki2\(31),
      R => '0'
    );
\int_params_Ki2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(3),
      Q => \^params_ki2\(3),
      R => '0'
    );
\int_params_Ki2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(4),
      Q => \^params_ki2\(4),
      R => '0'
    );
\int_params_Ki2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(5),
      Q => \^params_ki2\(5),
      R => '0'
    );
\int_params_Ki2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(6),
      Q => \^params_ki2\(6),
      R => '0'
    );
\int_params_Ki2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(7),
      Q => \^params_ki2\(7),
      R => '0'
    );
\int_params_Ki2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(8),
      Q => \^params_ki2\(8),
      R => '0'
    );
\int_params_Ki2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => or1_out(9),
      Q => \^params_ki2\(9),
      R => '0'
    );
\int_params_Kp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_kp\(0),
      O => or2_out(0)
    );
\int_params_Kp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_kp\(10),
      O => or2_out(10)
    );
\int_params_Kp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_kp\(11),
      O => or2_out(11)
    );
\int_params_Kp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_kp\(12),
      O => or2_out(12)
    );
\int_params_Kp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_kp\(13),
      O => or2_out(13)
    );
\int_params_Kp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_kp\(14),
      O => or2_out(14)
    );
\int_params_Kp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_kp\(15),
      O => or2_out(15)
    );
\int_params_Kp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_kp\(16),
      O => or2_out(16)
    );
\int_params_Kp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_kp\(17),
      O => or2_out(17)
    );
\int_params_Kp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_kp\(18),
      O => or2_out(18)
    );
\int_params_Kp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_kp\(19),
      O => or2_out(19)
    );
\int_params_Kp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_kp\(1),
      O => or2_out(1)
    );
\int_params_Kp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_kp\(20),
      O => or2_out(20)
    );
\int_params_Kp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_kp\(21),
      O => or2_out(21)
    );
\int_params_Kp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_kp\(22),
      O => or2_out(22)
    );
\int_params_Kp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_kp\(23),
      O => or2_out(23)
    );
\int_params_Kp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_kp\(24),
      O => or2_out(24)
    );
\int_params_Kp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_kp\(25),
      O => or2_out(25)
    );
\int_params_Kp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_kp\(26),
      O => or2_out(26)
    );
\int_params_Kp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_kp\(27),
      O => or2_out(27)
    );
\int_params_Kp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_kp\(28),
      O => or2_out(28)
    );
\int_params_Kp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_kp\(29),
      O => or2_out(29)
    );
\int_params_Kp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_kp\(2),
      O => or2_out(2)
    );
\int_params_Kp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_kp\(30),
      O => or2_out(30)
    );
\int_params_Kp[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_params_Kp[31]_i_3_n_0\,
      O => p_0_in11_out
    );
\int_params_Kp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_kp\(31),
      O => or2_out(31)
    );
\int_params_Kp[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_AXILiteS_WVALID,
      I4 => \waddr_reg_n_0_[1]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => \int_params_Kp[31]_i_3_n_0\
    );
\int_params_Kp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_kp\(3),
      O => or2_out(3)
    );
\int_params_Kp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_kp\(4),
      O => or2_out(4)
    );
\int_params_Kp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_kp\(5),
      O => or2_out(5)
    );
\int_params_Kp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_kp\(6),
      O => or2_out(6)
    );
\int_params_Kp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_kp\(7),
      O => or2_out(7)
    );
\int_params_Kp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_kp\(8),
      O => or2_out(8)
    );
\int_params_Kp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_kp\(9),
      O => or2_out(9)
    );
\int_params_Kp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(0),
      Q => \^params_kp\(0),
      R => '0'
    );
\int_params_Kp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(10),
      Q => \^params_kp\(10),
      R => '0'
    );
\int_params_Kp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(11),
      Q => \^params_kp\(11),
      R => '0'
    );
\int_params_Kp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(12),
      Q => \^params_kp\(12),
      R => '0'
    );
\int_params_Kp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(13),
      Q => \^params_kp\(13),
      R => '0'
    );
\int_params_Kp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(14),
      Q => \^params_kp\(14),
      R => '0'
    );
\int_params_Kp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(15),
      Q => \^params_kp\(15),
      R => '0'
    );
\int_params_Kp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(16),
      Q => \^params_kp\(16),
      R => '0'
    );
\int_params_Kp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(17),
      Q => \^params_kp\(17),
      R => '0'
    );
\int_params_Kp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(18),
      Q => \^params_kp\(18),
      R => '0'
    );
\int_params_Kp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(19),
      Q => \^params_kp\(19),
      R => '0'
    );
\int_params_Kp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(1),
      Q => \^params_kp\(1),
      R => '0'
    );
\int_params_Kp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(20),
      Q => \^params_kp\(20),
      R => '0'
    );
\int_params_Kp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(21),
      Q => \^params_kp\(21),
      R => '0'
    );
\int_params_Kp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(22),
      Q => \^params_kp\(22),
      R => '0'
    );
\int_params_Kp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(23),
      Q => \^params_kp\(23),
      R => '0'
    );
\int_params_Kp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(24),
      Q => \^params_kp\(24),
      R => '0'
    );
\int_params_Kp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(25),
      Q => \^params_kp\(25),
      R => '0'
    );
\int_params_Kp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(26),
      Q => \^params_kp\(26),
      R => '0'
    );
\int_params_Kp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(27),
      Q => \^params_kp\(27),
      R => '0'
    );
\int_params_Kp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(28),
      Q => \^params_kp\(28),
      R => '0'
    );
\int_params_Kp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(29),
      Q => \^params_kp\(29),
      R => '0'
    );
\int_params_Kp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(2),
      Q => \^params_kp\(2),
      R => '0'
    );
\int_params_Kp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(30),
      Q => \^params_kp\(30),
      R => '0'
    );
\int_params_Kp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(31),
      Q => \^params_kp\(31),
      R => '0'
    );
\int_params_Kp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(3),
      Q => \^params_kp\(3),
      R => '0'
    );
\int_params_Kp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(4),
      Q => \^params_kp\(4),
      R => '0'
    );
\int_params_Kp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(5),
      Q => \^params_kp\(5),
      R => '0'
    );
\int_params_Kp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(6),
      Q => \^params_kp\(6),
      R => '0'
    );
\int_params_Kp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(7),
      Q => \^params_kp\(7),
      R => '0'
    );
\int_params_Kp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(8),
      Q => \^params_kp\(8),
      R => '0'
    );
\int_params_Kp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or2_out(9),
      Q => \^params_kp\(9),
      R => '0'
    );
\int_params_y_max[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_max\(0),
      O => \int_params_y_max[0]_i_1_n_0\
    );
\int_params_y_max[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_max\(10),
      O => \int_params_y_max[10]_i_1_n_0\
    );
\int_params_y_max[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_max\(11),
      O => \int_params_y_max[11]_i_1_n_0\
    );
\int_params_y_max[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_max\(12),
      O => \int_params_y_max[12]_i_1_n_0\
    );
\int_params_y_max[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_max\(13),
      O => \int_params_y_max[13]_i_1_n_0\
    );
\int_params_y_max[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_max\(14),
      O => \int_params_y_max[14]_i_1_n_0\
    );
\int_params_y_max[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_max\(15),
      O => \int_params_y_max[15]_i_1_n_0\
    );
\int_params_y_max[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_max\(16),
      O => \int_params_y_max[16]_i_1_n_0\
    );
\int_params_y_max[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_max\(17),
      O => \int_params_y_max[17]_i_1_n_0\
    );
\int_params_y_max[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_max\(18),
      O => \int_params_y_max[18]_i_1_n_0\
    );
\int_params_y_max[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_max\(19),
      O => \int_params_y_max[19]_i_1_n_0\
    );
\int_params_y_max[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_max\(1),
      O => \int_params_y_max[1]_i_1_n_0\
    );
\int_params_y_max[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_max\(20),
      O => \int_params_y_max[20]_i_1_n_0\
    );
\int_params_y_max[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_max\(21),
      O => \int_params_y_max[21]_i_1_n_0\
    );
\int_params_y_max[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_max\(22),
      O => \int_params_y_max[22]_i_1_n_0\
    );
\int_params_y_max[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_max\(23),
      O => \int_params_y_max[23]_i_1_n_0\
    );
\int_params_y_max[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_max\(24),
      O => \int_params_y_max[24]_i_1_n_0\
    );
\int_params_y_max[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_max\(25),
      O => \int_params_y_max[25]_i_1_n_0\
    );
\int_params_y_max[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_max\(26),
      O => \int_params_y_max[26]_i_1_n_0\
    );
\int_params_y_max[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_max\(27),
      O => \int_params_y_max[27]_i_1_n_0\
    );
\int_params_y_max[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_max\(28),
      O => \int_params_y_max[28]_i_1_n_0\
    );
\int_params_y_max[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_max\(29),
      O => \int_params_y_max[29]_i_1_n_0\
    );
\int_params_y_max[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_max\(2),
      O => \int_params_y_max[2]_i_1_n_0\
    );
\int_params_y_max[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_max\(30),
      O => \int_params_y_max[30]_i_1_n_0\
    );
\int_params_y_max[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_params_Kp[31]_i_3_n_0\,
      O => p_0_in7_out
    );
\int_params_y_max[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_max\(31),
      O => \int_params_y_max[31]_i_2_n_0\
    );
\int_params_y_max[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_max\(3),
      O => \int_params_y_max[3]_i_1_n_0\
    );
\int_params_y_max[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_max\(4),
      O => \int_params_y_max[4]_i_1_n_0\
    );
\int_params_y_max[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_max\(5),
      O => \int_params_y_max[5]_i_1_n_0\
    );
\int_params_y_max[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_max\(6),
      O => \int_params_y_max[6]_i_1_n_0\
    );
\int_params_y_max[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_max\(7),
      O => \int_params_y_max[7]_i_1_n_0\
    );
\int_params_y_max[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_max\(8),
      O => \int_params_y_max[8]_i_1_n_0\
    );
\int_params_y_max[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_max\(9),
      O => \int_params_y_max[9]_i_1_n_0\
    );
\int_params_y_max_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[0]_i_1_n_0\,
      Q => \^params_y_max\(0),
      R => '0'
    );
\int_params_y_max_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[10]_i_1_n_0\,
      Q => \^params_y_max\(10),
      R => '0'
    );
\int_params_y_max_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[11]_i_1_n_0\,
      Q => \^params_y_max\(11),
      R => '0'
    );
\int_params_y_max_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[12]_i_1_n_0\,
      Q => \^params_y_max\(12),
      R => '0'
    );
\int_params_y_max_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[13]_i_1_n_0\,
      Q => \^params_y_max\(13),
      R => '0'
    );
\int_params_y_max_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[14]_i_1_n_0\,
      Q => \^params_y_max\(14),
      R => '0'
    );
\int_params_y_max_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[15]_i_1_n_0\,
      Q => \^params_y_max\(15),
      R => '0'
    );
\int_params_y_max_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[16]_i_1_n_0\,
      Q => \^params_y_max\(16),
      R => '0'
    );
\int_params_y_max_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[17]_i_1_n_0\,
      Q => \^params_y_max\(17),
      R => '0'
    );
\int_params_y_max_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[18]_i_1_n_0\,
      Q => \^params_y_max\(18),
      R => '0'
    );
\int_params_y_max_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[19]_i_1_n_0\,
      Q => \^params_y_max\(19),
      R => '0'
    );
\int_params_y_max_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[1]_i_1_n_0\,
      Q => \^params_y_max\(1),
      R => '0'
    );
\int_params_y_max_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[20]_i_1_n_0\,
      Q => \^params_y_max\(20),
      R => '0'
    );
\int_params_y_max_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[21]_i_1_n_0\,
      Q => \^params_y_max\(21),
      R => '0'
    );
\int_params_y_max_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[22]_i_1_n_0\,
      Q => \^params_y_max\(22),
      R => '0'
    );
\int_params_y_max_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[23]_i_1_n_0\,
      Q => \^params_y_max\(23),
      R => '0'
    );
\int_params_y_max_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[24]_i_1_n_0\,
      Q => \^params_y_max\(24),
      R => '0'
    );
\int_params_y_max_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[25]_i_1_n_0\,
      Q => \^params_y_max\(25),
      R => '0'
    );
\int_params_y_max_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[26]_i_1_n_0\,
      Q => \^params_y_max\(26),
      R => '0'
    );
\int_params_y_max_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[27]_i_1_n_0\,
      Q => \^params_y_max\(27),
      R => '0'
    );
\int_params_y_max_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[28]_i_1_n_0\,
      Q => \^params_y_max\(28),
      R => '0'
    );
\int_params_y_max_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[29]_i_1_n_0\,
      Q => \^params_y_max\(29),
      R => '0'
    );
\int_params_y_max_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[2]_i_1_n_0\,
      Q => \^params_y_max\(2),
      R => '0'
    );
\int_params_y_max_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[30]_i_1_n_0\,
      Q => \^params_y_max\(30),
      R => '0'
    );
\int_params_y_max_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[31]_i_2_n_0\,
      Q => \^params_y_max\(31),
      R => '0'
    );
\int_params_y_max_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[3]_i_1_n_0\,
      Q => \^params_y_max\(3),
      R => '0'
    );
\int_params_y_max_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[4]_i_1_n_0\,
      Q => \^params_y_max\(4),
      R => '0'
    );
\int_params_y_max_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[5]_i_1_n_0\,
      Q => \^params_y_max\(5),
      R => '0'
    );
\int_params_y_max_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[6]_i_1_n_0\,
      Q => \^params_y_max\(6),
      R => '0'
    );
\int_params_y_max_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[7]_i_1_n_0\,
      Q => \^params_y_max\(7),
      R => '0'
    );
\int_params_y_max_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[8]_i_1_n_0\,
      Q => \^params_y_max\(8),
      R => '0'
    );
\int_params_y_max_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in7_out,
      D => \int_params_y_max[9]_i_1_n_0\,
      Q => \^params_y_max\(9),
      R => '0'
    );
\int_params_y_min[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_min\(0),
      O => \int_params_y_min[0]_i_1_n_0\
    );
\int_params_y_min[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_min\(10),
      O => \int_params_y_min[10]_i_1_n_0\
    );
\int_params_y_min[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_min\(11),
      O => \int_params_y_min[11]_i_1_n_0\
    );
\int_params_y_min[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_min\(12),
      O => \int_params_y_min[12]_i_1_n_0\
    );
\int_params_y_min[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_min\(13),
      O => \int_params_y_min[13]_i_1_n_0\
    );
\int_params_y_min[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_min\(14),
      O => \int_params_y_min[14]_i_1_n_0\
    );
\int_params_y_min[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_min\(15),
      O => \int_params_y_min[15]_i_1_n_0\
    );
\int_params_y_min[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_min\(16),
      O => \int_params_y_min[16]_i_1_n_0\
    );
\int_params_y_min[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_min\(17),
      O => \int_params_y_min[17]_i_1_n_0\
    );
\int_params_y_min[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_min\(18),
      O => \int_params_y_min[18]_i_1_n_0\
    );
\int_params_y_min[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_min\(19),
      O => \int_params_y_min[19]_i_1_n_0\
    );
\int_params_y_min[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_min\(1),
      O => \int_params_y_min[1]_i_1_n_0\
    );
\int_params_y_min[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_min\(20),
      O => \int_params_y_min[20]_i_1_n_0\
    );
\int_params_y_min[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_min\(21),
      O => \int_params_y_min[21]_i_1_n_0\
    );
\int_params_y_min[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_min\(22),
      O => \int_params_y_min[22]_i_1_n_0\
    );
\int_params_y_min[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^params_y_min\(23),
      O => \int_params_y_min[23]_i_1_n_0\
    );
\int_params_y_min[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_min\(24),
      O => \int_params_y_min[24]_i_1_n_0\
    );
\int_params_y_min[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_min\(25),
      O => \int_params_y_min[25]_i_1_n_0\
    );
\int_params_y_min[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_min\(26),
      O => \int_params_y_min[26]_i_1_n_0\
    );
\int_params_y_min[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_min\(27),
      O => \int_params_y_min[27]_i_1_n_0\
    );
\int_params_y_min[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_min\(28),
      O => \int_params_y_min[28]_i_1_n_0\
    );
\int_params_y_min[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_min\(29),
      O => \int_params_y_min[29]_i_1_n_0\
    );
\int_params_y_min[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_min\(2),
      O => \int_params_y_min[2]_i_1_n_0\
    );
\int_params_y_min[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_min\(30),
      O => \int_params_y_min[30]_i_1_n_0\
    );
\int_params_y_min[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_params_Kp[31]_i_3_n_0\,
      O => p_0_in5_out
    );
\int_params_y_min[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^params_y_min\(31),
      O => \int_params_y_min[31]_i_2_n_0\
    );
\int_params_y_min[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_min\(3),
      O => \int_params_y_min[3]_i_1_n_0\
    );
\int_params_y_min[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_min\(4),
      O => \int_params_y_min[4]_i_1_n_0\
    );
\int_params_y_min[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_min\(5),
      O => \int_params_y_min[5]_i_1_n_0\
    );
\int_params_y_min[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_min\(6),
      O => \int_params_y_min[6]_i_1_n_0\
    );
\int_params_y_min[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^params_y_min\(7),
      O => \int_params_y_min[7]_i_1_n_0\
    );
\int_params_y_min[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_min\(8),
      O => \int_params_y_min[8]_i_1_n_0\
    );
\int_params_y_min[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^params_y_min\(9),
      O => \int_params_y_min[9]_i_1_n_0\
    );
\int_params_y_min_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[0]_i_1_n_0\,
      Q => \^params_y_min\(0),
      R => '0'
    );
\int_params_y_min_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[10]_i_1_n_0\,
      Q => \^params_y_min\(10),
      R => '0'
    );
\int_params_y_min_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[11]_i_1_n_0\,
      Q => \^params_y_min\(11),
      R => '0'
    );
\int_params_y_min_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[12]_i_1_n_0\,
      Q => \^params_y_min\(12),
      R => '0'
    );
\int_params_y_min_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[13]_i_1_n_0\,
      Q => \^params_y_min\(13),
      R => '0'
    );
\int_params_y_min_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[14]_i_1_n_0\,
      Q => \^params_y_min\(14),
      R => '0'
    );
\int_params_y_min_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[15]_i_1_n_0\,
      Q => \^params_y_min\(15),
      R => '0'
    );
\int_params_y_min_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[16]_i_1_n_0\,
      Q => \^params_y_min\(16),
      R => '0'
    );
\int_params_y_min_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[17]_i_1_n_0\,
      Q => \^params_y_min\(17),
      R => '0'
    );
\int_params_y_min_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[18]_i_1_n_0\,
      Q => \^params_y_min\(18),
      R => '0'
    );
\int_params_y_min_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[19]_i_1_n_0\,
      Q => \^params_y_min\(19),
      R => '0'
    );
\int_params_y_min_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[1]_i_1_n_0\,
      Q => \^params_y_min\(1),
      R => '0'
    );
\int_params_y_min_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[20]_i_1_n_0\,
      Q => \^params_y_min\(20),
      R => '0'
    );
\int_params_y_min_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[21]_i_1_n_0\,
      Q => \^params_y_min\(21),
      R => '0'
    );
\int_params_y_min_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[22]_i_1_n_0\,
      Q => \^params_y_min\(22),
      R => '0'
    );
\int_params_y_min_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[23]_i_1_n_0\,
      Q => \^params_y_min\(23),
      R => '0'
    );
\int_params_y_min_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[24]_i_1_n_0\,
      Q => \^params_y_min\(24),
      R => '0'
    );
\int_params_y_min_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[25]_i_1_n_0\,
      Q => \^params_y_min\(25),
      R => '0'
    );
\int_params_y_min_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[26]_i_1_n_0\,
      Q => \^params_y_min\(26),
      R => '0'
    );
\int_params_y_min_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[27]_i_1_n_0\,
      Q => \^params_y_min\(27),
      R => '0'
    );
\int_params_y_min_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[28]_i_1_n_0\,
      Q => \^params_y_min\(28),
      R => '0'
    );
\int_params_y_min_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[29]_i_1_n_0\,
      Q => \^params_y_min\(29),
      R => '0'
    );
\int_params_y_min_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[2]_i_1_n_0\,
      Q => \^params_y_min\(2),
      R => '0'
    );
\int_params_y_min_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[30]_i_1_n_0\,
      Q => \^params_y_min\(30),
      R => '0'
    );
\int_params_y_min_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[31]_i_2_n_0\,
      Q => \^params_y_min\(31),
      R => '0'
    );
\int_params_y_min_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[3]_i_1_n_0\,
      Q => \^params_y_min\(3),
      R => '0'
    );
\int_params_y_min_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[4]_i_1_n_0\,
      Q => \^params_y_min\(4),
      R => '0'
    );
\int_params_y_min_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[5]_i_1_n_0\,
      Q => \^params_y_min\(5),
      R => '0'
    );
\int_params_y_min_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[6]_i_1_n_0\,
      Q => \^params_y_min\(6),
      R => '0'
    );
\int_params_y_min_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[7]_i_1_n_0\,
      Q => \^params_y_min\(7),
      R => '0'
    );
\int_params_y_min_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[8]_i_1_n_0\,
      Q => \^params_y_min\(8),
      R => '0'
    );
\int_params_y_min_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in5_out,
      D => \int_params_y_min[9]_i_1_n_0\,
      Q => \^params_y_min\(9),
      R => '0'
    );
\int_rstIntN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_rstIntN[0]_i_2_n_0\,
      I5 => \^p_0_in\,
      O => \int_rstIntN[0]_i_1_n_0\
    );
\int_rstIntN[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \int_params_Kp[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      O => \int_rstIntN[0]_i_2_n_0\
    );
\int_rstIntN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_rstIntN[0]_i_1_n_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\rdata_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF8F000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(5),
      I1 => \rdata_data[0]_i_2_n_0\,
      I2 => \rdata_data[0]_i_3_n_0\,
      I3 => \rdata_data[0]_i_4_n_0\,
      I4 => \rdata_data[31]_i_2_n_0\,
      I5 => \^s_axi_axilites_rdata\(0),
      O => \rdata_data[0]_i_1_n_0\
    );
\rdata_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(0),
      I1 => \^params_y_max\(0),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(0),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(0),
      O => \rdata_data[0]_i_2_n_0\
    );
\rdata_data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF53FFFF"
    )
        port map (
      I0 => \^ctrlena\,
      I1 => \^p_0_in\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata_data[0]_i_3_n_0\
    );
\rdata_data[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[0]_i_4_n_0\
    );
\rdata_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(10),
      I1 => \^params_y_max\(10),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(10),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(10),
      O => \rdata_data[10]_i_1_n_0\
    );
\rdata_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(11),
      I1 => \^params_y_max\(11),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(11),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(11),
      O => \rdata_data[11]_i_1_n_0\
    );
\rdata_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(12),
      I1 => \^params_y_max\(12),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(12),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(12),
      O => \rdata_data[12]_i_1_n_0\
    );
\rdata_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(13),
      I1 => \^params_y_max\(13),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(13),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(13),
      O => \rdata_data[13]_i_1_n_0\
    );
\rdata_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(14),
      I1 => \^params_y_max\(14),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(14),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(14),
      O => \rdata_data[14]_i_1_n_0\
    );
\rdata_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(15),
      I1 => \^params_y_max\(15),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(15),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(15),
      O => \rdata_data[15]_i_1_n_0\
    );
\rdata_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(16),
      I1 => \^params_y_max\(16),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(16),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(16),
      O => \rdata_data[16]_i_1_n_0\
    );
\rdata_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(17),
      I1 => \^params_y_max\(17),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(17),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(17),
      O => \rdata_data[17]_i_1_n_0\
    );
\rdata_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(18),
      I1 => \^params_y_max\(18),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(18),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(18),
      O => \rdata_data[18]_i_1_n_0\
    );
\rdata_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(19),
      I1 => \^params_y_max\(19),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(19),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(19),
      O => \rdata_data[19]_i_1_n_0\
    );
\rdata_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(1),
      I1 => \^params_y_max\(1),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(1),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(1),
      O => \rdata_data[1]_i_1_n_0\
    );
\rdata_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(20),
      I1 => \^params_y_max\(20),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(20),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(20),
      O => \rdata_data[20]_i_1_n_0\
    );
\rdata_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(21),
      I1 => \^params_y_max\(21),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(21),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(21),
      O => \rdata_data[21]_i_1_n_0\
    );
\rdata_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(22),
      I1 => \^params_y_max\(22),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(22),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(22),
      O => \rdata_data[22]_i_1_n_0\
    );
\rdata_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(23),
      I1 => \^params_y_max\(23),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(23),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(23),
      O => \rdata_data[23]_i_1_n_0\
    );
\rdata_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(24),
      I1 => \^params_y_max\(24),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(24),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(24),
      O => \rdata_data[24]_i_1_n_0\
    );
\rdata_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(25),
      I1 => \^params_y_max\(25),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(25),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(25),
      O => \rdata_data[25]_i_1_n_0\
    );
\rdata_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(26),
      I1 => \^params_y_max\(26),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(26),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(26),
      O => \rdata_data[26]_i_1_n_0\
    );
\rdata_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(27),
      I1 => \^params_y_max\(27),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(27),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(27),
      O => \rdata_data[27]_i_1_n_0\
    );
\rdata_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(28),
      I1 => \^params_y_max\(28),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(28),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(28),
      O => \rdata_data[28]_i_1_n_0\
    );
\rdata_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(29),
      I1 => \^params_y_max\(29),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(29),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(29),
      O => \rdata_data[29]_i_1_n_0\
    );
\rdata_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(2),
      I1 => \^params_y_max\(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(2),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(2),
      O => \rdata_data[2]_i_1_n_0\
    );
\rdata_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(30),
      I1 => \^params_y_max\(30),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(30),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(30),
      O => \rdata_data[30]_i_1_n_0\
    );
\rdata_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => \rdata_data[31]_i_2_n_0\,
      O => \rdata_data[31]_i_1_n_0\
    );
\rdata_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(2),
      I2 => rstate(0),
      O => \rdata_data[31]_i_2_n_0\
    );
\rdata_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(31),
      I1 => \^params_y_max\(31),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(31),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(31),
      O => \rdata_data[31]_i_3_n_0\
    );
\rdata_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(3),
      I1 => \^params_y_max\(3),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(3),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(3),
      O => \rdata_data[3]_i_1_n_0\
    );
\rdata_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(4),
      I1 => \^params_y_max\(4),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(4),
      O => \rdata_data[4]_i_1_n_0\
    );
\rdata_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(5),
      I1 => \^params_y_max\(5),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(5),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(5),
      O => \rdata_data[5]_i_1_n_0\
    );
\rdata_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(6),
      I1 => \^params_y_max\(6),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(6),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(6),
      O => \rdata_data[6]_i_1_n_0\
    );
\rdata_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(7),
      I1 => \^params_y_max\(7),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(7),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(7),
      O => \rdata_data[7]_i_1_n_0\
    );
\rdata_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(8),
      I1 => \^params_y_max\(8),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(8),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(8),
      O => \rdata_data[8]_i_1_n_0\
    );
\rdata_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^params_y_min\(9),
      I1 => \^params_y_max\(9),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^params_ki2\(9),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^params_kp\(9),
      O => \rdata_data[9]_i_1_n_0\
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata_data[0]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(0),
      R => '0'
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[10]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(10),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[11]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(11),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[12]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(12),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[13]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(13),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[14]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(14),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[15]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(15),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[16]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(16),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[17]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(17),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[18]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(18),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[19]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(19),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[1]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(1),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[20]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(20),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[21]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(21),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[22]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(22),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[23]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(23),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[24]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(24),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[25]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(25),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[26]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(26),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[27]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(27),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[28]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(28),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[29]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(29),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[2]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(2),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[30]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(30),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[31]_i_3_n_0\,
      Q => \^s_axi_axilites_rdata\(31),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[3]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(3),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[4]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(4),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[5]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(5),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[6]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(6),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[7]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(7),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[8]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(8),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[9]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(9),
      R => \rdata_data[31]_i_1_n_0\
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD3"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(2),
      I2 => rstate(0),
      I3 => s_axi_AXILiteS_RREADY,
      O => \rstate[0]_i_1_n_0\
    );
\rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5202"
    )
        port map (
      I0 => rstate(2),
      I1 => s_axi_AXILiteS_RREADY,
      I2 => rstate(0),
      I3 => s_axi_AXILiteS_ARVALID,
      O => \rstate[2]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      S => \^areset\
    );
\rstate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[2]_i_1_n_0\,
      Q => rstate(2),
      R => \^areset\
    );
s_axi_AXILiteS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(2),
      O => s_axi_AXILiteS_ARREADY
    );
s_axi_AXILiteS_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXILiteS_AWREADY
    );
s_axi_AXILiteS_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXILiteS_BVALID
    );
s_axi_AXILiteS_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(2),
      I1 => rstate(0),
      O => s_axi_AXILiteS_RVALID
    );
s_axi_AXILiteS_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_AXILiteS_WREADY
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      I2 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"050C"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"05C0"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => s_axi_AXILiteS_WVALID,
      I2 => wstate(0),
      I3 => wstate(1),
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      R => \^areset\
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      R => \^areset\
    );
\y_integral_beta_load_s_reg_2055[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \^p_0_in\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \din1_buf1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 1;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 1;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 3;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 2;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => \din1_buf1_reg[31]\(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 1) => B"0000000",
      s_axis_operation_tdata(0) => s_axis_operation_tdata(0),
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_beta_new_1_reg_2122_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \din1_buf1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \params_y_min_read_reg_2000_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_36_reg_2096 : in STD_LOGIC;
    \params_y_max_read_reg_2011_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_tmp1_reg_2109 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32_9 : entity is "current_control_ap_faddfsub_3_full_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32_9 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 1;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 1;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 3;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 2;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => \^d\(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => \din1_buf1_reg[31]\(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 1) => B"0000000",
      s_axis_operation_tdata(0) => s_axis_operation_tdata(0),
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '1'
    );
\y_integral_beta_new_1_reg_2122[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(0),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(0),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(0),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(0)
    );
\y_integral_beta_new_1_reg_2122[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(10),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(10),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(10),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(10)
    );
\y_integral_beta_new_1_reg_2122[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(11),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(11),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(11),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(11)
    );
\y_integral_beta_new_1_reg_2122[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(12),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(12),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(12),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(12)
    );
\y_integral_beta_new_1_reg_2122[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(13),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(13),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(13),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(13)
    );
\y_integral_beta_new_1_reg_2122[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(14),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(14),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(14),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(14)
    );
\y_integral_beta_new_1_reg_2122[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(15),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(15),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(15),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(15)
    );
\y_integral_beta_new_1_reg_2122[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(16),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(16),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(16),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(16)
    );
\y_integral_beta_new_1_reg_2122[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(17),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(17),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(17),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(17)
    );
\y_integral_beta_new_1_reg_2122[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(18),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(18),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(18),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(18)
    );
\y_integral_beta_new_1_reg_2122[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(19),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(19),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(19),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(19)
    );
\y_integral_beta_new_1_reg_2122[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(1),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(1),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(1),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(1)
    );
\y_integral_beta_new_1_reg_2122[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(20),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(20),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(20),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(20)
    );
\y_integral_beta_new_1_reg_2122[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(21),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(21),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(21),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(21)
    );
\y_integral_beta_new_1_reg_2122[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(22),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(22),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(22),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(22)
    );
\y_integral_beta_new_1_reg_2122[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(23),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(23),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(23),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(23)
    );
\y_integral_beta_new_1_reg_2122[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(24),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(24),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(24),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(24)
    );
\y_integral_beta_new_1_reg_2122[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(25),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(25),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(25),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(25)
    );
\y_integral_beta_new_1_reg_2122[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(26),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(26),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(26),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(26)
    );
\y_integral_beta_new_1_reg_2122[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(27),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(27),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(27),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(27)
    );
\y_integral_beta_new_1_reg_2122[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(28),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(28),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(28),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(28)
    );
\y_integral_beta_new_1_reg_2122[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(29),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(29),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(29),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(29)
    );
\y_integral_beta_new_1_reg_2122[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(2),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(2),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(2),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(2)
    );
\y_integral_beta_new_1_reg_2122[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(30),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(30),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(30),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(30)
    );
\y_integral_beta_new_1_reg_2122[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(31),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(31),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(31),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(31)
    );
\y_integral_beta_new_1_reg_2122[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(3),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(3),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(3),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(3)
    );
\y_integral_beta_new_1_reg_2122[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(4),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(4),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(4),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(4)
    );
\y_integral_beta_new_1_reg_2122[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(5),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(5),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(5),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(5)
    );
\y_integral_beta_new_1_reg_2122[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(6),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(6),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(6),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(6)
    );
\y_integral_beta_new_1_reg_2122[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(7),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(7),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(7),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(7)
    );
\y_integral_beta_new_1_reg_2122[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(8),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(8),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(8),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(8)
    );
\y_integral_beta_new_1_reg_2122[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(9),
      I1 => tmp_36_reg_2096,
      I2 => \params_y_max_read_reg_2011_reg[31]\(9),
      I3 => sel_tmp1_reg_2109,
      I4 => \^d\(9),
      O => \y_integral_beta_new_1_reg_2122_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32 is
  port (
    or_cond4_fu_536_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_27_reg_2147_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \or_cond4_reg_2074_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_6_fu_460_p3 : in STD_LOGIC;
    \sat_alfa_reg[0]\ : in STD_LOGIC;
    \reg_379_reg[29]\ : in STD_LOGIC;
    \params_y_min_read_reg_2000_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_395_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_33_reg_2090 : in STD_LOGIC;
    \reg_395_reg[25]\ : in STD_LOGIC;
    \reg_395_reg[11]\ : in STD_LOGIC;
    \reg_395_reg[2]\ : in STD_LOGIC;
    \params_y_max_read_reg_2011_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_25_reg_2135_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_25_reg_2135_reg[23]\ : in STD_LOGIC;
    \tmp_25_reg_2135_reg[0]\ : in STD_LOGIC;
    \tmp_25_reg_2135_reg[7]\ : in STD_LOGIC;
    tmp_39_reg_2103 : in STD_LOGIC;
    \reg_379_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    or_cond_fu_510_p20_out : in STD_LOGIC;
    or_cond4_reg_2074 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_4 : STD_LOGIC;
  signal U0_n_5 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal din1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_351_p2 : STD_LOGIC;
  signal opcode : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^or_cond4_fu_536_p2\ : STD_LOGIC;
  signal \tmp_25_reg_2135[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_2147[31]_i_2_n_0\ : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 0;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 1;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 1;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 0;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 0;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 8;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 1;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U0_i_32__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \U0_i_65__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[11]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[12]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[13]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[14]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[15]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[16]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[17]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[18]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[19]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[20]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[21]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[22]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[23]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[24]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[25]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[26]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[27]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[28]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[29]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[30]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[31]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[10]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[11]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[12]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[13]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[14]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[15]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[16]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[17]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[18]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[19]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[21]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[22]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[23]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[24]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[25]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[26]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[27]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[28]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[29]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[30]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[31]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_27_reg_2147[9]_i_1\ : label is "soft_lutpair132";
begin
  or_cond4_fu_536_p2 <= \^or_cond4_fu_536_p2\;
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => '0',
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 8) => NLW_U0_m_axis_result_tdata_UNCONNECTED(31 downto 8),
      m_axis_result_tdata(7) => U0_n_5,
      m_axis_result_tdata(6) => U0_n_6,
      m_axis_result_tdata(5) => U0_n_7,
      m_axis_result_tdata(4) => U0_n_8,
      m_axis_result_tdata(3) => U0_n_9,
      m_axis_result_tdata(2) => U0_n_10,
      m_axis_result_tdata(1) => U0_n_11,
      m_axis_result_tdata(0) => grp_fu_351_p2,
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => din0(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => din1(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 6) => B"00",
      s_axis_operation_tdata(5) => opcode(1),
      s_axis_operation_tdata(4) => '0',
      s_axis_operation_tdata(3) => Q(2),
      s_axis_operation_tdata(2 downto 0) => B"100",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '1'
    );
\U0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(22),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(22),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(22),
      O => din0(22)
    );
\U0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(21),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(21),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(21),
      O => din0(21)
    );
\U0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(20),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(20),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(20),
      O => din0(20)
    );
\U0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(19),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(19),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(19),
      O => din0(19)
    );
\U0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(18),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(18),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(18),
      O => din0(18)
    );
\U0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(17),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(17),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(17),
      O => din0(17)
    );
\U0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(16),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(16),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(16),
      O => din0(16)
    );
\U0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(15),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(15),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(15),
      O => din0(15)
    );
\U0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(14),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(14),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(14),
      O => din0(14)
    );
\U0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(13),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(13),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(13),
      O => din0(13)
    );
\U0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(31),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(31),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(31),
      O => din0(31)
    );
\U0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(12),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(12),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(12),
      O => din0(12)
    );
\U0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(11),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(11),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(11),
      O => din0(11)
    );
\U0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(10),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(10),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(10),
      O => din0(10)
    );
\U0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(9),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(9),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(9),
      O => din0(9)
    );
\U0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(8),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(8),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(8),
      O => din0(8)
    );
\U0_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(7),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(7),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(7),
      O => din0(7)
    );
\U0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(6),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(6),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(6),
      O => din0(6)
    );
\U0_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(5),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(5),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(5),
      O => din0(5)
    );
\U0_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(4),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(4),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(4),
      O => din0(4)
    );
\U0_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(3),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(3),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(3),
      O => din0(3)
    );
\U0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(30),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(30),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(30),
      O => din0(30)
    );
\U0_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(2),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(2),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(2),
      O => din0(2)
    );
\U0_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(1),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(1),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(1),
      O => din0(1)
    );
\U0_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(0),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(0),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(0),
      O => din0(0)
    );
\U0_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(31),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(31),
      O => din1(31)
    );
\U0_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(30),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(30),
      O => din1(30)
    );
\U0_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(29),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(29),
      O => din1(29)
    );
\U0_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(28),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(28),
      O => din1(28)
    );
\U0_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(27),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(27),
      O => din1(27)
    );
\U0_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(26),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(26),
      O => din1(26)
    );
\U0_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(25),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(25),
      O => din1(25)
    );
\U0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(29),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(29),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(29),
      O => din0(29)
    );
\U0_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(24),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(24),
      O => din1(24)
    );
\U0_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(23),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(23),
      O => din1(23)
    );
\U0_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(22),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(22),
      O => din1(22)
    );
\U0_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(21),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(21),
      O => din1(21)
    );
\U0_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(20),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(20),
      O => din1(20)
    );
\U0_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(19),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(19),
      O => din1(19)
    );
\U0_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(18),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(18),
      O => din1(18)
    );
\U0_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(17),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(17),
      O => din1(17)
    );
\U0_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(16),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(16),
      O => din1(16)
    );
\U0_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(15),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(15),
      O => din1(15)
    );
\U0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(28),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(28),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(28),
      O => din0(28)
    );
\U0_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(14),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(14),
      O => din1(14)
    );
\U0_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(13),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(13),
      O => din1(13)
    );
\U0_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(12),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(12),
      O => din1(12)
    );
\U0_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(11),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(11),
      O => din1(11)
    );
\U0_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(10),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(10),
      O => din1(10)
    );
\U0_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(9),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(9),
      O => din1(9)
    );
\U0_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(8),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(8),
      O => din1(8)
    );
\U0_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(7),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(7),
      O => din1(7)
    );
\U0_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(6),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(6),
      O => din1(6)
    );
\U0_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(5),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(5),
      O => din1(5)
    );
\U0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(27),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(27),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(27),
      O => din0(27)
    );
\U0_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(4),
      O => din1(4)
    );
\U0_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(3),
      O => din1(3)
    );
\U0_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(2),
      O => din1(2)
    );
\U0_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(1),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(1),
      O => din1(1)
    );
\U0_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \params_y_min_read_reg_2000_reg[31]\(0),
      O => din1(0)
    );
\U0_i_65__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => opcode(1)
    );
\U0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(26),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(26),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(26),
      O => din0(26)
    );
\U0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(25),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(25),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(25),
      O => din0(25)
    );
\U0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(24),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(24),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(24),
      O => din0(24)
    );
\U0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[31]\(23),
      I1 => Q(2),
      I2 => \reg_395_reg[31]\(23),
      I3 => Q(1),
      I4 => \reg_379_reg[31]\(23),
      O => din0(23)
    );
\ap_CS_fsm[69]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => grp_fu_351_p2,
      I1 => tmp_6_fu_460_p3,
      I2 => \sat_alfa_reg[0]\,
      I3 => \reg_379_reg[29]\,
      O => \^or_cond4_fu_536_p2\
    );
\or_cond4_reg_2074[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^or_cond4_fu_536_p2\,
      I1 => Q(0),
      I2 => or_cond_fu_510_p20_out,
      I3 => or_cond4_reg_2074,
      O => \or_cond4_reg_2074_reg[0]\
    );
\tmp_25_reg_2135[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(0),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(0),
      O => D(0)
    );
\tmp_25_reg_2135[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(10),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(10),
      O => D(10)
    );
\tmp_25_reg_2135[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(11),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(11),
      O => D(11)
    );
\tmp_25_reg_2135[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(12),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(12),
      O => D(12)
    );
\tmp_25_reg_2135[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(13),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(13),
      O => D(13)
    );
\tmp_25_reg_2135[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(14),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(14),
      O => D(14)
    );
\tmp_25_reg_2135[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(15),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(15),
      O => D(15)
    );
\tmp_25_reg_2135[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(16),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(16),
      O => D(16)
    );
\tmp_25_reg_2135[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(17),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(17),
      O => D(17)
    );
\tmp_25_reg_2135[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(18),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(18),
      O => D(18)
    );
\tmp_25_reg_2135[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(19),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(19),
      O => D(19)
    );
\tmp_25_reg_2135[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(1),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(1),
      O => D(1)
    );
\tmp_25_reg_2135[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(20),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(20),
      O => D(20)
    );
\tmp_25_reg_2135[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(21),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(21),
      O => D(21)
    );
\tmp_25_reg_2135[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(22),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(22),
      O => D(22)
    );
\tmp_25_reg_2135[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(23),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(23),
      O => D(23)
    );
\tmp_25_reg_2135[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(24),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(24),
      O => D(24)
    );
\tmp_25_reg_2135[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(25),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(25),
      O => D(25)
    );
\tmp_25_reg_2135[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(26),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(26),
      O => D(26)
    );
\tmp_25_reg_2135[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(27),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(27),
      O => D(27)
    );
\tmp_25_reg_2135[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(28),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(28),
      O => D(28)
    );
\tmp_25_reg_2135[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(29),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(29),
      O => D(29)
    );
\tmp_25_reg_2135[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(2),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(2),
      O => D(2)
    );
\tmp_25_reg_2135[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(30),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(30),
      O => D(30)
    );
\tmp_25_reg_2135[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(31),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(31),
      O => D(31)
    );
\tmp_25_reg_2135[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777F777F7777777"
    )
        port map (
      I0 => grp_fu_351_p2,
      I1 => tmp_33_reg_2090,
      I2 => \reg_395_reg[31]\(30),
      I3 => \reg_395_reg[25]\,
      I4 => \reg_395_reg[11]\,
      I5 => \reg_395_reg[2]\,
      O => \tmp_25_reg_2135[31]_i_2_n_0\
    );
\tmp_25_reg_2135[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(3),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(3),
      O => D(3)
    );
\tmp_25_reg_2135[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(4),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(4),
      O => D(4)
    );
\tmp_25_reg_2135[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(5),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(5),
      O => D(5)
    );
\tmp_25_reg_2135[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(6),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(6),
      O => D(6)
    );
\tmp_25_reg_2135[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(7),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(7),
      O => D(7)
    );
\tmp_25_reg_2135[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(8),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(8),
      O => D(8)
    );
\tmp_25_reg_2135[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_min_read_reg_2000_reg[31]\(9),
      I1 => \tmp_25_reg_2135[31]_i_2_n_0\,
      I2 => \reg_395_reg[31]\(9),
      O => D(9)
    );
\tmp_27_reg_2147[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(0),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(0),
      O => \tmp_27_reg_2147_reg[31]\(0)
    );
\tmp_27_reg_2147[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(10),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(10),
      O => \tmp_27_reg_2147_reg[31]\(10)
    );
\tmp_27_reg_2147[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(11),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(11),
      O => \tmp_27_reg_2147_reg[31]\(11)
    );
\tmp_27_reg_2147[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(12),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(12),
      O => \tmp_27_reg_2147_reg[31]\(12)
    );
\tmp_27_reg_2147[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(13),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(13),
      O => \tmp_27_reg_2147_reg[31]\(13)
    );
\tmp_27_reg_2147[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(14),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(14),
      O => \tmp_27_reg_2147_reg[31]\(14)
    );
\tmp_27_reg_2147[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(15),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(15),
      O => \tmp_27_reg_2147_reg[31]\(15)
    );
\tmp_27_reg_2147[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(16),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(16),
      O => \tmp_27_reg_2147_reg[31]\(16)
    );
\tmp_27_reg_2147[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(17),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(17),
      O => \tmp_27_reg_2147_reg[31]\(17)
    );
\tmp_27_reg_2147[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(18),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(18),
      O => \tmp_27_reg_2147_reg[31]\(18)
    );
\tmp_27_reg_2147[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(19),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(19),
      O => \tmp_27_reg_2147_reg[31]\(19)
    );
\tmp_27_reg_2147[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(1),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(1),
      O => \tmp_27_reg_2147_reg[31]\(1)
    );
\tmp_27_reg_2147[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(20),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(20),
      O => \tmp_27_reg_2147_reg[31]\(20)
    );
\tmp_27_reg_2147[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(21),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(21),
      O => \tmp_27_reg_2147_reg[31]\(21)
    );
\tmp_27_reg_2147[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(22),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(22),
      O => \tmp_27_reg_2147_reg[31]\(22)
    );
\tmp_27_reg_2147[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(23),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(23),
      O => \tmp_27_reg_2147_reg[31]\(23)
    );
\tmp_27_reg_2147[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(24),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(24),
      O => \tmp_27_reg_2147_reg[31]\(24)
    );
\tmp_27_reg_2147[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(25),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(25),
      O => \tmp_27_reg_2147_reg[31]\(25)
    );
\tmp_27_reg_2147[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(26),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(26),
      O => \tmp_27_reg_2147_reg[31]\(26)
    );
\tmp_27_reg_2147[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(27),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(27),
      O => \tmp_27_reg_2147_reg[31]\(27)
    );
\tmp_27_reg_2147[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(28),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(28),
      O => \tmp_27_reg_2147_reg[31]\(28)
    );
\tmp_27_reg_2147[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(29),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(29),
      O => \tmp_27_reg_2147_reg[31]\(29)
    );
\tmp_27_reg_2147[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(2),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(2),
      O => \tmp_27_reg_2147_reg[31]\(2)
    );
\tmp_27_reg_2147[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(30),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(30),
      O => \tmp_27_reg_2147_reg[31]\(30)
    );
\tmp_27_reg_2147[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(31),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(31),
      O => \tmp_27_reg_2147_reg[31]\(31)
    );
\tmp_27_reg_2147[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54FFFFFF"
    )
        port map (
      I0 => \tmp_25_reg_2135_reg[23]\,
      I1 => \tmp_25_reg_2135_reg[0]\,
      I2 => \tmp_25_reg_2135_reg[7]\,
      I3 => tmp_39_reg_2103,
      I4 => grp_fu_351_p2,
      O => \tmp_27_reg_2147[31]_i_2_n_0\
    );
\tmp_27_reg_2147[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(3),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(3),
      O => \tmp_27_reg_2147_reg[31]\(3)
    );
\tmp_27_reg_2147[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(4),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(4),
      O => \tmp_27_reg_2147_reg[31]\(4)
    );
\tmp_27_reg_2147[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(5),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(5),
      O => \tmp_27_reg_2147_reg[31]\(5)
    );
\tmp_27_reg_2147[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(6),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(6),
      O => \tmp_27_reg_2147_reg[31]\(6)
    );
\tmp_27_reg_2147[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(7),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(7),
      O => \tmp_27_reg_2147_reg[31]\(7)
    );
\tmp_27_reg_2147[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(8),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(8),
      O => \tmp_27_reg_2147_reg[31]\(8)
    );
\tmp_27_reg_2147[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(9),
      I1 => \tmp_27_reg_2147[31]_i_2_n_0\,
      I2 => \tmp_25_reg_2135_reg[31]\(9),
      O => \tmp_27_reg_2147_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32_8 is
  port (
    sel_tmp1_fu_676_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_35_reg_2085_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[69]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_cond_reg_2060_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_integral_alfa_flag_2_reg_255_reg[0]\ : out STD_LOGIC;
    \tmp_19_reg_2128_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_y_max_read_reg_2011_reg[26]\ : in STD_LOGIC;
    \tmp_11_reg_2078_reg[25]\ : in STD_LOGIC;
    tmp_35_reg_2085 : in STD_LOGIC;
    tmp_33_fu_606_p2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_19_reg_2128_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_379_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_11_reg_2078_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_y_max_read_reg_2011_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_39_reg_2103 : in STD_LOGIC;
    \tmp_19_reg_2128_reg[23]\ : in STD_LOGIC;
    \tmp_19_reg_2128_reg[2]\ : in STD_LOGIC;
    \tmp_19_reg_2128_reg[21]\ : in STD_LOGIC;
    \params_y_min_read_reg_2000_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    or_cond4_fu_536_p2 : in STD_LOGIC;
    \or_cond_reg_2060_reg[0]_0\ : in STD_LOGIC;
    \or_cond_reg_2060_reg[0]_1\ : in STD_LOGIC;
    y_integral_alfa_flag_2_reg_255 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \reg_379_reg[29]\ : in STD_LOGIC;
    tmp_33_reg_2090 : in STD_LOGIC;
    tmp_6_fu_460_p3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32_8 : entity is "current_control_ap_fcmp_0_no_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32_8 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_i_10_n_0 : STD_LOGIC;
  signal U0_i_11_n_0 : STD_LOGIC;
  signal U0_i_12_n_0 : STD_LOGIC;
  signal U0_i_13_n_0 : STD_LOGIC;
  signal U0_i_14_n_0 : STD_LOGIC;
  signal U0_i_15_n_0 : STD_LOGIC;
  signal U0_i_16_n_0 : STD_LOGIC;
  signal U0_i_17_n_0 : STD_LOGIC;
  signal U0_i_18_n_0 : STD_LOGIC;
  signal U0_i_19_n_0 : STD_LOGIC;
  signal U0_i_1_n_0 : STD_LOGIC;
  signal U0_i_20_n_0 : STD_LOGIC;
  signal U0_i_21_n_0 : STD_LOGIC;
  signal U0_i_22_n_0 : STD_LOGIC;
  signal U0_i_23_n_0 : STD_LOGIC;
  signal U0_i_24_n_0 : STD_LOGIC;
  signal U0_i_25_n_0 : STD_LOGIC;
  signal U0_i_26_n_0 : STD_LOGIC;
  signal U0_i_27_n_0 : STD_LOGIC;
  signal U0_i_28_n_0 : STD_LOGIC;
  signal U0_i_29_n_0 : STD_LOGIC;
  signal U0_i_2_n_0 : STD_LOGIC;
  signal U0_i_30_n_0 : STD_LOGIC;
  signal U0_i_31_n_0 : STD_LOGIC;
  signal U0_i_32_n_0 : STD_LOGIC;
  signal U0_i_33_n_0 : STD_LOGIC;
  signal U0_i_34_n_0 : STD_LOGIC;
  signal U0_i_35_n_0 : STD_LOGIC;
  signal U0_i_36_n_0 : STD_LOGIC;
  signal U0_i_37_n_0 : STD_LOGIC;
  signal U0_i_38_n_0 : STD_LOGIC;
  signal U0_i_39_n_0 : STD_LOGIC;
  signal U0_i_3_n_0 : STD_LOGIC;
  signal U0_i_40_n_0 : STD_LOGIC;
  signal U0_i_41_n_0 : STD_LOGIC;
  signal U0_i_42_n_0 : STD_LOGIC;
  signal U0_i_43_n_0 : STD_LOGIC;
  signal U0_i_44_n_0 : STD_LOGIC;
  signal U0_i_45_n_0 : STD_LOGIC;
  signal U0_i_46_n_0 : STD_LOGIC;
  signal U0_i_47_n_0 : STD_LOGIC;
  signal U0_i_48_n_0 : STD_LOGIC;
  signal U0_i_49_n_0 : STD_LOGIC;
  signal U0_i_4_n_0 : STD_LOGIC;
  signal U0_i_50_n_0 : STD_LOGIC;
  signal U0_i_51_n_0 : STD_LOGIC;
  signal U0_i_52_n_0 : STD_LOGIC;
  signal U0_i_53_n_0 : STD_LOGIC;
  signal U0_i_54_n_0 : STD_LOGIC;
  signal U0_i_55_n_0 : STD_LOGIC;
  signal U0_i_56_n_0 : STD_LOGIC;
  signal U0_i_57_n_0 : STD_LOGIC;
  signal U0_i_58_n_0 : STD_LOGIC;
  signal U0_i_59_n_0 : STD_LOGIC;
  signal U0_i_5_n_0 : STD_LOGIC;
  signal U0_i_60_n_0 : STD_LOGIC;
  signal U0_i_61_n_0 : STD_LOGIC;
  signal U0_i_62_n_0 : STD_LOGIC;
  signal U0_i_63_n_0 : STD_LOGIC;
  signal U0_i_64_n_0 : STD_LOGIC;
  signal U0_i_66_n_0 : STD_LOGIC;
  signal U0_i_6_n_0 : STD_LOGIC;
  signal U0_i_7_n_0 : STD_LOGIC;
  signal U0_i_8_n_0 : STD_LOGIC;
  signal U0_i_9_n_0 : STD_LOGIC;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_4 : STD_LOGIC;
  signal U0_n_5 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal grp_fu_346_opcode1 : STD_LOGIC;
  signal grp_fu_346_p2 : STD_LOGIC;
  signal \^or_cond_reg_2060_reg[0]\ : STD_LOGIC;
  signal \tmp_21_reg_2142[31]_i_2_n_0\ : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 0;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 1;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 1;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 0;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 0;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 8;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 1;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U0_i_65 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of U0_i_66 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_CS_fsm[43]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ap_CS_fsm[69]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \or_cond_reg_2060[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[15]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[16]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[17]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[18]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[20]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[21]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[22]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[23]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[24]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[25]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[26]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[27]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[28]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[29]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[30]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[31]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[8]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_21_reg_2142[9]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_35_reg_2085[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \x_assign_2_reg_287[31]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \y_integral_beta_new_2_reg_276[31]_i_1\ : label is "soft_lutpair86";
begin
  \or_cond_reg_2060_reg[0]\ <= \^or_cond_reg_2060_reg[0]\;
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => '0',
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 8) => NLW_U0_m_axis_result_tdata_UNCONNECTED(31 downto 8),
      m_axis_result_tdata(7) => U0_n_5,
      m_axis_result_tdata(6) => U0_n_6,
      m_axis_result_tdata(5) => U0_n_7,
      m_axis_result_tdata(4) => U0_n_8,
      m_axis_result_tdata(3) => U0_n_9,
      m_axis_result_tdata(2) => U0_n_10,
      m_axis_result_tdata(1) => U0_n_11,
      m_axis_result_tdata(0) => grp_fu_346_p2,
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31) => U0_i_1_n_0,
      s_axis_a_tdata(30) => U0_i_2_n_0,
      s_axis_a_tdata(29) => U0_i_3_n_0,
      s_axis_a_tdata(28) => U0_i_4_n_0,
      s_axis_a_tdata(27) => U0_i_5_n_0,
      s_axis_a_tdata(26) => U0_i_6_n_0,
      s_axis_a_tdata(25) => U0_i_7_n_0,
      s_axis_a_tdata(24) => U0_i_8_n_0,
      s_axis_a_tdata(23) => U0_i_9_n_0,
      s_axis_a_tdata(22) => U0_i_10_n_0,
      s_axis_a_tdata(21) => U0_i_11_n_0,
      s_axis_a_tdata(20) => U0_i_12_n_0,
      s_axis_a_tdata(19) => U0_i_13_n_0,
      s_axis_a_tdata(18) => U0_i_14_n_0,
      s_axis_a_tdata(17) => U0_i_15_n_0,
      s_axis_a_tdata(16) => U0_i_16_n_0,
      s_axis_a_tdata(15) => U0_i_17_n_0,
      s_axis_a_tdata(14) => U0_i_18_n_0,
      s_axis_a_tdata(13) => U0_i_19_n_0,
      s_axis_a_tdata(12) => U0_i_20_n_0,
      s_axis_a_tdata(11) => U0_i_21_n_0,
      s_axis_a_tdata(10) => U0_i_22_n_0,
      s_axis_a_tdata(9) => U0_i_23_n_0,
      s_axis_a_tdata(8) => U0_i_24_n_0,
      s_axis_a_tdata(7) => U0_i_25_n_0,
      s_axis_a_tdata(6) => U0_i_26_n_0,
      s_axis_a_tdata(5) => U0_i_27_n_0,
      s_axis_a_tdata(4) => U0_i_28_n_0,
      s_axis_a_tdata(3) => U0_i_29_n_0,
      s_axis_a_tdata(2) => U0_i_30_n_0,
      s_axis_a_tdata(1) => U0_i_31_n_0,
      s_axis_a_tdata(0) => U0_i_32_n_0,
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31) => U0_i_33_n_0,
      s_axis_b_tdata(30) => U0_i_34_n_0,
      s_axis_b_tdata(29) => U0_i_35_n_0,
      s_axis_b_tdata(28) => U0_i_36_n_0,
      s_axis_b_tdata(27) => U0_i_37_n_0,
      s_axis_b_tdata(26) => U0_i_38_n_0,
      s_axis_b_tdata(25) => U0_i_39_n_0,
      s_axis_b_tdata(24) => U0_i_40_n_0,
      s_axis_b_tdata(23) => U0_i_41_n_0,
      s_axis_b_tdata(22) => U0_i_42_n_0,
      s_axis_b_tdata(21) => U0_i_43_n_0,
      s_axis_b_tdata(20) => U0_i_44_n_0,
      s_axis_b_tdata(19) => U0_i_45_n_0,
      s_axis_b_tdata(18) => U0_i_46_n_0,
      s_axis_b_tdata(17) => U0_i_47_n_0,
      s_axis_b_tdata(16) => U0_i_48_n_0,
      s_axis_b_tdata(15) => U0_i_49_n_0,
      s_axis_b_tdata(14) => U0_i_50_n_0,
      s_axis_b_tdata(13) => U0_i_51_n_0,
      s_axis_b_tdata(12) => U0_i_52_n_0,
      s_axis_b_tdata(11) => U0_i_53_n_0,
      s_axis_b_tdata(10) => U0_i_54_n_0,
      s_axis_b_tdata(9) => U0_i_55_n_0,
      s_axis_b_tdata(8) => U0_i_56_n_0,
      s_axis_b_tdata(7) => U0_i_57_n_0,
      s_axis_b_tdata(6) => U0_i_58_n_0,
      s_axis_b_tdata(5) => U0_i_59_n_0,
      s_axis_b_tdata(4) => U0_i_60_n_0,
      s_axis_b_tdata(3) => U0_i_61_n_0,
      s_axis_b_tdata(2) => U0_i_62_n_0,
      s_axis_b_tdata(1) => U0_i_63_n_0,
      s_axis_b_tdata(0) => U0_i_64_n_0,
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 6) => B"00",
      s_axis_operation_tdata(5) => grp_fu_346_opcode1,
      s_axis_operation_tdata(4) => '0',
      s_axis_operation_tdata(3) => U0_i_66_n_0,
      s_axis_operation_tdata(2 downto 0) => B"100",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '1'
    );
U0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(31),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(31),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(31),
      O => U0_i_1_n_0
    );
U0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(22),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(22),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(22),
      O => U0_i_10_n_0
    );
U0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(21),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(21),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(21),
      O => U0_i_11_n_0
    );
U0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(20),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(20),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(20),
      O => U0_i_12_n_0
    );
U0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(19),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(19),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(19),
      O => U0_i_13_n_0
    );
U0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(18),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(18),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(18),
      O => U0_i_14_n_0
    );
U0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(17),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(17),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(17),
      O => U0_i_15_n_0
    );
U0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(16),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(16),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(16),
      O => U0_i_16_n_0
    );
U0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(15),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(15),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(15),
      O => U0_i_17_n_0
    );
U0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(14),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(14),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(14),
      O => U0_i_18_n_0
    );
U0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(13),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(13),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(13),
      O => U0_i_19_n_0
    );
U0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(30),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(30),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(30),
      O => U0_i_2_n_0
    );
U0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(12),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(12),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(12),
      O => U0_i_20_n_0
    );
U0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(11),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(11),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(11),
      O => U0_i_21_n_0
    );
U0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(10),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(10),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(10),
      O => U0_i_22_n_0
    );
U0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(9),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(9),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(9),
      O => U0_i_23_n_0
    );
U0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(8),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(8),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(8),
      O => U0_i_24_n_0
    );
U0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(7),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(7),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(7),
      O => U0_i_25_n_0
    );
U0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(6),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(6),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(6),
      O => U0_i_26_n_0
    );
U0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(5),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(5),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(5),
      O => U0_i_27_n_0
    );
U0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(4),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(4),
      O => U0_i_28_n_0
    );
U0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(3),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(3),
      O => U0_i_29_n_0
    );
U0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(29),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(29),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(29),
      O => U0_i_3_n_0
    );
U0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(2),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(2),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(2),
      O => U0_i_30_n_0
    );
U0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(1),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(1),
      O => U0_i_31_n_0
    );
U0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(0),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(0),
      O => U0_i_32_n_0
    );
U0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(31),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(31),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_33_n_0
    );
U0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(30),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(30),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_34_n_0
    );
U0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(29),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(29),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_35_n_0
    );
U0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(28),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(28),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_36_n_0
    );
U0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(27),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(27),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_37_n_0
    );
U0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(26),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(26),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_38_n_0
    );
U0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(25),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(25),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_39_n_0
    );
U0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(28),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(28),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(28),
      O => U0_i_4_n_0
    );
U0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(24),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(24),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_40_n_0
    );
U0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(23),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(23),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_41_n_0
    );
U0_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(22),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(22),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_42_n_0
    );
U0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(21),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(21),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_43_n_0
    );
U0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(20),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(20),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_44_n_0
    );
U0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(19),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(19),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_45_n_0
    );
U0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(18),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(18),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_46_n_0
    );
U0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(17),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(17),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_47_n_0
    );
U0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(16),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(16),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_48_n_0
    );
U0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(15),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(15),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_49_n_0
    );
U0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(27),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(27),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(27),
      O => U0_i_5_n_0
    );
U0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(14),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(14),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_50_n_0
    );
U0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(13),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(13),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_51_n_0
    );
U0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(12),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(12),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_52_n_0
    );
U0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(11),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(11),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_53_n_0
    );
U0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(10),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(10),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_54_n_0
    );
U0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(9),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(9),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_55_n_0
    );
U0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(8),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(8),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_56_n_0
    );
U0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(7),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(7),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_57_n_0
    );
U0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(6),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(6),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_58_n_0
    );
U0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(5),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(5),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_59_n_0
    );
U0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(26),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(26),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(26),
      O => U0_i_6_n_0
    );
U0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(4),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(4),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_60_n_0
    );
U0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(3),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_61_n_0
    );
U0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(2),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(2),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_62_n_0
    );
U0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(1),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_63_n_0
    );
U0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8ABA8A8A8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(0),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \params_y_min_read_reg_2000_reg[31]\(0),
      I4 => Q(3),
      I5 => Q(1),
      O => U0_i_64_n_0
    );
U0_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => grp_fu_346_opcode1
    );
U0_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => U0_i_66_n_0
    );
U0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(25),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(25),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(25),
      O => U0_i_7_n_0
    );
U0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(24),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(24),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(24),
      O => U0_i_8_n_0
    );
U0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => \tmp_19_reg_2128_reg[31]_0\(23),
      I1 => Q(4),
      I2 => \reg_379_reg[31]\(23),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \tmp_11_reg_2078_reg[31]\(23),
      O => U0_i_9_n_0
    );
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^or_cond_reg_2060_reg[0]\,
      I1 => or_cond4_fu_536_p2,
      I2 => Q(0),
      O => \ap_CS_fsm_reg[69]\(0)
    );
\ap_CS_fsm[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^or_cond_reg_2060_reg[0]\,
      I1 => or_cond4_fu_536_p2,
      I2 => Q(0),
      I3 => Q(4),
      O => \ap_CS_fsm_reg[69]\(1)
    );
\or_cond_reg_2060[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_6_fu_460_p3,
      O => \^or_cond_reg_2060_reg[0]\
    );
\sel_tmp1_reg_2109[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040404"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[26]\,
      I1 => grp_fu_346_p2,
      I2 => \tmp_11_reg_2078_reg[25]\,
      I3 => tmp_35_reg_2085,
      I4 => tmp_33_fu_606_p2,
      O => sel_tmp1_fu_676_p2
    );
\tmp_19_reg_2128[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(0),
      I4 => \params_y_min_read_reg_2000_reg[31]\(0),
      O => \tmp_19_reg_2128_reg[31]\(0)
    );
\tmp_19_reg_2128[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(10),
      I4 => \params_y_min_read_reg_2000_reg[31]\(10),
      O => \tmp_19_reg_2128_reg[31]\(10)
    );
\tmp_19_reg_2128[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(11),
      I4 => \params_y_min_read_reg_2000_reg[31]\(11),
      O => \tmp_19_reg_2128_reg[31]\(11)
    );
\tmp_19_reg_2128[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(12),
      I4 => \params_y_min_read_reg_2000_reg[31]\(12),
      O => \tmp_19_reg_2128_reg[31]\(12)
    );
\tmp_19_reg_2128[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(13),
      I4 => \params_y_min_read_reg_2000_reg[31]\(13),
      O => \tmp_19_reg_2128_reg[31]\(13)
    );
\tmp_19_reg_2128[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(14),
      I4 => \params_y_min_read_reg_2000_reg[31]\(14),
      O => \tmp_19_reg_2128_reg[31]\(14)
    );
\tmp_19_reg_2128[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(15),
      I4 => \params_y_min_read_reg_2000_reg[31]\(15),
      O => \tmp_19_reg_2128_reg[31]\(15)
    );
\tmp_19_reg_2128[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(16),
      I4 => \params_y_min_read_reg_2000_reg[31]\(16),
      O => \tmp_19_reg_2128_reg[31]\(16)
    );
\tmp_19_reg_2128[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(17),
      I4 => \params_y_min_read_reg_2000_reg[31]\(17),
      O => \tmp_19_reg_2128_reg[31]\(17)
    );
\tmp_19_reg_2128[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(18),
      I4 => \params_y_min_read_reg_2000_reg[31]\(18),
      O => \tmp_19_reg_2128_reg[31]\(18)
    );
\tmp_19_reg_2128[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(19),
      I4 => \params_y_min_read_reg_2000_reg[31]\(19),
      O => \tmp_19_reg_2128_reg[31]\(19)
    );
\tmp_19_reg_2128[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(1),
      I4 => \params_y_min_read_reg_2000_reg[31]\(1),
      O => \tmp_19_reg_2128_reg[31]\(1)
    );
\tmp_19_reg_2128[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(20),
      I4 => \params_y_min_read_reg_2000_reg[31]\(20),
      O => \tmp_19_reg_2128_reg[31]\(20)
    );
\tmp_19_reg_2128[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(21),
      I4 => \params_y_min_read_reg_2000_reg[31]\(21),
      O => \tmp_19_reg_2128_reg[31]\(21)
    );
\tmp_19_reg_2128[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(22),
      I4 => \params_y_min_read_reg_2000_reg[31]\(22),
      O => \tmp_19_reg_2128_reg[31]\(22)
    );
\tmp_19_reg_2128[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(23),
      I4 => \params_y_min_read_reg_2000_reg[31]\(23),
      O => \tmp_19_reg_2128_reg[31]\(23)
    );
\tmp_19_reg_2128[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(24),
      I4 => \params_y_min_read_reg_2000_reg[31]\(24),
      O => \tmp_19_reg_2128_reg[31]\(24)
    );
\tmp_19_reg_2128[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(25),
      I4 => \params_y_min_read_reg_2000_reg[31]\(25),
      O => \tmp_19_reg_2128_reg[31]\(25)
    );
\tmp_19_reg_2128[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(26),
      I4 => \params_y_min_read_reg_2000_reg[31]\(26),
      O => \tmp_19_reg_2128_reg[31]\(26)
    );
\tmp_19_reg_2128[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(27),
      I4 => \params_y_min_read_reg_2000_reg[31]\(27),
      O => \tmp_19_reg_2128_reg[31]\(27)
    );
\tmp_19_reg_2128[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(28),
      I4 => \params_y_min_read_reg_2000_reg[31]\(28),
      O => \tmp_19_reg_2128_reg[31]\(28)
    );
\tmp_19_reg_2128[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(29),
      I4 => \params_y_min_read_reg_2000_reg[31]\(29),
      O => \tmp_19_reg_2128_reg[31]\(29)
    );
\tmp_19_reg_2128[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(2),
      I4 => \params_y_min_read_reg_2000_reg[31]\(2),
      O => \tmp_19_reg_2128_reg[31]\(2)
    );
\tmp_19_reg_2128[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(30),
      I4 => \params_y_min_read_reg_2000_reg[31]\(30),
      O => \tmp_19_reg_2128_reg[31]\(30)
    );
\tmp_19_reg_2128[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(31),
      I4 => \params_y_min_read_reg_2000_reg[31]\(31),
      O => \tmp_19_reg_2128_reg[31]\(31)
    );
\tmp_19_reg_2128[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(3),
      I4 => \params_y_min_read_reg_2000_reg[31]\(3),
      O => \tmp_19_reg_2128_reg[31]\(3)
    );
\tmp_19_reg_2128[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(4),
      I4 => \params_y_min_read_reg_2000_reg[31]\(4),
      O => \tmp_19_reg_2128_reg[31]\(4)
    );
\tmp_19_reg_2128[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(5),
      I4 => \params_y_min_read_reg_2000_reg[31]\(5),
      O => \tmp_19_reg_2128_reg[31]\(5)
    );
\tmp_19_reg_2128[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(6),
      I4 => \params_y_min_read_reg_2000_reg[31]\(6),
      O => \tmp_19_reg_2128_reg[31]\(6)
    );
\tmp_19_reg_2128[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(7),
      I4 => \params_y_min_read_reg_2000_reg[31]\(7),
      O => \tmp_19_reg_2128_reg[31]\(7)
    );
\tmp_19_reg_2128[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(8),
      I4 => \params_y_min_read_reg_2000_reg[31]\(8),
      O => \tmp_19_reg_2128_reg[31]\(8)
    );
\tmp_19_reg_2128[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \reg_379_reg[29]\,
      I1 => grp_fu_346_p2,
      I2 => tmp_33_reg_2090,
      I3 => \reg_379_reg[31]\(9),
      I4 => \params_y_min_read_reg_2000_reg[31]\(9),
      O => \tmp_19_reg_2128_reg[31]\(9)
    );
\tmp_21_reg_2142[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(0),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(0),
      O => D(0)
    );
\tmp_21_reg_2142[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(10),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(10),
      O => D(10)
    );
\tmp_21_reg_2142[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(11),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(11),
      O => D(11)
    );
\tmp_21_reg_2142[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(12),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(12),
      O => D(12)
    );
\tmp_21_reg_2142[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(13),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(13),
      O => D(13)
    );
\tmp_21_reg_2142[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(14),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(14),
      O => D(14)
    );
\tmp_21_reg_2142[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(15),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(15),
      O => D(15)
    );
\tmp_21_reg_2142[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(16),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(16),
      O => D(16)
    );
\tmp_21_reg_2142[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(17),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(17),
      O => D(17)
    );
\tmp_21_reg_2142[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(18),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(18),
      O => D(18)
    );
\tmp_21_reg_2142[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(19),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(19),
      O => D(19)
    );
\tmp_21_reg_2142[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(1),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(1),
      O => D(1)
    );
\tmp_21_reg_2142[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(20),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(20),
      O => D(20)
    );
\tmp_21_reg_2142[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(21),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(21),
      O => D(21)
    );
\tmp_21_reg_2142[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(22),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(22),
      O => D(22)
    );
\tmp_21_reg_2142[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(23),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(23),
      O => D(23)
    );
\tmp_21_reg_2142[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(24),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(24),
      O => D(24)
    );
\tmp_21_reg_2142[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(25),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(25),
      O => D(25)
    );
\tmp_21_reg_2142[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(26),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(26),
      O => D(26)
    );
\tmp_21_reg_2142[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(27),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(27),
      O => D(27)
    );
\tmp_21_reg_2142[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(28),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(28),
      O => D(28)
    );
\tmp_21_reg_2142[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(29),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(29),
      O => D(29)
    );
\tmp_21_reg_2142[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(2),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(2),
      O => D(2)
    );
\tmp_21_reg_2142[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(30),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(30),
      O => D(30)
    );
\tmp_21_reg_2142[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(31),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(31),
      O => D(31)
    );
\tmp_21_reg_2142[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7F77"
    )
        port map (
      I0 => tmp_39_reg_2103,
      I1 => grp_fu_346_p2,
      I2 => \tmp_19_reg_2128_reg[23]\,
      I3 => \tmp_19_reg_2128_reg[2]\,
      I4 => \tmp_19_reg_2128_reg[21]\,
      O => \tmp_21_reg_2142[31]_i_2_n_0\
    );
\tmp_21_reg_2142[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(3),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(3),
      O => D(3)
    );
\tmp_21_reg_2142[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(4),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(4),
      O => D(4)
    );
\tmp_21_reg_2142[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(5),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(5),
      O => D(5)
    );
\tmp_21_reg_2142[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(6),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(6),
      O => D(6)
    );
\tmp_21_reg_2142[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(7),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(7),
      O => D(7)
    );
\tmp_21_reg_2142[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(8),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(8),
      O => D(8)
    );
\tmp_21_reg_2142[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \params_y_max_read_reg_2011_reg[31]\(9),
      I1 => \tmp_21_reg_2142[31]_i_2_n_0\,
      I2 => \tmp_19_reg_2128_reg[31]_0\(9),
      O => D(9)
    );
\tmp_35_reg_2085[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_fu_346_p2,
      I1 => Q(1),
      I2 => tmp_35_reg_2085,
      O => \tmp_35_reg_2085_reg[0]\
    );
\x_assign_2_reg_287[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \^or_cond_reg_2060_reg[0]\,
      I1 => or_cond4_fu_536_p2,
      I2 => Q(0),
      I3 => \or_cond_reg_2060_reg[0]_0\,
      O => E(0)
    );
\y_integral_alfa_flag_2_reg_255[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F0FEF0FFFFFFFF"
    )
        port map (
      I0 => \^or_cond_reg_2060_reg[0]\,
      I1 => or_cond4_fu_536_p2,
      I2 => y_integral_alfa_flag_2_reg_255,
      I3 => Q(0),
      I4 => p_0_in,
      I5 => \or_cond_reg_2060_reg[0]_1\,
      O => \y_integral_alfa_flag_2_reg_255_reg[0]\
    );
\y_integral_beta_new_2_reg_276[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^or_cond_reg_2060_reg[0]\,
      I1 => or_cond4_fu_536_p2,
      I2 => Q(0),
      I3 => \or_cond_reg_2060_reg[0]_1\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => B"01000010100000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_5 : entity is "current_control_ap_fmul_2_max_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_5 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => s_axis_b_tdata(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_6 : entity is "current_control_ap_fmul_2_max_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_6 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => s_axis_b_tdata(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_7 : entity is "current_control_ap_fmul_2_max_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_7 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => s_axis_b_tdata(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_sitofp_4_no_dsp_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_sitofp_4_no_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_sitofp_4_no_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 0;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 0;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 0;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 1;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 12) => B"00000000000000000000",
      s_axis_a_tdata(11 downto 0) => Q(11 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_beta_new_1_reg_2122_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_401_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_362_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_371_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_388_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_alfa_new_1_reg_2116_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_alfa_ref : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_beta_ref : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_beta_load_s_reg_2055_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_alfa_load_s_reg_2050_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_s_reg_1983_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_379_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_y_min_read_reg_2000_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_36_reg_2096 : in STD_LOGIC;
    \params_y_max_read_reg_2011_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_tmp1_reg_2109 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din0_buf1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[0]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[0]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_5_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_6_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_4_n_0\ : STD_LOGIC;
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din1_buf1[0]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[0]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[0]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_4_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_4_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_3_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_3_n_0\ : STD_LOGIC;
  signal grp_fu_305_opcode1 : STD_LOGIC;
  signal opcode_buf1 : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din1_buf1[31]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \opcode_buf1[0]_i_1\ : label is "soft_lutpair69";
begin
current_control_ap_faddfsub_3_full_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32_9
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      \din1_buf1_reg[31]\(31 downto 0) => din1_buf1(31 downto 0),
      \params_y_max_read_reg_2011_reg[31]\(31 downto 0) => \params_y_max_read_reg_2011_reg[31]\(31 downto 0),
      \params_y_min_read_reg_2000_reg[31]\(31 downto 0) => \params_y_min_read_reg_2000_reg[31]\(31 downto 0),
      s_axis_operation_tdata(0) => opcode_buf1(0),
      sel_tmp1_reg_2109 => sel_tmp1_reg_2109,
      tmp_36_reg_2096 => tmp_36_reg_2096,
      \y_integral_beta_new_1_reg_2122_reg[31]\(31 downto 0) => \y_integral_beta_new_1_reg_2122_reg[31]\(31 downto 0)
    );
\din0_buf1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[0]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(0),
      I4 => Q(4),
      I5 => \din0_buf1[0]_i_3__0_n_0\,
      O => \din0_buf1[0]_i_1__0_n_0\
    );
\din0_buf1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(0),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(0),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(0),
      O => \din0_buf1[0]_i_2_n_0\
    );
\din0_buf1[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(0),
      I1 => Q(2),
      I2 => \din0_buf1[0]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(0),
      I5 => Q(4),
      O => \din0_buf1[0]_i_3__0_n_0\
    );
\din0_buf1[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(0),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(0),
      I3 => \reg_388_reg[31]\(0),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[0]_i_4_n_0\
    );
\din0_buf1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[10]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(10),
      I4 => Q(4),
      I5 => \din0_buf1[10]_i_3__0_n_0\,
      O => \din0_buf1[10]_i_1__0_n_0\
    );
\din0_buf1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(10),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(10),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(10),
      O => \din0_buf1[10]_i_2_n_0\
    );
\din0_buf1[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(10),
      I1 => Q(2),
      I2 => \din0_buf1[10]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(10),
      I5 => Q(4),
      O => \din0_buf1[10]_i_3__0_n_0\
    );
\din0_buf1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(10),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(10),
      I3 => \reg_388_reg[31]\(10),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[10]_i_4_n_0\
    );
\din0_buf1[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[11]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(11),
      I4 => Q(4),
      I5 => \din0_buf1[11]_i_3__0_n_0\,
      O => \din0_buf1[11]_i_1__0_n_0\
    );
\din0_buf1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(11),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(11),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(11),
      O => \din0_buf1[11]_i_2_n_0\
    );
\din0_buf1[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(11),
      I1 => Q(2),
      I2 => \din0_buf1[11]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(11),
      I5 => Q(4),
      O => \din0_buf1[11]_i_3__0_n_0\
    );
\din0_buf1[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(11),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(11),
      I3 => \reg_388_reg[31]\(11),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[11]_i_4_n_0\
    );
\din0_buf1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[12]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(12),
      I4 => Q(4),
      I5 => \din0_buf1[12]_i_3__0_n_0\,
      O => \din0_buf1[12]_i_1__0_n_0\
    );
\din0_buf1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(12),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(12),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(12),
      O => \din0_buf1[12]_i_2_n_0\
    );
\din0_buf1[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(12),
      I1 => Q(2),
      I2 => \din0_buf1[12]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(12),
      I5 => Q(4),
      O => \din0_buf1[12]_i_3__0_n_0\
    );
\din0_buf1[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(12),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(12),
      I3 => \reg_388_reg[31]\(12),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[12]_i_4_n_0\
    );
\din0_buf1[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[13]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(13),
      I4 => Q(4),
      I5 => \din0_buf1[13]_i_3__0_n_0\,
      O => \din0_buf1[13]_i_1__0_n_0\
    );
\din0_buf1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(13),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(13),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(13),
      O => \din0_buf1[13]_i_2_n_0\
    );
\din0_buf1[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(13),
      I1 => Q(2),
      I2 => \din0_buf1[13]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(13),
      I5 => Q(4),
      O => \din0_buf1[13]_i_3__0_n_0\
    );
\din0_buf1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(13),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(13),
      I3 => \reg_388_reg[31]\(13),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[13]_i_4_n_0\
    );
\din0_buf1[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[14]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(14),
      I4 => Q(4),
      I5 => \din0_buf1[14]_i_3__0_n_0\,
      O => \din0_buf1[14]_i_1__0_n_0\
    );
\din0_buf1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(14),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(14),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(14),
      O => \din0_buf1[14]_i_2_n_0\
    );
\din0_buf1[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(14),
      I1 => Q(2),
      I2 => \din0_buf1[14]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(14),
      I5 => Q(4),
      O => \din0_buf1[14]_i_3__0_n_0\
    );
\din0_buf1[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2FF00"
    )
        port map (
      I0 => \reg_362_reg[31]\(14),
      I1 => Q(0),
      I2 => \reg_371_reg[31]\(14),
      I3 => \reg_388_reg[31]\(14),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[14]_i_4_n_0\
    );
\din0_buf1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[15]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(15),
      I4 => Q(4),
      I5 => \din0_buf1[15]_i_3__0_n_0\,
      O => \din0_buf1[15]_i_1__0_n_0\
    );
\din0_buf1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(15),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(15),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(15),
      O => \din0_buf1[15]_i_2_n_0\
    );
\din0_buf1[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(15),
      I1 => Q(2),
      I2 => \din0_buf1[15]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(15),
      I5 => Q(4),
      O => \din0_buf1[15]_i_3__0_n_0\
    );
\din0_buf1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(15),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(15),
      I3 => \reg_388_reg[31]\(15),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[15]_i_4_n_0\
    );
\din0_buf1[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[16]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(16),
      I4 => Q(4),
      I5 => \din0_buf1[16]_i_3__0_n_0\,
      O => \din0_buf1[16]_i_1__0_n_0\
    );
\din0_buf1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(16),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(16),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(16),
      O => \din0_buf1[16]_i_2_n_0\
    );
\din0_buf1[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(16),
      I1 => Q(2),
      I2 => \din0_buf1[16]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(16),
      I5 => Q(4),
      O => \din0_buf1[16]_i_3__0_n_0\
    );
\din0_buf1[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(16),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(16),
      I3 => \reg_388_reg[31]\(16),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[16]_i_4_n_0\
    );
\din0_buf1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[17]_i_2__0_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(17),
      I4 => Q(4),
      I5 => \din0_buf1[17]_i_3__0_n_0\,
      O => \din0_buf1[17]_i_1_n_0\
    );
\din0_buf1[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(17),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(17),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(17),
      O => \din0_buf1[17]_i_2__0_n_0\
    );
\din0_buf1[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(17),
      I1 => Q(2),
      I2 => \din0_buf1[17]_i_4__0_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(17),
      I5 => Q(4),
      O => \din0_buf1[17]_i_3__0_n_0\
    );
\din0_buf1[17]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(17),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(17),
      I3 => \reg_388_reg[31]\(17),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[17]_i_4__0_n_0\
    );
\din0_buf1[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[18]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(18),
      I4 => Q(4),
      I5 => \din0_buf1[18]_i_3__0_n_0\,
      O => \din0_buf1[18]_i_1__0_n_0\
    );
\din0_buf1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(18),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(18),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(18),
      O => \din0_buf1[18]_i_2_n_0\
    );
\din0_buf1[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(18),
      I1 => Q(2),
      I2 => \din0_buf1[18]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(18),
      I5 => Q(4),
      O => \din0_buf1[18]_i_3__0_n_0\
    );
\din0_buf1[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(18),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(18),
      I3 => \reg_388_reg[31]\(18),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[18]_i_4_n_0\
    );
\din0_buf1[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[19]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(19),
      I4 => Q(4),
      I5 => \din0_buf1[19]_i_3__0_n_0\,
      O => \din0_buf1[19]_i_1__0_n_0\
    );
\din0_buf1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(19),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(19),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(19),
      O => \din0_buf1[19]_i_2_n_0\
    );
\din0_buf1[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(19),
      I1 => Q(2),
      I2 => \din0_buf1[19]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(19),
      I5 => Q(4),
      O => \din0_buf1[19]_i_3__0_n_0\
    );
\din0_buf1[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(19),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(19),
      I3 => \reg_388_reg[31]\(19),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[19]_i_4_n_0\
    );
\din0_buf1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[1]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(1),
      I4 => Q(4),
      I5 => \din0_buf1[1]_i_3__0_n_0\,
      O => \din0_buf1[1]_i_1__0_n_0\
    );
\din0_buf1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(1),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(1),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(1),
      O => \din0_buf1[1]_i_2_n_0\
    );
\din0_buf1[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(1),
      I1 => Q(2),
      I2 => \din0_buf1[1]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(1),
      I5 => Q(4),
      O => \din0_buf1[1]_i_3__0_n_0\
    );
\din0_buf1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(1),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(1),
      I3 => \reg_388_reg[31]\(1),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[1]_i_4_n_0\
    );
\din0_buf1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[20]_i_2__0_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(20),
      I4 => Q(4),
      I5 => \din0_buf1[20]_i_3__0_n_0\,
      O => \din0_buf1[20]_i_1_n_0\
    );
\din0_buf1[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(20),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(20),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(20),
      O => \din0_buf1[20]_i_2__0_n_0\
    );
\din0_buf1[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(20),
      I1 => Q(2),
      I2 => \din0_buf1[20]_i_4__0_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(20),
      I5 => Q(4),
      O => \din0_buf1[20]_i_3__0_n_0\
    );
\din0_buf1[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(20),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(20),
      I3 => \reg_388_reg[31]\(20),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[20]_i_4__0_n_0\
    );
\din0_buf1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[21]_i_2__0_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(21),
      I4 => Q(4),
      I5 => \din0_buf1[21]_i_3__0_n_0\,
      O => \din0_buf1[21]_i_1_n_0\
    );
\din0_buf1[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(21),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(21),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(21),
      O => \din0_buf1[21]_i_2__0_n_0\
    );
\din0_buf1[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(21),
      I1 => Q(2),
      I2 => \din0_buf1[21]_i_4__0_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(21),
      I5 => Q(4),
      O => \din0_buf1[21]_i_3__0_n_0\
    );
\din0_buf1[21]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(21),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(21),
      I3 => \reg_388_reg[31]\(21),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[21]_i_4__0_n_0\
    );
\din0_buf1[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[22]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(22),
      I4 => Q(4),
      I5 => \din0_buf1[22]_i_3__0_n_0\,
      O => \din0_buf1[22]_i_1__0_n_0\
    );
\din0_buf1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(22),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(22),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(22),
      O => \din0_buf1[22]_i_2_n_0\
    );
\din0_buf1[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(22),
      I1 => Q(2),
      I2 => \din0_buf1[22]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(22),
      I5 => Q(4),
      O => \din0_buf1[22]_i_3__0_n_0\
    );
\din0_buf1[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(22),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(22),
      I3 => \reg_388_reg[31]\(22),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[22]_i_4_n_0\
    );
\din0_buf1[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[23]_i_2__0_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(23),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_3__0_n_0\,
      O => \din0_buf1[23]_i_1__0_n_0\
    );
\din0_buf1[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(23),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(23),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(23),
      O => \din0_buf1[23]_i_2__0_n_0\
    );
\din0_buf1[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(23),
      I1 => Q(2),
      I2 => \din0_buf1[23]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(23),
      I5 => Q(4),
      O => \din0_buf1[23]_i_3__0_n_0\
    );
\din0_buf1[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(23),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(23),
      I3 => \reg_388_reg[31]\(23),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[23]_i_4_n_0\
    );
\din0_buf1[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[24]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(24),
      I4 => Q(4),
      I5 => \din0_buf1[24]_i_3__1_n_0\,
      O => \din0_buf1[24]_i_1__0_n_0\
    );
\din0_buf1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(24),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(24),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(24),
      O => \din0_buf1[24]_i_2_n_0\
    );
\din0_buf1[24]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(24),
      I1 => Q(2),
      I2 => \din0_buf1[24]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(24),
      I5 => Q(4),
      O => \din0_buf1[24]_i_3__1_n_0\
    );
\din0_buf1[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(24),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(24),
      I3 => \reg_388_reg[31]\(24),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[24]_i_4_n_0\
    );
\din0_buf1[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[25]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(25),
      I4 => Q(4),
      I5 => \din0_buf1[25]_i_3__1_n_0\,
      O => \din0_buf1[25]_i_1__0_n_0\
    );
\din0_buf1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(25),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(25),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(25),
      O => \din0_buf1[25]_i_2_n_0\
    );
\din0_buf1[25]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(25),
      I1 => Q(2),
      I2 => \din0_buf1[25]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(25),
      I5 => Q(4),
      O => \din0_buf1[25]_i_3__1_n_0\
    );
\din0_buf1[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(25),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(25),
      I3 => \reg_388_reg[31]\(25),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[25]_i_4_n_0\
    );
\din0_buf1[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[26]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(26),
      I4 => Q(4),
      I5 => \din0_buf1[26]_i_3__1_n_0\,
      O => \din0_buf1[26]_i_1__0_n_0\
    );
\din0_buf1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(26),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(26),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(26),
      O => \din0_buf1[26]_i_2_n_0\
    );
\din0_buf1[26]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(26),
      I1 => Q(2),
      I2 => \din0_buf1[26]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(26),
      I5 => Q(4),
      O => \din0_buf1[26]_i_3__1_n_0\
    );
\din0_buf1[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(26),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(26),
      I3 => \reg_388_reg[31]\(26),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[26]_i_4_n_0\
    );
\din0_buf1[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[27]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(27),
      I4 => Q(4),
      I5 => \din0_buf1[27]_i_3__1_n_0\,
      O => \din0_buf1[27]_i_1__0_n_0\
    );
\din0_buf1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(27),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(27),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(27),
      O => \din0_buf1[27]_i_2_n_0\
    );
\din0_buf1[27]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(27),
      I1 => Q(2),
      I2 => \din0_buf1[27]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(27),
      I5 => Q(4),
      O => \din0_buf1[27]_i_3__1_n_0\
    );
\din0_buf1[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(27),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(27),
      I3 => \reg_388_reg[31]\(27),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[27]_i_4_n_0\
    );
\din0_buf1[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[28]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(28),
      I4 => Q(4),
      I5 => \din0_buf1[28]_i_3__1_n_0\,
      O => \din0_buf1[28]_i_1__0_n_0\
    );
\din0_buf1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(28),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(28),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(28),
      O => \din0_buf1[28]_i_2_n_0\
    );
\din0_buf1[28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(28),
      I1 => Q(2),
      I2 => \din0_buf1[28]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(28),
      I5 => Q(4),
      O => \din0_buf1[28]_i_3__1_n_0\
    );
\din0_buf1[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(28),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(28),
      I3 => \reg_388_reg[31]\(28),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[28]_i_4_n_0\
    );
\din0_buf1[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[29]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(29),
      I4 => Q(4),
      I5 => \din0_buf1[29]_i_3__1_n_0\,
      O => \din0_buf1[29]_i_1__0_n_0\
    );
\din0_buf1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(29),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(29),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(29),
      O => \din0_buf1[29]_i_2_n_0\
    );
\din0_buf1[29]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(29),
      I1 => Q(2),
      I2 => \din0_buf1[29]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(29),
      I5 => Q(4),
      O => \din0_buf1[29]_i_3__1_n_0\
    );
\din0_buf1[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(29),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(29),
      I3 => \reg_388_reg[31]\(29),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[29]_i_4_n_0\
    );
\din0_buf1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[2]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(2),
      I4 => Q(4),
      I5 => \din0_buf1[2]_i_3__0_n_0\,
      O => \din0_buf1[2]_i_1__0_n_0\
    );
\din0_buf1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(2),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(2),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(2),
      O => \din0_buf1[2]_i_2_n_0\
    );
\din0_buf1[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(2),
      I1 => Q(2),
      I2 => \din0_buf1[2]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(2),
      I5 => Q(4),
      O => \din0_buf1[2]_i_3__0_n_0\
    );
\din0_buf1[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(2),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(2),
      I3 => \reg_388_reg[31]\(2),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[2]_i_4_n_0\
    );
\din0_buf1[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[30]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(30),
      I4 => Q(4),
      I5 => \din0_buf1[30]_i_3__1_n_0\,
      O => \din0_buf1[30]_i_1__0_n_0\
    );
\din0_buf1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(30),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(30),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(30),
      O => \din0_buf1[30]_i_2_n_0\
    );
\din0_buf1[30]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(30),
      I1 => Q(2),
      I2 => \din0_buf1[30]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(30),
      I5 => Q(4),
      O => \din0_buf1[30]_i_3__1_n_0\
    );
\din0_buf1[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(30),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(30),
      I3 => \reg_388_reg[31]\(30),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[30]_i_4_n_0\
    );
\din0_buf1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[31]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(31),
      I4 => Q(4),
      I5 => \din0_buf1[31]_i_4_n_0\,
      O => \din0_buf1[31]_i_1__0_n_0\
    );
\din0_buf1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(31),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(31),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(31),
      O => \din0_buf1[31]_i_2_n_0\
    );
\din0_buf1[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \din0_buf1[31]_i_3__0_n_0\
    );
\din0_buf1[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(31),
      I1 => Q(2),
      I2 => \din0_buf1[31]_i_5_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(31),
      I5 => Q(4),
      O => \din0_buf1[31]_i_4_n_0\
    );
\din0_buf1[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(31),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(31),
      I3 => \reg_388_reg[31]\(31),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[31]_i_5_n_0\
    );
\din0_buf1[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(1),
      O => \din0_buf1[31]_i_6_n_0\
    );
\din0_buf1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[3]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(3),
      I4 => Q(4),
      I5 => \din0_buf1[3]_i_3__0_n_0\,
      O => \din0_buf1[3]_i_1__0_n_0\
    );
\din0_buf1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(3),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(3),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(3),
      O => \din0_buf1[3]_i_2_n_0\
    );
\din0_buf1[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(3),
      I1 => Q(2),
      I2 => \din0_buf1[3]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(3),
      I5 => Q(4),
      O => \din0_buf1[3]_i_3__0_n_0\
    );
\din0_buf1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(3),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(3),
      I3 => \reg_388_reg[31]\(3),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[3]_i_4_n_0\
    );
\din0_buf1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[4]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(4),
      I4 => Q(4),
      I5 => \din0_buf1[4]_i_3__0_n_0\,
      O => \din0_buf1[4]_i_1__0_n_0\
    );
\din0_buf1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(4),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(4),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(4),
      O => \din0_buf1[4]_i_2_n_0\
    );
\din0_buf1[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(4),
      I1 => Q(2),
      I2 => \din0_buf1[4]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(4),
      I5 => Q(4),
      O => \din0_buf1[4]_i_3__0_n_0\
    );
\din0_buf1[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(4),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(4),
      I3 => \reg_388_reg[31]\(4),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[4]_i_4_n_0\
    );
\din0_buf1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[5]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(5),
      I4 => Q(4),
      I5 => \din0_buf1[5]_i_3__0_n_0\,
      O => \din0_buf1[5]_i_1__0_n_0\
    );
\din0_buf1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(5),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(5),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(5),
      O => \din0_buf1[5]_i_2_n_0\
    );
\din0_buf1[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(5),
      I1 => Q(2),
      I2 => \din0_buf1[5]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(5),
      I5 => Q(4),
      O => \din0_buf1[5]_i_3__0_n_0\
    );
\din0_buf1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(5),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(5),
      I3 => \reg_388_reg[31]\(5),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[5]_i_4_n_0\
    );
\din0_buf1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[6]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(6),
      I4 => Q(4),
      I5 => \din0_buf1[6]_i_3__0_n_0\,
      O => \din0_buf1[6]_i_1__0_n_0\
    );
\din0_buf1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(6),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(6),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(6),
      O => \din0_buf1[6]_i_2_n_0\
    );
\din0_buf1[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(6),
      I1 => Q(2),
      I2 => \din0_buf1[6]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(6),
      I5 => Q(4),
      O => \din0_buf1[6]_i_3__0_n_0\
    );
\din0_buf1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(6),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(6),
      I3 => \reg_388_reg[31]\(6),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[6]_i_4_n_0\
    );
\din0_buf1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[7]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(7),
      I4 => Q(4),
      I5 => \din0_buf1[7]_i_3__0_n_0\,
      O => \din0_buf1[7]_i_1__0_n_0\
    );
\din0_buf1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(7),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(7),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(7),
      O => \din0_buf1[7]_i_2_n_0\
    );
\din0_buf1[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(7),
      I1 => Q(2),
      I2 => \din0_buf1[7]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(7),
      I5 => Q(4),
      O => \din0_buf1[7]_i_3__0_n_0\
    );
\din0_buf1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(7),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(7),
      I3 => \reg_388_reg[31]\(7),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[7]_i_4_n_0\
    );
\din0_buf1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[8]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(8),
      I4 => Q(4),
      I5 => \din0_buf1[8]_i_3__0_n_0\,
      O => \din0_buf1[8]_i_1__0_n_0\
    );
\din0_buf1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(8),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(8),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(8),
      O => \din0_buf1[8]_i_2_n_0\
    );
\din0_buf1[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(8),
      I1 => Q(2),
      I2 => \din0_buf1[8]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(8),
      I5 => Q(4),
      O => \din0_buf1[8]_i_3__0_n_0\
    );
\din0_buf1[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(8),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(8),
      I3 => \reg_388_reg[31]\(8),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[8]_i_4_n_0\
    );
\din0_buf1[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAAAAAAAA"
    )
        port map (
      I0 => \din0_buf1[9]_i_2_n_0\,
      I1 => \din0_buf1[31]_i_3__0_n_0\,
      I2 => Q(5),
      I3 => i_alfa_ref(9),
      I4 => Q(4),
      I5 => \din0_buf1[9]_i_3__0_n_0\,
      O => \din0_buf1[9]_i_1__0_n_0\
    );
\din0_buf1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80F08F0F80008"
    )
        port map (
      I0 => Q(5),
      I1 => i_beta_ref(9),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_beta_load_s_reg_2055_reg[31]\(9),
      I5 => \y_integral_alfa_load_s_reg_2050_reg[31]\(9),
      O => \din0_buf1[9]_i_2_n_0\
    );
\din0_buf1[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF800F8"
    )
        port map (
      I0 => \tmp_s_reg_1983_reg[31]\(9),
      I1 => Q(2),
      I2 => \din0_buf1[9]_i_4_n_0\,
      I3 => Q(3),
      I4 => \reg_379_reg[31]\(9),
      I5 => Q(4),
      O => \din0_buf1[9]_i_3__0_n_0\
    );
\din0_buf1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \reg_371_reg[31]\(9),
      I1 => Q(0),
      I2 => \reg_362_reg[31]\(9),
      I3 => \reg_388_reg[31]\(9),
      I4 => \din0_buf1[31]_i_6_n_0\,
      I5 => Q(2),
      O => \din0_buf1[9]_i_4_n_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[0]_i_1__0_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[10]_i_1__0_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[11]_i_1__0_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[12]_i_1__0_n_0\,
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[13]_i_1__0_n_0\,
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[14]_i_1__0_n_0\,
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[15]_i_1__0_n_0\,
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[16]_i_1__0_n_0\,
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[17]_i_1_n_0\,
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[18]_i_1__0_n_0\,
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[19]_i_1__0_n_0\,
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[1]_i_1__0_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[20]_i_1_n_0\,
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[21]_i_1_n_0\,
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[22]_i_1__0_n_0\,
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[23]_i_1__0_n_0\,
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[24]_i_1__0_n_0\,
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[25]_i_1__0_n_0\,
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[26]_i_1__0_n_0\,
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[27]_i_1__0_n_0\,
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[28]_i_1__0_n_0\,
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[29]_i_1__0_n_0\,
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[2]_i_1__0_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[30]_i_1__0_n_0\,
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[31]_i_1__0_n_0\,
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[3]_i_1__0_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[4]_i_1__0_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[5]_i_1__0_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[6]_i_1__0_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[7]_i_1__0_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[8]_i_1__0_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[9]_i_1__0_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
\din1_buf1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55015400"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(0),
      I4 => \din1_buf1[0]_i_2_n_0\,
      I5 => \din1_buf1[0]_i_3_n_0\,
      O => \din1_buf1[0]_i_1_n_0\
    );
\din1_buf1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8000000A8"
    )
        port map (
      I0 => \reg_362_reg[31]\(0),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => \reg_371_reg[31]\(0),
      O => \din1_buf1[0]_i_2_n_0\
    );
\din1_buf1[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(0),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(0),
      O => \din1_buf1[0]_i_3_n_0\
    );
\din1_buf1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(10),
      I4 => \din1_buf1[10]_i_2_n_0\,
      I5 => \din1_buf1[10]_i_3_n_0\,
      O => \din1_buf1[10]_i_1_n_0\
    );
\din1_buf1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(10),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(10),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[10]_i_2_n_0\
    );
\din1_buf1[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(10),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(10),
      O => \din1_buf1[10]_i_3_n_0\
    );
\din1_buf1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(11),
      I4 => \din1_buf1[11]_i_2_n_0\,
      I5 => \din1_buf1[11]_i_3_n_0\,
      O => \din1_buf1[11]_i_1_n_0\
    );
\din1_buf1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(11),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(11),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[11]_i_2_n_0\
    );
\din1_buf1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(11),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(11),
      O => \din1_buf1[11]_i_3_n_0\
    );
\din1_buf1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(12),
      I4 => \din1_buf1[12]_i_2_n_0\,
      I5 => \din1_buf1[12]_i_3_n_0\,
      O => \din1_buf1[12]_i_1_n_0\
    );
\din1_buf1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(12),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(12),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[12]_i_2_n_0\
    );
\din1_buf1[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(12),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(12),
      O => \din1_buf1[12]_i_3_n_0\
    );
\din1_buf1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(13),
      I4 => \din1_buf1[13]_i_2_n_0\,
      I5 => \din1_buf1[13]_i_3_n_0\,
      O => \din1_buf1[13]_i_1_n_0\
    );
\din1_buf1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(13),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(13),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[13]_i_2_n_0\
    );
\din1_buf1[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(13),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(13),
      O => \din1_buf1[13]_i_3_n_0\
    );
\din1_buf1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(14),
      I4 => \din1_buf1[14]_i_2_n_0\,
      I5 => \din1_buf1[14]_i_3_n_0\,
      O => \din1_buf1[14]_i_1_n_0\
    );
\din1_buf1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(14),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(14),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[14]_i_2_n_0\
    );
\din1_buf1[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(14),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(14),
      O => \din1_buf1[14]_i_3_n_0\
    );
\din1_buf1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(15),
      I4 => \din1_buf1[15]_i_2_n_0\,
      I5 => \din1_buf1[15]_i_3_n_0\,
      O => \din1_buf1[15]_i_1_n_0\
    );
\din1_buf1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(15),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(15),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[15]_i_2_n_0\
    );
\din1_buf1[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(15),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(15),
      O => \din1_buf1[15]_i_3_n_0\
    );
\din1_buf1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55015400"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(16),
      I4 => \din1_buf1[16]_i_2_n_0\,
      I5 => \din1_buf1[16]_i_3_n_0\,
      O => \din1_buf1[16]_i_1_n_0\
    );
\din1_buf1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCACCCACCC0"
    )
        port map (
      I0 => \reg_362_reg[31]\(16),
      I1 => \reg_371_reg[31]\(16),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(2),
      O => \din1_buf1[16]_i_2_n_0\
    );
\din1_buf1[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(16),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(16),
      O => \din1_buf1[16]_i_3_n_0\
    );
\din1_buf1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55015400"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(17),
      I4 => \din1_buf1[17]_i_2_n_0\,
      I5 => \din1_buf1[17]_i_3_n_0\,
      O => \din1_buf1[17]_i_1_n_0\
    );
\din1_buf1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8000000A8"
    )
        port map (
      I0 => \reg_362_reg[31]\(17),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => \reg_371_reg[31]\(17),
      O => \din1_buf1[17]_i_2_n_0\
    );
\din1_buf1[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(17),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(17),
      O => \din1_buf1[17]_i_3_n_0\
    );
\din1_buf1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55015400"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(18),
      I4 => \din1_buf1[18]_i_2_n_0\,
      I5 => \din1_buf1[18]_i_3_n_0\,
      O => \din1_buf1[18]_i_1_n_0\
    );
\din1_buf1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8000000A8"
    )
        port map (
      I0 => \reg_362_reg[31]\(18),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => \reg_371_reg[31]\(18),
      O => \din1_buf1[18]_i_2_n_0\
    );
\din1_buf1[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(18),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(18),
      O => \din1_buf1[18]_i_3_n_0\
    );
\din1_buf1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(19),
      I4 => \din1_buf1[19]_i_2_n_0\,
      I5 => \din1_buf1[19]_i_3_n_0\,
      O => \din1_buf1[19]_i_1_n_0\
    );
\din1_buf1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(19),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(19),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[19]_i_2_n_0\
    );
\din1_buf1[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(19),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(19),
      O => \din1_buf1[19]_i_3_n_0\
    );
\din1_buf1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(1),
      I4 => \din1_buf1[1]_i_2_n_0\,
      I5 => \din1_buf1[1]_i_3_n_0\,
      O => \din1_buf1[1]_i_1_n_0\
    );
\din1_buf1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(1),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(1),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[1]_i_2_n_0\
    );
\din1_buf1[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(1),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(1),
      O => \din1_buf1[1]_i_3_n_0\
    );
\din1_buf1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(20),
      I4 => \din1_buf1[20]_i_2_n_0\,
      I5 => \din1_buf1[20]_i_3_n_0\,
      O => \din1_buf1[20]_i_1_n_0\
    );
\din1_buf1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(20),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(20),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[20]_i_2_n_0\
    );
\din1_buf1[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(20),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(20),
      O => \din1_buf1[20]_i_3_n_0\
    );
\din1_buf1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \din1_buf1[21]_i_2_n_0\,
      I1 => Q(8),
      I2 => Q(9),
      I3 => \reg_388_reg[31]\(21),
      I4 => \y_integral_alfa_new_1_reg_2116_reg[31]\(21),
      O => \din1_buf1[21]_i_1_n_0\
    );
\din1_buf1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAAFCAAFCAA30AA"
    )
        port map (
      I0 => \reg_401_reg[31]\(21),
      I1 => \din1_buf1[31]_i_3_n_0\,
      I2 => \reg_371_reg[31]\(21),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \din1_buf1[31]_i_4_n_0\,
      I5 => \reg_362_reg[31]\(21),
      O => \din1_buf1[21]_i_2_n_0\
    );
\din1_buf1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55015400"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(22),
      I4 => \din1_buf1[22]_i_2_n_0\,
      I5 => \din1_buf1[22]_i_3_n_0\,
      O => \din1_buf1[22]_i_1_n_0\
    );
\din1_buf1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8000000A8"
    )
        port map (
      I0 => \reg_362_reg[31]\(22),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => \reg_371_reg[31]\(22),
      O => \din1_buf1[22]_i_2_n_0\
    );
\din1_buf1[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(22),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(22),
      O => \din1_buf1[22]_i_3_n_0\
    );
\din1_buf1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(23),
      I4 => \din1_buf1[23]_i_2_n_0\,
      I5 => \din1_buf1[23]_i_3_n_0\,
      O => \din1_buf1[23]_i_1_n_0\
    );
\din1_buf1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(23),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(23),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[23]_i_2_n_0\
    );
\din1_buf1[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(23),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(23),
      O => \din1_buf1[23]_i_3_n_0\
    );
\din1_buf1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(24),
      I4 => \din1_buf1[24]_i_2_n_0\,
      I5 => \din1_buf1[24]_i_3_n_0\,
      O => \din1_buf1[24]_i_1_n_0\
    );
\din1_buf1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(24),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(24),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[24]_i_2_n_0\
    );
\din1_buf1[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(24),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(24),
      O => \din1_buf1[24]_i_3_n_0\
    );
\din1_buf1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(25),
      I4 => \din1_buf1[25]_i_2_n_0\,
      I5 => \din1_buf1[25]_i_3_n_0\,
      O => \din1_buf1[25]_i_1_n_0\
    );
\din1_buf1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(25),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(25),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[25]_i_2_n_0\
    );
\din1_buf1[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(25),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(25),
      O => \din1_buf1[25]_i_3_n_0\
    );
\din1_buf1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(26),
      I4 => \din1_buf1[26]_i_2_n_0\,
      I5 => \din1_buf1[26]_i_3_n_0\,
      O => \din1_buf1[26]_i_1_n_0\
    );
\din1_buf1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(26),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(26),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[26]_i_2_n_0\
    );
\din1_buf1[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(26),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(26),
      O => \din1_buf1[26]_i_3_n_0\
    );
\din1_buf1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55015400"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(27),
      I4 => \din1_buf1[27]_i_2_n_0\,
      I5 => \din1_buf1[27]_i_3_n_0\,
      O => \din1_buf1[27]_i_1_n_0\
    );
\din1_buf1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCACCCACCCACCC0"
    )
        port map (
      I0 => \reg_362_reg[31]\(27),
      I1 => \reg_371_reg[31]\(27),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(2),
      O => \din1_buf1[27]_i_2_n_0\
    );
\din1_buf1[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(27),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(27),
      O => \din1_buf1[27]_i_3_n_0\
    );
\din1_buf1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55015400"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(28),
      I4 => \din1_buf1[28]_i_2_n_0\,
      I5 => \din1_buf1[28]_i_3_n_0\,
      O => \din1_buf1[28]_i_1_n_0\
    );
\din1_buf1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8000000A8"
    )
        port map (
      I0 => \reg_362_reg[31]\(28),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => \reg_371_reg[31]\(28),
      O => \din1_buf1[28]_i_2_n_0\
    );
\din1_buf1[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(28),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(28),
      O => \din1_buf1[28]_i_3_n_0\
    );
\din1_buf1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(29),
      I4 => \din1_buf1[29]_i_3_n_0\,
      I5 => \din1_buf1[29]_i_4_n_0\,
      O => \din1_buf1[29]_i_1_n_0\
    );
\din1_buf1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFEEEEEEEEE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => \din0_buf1[31]_i_3__0_n_0\,
      I3 => Q(4),
      I4 => Q(2),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[29]_i_2_n_0\
    );
\din1_buf1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(29),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(29),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[29]_i_3_n_0\
    );
\din1_buf1[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(29),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(29),
      O => \din1_buf1[29]_i_4_n_0\
    );
\din1_buf1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(2),
      I4 => \din1_buf1[2]_i_2_n_0\,
      I5 => \din1_buf1[2]_i_3_n_0\,
      O => \din1_buf1[2]_i_1_n_0\
    );
\din1_buf1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(2),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(2),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[2]_i_2_n_0\
    );
\din1_buf1[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(2),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(2),
      O => \din1_buf1[2]_i_3_n_0\
    );
\din1_buf1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \din1_buf1[30]_i_2_n_0\,
      I1 => Q(8),
      I2 => Q(9),
      I3 => \reg_388_reg[31]\(30),
      I4 => \y_integral_alfa_new_1_reg_2116_reg[31]\(30),
      O => \din1_buf1[30]_i_1_n_0\
    );
\din1_buf1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAAFCAAFCAA30AA"
    )
        port map (
      I0 => \reg_401_reg[31]\(30),
      I1 => \din1_buf1[31]_i_3_n_0\,
      I2 => \reg_371_reg[31]\(30),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \din1_buf1[31]_i_4_n_0\,
      I5 => \reg_362_reg[31]\(30),
      O => \din1_buf1[30]_i_2_n_0\
    );
\din1_buf1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF202"
    )
        port map (
      I0 => \din1_buf1[31]_i_2_n_0\,
      I1 => Q(8),
      I2 => Q(9),
      I3 => \reg_388_reg[31]\(31),
      I4 => \y_integral_alfa_new_1_reg_2116_reg[31]\(31),
      O => \din1_buf1[31]_i_1_n_0\
    );
\din1_buf1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAAFCAAFCAA30AA"
    )
        port map (
      I0 => \reg_401_reg[31]\(31),
      I1 => \din1_buf1[31]_i_3_n_0\,
      I2 => \reg_371_reg[31]\(31),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \din1_buf1[31]_i_4_n_0\,
      I5 => \reg_362_reg[31]\(31),
      O => \din1_buf1[31]_i_2_n_0\
    );
\din1_buf1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      O => \din1_buf1[31]_i_3_n_0\
    );
\din1_buf1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \din1_buf1[31]_i_4_n_0\
    );
\din1_buf1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(3),
      I4 => \din1_buf1[3]_i_2_n_0\,
      I5 => \din1_buf1[3]_i_3_n_0\,
      O => \din1_buf1[3]_i_1_n_0\
    );
\din1_buf1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(3),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(3),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[3]_i_2_n_0\
    );
\din1_buf1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(3),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(3),
      O => \din1_buf1[3]_i_3_n_0\
    );
\din1_buf1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(4),
      I4 => \din1_buf1[4]_i_2_n_0\,
      I5 => \din1_buf1[4]_i_3_n_0\,
      O => \din1_buf1[4]_i_1_n_0\
    );
\din1_buf1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(4),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(4),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[4]_i_2_n_0\
    );
\din1_buf1[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(4),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(4),
      O => \din1_buf1[4]_i_3_n_0\
    );
\din1_buf1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(5),
      I4 => \din1_buf1[5]_i_2_n_0\,
      I5 => \din1_buf1[5]_i_3_n_0\,
      O => \din1_buf1[5]_i_1_n_0\
    );
\din1_buf1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(5),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(5),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[5]_i_2_n_0\
    );
\din1_buf1[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(5),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(5),
      O => \din1_buf1[5]_i_3_n_0\
    );
\din1_buf1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(6),
      I4 => \din1_buf1[6]_i_2_n_0\,
      I5 => \din1_buf1[6]_i_3_n_0\,
      O => \din1_buf1[6]_i_1_n_0\
    );
\din1_buf1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(6),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(6),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[6]_i_2_n_0\
    );
\din1_buf1[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(6),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(6),
      O => \din1_buf1[6]_i_3_n_0\
    );
\din1_buf1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55015400"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(7),
      I4 => \din1_buf1[7]_i_2_n_0\,
      I5 => \din1_buf1[7]_i_3_n_0\,
      O => \din1_buf1[7]_i_1_n_0\
    );
\din1_buf1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8000000A8"
    )
        port map (
      I0 => \reg_362_reg[31]\(7),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => \reg_371_reg[31]\(7),
      O => \din1_buf1[7]_i_2_n_0\
    );
\din1_buf1[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(7),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(7),
      O => \din1_buf1[7]_i_3_n_0\
    );
\din1_buf1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(8),
      I4 => \din1_buf1[8]_i_2_n_0\,
      I5 => \din1_buf1[8]_i_3_n_0\,
      O => \din1_buf1[8]_i_1_n_0\
    );
\din1_buf1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(8),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(8),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[8]_i_2_n_0\
    );
\din1_buf1[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(8),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(8),
      O => \din1_buf1[8]_i_3_n_0\
    );
\din1_buf1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55010000"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \reg_401_reg[31]\(9),
      I4 => \din1_buf1[9]_i_2_n_0\,
      I5 => \din1_buf1[9]_i_3_n_0\,
      O => \din1_buf1[9]_i_1_n_0\
    );
\din1_buf1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFFFFF00FF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \reg_362_reg[31]\(9),
      I3 => \din0_buf1[31]_i_3__0_n_0\,
      I4 => \reg_371_reg[31]\(9),
      I5 => \din1_buf1[31]_i_3_n_0\,
      O => \din1_buf1[9]_i_2_n_0\
    );
\din1_buf1[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \reg_388_reg[31]\(9),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \y_integral_alfa_new_1_reg_2116_reg[31]\(9),
      O => \din1_buf1[9]_i_3_n_0\
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[0]_i_1_n_0\,
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[10]_i_1_n_0\,
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[11]_i_1_n_0\,
      Q => din1_buf1(11),
      R => '0'
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[12]_i_1_n_0\,
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[13]_i_1_n_0\,
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[14]_i_1_n_0\,
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[15]_i_1_n_0\,
      Q => din1_buf1(15),
      R => '0'
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[16]_i_1_n_0\,
      Q => din1_buf1(16),
      R => '0'
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[17]_i_1_n_0\,
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[18]_i_1_n_0\,
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[19]_i_1_n_0\,
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[1]_i_1_n_0\,
      Q => din1_buf1(1),
      R => '0'
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[20]_i_1_n_0\,
      Q => din1_buf1(20),
      R => '0'
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[21]_i_1_n_0\,
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[22]_i_1_n_0\,
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[23]_i_1_n_0\,
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[24]_i_1_n_0\,
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[25]_i_1_n_0\,
      Q => din1_buf1(25),
      R => '0'
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[26]_i_1_n_0\,
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[27]_i_1_n_0\,
      Q => din1_buf1(27),
      R => '0'
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[28]_i_1_n_0\,
      Q => din1_buf1(28),
      R => '0'
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[29]_i_1_n_0\,
      Q => din1_buf1(29),
      R => '0'
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[2]_i_1_n_0\,
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[30]_i_1_n_0\,
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[31]_i_1_n_0\,
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[3]_i_1_n_0\,
      Q => din1_buf1(3),
      R => '0'
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[4]_i_1_n_0\,
      Q => din1_buf1(4),
      R => '0'
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[5]_i_1_n_0\,
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[6]_i_1_n_0\,
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[7]_i_1_n_0\,
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[8]_i_1_n_0\,
      Q => din1_buf1(8),
      R => '0'
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[9]_i_1_n_0\,
      Q => din1_buf1(9),
      R => '0'
    );
\opcode_buf1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(4),
      O => grp_fu_305_opcode1
    );
\opcode_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_305_opcode1,
      Q => opcode_buf1(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[73]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_362_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_388_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_beta_new_1_reg_2122_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_371_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp_0 : entity is "current_control_faddfsub_32ns_32ns_32_5_full_dsp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp_0 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din0_buf1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din1_buf1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal opcode_buf1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \opcode_buf1[0]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din0_buf1[0]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \din0_buf1[10]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \din0_buf1[11]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \din0_buf1[12]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \din0_buf1[13]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \din0_buf1[14]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \din0_buf1[15]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \din0_buf1[16]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \din0_buf1[17]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \din0_buf1[18]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \din0_buf1[19]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \din0_buf1[1]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \din0_buf1[20]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \din0_buf1[21]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \din0_buf1[22]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \din0_buf1[23]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \din0_buf1[24]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \din0_buf1[25]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \din0_buf1[26]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \din0_buf1[27]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \din0_buf1[28]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \din0_buf1[29]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \din0_buf1[2]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \din0_buf1[30]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \din0_buf1[31]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \din0_buf1[3]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \din0_buf1[4]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \din0_buf1[5]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \din0_buf1[6]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \din0_buf1[7]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \din0_buf1[8]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \din0_buf1[9]_i_1__1\ : label is "soft_lutpair79";
begin
current_control_ap_faddfsub_3_full_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_faddfsub_3_full_dsp_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      \din1_buf1_reg[31]\(31 downto 0) => din1_buf1(31 downto 0),
      s_axis_operation_tdata(0) => opcode_buf1(0)
    );
\din0_buf1[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(0),
      O => \din0_buf1[0]_i_1__1_n_0\
    );
\din0_buf1[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(10),
      O => \din0_buf1[10]_i_1__1_n_0\
    );
\din0_buf1[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(11),
      O => \din0_buf1[11]_i_1__1_n_0\
    );
\din0_buf1[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(12),
      O => \din0_buf1[12]_i_1__1_n_0\
    );
\din0_buf1[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(13),
      O => \din0_buf1[13]_i_1__1_n_0\
    );
\din0_buf1[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(14),
      O => \din0_buf1[14]_i_1__1_n_0\
    );
\din0_buf1[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(15),
      O => \din0_buf1[15]_i_1__1_n_0\
    );
\din0_buf1[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(16),
      O => \din0_buf1[16]_i_1__1_n_0\
    );
\din0_buf1[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(17),
      O => \din0_buf1[17]_i_1__0_n_0\
    );
\din0_buf1[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(18),
      O => \din0_buf1[18]_i_1__1_n_0\
    );
\din0_buf1[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(19),
      O => \din0_buf1[19]_i_1__1_n_0\
    );
\din0_buf1[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(1),
      O => \din0_buf1[1]_i_1__1_n_0\
    );
\din0_buf1[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(20),
      O => \din0_buf1[20]_i_1__0_n_0\
    );
\din0_buf1[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(21),
      O => \din0_buf1[21]_i_1__0_n_0\
    );
\din0_buf1[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(22),
      O => \din0_buf1[22]_i_1__1_n_0\
    );
\din0_buf1[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(23),
      O => \din0_buf1[23]_i_1__1_n_0\
    );
\din0_buf1[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(24),
      O => \din0_buf1[24]_i_1__1_n_0\
    );
\din0_buf1[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(25),
      O => \din0_buf1[25]_i_1__1_n_0\
    );
\din0_buf1[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(26),
      O => \din0_buf1[26]_i_1__1_n_0\
    );
\din0_buf1[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(27),
      O => \din0_buf1[27]_i_1__1_n_0\
    );
\din0_buf1[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(28),
      O => \din0_buf1[28]_i_1__1_n_0\
    );
\din0_buf1[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(29),
      O => \din0_buf1[29]_i_1__1_n_0\
    );
\din0_buf1[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(2),
      O => \din0_buf1[2]_i_1__1_n_0\
    );
\din0_buf1[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(30),
      O => \din0_buf1[30]_i_1__1_n_0\
    );
\din0_buf1[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(31),
      O => \din0_buf1[31]_i_1__1_n_0\
    );
\din0_buf1[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(3),
      O => \din0_buf1[3]_i_1__1_n_0\
    );
\din0_buf1[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(4),
      O => \din0_buf1[4]_i_1__1_n_0\
    );
\din0_buf1[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(5),
      O => \din0_buf1[5]_i_1__1_n_0\
    );
\din0_buf1[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(6),
      O => \din0_buf1[6]_i_1__1_n_0\
    );
\din0_buf1[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(7),
      O => \din0_buf1[7]_i_1__1_n_0\
    );
\din0_buf1[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(8),
      O => \din0_buf1[8]_i_1__1_n_0\
    );
\din0_buf1[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \ap_CS_fsm_reg[73]\(1),
      I2 => \reg_362_reg[31]\(9),
      O => \din0_buf1[9]_i_1__1_n_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[0]_i_1__1_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[10]_i_1__1_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[11]_i_1__1_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[12]_i_1__1_n_0\,
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[13]_i_1__1_n_0\,
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[14]_i_1__1_n_0\,
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[15]_i_1__1_n_0\,
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[16]_i_1__1_n_0\,
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[17]_i_1__0_n_0\,
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[18]_i_1__1_n_0\,
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[19]_i_1__1_n_0\,
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[1]_i_1__1_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[20]_i_1__0_n_0\,
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[21]_i_1__0_n_0\,
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[22]_i_1__1_n_0\,
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[23]_i_1__1_n_0\,
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[24]_i_1__1_n_0\,
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[25]_i_1__1_n_0\,
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[26]_i_1__1_n_0\,
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[27]_i_1__1_n_0\,
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[28]_i_1__1_n_0\,
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[29]_i_1__1_n_0\,
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[2]_i_1__1_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[30]_i_1__1_n_0\,
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[31]_i_1__1_n_0\,
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[3]_i_1__1_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[4]_i_1__1_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[5]_i_1__1_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[6]_i_1__1_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[7]_i_1__1_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[8]_i_1__1_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[9]_i_1__1_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
\din1_buf1[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(0),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(0),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(0),
      O => \din1_buf1[0]_i_1__1_n_0\
    );
\din1_buf1[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(10),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(10),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(10),
      O => \din1_buf1[10]_i_1__1_n_0\
    );
\din1_buf1[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(11),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(11),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(11),
      O => \din1_buf1[11]_i_1__1_n_0\
    );
\din1_buf1[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(12),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(12),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(12),
      O => \din1_buf1[12]_i_1__1_n_0\
    );
\din1_buf1[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(13),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(13),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(13),
      O => \din1_buf1[13]_i_1__1_n_0\
    );
\din1_buf1[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(14),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(14),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(14),
      O => \din1_buf1[14]_i_1__1_n_0\
    );
\din1_buf1[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(15),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(15),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(15),
      O => \din1_buf1[15]_i_1__1_n_0\
    );
\din1_buf1[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(16),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(16),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(16),
      O => \din1_buf1[16]_i_1__1_n_0\
    );
\din1_buf1[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(17),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(17),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(17),
      O => \din1_buf1[17]_i_1__1_n_0\
    );
\din1_buf1[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(18),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(18),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(18),
      O => \din1_buf1[18]_i_1__1_n_0\
    );
\din1_buf1[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(19),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(19),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(19),
      O => \din1_buf1[19]_i_1__1_n_0\
    );
\din1_buf1[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(1),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(1),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(1),
      O => \din1_buf1[1]_i_1__1_n_0\
    );
\din1_buf1[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(20),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(20),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(20),
      O => \din1_buf1[20]_i_1__1_n_0\
    );
\din1_buf1[21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(21),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(21),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(21),
      O => \din1_buf1[21]_i_1__3_n_0\
    );
\din1_buf1[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(22),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(22),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(22),
      O => \din1_buf1[22]_i_1__1_n_0\
    );
\din1_buf1[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(23),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(23),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(23),
      O => \din1_buf1[23]_i_1__1_n_0\
    );
\din1_buf1[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(24),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(24),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(24),
      O => \din1_buf1[24]_i_1__1_n_0\
    );
\din1_buf1[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(25),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(25),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(25),
      O => \din1_buf1[25]_i_1__1_n_0\
    );
\din1_buf1[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(26),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(26),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(26),
      O => \din1_buf1[26]_i_1__1_n_0\
    );
\din1_buf1[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(27),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(27),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(27),
      O => \din1_buf1[27]_i_1__1_n_0\
    );
\din1_buf1[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(28),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(28),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(28),
      O => \din1_buf1[28]_i_1__1_n_0\
    );
\din1_buf1[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(29),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(29),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(29),
      O => \din1_buf1[29]_i_1__1_n_0\
    );
\din1_buf1[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(2),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(2),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(2),
      O => \din1_buf1[2]_i_1__1_n_0\
    );
\din1_buf1[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(30),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(30),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(30),
      O => \din1_buf1[30]_i_1__1_n_0\
    );
\din1_buf1[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(31),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(31),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(31),
      O => \din1_buf1[31]_i_1__2_n_0\
    );
\din1_buf1[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(3),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(3),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(3),
      O => \din1_buf1[3]_i_1__1_n_0\
    );
\din1_buf1[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(4),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(4),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(4),
      O => \din1_buf1[4]_i_1__1_n_0\
    );
\din1_buf1[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(5),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(5),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(5),
      O => \din1_buf1[5]_i_1__1_n_0\
    );
\din1_buf1[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(6),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(6),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(6),
      O => \din1_buf1[6]_i_1__1_n_0\
    );
\din1_buf1[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(7),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(7),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(7),
      O => \din1_buf1[7]_i_1__1_n_0\
    );
\din1_buf1[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(8),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(8),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(8),
      O => \din1_buf1[8]_i_1__1_n_0\
    );
\din1_buf1[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_388_reg[31]\(9),
      I1 => \ap_CS_fsm_reg[73]\(2),
      I2 => \y_integral_beta_new_1_reg_2122_reg[31]\(9),
      I3 => \ap_CS_fsm_reg[73]\(1),
      I4 => \reg_371_reg[31]\(9),
      O => \din1_buf1[9]_i_1__1_n_0\
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[0]_i_1__1_n_0\,
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[10]_i_1__1_n_0\,
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[11]_i_1__1_n_0\,
      Q => din1_buf1(11),
      R => '0'
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[12]_i_1__1_n_0\,
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[13]_i_1__1_n_0\,
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[14]_i_1__1_n_0\,
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[15]_i_1__1_n_0\,
      Q => din1_buf1(15),
      R => '0'
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[16]_i_1__1_n_0\,
      Q => din1_buf1(16),
      R => '0'
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[17]_i_1__1_n_0\,
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[18]_i_1__1_n_0\,
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[19]_i_1__1_n_0\,
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[1]_i_1__1_n_0\,
      Q => din1_buf1(1),
      R => '0'
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[20]_i_1__1_n_0\,
      Q => din1_buf1(20),
      R => '0'
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[21]_i_1__3_n_0\,
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[22]_i_1__1_n_0\,
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[23]_i_1__1_n_0\,
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[24]_i_1__1_n_0\,
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[25]_i_1__1_n_0\,
      Q => din1_buf1(25),
      R => '0'
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[26]_i_1__1_n_0\,
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[27]_i_1__1_n_0\,
      Q => din1_buf1(27),
      R => '0'
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[28]_i_1__1_n_0\,
      Q => din1_buf1(28),
      R => '0'
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[29]_i_1__1_n_0\,
      Q => din1_buf1(29),
      R => '0'
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[2]_i_1__1_n_0\,
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[30]_i_1__1_n_0\,
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[31]_i_1__2_n_0\,
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[3]_i_1__1_n_0\,
      Q => din1_buf1(3),
      R => '0'
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[4]_i_1__1_n_0\,
      Q => din1_buf1(4),
      R => '0'
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[5]_i_1__1_n_0\,
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[6]_i_1__1_n_0\,
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[7]_i_1__1_n_0\,
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[8]_i_1__1_n_0\,
      Q => din1_buf1(8),
      R => '0'
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[9]_i_1__1_n_0\,
      Q => din1_buf1(9),
      R => '0'
    );
\opcode_buf1[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[73]\(0),
      I1 => \ap_CS_fsm_reg[73]\(2),
      O => \opcode_buf1[0]_i_1__0_n_0\
    );
\opcode_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \opcode_buf1[0]_i_1__0_n_0\,
      Q => opcode_buf1(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1 is
  port (
    sel_tmp1_fu_676_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_35_reg_2085_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[69]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    or_cond_fu_510_p20_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_integral_alfa_flag_2_reg_255_reg[0]\ : out STD_LOGIC;
    \tmp_19_reg_2128_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_y_max_read_reg_2011_reg[26]\ : in STD_LOGIC;
    \tmp_11_reg_2078_reg[25]\ : in STD_LOGIC;
    tmp_35_reg_2085 : in STD_LOGIC;
    tmp_33_fu_606_p2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_19_reg_2128_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_379_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_11_reg_2078_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_y_max_read_reg_2011_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_39_reg_2103 : in STD_LOGIC;
    \tmp_19_reg_2128_reg[23]\ : in STD_LOGIC;
    \tmp_19_reg_2128_reg[2]\ : in STD_LOGIC;
    \tmp_19_reg_2128_reg[21]\ : in STD_LOGIC;
    \params_y_min_read_reg_2000_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    or_cond4_fu_536_p2 : in STD_LOGIC;
    \or_cond_reg_2060_reg[0]\ : in STD_LOGIC;
    \or_cond_reg_2060_reg[0]_0\ : in STD_LOGIC;
    y_integral_alfa_flag_2_reg_255 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \reg_379_reg[29]\ : in STD_LOGIC;
    tmp_33_reg_2090 : in STD_LOGIC;
    tmp_6_fu_460_p3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1 is
begin
current_control_ap_fcmp_0_no_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32_8
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[69]\(1 downto 0) => \ap_CS_fsm_reg[69]\(1 downto 0),
      or_cond4_fu_536_p2 => or_cond4_fu_536_p2,
      \or_cond_reg_2060_reg[0]\ => or_cond_fu_510_p20_out,
      \or_cond_reg_2060_reg[0]_0\ => \or_cond_reg_2060_reg[0]\,
      \or_cond_reg_2060_reg[0]_1\ => \or_cond_reg_2060_reg[0]_0\,
      p_0_in => p_0_in,
      \params_y_max_read_reg_2011_reg[26]\ => \params_y_max_read_reg_2011_reg[26]\,
      \params_y_max_read_reg_2011_reg[31]\(31 downto 0) => \params_y_max_read_reg_2011_reg[31]\(31 downto 0),
      \params_y_min_read_reg_2000_reg[31]\(31 downto 0) => \params_y_min_read_reg_2000_reg[31]\(31 downto 0),
      \reg_379_reg[29]\ => \reg_379_reg[29]\,
      \reg_379_reg[31]\(31 downto 0) => \reg_379_reg[31]\(31 downto 0),
      sel_tmp1_fu_676_p2 => sel_tmp1_fu_676_p2,
      \tmp_11_reg_2078_reg[25]\ => \tmp_11_reg_2078_reg[25]\,
      \tmp_11_reg_2078_reg[31]\(31 downto 0) => \tmp_11_reg_2078_reg[31]\(31 downto 0),
      \tmp_19_reg_2128_reg[21]\ => \tmp_19_reg_2128_reg[21]\,
      \tmp_19_reg_2128_reg[23]\ => \tmp_19_reg_2128_reg[23]\,
      \tmp_19_reg_2128_reg[2]\ => \tmp_19_reg_2128_reg[2]\,
      \tmp_19_reg_2128_reg[31]\(31 downto 0) => \tmp_19_reg_2128_reg[31]\(31 downto 0),
      \tmp_19_reg_2128_reg[31]_0\(31 downto 0) => \tmp_19_reg_2128_reg[31]_0\(31 downto 0),
      tmp_33_fu_606_p2 => tmp_33_fu_606_p2,
      tmp_33_reg_2090 => tmp_33_reg_2090,
      tmp_35_reg_2085 => tmp_35_reg_2085,
      \tmp_35_reg_2085_reg[0]\ => \tmp_35_reg_2085_reg[0]\,
      tmp_39_reg_2103 => tmp_39_reg_2103,
      tmp_6_fu_460_p3 => tmp_6_fu_460_p3,
      y_integral_alfa_flag_2_reg_255 => y_integral_alfa_flag_2_reg_255,
      \y_integral_alfa_flag_2_reg_255_reg[0]\ => \y_integral_alfa_flag_2_reg_255_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1_1 is
  port (
    or_cond4_fu_536_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_27_reg_2147_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \or_cond4_reg_2074_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_6_fu_460_p3 : in STD_LOGIC;
    \sat_alfa_reg[0]\ : in STD_LOGIC;
    \reg_379_reg[29]\ : in STD_LOGIC;
    \params_y_min_read_reg_2000_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_395_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_33_reg_2090 : in STD_LOGIC;
    \reg_395_reg[25]\ : in STD_LOGIC;
    \reg_395_reg[11]\ : in STD_LOGIC;
    \reg_395_reg[2]\ : in STD_LOGIC;
    \params_y_max_read_reg_2011_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_25_reg_2135_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_25_reg_2135_reg[23]\ : in STD_LOGIC;
    \tmp_25_reg_2135_reg[0]\ : in STD_LOGIC;
    \tmp_25_reg_2135_reg[7]\ : in STD_LOGIC;
    tmp_39_reg_2103 : in STD_LOGIC;
    \reg_379_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    or_cond_fu_510_p20_out : in STD_LOGIC;
    or_cond4_reg_2074 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1_1 : entity is "current_control_fcmp_32ns_32ns_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1_1 is
begin
current_control_ap_fcmp_0_no_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fcmp_0_no_dsp_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      or_cond4_fu_536_p2 => or_cond4_fu_536_p2,
      or_cond4_reg_2074 => or_cond4_reg_2074,
      \or_cond4_reg_2074_reg[0]\ => \or_cond4_reg_2074_reg[0]\,
      or_cond_fu_510_p20_out => or_cond_fu_510_p20_out,
      \params_y_max_read_reg_2011_reg[31]\(31 downto 0) => \params_y_max_read_reg_2011_reg[31]\(31 downto 0),
      \params_y_min_read_reg_2000_reg[31]\(31 downto 0) => \params_y_min_read_reg_2000_reg[31]\(31 downto 0),
      \reg_379_reg[29]\ => \reg_379_reg[29]\,
      \reg_379_reg[31]\(31 downto 0) => \reg_379_reg[31]\(31 downto 0),
      \reg_395_reg[11]\ => \reg_395_reg[11]\,
      \reg_395_reg[25]\ => \reg_395_reg[25]\,
      \reg_395_reg[2]\ => \reg_395_reg[2]\,
      \reg_395_reg[31]\(31 downto 0) => \reg_395_reg[31]\(31 downto 0),
      \sat_alfa_reg[0]\ => \sat_alfa_reg[0]\,
      \tmp_25_reg_2135_reg[0]\ => \tmp_25_reg_2135_reg[0]\,
      \tmp_25_reg_2135_reg[23]\ => \tmp_25_reg_2135_reg[23]\,
      \tmp_25_reg_2135_reg[31]\(31 downto 0) => \tmp_25_reg_2135_reg[31]\(31 downto 0),
      \tmp_25_reg_2135_reg[7]\ => \tmp_25_reg_2135_reg[7]\,
      \tmp_27_reg_2147_reg[31]\(31 downto 0) => \tmp_27_reg_2147_reg[31]\(31 downto 0),
      tmp_33_reg_2090 => tmp_33_reg_2090,
      tmp_39_reg_2103 => tmp_39_reg_2103,
      tmp_6_fu_460_p3 => tmp_6_fu_460_p3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \din0_buf1_reg[23]_0\ : out STD_LOGIC;
    \din0_buf1_reg[24]_0\ : out STD_LOGIC;
    \din0_buf1_reg[25]_0\ : out STD_LOGIC;
    \din0_buf1_reg[26]_0\ : out STD_LOGIC;
    \din0_buf1_reg[27]_0\ : out STD_LOGIC;
    \din0_buf1_reg[28]_0\ : out STD_LOGIC;
    \din0_buf1_reg[29]_0\ : out STD_LOGIC;
    \din0_buf1_reg[30]_0\ : out STD_LOGIC;
    \loc_V_1_reg_2167_reg[22]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \din0_buf1_reg[20]_0\ : out STD_LOGIC;
    \din0_buf1_reg[21]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \din1_buf1_reg[5]_0\ : out STD_LOGIC;
    \din1_buf1_reg[21]_0\ : out STD_LOGIC;
    \din1_buf1_reg[12]_0\ : out STD_LOGIC;
    \din1_buf1_reg[7]_0\ : out STD_LOGIC;
    \din1_buf1_reg[0]_0\ : out STD_LOGIC;
    \din1_buf1_reg[26]_0\ : out STD_LOGIC;
    \din1_buf1_reg[0]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    i_alfa_ref : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ctrlEna_read_reg_2033 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_5_reg_2039_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x_assign_2_reg_287_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \or_cond_reg_2060_reg[0]\ : in STD_LOGIC;
    \tmp_21_reg_2142_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_356_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_379_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_395_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[42]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \ap_CS_fsm_reg[42]_0\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[28]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[27]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[25]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[20]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[16]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[8]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[4]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[15]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[11]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[3]\ : in STD_LOGIC;
    \params_Ki2_read_reg_2022_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din0_buf1[0]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_4_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[20]_0\ : STD_LOGIC;
  signal \din0_buf1_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[21]_0\ : STD_LOGIC;
  signal \din0_buf1_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[23]_0\ : STD_LOGIC;
  signal \din0_buf1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[24]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[25]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[26]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[27]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[28]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[29]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[30]_0\ : STD_LOGIC;
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din1_buf1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \^loc_v_1_reg_2167_reg[22]\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din0_buf1[17]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \din0_buf1[20]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \din0_buf1[21]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \din0_buf1[23]_i_5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \din1_buf1[13]_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \din1_buf1[13]_i_3__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \din1_buf1[17]_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \din1_buf1[20]_i_3__0\ : label is "soft_lutpair142";
begin
  \din0_buf1_reg[20]_0\ <= \^din0_buf1_reg[20]_0\;
  \din0_buf1_reg[21]_0\ <= \^din0_buf1_reg[21]_0\;
  \din0_buf1_reg[23]_0\ <= \^din0_buf1_reg[23]_0\;
  \din0_buf1_reg[24]_0\ <= \^din0_buf1_reg[24]_0\;
  \din0_buf1_reg[25]_0\ <= \^din0_buf1_reg[25]_0\;
  \din0_buf1_reg[26]_0\ <= \^din0_buf1_reg[26]_0\;
  \din0_buf1_reg[27]_0\ <= \^din0_buf1_reg[27]_0\;
  \din0_buf1_reg[28]_0\ <= \^din0_buf1_reg[28]_0\;
  \din0_buf1_reg[29]_0\ <= \^din0_buf1_reg[29]_0\;
  \din0_buf1_reg[30]_0\ <= \^din0_buf1_reg[30]_0\;
  \loc_V_1_reg_2167_reg[22]\(19 downto 0) <= \^loc_v_1_reg_2167_reg[22]\(19 downto 0);
  p_0_in <= \^p_0_in\;
current_control_ap_fmul_2_max_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_7
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      s_axis_b_tdata(31 downto 0) => din1_buf1(31 downto 0)
    );
\din0_buf1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[0]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(0),
      I4 => \tmp_5_reg_2039_reg[31]\(0),
      O => \din0_buf1[0]_i_1_n_0\
    );
\din0_buf1[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(0),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(0),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(0),
      O => \din0_buf1[0]_i_2__0_n_0\
    );
\din0_buf1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[10]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(10),
      I4 => \tmp_5_reg_2039_reg[31]\(10),
      O => \din0_buf1[10]_i_1_n_0\
    );
\din0_buf1[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(10),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(10),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(10),
      O => \din0_buf1[10]_i_2__0_n_0\
    );
\din0_buf1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[11]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(11),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(11),
      O => \din0_buf1[11]_i_1_n_0\
    );
\din0_buf1[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(11),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(11),
      I3 => \reg_395_reg[31]\(11),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[11]_i_2__0_n_0\
    );
\din0_buf1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[12]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(12),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(12),
      O => \din0_buf1[12]_i_1_n_0\
    );
\din0_buf1[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(12),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(12),
      I3 => \reg_395_reg[31]\(12),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[12]_i_2__0_n_0\
    );
\din0_buf1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[13]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(13),
      I4 => \tmp_5_reg_2039_reg[31]\(13),
      O => \din0_buf1[13]_i_1_n_0\
    );
\din0_buf1[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(13),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(13),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(13),
      O => \din0_buf1[13]_i_2__0_n_0\
    );
\din0_buf1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[14]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(14),
      I4 => \tmp_5_reg_2039_reg[31]\(14),
      O => \din0_buf1[14]_i_1_n_0\
    );
\din0_buf1[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(14),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(14),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(14),
      O => \din0_buf1[14]_i_2__0_n_0\
    );
\din0_buf1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[15]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(15),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(15),
      O => \din0_buf1[15]_i_1_n_0\
    );
\din0_buf1[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(15),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(15),
      I3 => \reg_395_reg[31]\(15),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[15]_i_2__0_n_0\
    );
\din0_buf1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[16]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(16),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(16),
      O => \din0_buf1[16]_i_1_n_0\
    );
\din0_buf1[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(16),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(16),
      I3 => \reg_395_reg[31]\(16),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[16]_i_2__0_n_0\
    );
\din0_buf1[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \din0_buf1[17]_i_4_n_0\,
      I1 => ctrlEna_read_reg_2033,
      I2 => i_alfa_ref(17),
      I3 => Q(7),
      I4 => \tmp_5_reg_2039_reg[31]\(17),
      O => \din0_buf1[17]_i_2_n_0\
    );
\din0_buf1[17]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(17),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(17),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(17),
      O => \din0_buf1[17]_i_3__1_n_0\
    );
\din0_buf1[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(17),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(17),
      O => \din0_buf1[17]_i_4_n_0\
    );
\din0_buf1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[18]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(18),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(17),
      O => \din0_buf1[18]_i_1_n_0\
    );
\din0_buf1[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(18),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(18),
      I3 => \reg_395_reg[31]\(18),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[18]_i_2__0_n_0\
    );
\din0_buf1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[19]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(19),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(18),
      O => \din0_buf1[19]_i_1_n_0\
    );
\din0_buf1[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(19),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(19),
      I3 => \reg_395_reg[31]\(19),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[19]_i_2__0_n_0\
    );
\din0_buf1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[1]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(1),
      I4 => \tmp_5_reg_2039_reg[31]\(1),
      O => \din0_buf1[1]_i_1_n_0\
    );
\din0_buf1[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(1),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(1),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(1),
      O => \din0_buf1[1]_i_2__0_n_0\
    );
\din0_buf1[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^din0_buf1_reg[20]_0\,
      I1 => ctrlEna_read_reg_2033,
      I2 => i_alfa_ref(20),
      I3 => Q(7),
      I4 => \tmp_5_reg_2039_reg[31]\(20),
      O => \din0_buf1[20]_i_2_n_0\
    );
\din0_buf1[20]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(20),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(20),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(20),
      O => \din0_buf1[20]_i_3__1_n_0\
    );
\din0_buf1[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(20),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(20),
      O => \^din0_buf1_reg[20]_0\
    );
\din0_buf1[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^din0_buf1_reg[21]_0\,
      I1 => ctrlEna_read_reg_2033,
      I2 => i_alfa_ref(21),
      I3 => Q(7),
      I4 => \tmp_5_reg_2039_reg[31]\(21),
      O => \din0_buf1[21]_i_2_n_0\
    );
\din0_buf1[21]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(21),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(21),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(21),
      O => \din0_buf1[21]_i_3__1_n_0\
    );
\din0_buf1[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(21),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(21),
      O => \^din0_buf1_reg[21]_0\
    );
\din0_buf1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[22]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(22),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(19),
      O => \din0_buf1[22]_i_1_n_0\
    );
\din0_buf1[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(22),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(22),
      I3 => \reg_395_reg[31]\(22),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[22]_i_2__0_n_0\
    );
\din0_buf1[23]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \din0_buf1[23]_i_2__1_n_0\
    );
\din0_buf1[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A00"
    )
        port map (
      I0 => i_alfa_ref(23),
      I1 => \^din0_buf1_reg[23]_0\,
      I2 => ctrlEna_read_reg_2033,
      I3 => Q(7),
      I4 => \tmp_5_reg_2039_reg[31]\(23),
      O => \din0_buf1[23]_i_3_n_0\
    );
\din0_buf1[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_356_reg[31]\(23),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(23),
      I3 => \reg_395_reg[31]\(23),
      I4 => Q(4),
      O => \din0_buf1[23]_i_4__0_n_0\
    );
\din0_buf1[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(23),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(23),
      O => \^din0_buf1_reg[23]_0\
    );
\din0_buf1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAFFEA"
    )
        port map (
      I0 => \din0_buf1[24]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(24),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^din0_buf1_reg[24]_0\,
      O => \din0_buf1[24]_i_1_n_0\
    );
\din0_buf1[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(24),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(24),
      I3 => \reg_395_reg[31]\(24),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[24]_i_2__0_n_0\
    );
\din0_buf1[24]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5555"
    )
        port map (
      I0 => i_alfa_ref(24),
      I1 => \x_assign_2_reg_287_reg[31]\(24),
      I2 => \or_cond_reg_2060_reg[0]\,
      I3 => \tmp_21_reg_2142_reg[31]\(24),
      I4 => ctrlEna_read_reg_2033,
      O => \^din0_buf1_reg[24]_0\
    );
\din0_buf1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAFFEA"
    )
        port map (
      I0 => \din0_buf1[25]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(25),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^din0_buf1_reg[25]_0\,
      O => \din0_buf1[25]_i_1_n_0\
    );
\din0_buf1[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(25),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(25),
      I3 => \reg_395_reg[31]\(25),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[25]_i_2__0_n_0\
    );
\din0_buf1[25]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5555"
    )
        port map (
      I0 => i_alfa_ref(25),
      I1 => \x_assign_2_reg_287_reg[31]\(25),
      I2 => \or_cond_reg_2060_reg[0]\,
      I3 => \tmp_21_reg_2142_reg[31]\(25),
      I4 => ctrlEna_read_reg_2033,
      O => \^din0_buf1_reg[25]_0\
    );
\din0_buf1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAFFEA"
    )
        port map (
      I0 => \din0_buf1[26]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(26),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^din0_buf1_reg[26]_0\,
      O => \din0_buf1[26]_i_1_n_0\
    );
\din0_buf1[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(26),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(26),
      I3 => \reg_395_reg[31]\(26),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[26]_i_2__0_n_0\
    );
\din0_buf1[26]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5555"
    )
        port map (
      I0 => i_alfa_ref(26),
      I1 => \x_assign_2_reg_287_reg[31]\(26),
      I2 => \or_cond_reg_2060_reg[0]\,
      I3 => \tmp_21_reg_2142_reg[31]\(26),
      I4 => ctrlEna_read_reg_2033,
      O => \^din0_buf1_reg[26]_0\
    );
\din0_buf1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[27]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(27),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^din0_buf1_reg[27]_0\,
      O => \din0_buf1[27]_i_1_n_0\
    );
\din0_buf1[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(27),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(27),
      I3 => \reg_395_reg[31]\(27),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[27]_i_2__0_n_0\
    );
\din0_buf1[27]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(27),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(27),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(27),
      O => \^din0_buf1_reg[27]_0\
    );
\din0_buf1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[28]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(28),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^din0_buf1_reg[28]_0\,
      O => \din0_buf1[28]_i_1_n_0\
    );
\din0_buf1[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(28),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(28),
      I3 => \reg_395_reg[31]\(28),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[28]_i_2__0_n_0\
    );
\din0_buf1[28]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(28),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(28),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(28),
      O => \^din0_buf1_reg[28]_0\
    );
\din0_buf1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[29]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(29),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^din0_buf1_reg[29]_0\,
      O => \din0_buf1[29]_i_1_n_0\
    );
\din0_buf1[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(29),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(29),
      I3 => \reg_395_reg[31]\(29),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[29]_i_2__0_n_0\
    );
\din0_buf1[29]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(29),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(29),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(29),
      O => \^din0_buf1_reg[29]_0\
    );
\din0_buf1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[2]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(2),
      I4 => \tmp_5_reg_2039_reg[31]\(2),
      O => \din0_buf1[2]_i_1_n_0\
    );
\din0_buf1[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(2),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(2),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(2),
      O => \din0_buf1[2]_i_2__0_n_0\
    );
\din0_buf1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[30]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(30),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^din0_buf1_reg[30]_0\,
      O => \din0_buf1[30]_i_1_n_0\
    );
\din0_buf1[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(30),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(30),
      I3 => \reg_395_reg[31]\(30),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[30]_i_2__0_n_0\
    );
\din0_buf1[30]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => i_alfa_ref(30),
      I1 => \x_assign_2_reg_287_reg[31]\(30),
      I2 => \or_cond_reg_2060_reg[0]\,
      I3 => \tmp_21_reg_2142_reg[31]\(30),
      I4 => ctrlEna_read_reg_2033,
      O => \^din0_buf1_reg[30]_0\
    );
\din0_buf1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[31]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(31),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^p_0_in\,
      O => \din0_buf1[31]_i_1_n_0\
    );
\din0_buf1[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(31),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(31),
      I3 => \reg_395_reg[31]\(31),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[31]_i_2__0_n_0\
    );
\din0_buf1[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      O => \din0_buf1[31]_i_3__1_n_0\
    );
\din0_buf1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[3]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(3),
      I4 => \tmp_5_reg_2039_reg[31]\(3),
      O => \din0_buf1[3]_i_1_n_0\
    );
\din0_buf1[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(3),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(3),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(3),
      O => \din0_buf1[3]_i_2__0_n_0\
    );
\din0_buf1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[4]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(4),
      I4 => \tmp_5_reg_2039_reg[31]\(4),
      O => \din0_buf1[4]_i_1_n_0\
    );
\din0_buf1[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(4),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(4),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(4),
      O => \din0_buf1[4]_i_2__0_n_0\
    );
\din0_buf1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE32CE02"
    )
        port map (
      I0 => \din0_buf1[5]_i_2__0_n_0\,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^loc_v_1_reg_2167_reg[22]\(5),
      I4 => \tmp_5_reg_2039_reg[31]\(5),
      O => \din0_buf1[5]_i_1_n_0\
    );
\din0_buf1[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_395_reg[31]\(5),
      I1 => Q(4),
      I2 => \reg_356_reg[31]\(5),
      I3 => \din0_buf1[31]_i_3__1_n_0\,
      I4 => \reg_379_reg[31]\(5),
      O => \din0_buf1[5]_i_2__0_n_0\
    );
\din0_buf1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[6]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(6),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(6),
      O => \din0_buf1[6]_i_1_n_0\
    );
\din0_buf1[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(6),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(6),
      I3 => \reg_395_reg[31]\(6),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[6]_i_2__0_n_0\
    );
\din0_buf1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[7]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(7),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(7),
      O => \din0_buf1[7]_i_1_n_0\
    );
\din0_buf1[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(7),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(7),
      I3 => \reg_395_reg[31]\(7),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[7]_i_2__0_n_0\
    );
\din0_buf1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[8]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(8),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(8),
      O => \din0_buf1[8]_i_1_n_0\
    );
\din0_buf1[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(8),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(8),
      I3 => \reg_395_reg[31]\(8),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[8]_i_2__0_n_0\
    );
\din0_buf1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \din0_buf1[9]_i_2__0_n_0\,
      I1 => \tmp_5_reg_2039_reg[31]\(9),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^loc_v_1_reg_2167_reg[22]\(9),
      O => \din0_buf1[9]_i_1_n_0\
    );
\din0_buf1[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \reg_356_reg[31]\(9),
      I1 => \din0_buf1[31]_i_3__1_n_0\,
      I2 => \reg_379_reg[31]\(9),
      I3 => \reg_395_reg[31]\(9),
      I4 => Q(4),
      I5 => \din0_buf1[23]_i_2__1_n_0\,
      O => \din0_buf1[9]_i_2__0_n_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[0]_i_1_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[10]_i_1_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[11]_i_1_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[12]_i_1_n_0\,
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[13]_i_1_n_0\,
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[14]_i_1_n_0\,
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[15]_i_1_n_0\,
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[16]_i_1_n_0\,
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[17]_i_1__0_n_0\,
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[17]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[17]_i_2_n_0\,
      I1 => \din0_buf1[17]_i_3__1_n_0\,
      O => \din0_buf1_reg[17]_i_1__0_n_0\,
      S => \din0_buf1[23]_i_2__1_n_0\
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[18]_i_1_n_0\,
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[19]_i_1_n_0\,
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[1]_i_1_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[20]_i_1__0_n_0\,
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[20]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[20]_i_2_n_0\,
      I1 => \din0_buf1[20]_i_3__1_n_0\,
      O => \din0_buf1_reg[20]_i_1__0_n_0\,
      S => \din0_buf1[23]_i_2__1_n_0\
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[21]_i_1__0_n_0\,
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[21]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[21]_i_2_n_0\,
      I1 => \din0_buf1[21]_i_3__1_n_0\,
      O => \din0_buf1_reg[21]_i_1__0_n_0\,
      S => \din0_buf1[23]_i_2__1_n_0\
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[22]_i_1_n_0\,
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[23]_i_1_n_0\,
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[23]_i_3_n_0\,
      I1 => \din0_buf1[23]_i_4__0_n_0\,
      O => \din0_buf1_reg[23]_i_1_n_0\,
      S => \din0_buf1[23]_i_2__1_n_0\
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[24]_i_1_n_0\,
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[25]_i_1_n_0\,
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[26]_i_1_n_0\,
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[27]_i_1_n_0\,
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[28]_i_1_n_0\,
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[29]_i_1_n_0\,
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[2]_i_1_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[30]_i_1_n_0\,
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[31]_i_1_n_0\,
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[3]_i_1_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[4]_i_1_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[5]_i_1_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[6]_i_1_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[7]_i_1_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[8]_i_1_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[9]_i_1_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
\din1_buf1[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \din1_buf1[20]_i_3__0_n_0\,
      I5 => Q(4),
      O => \din1_buf1_reg[12]_0\
    );
\din1_buf1[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(6),
      O => \din1_buf1_reg[0]_0\
    );
\din1_buf1[13]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      O => \din1_buf1_reg[0]_1\
    );
\din1_buf1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \din1_buf1[20]_i_3__0_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(4),
      O => \din1_buf1[15]_i_1__0_n_0\
    );
\din1_buf1[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(7),
      I4 => Q(6),
      O => \din1_buf1_reg[5]_0\
    );
\din1_buf1[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \din1_buf1[20]_i_3__0_n_0\,
      I5 => Q(4),
      O => \din1_buf1_reg[7]_0\
    );
\din1_buf1[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C8C8C8C8C88"
    )
        port map (
      I0 => Q(4),
      I1 => \din1_buf1[20]_i_3__0_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \din1_buf1[20]_i_1__0_n_0\
    );
\din1_buf1[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(5),
      O => \din1_buf1[20]_i_3__0_n_0\
    );
\din1_buf1[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF010000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \din1_buf1[20]_i_3__0_n_0\,
      I5 => Q(4),
      O => \din1_buf1_reg[21]_0\
    );
\din1_buf1[26]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      O => \din1_buf1_reg[26]_0\
    );
\din1_buf1[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      O => \din1_buf1[29]_i_1__0_n_0\
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(0),
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(6),
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[11]\,
      Q => din1_buf1(11),
      S => \din1_buf1[15]_i_1__0_n_0\
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(7),
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(8),
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(9),
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[15]\,
      Q => din1_buf1(15),
      S => \din1_buf1[15]_i_1__0_n_0\
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[16]\,
      Q => din1_buf1(16),
      S => \din1_buf1[20]_i_1__0_n_0\
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(10),
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(11),
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(12),
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[1]\,
      Q => din1_buf1(1),
      S => \din1_buf1[15]_i_1__0_n_0\
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[20]\,
      Q => din1_buf1(20),
      S => \din1_buf1[20]_i_1__0_n_0\
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(13),
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(14),
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(15),
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(16),
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[25]\,
      Q => din1_buf1(25),
      S => \din1_buf1[29]_i_1__0_n_0\
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(17),
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[27]\,
      Q => din1_buf1(27),
      S => \din1_buf1[29]_i_1__0_n_0\
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[28]\,
      Q => din1_buf1(28),
      S => \din1_buf1[29]_i_1__0_n_0\
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]_0\,
      Q => din1_buf1(29),
      S => \din1_buf1[29]_i_1__0_n_0\
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(1),
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(18),
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(19),
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[3]\,
      Q => din1_buf1(3),
      S => \din1_buf1[15]_i_1__0_n_0\
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[4]\,
      Q => din1_buf1(4),
      S => \din1_buf1[20]_i_1__0_n_0\
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(2),
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(3),
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(4),
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Ki2_read_reg_2022_reg[8]\,
      Q => din1_buf1(8),
      S => \din1_buf1[20]_i_1__0_n_0\
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[42]\(5),
      Q => din1_buf1(9),
      R => '0'
    );
\loc_V_1_reg_2167[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(0),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(0),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(0),
      O => \^loc_v_1_reg_2167_reg[22]\(0)
    );
\loc_V_1_reg_2167[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(10),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(10),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(10),
      O => \^loc_v_1_reg_2167_reg[22]\(10)
    );
\loc_V_1_reg_2167[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(11),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(11),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(11),
      O => \^loc_v_1_reg_2167_reg[22]\(11)
    );
\loc_V_1_reg_2167[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(12),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(12),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(12),
      O => \^loc_v_1_reg_2167_reg[22]\(12)
    );
\loc_V_1_reg_2167[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(13),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(13),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(13),
      O => \^loc_v_1_reg_2167_reg[22]\(13)
    );
\loc_V_1_reg_2167[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(14),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(14),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(14),
      O => \^loc_v_1_reg_2167_reg[22]\(14)
    );
\loc_V_1_reg_2167[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(15),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(15),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(15),
      O => \^loc_v_1_reg_2167_reg[22]\(15)
    );
\loc_V_1_reg_2167[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(16),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(16),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(16),
      O => \^loc_v_1_reg_2167_reg[22]\(16)
    );
\loc_V_1_reg_2167[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(18),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(18),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(18),
      O => \^loc_v_1_reg_2167_reg[22]\(17)
    );
\loc_V_1_reg_2167[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(19),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(19),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(19),
      O => \^loc_v_1_reg_2167_reg[22]\(18)
    );
\loc_V_1_reg_2167[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(1),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(1),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(1),
      O => \^loc_v_1_reg_2167_reg[22]\(1)
    );
\loc_V_1_reg_2167[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(22),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(22),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(22),
      O => \^loc_v_1_reg_2167_reg[22]\(19)
    );
\loc_V_1_reg_2167[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(2),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(2),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(2),
      O => \^loc_v_1_reg_2167_reg[22]\(2)
    );
\loc_V_1_reg_2167[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(3),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(3),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(3),
      O => \^loc_v_1_reg_2167_reg[22]\(3)
    );
\loc_V_1_reg_2167[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(4),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(4),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(4),
      O => \^loc_v_1_reg_2167_reg[22]\(4)
    );
\loc_V_1_reg_2167[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(5),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(5),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(5),
      O => \^loc_v_1_reg_2167_reg[22]\(5)
    );
\loc_V_1_reg_2167[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(6),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(6),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(6),
      O => \^loc_v_1_reg_2167_reg[22]\(6)
    );
\loc_V_1_reg_2167[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(7),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(7),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(7),
      O => \^loc_v_1_reg_2167_reg[22]\(7)
    );
\loc_V_1_reg_2167[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(8),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(8),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(8),
      O => \^loc_v_1_reg_2167_reg[22]\(8)
    );
\loc_V_1_reg_2167[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(9),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(9),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(9),
      O => \^loc_v_1_reg_2167_reg[22]\(9)
    );
\p_Result_s_reg_2162[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FF4700"
    )
        port map (
      I0 => \x_assign_2_reg_287_reg[31]\(31),
      I1 => \or_cond_reg_2060_reg[0]\,
      I2 => \tmp_21_reg_2142_reg[31]\(31),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(31),
      O => \^p_0_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_Result_s_reg_2162_reg[0]\ : out STD_LOGIC;
    \din0_buf1_reg[23]_0\ : out STD_LOGIC;
    \din1_buf1_reg[31]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_assign_3_reg_296_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_27_reg_2147_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ctrlEna_read_reg_2033 : in STD_LOGIC;
    i_beta_ref : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_Kp_read_reg_2027_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_379_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_362_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_356_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    or_cond_reg_2060 : in STD_LOGIC;
    or_cond4_reg_2074 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_2 : entity is "current_control_fmul_32ns_32ns_32_4_max_dsp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_2 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din0_buf1[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[0]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_3_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[23]_0\ : STD_LOGIC;
  signal \din0_buf1_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \din0_buf1_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din1_buf1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \^din1_buf1_reg[31]_0\ : STD_LOGIC;
  signal \^p_result_s_reg_2162_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din1_buf1[0]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \din1_buf1[12]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \din1_buf1[13]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \din1_buf1[15]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \din1_buf1[16]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \din1_buf1[18]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \din1_buf1[19]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \din1_buf1[1]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \din1_buf1[20]_i_1__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \din1_buf1[21]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \din1_buf1[22]_i_1__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \din1_buf1[24]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \din1_buf1[25]_i_1__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \din1_buf1[26]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \din1_buf1[27]_i_1__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \din1_buf1[28]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \din1_buf1[29]_i_2__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \din1_buf1[2]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \din1_buf1[30]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \din1_buf1[4]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \din1_buf1[6]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \din1_buf1[7]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \din1_buf1[8]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \din1_buf1[9]_i_1__2\ : label is "soft_lutpair151";
begin
  \din0_buf1_reg[23]_0\ <= \^din0_buf1_reg[23]_0\;
  \din1_buf1_reg[31]_0\ <= \^din1_buf1_reg[31]_0\;
  \p_Result_s_reg_2162_reg[0]\ <= \^p_result_s_reg_2162_reg[0]\;
current_control_ap_fmul_2_max_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_6
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      s_axis_b_tdata(31 downto 0) => din1_buf1(31 downto 0)
    );
\din0_buf1[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(0),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(0),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(0),
      O => \din0_buf1[0]_i_2__1_n_0\
    );
\din0_buf1[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(0),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(0),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(0),
      O => \din0_buf1[0]_i_3_n_0\
    );
\din0_buf1[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(10),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(10),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(10),
      O => \din0_buf1[10]_i_2__1_n_0\
    );
\din0_buf1[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(10),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(10),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(10),
      O => \din0_buf1[10]_i_3_n_0\
    );
\din0_buf1[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(11),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(11),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(11),
      O => \din0_buf1[11]_i_2__1_n_0\
    );
\din0_buf1[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(11),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(11),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(11),
      O => \din0_buf1[11]_i_3_n_0\
    );
\din0_buf1[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(12),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(12),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(12),
      O => \din0_buf1[12]_i_2__1_n_0\
    );
\din0_buf1[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(12),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(12),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(12),
      O => \din0_buf1[12]_i_3_n_0\
    );
\din0_buf1[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(13),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(13),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(13),
      O => \din0_buf1[13]_i_2__1_n_0\
    );
\din0_buf1[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(13),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(13),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(13),
      O => \din0_buf1[13]_i_3_n_0\
    );
\din0_buf1[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(14),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(14),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(14),
      O => \din0_buf1[14]_i_2__1_n_0\
    );
\din0_buf1[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(14),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(14),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(14),
      O => \din0_buf1[14]_i_3_n_0\
    );
\din0_buf1[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(15),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(15),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(15),
      O => \din0_buf1[15]_i_2__1_n_0\
    );
\din0_buf1[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(15),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(15),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(15),
      O => \din0_buf1[15]_i_3_n_0\
    );
\din0_buf1[16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(16),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(16),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(16),
      O => \din0_buf1[16]_i_2__1_n_0\
    );
\din0_buf1[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(16),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(16),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(16),
      O => \din0_buf1[16]_i_3_n_0\
    );
\din0_buf1[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(17),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(17),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(17),
      O => \din0_buf1[17]_i_2__1_n_0\
    );
\din0_buf1[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(17),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(17),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(17),
      O => \din0_buf1[17]_i_3_n_0\
    );
\din0_buf1[18]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(18),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(18),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(18),
      O => \din0_buf1[18]_i_2__1_n_0\
    );
\din0_buf1[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(18),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(18),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(18),
      O => \din0_buf1[18]_i_3_n_0\
    );
\din0_buf1[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(19),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(19),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(19),
      O => \din0_buf1[19]_i_2__1_n_0\
    );
\din0_buf1[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(19),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(19),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(19),
      O => \din0_buf1[19]_i_3_n_0\
    );
\din0_buf1[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(1),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(1),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(1),
      O => \din0_buf1[1]_i_2__1_n_0\
    );
\din0_buf1[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(1),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(1),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(1),
      O => \din0_buf1[1]_i_3_n_0\
    );
\din0_buf1[20]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(20),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(20),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(20),
      O => \din0_buf1[20]_i_2__1_n_0\
    );
\din0_buf1[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(20),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(20),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(20),
      O => \din0_buf1[20]_i_3_n_0\
    );
\din0_buf1[21]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(21),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(21),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(21),
      O => \din0_buf1[21]_i_2__1_n_0\
    );
\din0_buf1[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(21),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(21),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(21),
      O => \din0_buf1[21]_i_3_n_0\
    );
\din0_buf1[22]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(22),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(22),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(22),
      O => \din0_buf1[22]_i_2__1_n_0\
    );
\din0_buf1[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(22),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(22),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(22),
      O => \din0_buf1[22]_i_3_n_0\
    );
\din0_buf1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^din0_buf1_reg[23]_0\,
      I1 => ctrlEna_read_reg_2033,
      I2 => i_beta_ref(23),
      I3 => Q(2),
      I4 => \din0_buf1[23]_i_3__1_n_0\,
      O => \din0_buf1[23]_i_1_n_0\
    );
\din0_buf1[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(23),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(23),
      O => \^din0_buf1_reg[23]_0\
    );
\din0_buf1[23]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(23),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(23),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(23),
      O => \din0_buf1[23]_i_3__1_n_0\
    );
\din0_buf1[24]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(24),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(24),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(24),
      O => \din0_buf1[24]_i_2__1_n_0\
    );
\din0_buf1[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \tmp_27_reg_2147_reg[31]\(24),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \x_assign_3_reg_296_reg[31]\(24),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(24),
      O => \din0_buf1[24]_i_3_n_0\
    );
\din0_buf1[25]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(25),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(25),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(25),
      O => \din0_buf1[25]_i_2__1_n_0\
    );
\din0_buf1[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \tmp_27_reg_2147_reg[31]\(25),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \x_assign_3_reg_296_reg[31]\(25),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(25),
      O => \din0_buf1[25]_i_3_n_0\
    );
\din0_buf1[26]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(26),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(26),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(26),
      O => \din0_buf1[26]_i_2__1_n_0\
    );
\din0_buf1[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \tmp_27_reg_2147_reg[31]\(26),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \x_assign_3_reg_296_reg[31]\(26),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(26),
      O => \din0_buf1[26]_i_3_n_0\
    );
\din0_buf1[27]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(27),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(27),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(27),
      O => \din0_buf1[27]_i_2__1_n_0\
    );
\din0_buf1[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \tmp_27_reg_2147_reg[31]\(27),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \x_assign_3_reg_296_reg[31]\(27),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(27),
      O => \din0_buf1[27]_i_3_n_0\
    );
\din0_buf1[28]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(28),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(28),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(28),
      O => \din0_buf1[28]_i_2__1_n_0\
    );
\din0_buf1[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(28),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(28),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(28),
      O => \din0_buf1[28]_i_3_n_0\
    );
\din0_buf1[29]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(29),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(29),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(29),
      O => \din0_buf1[29]_i_2__1_n_0\
    );
\din0_buf1[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(29),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(29),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(29),
      O => \din0_buf1[29]_i_3_n_0\
    );
\din0_buf1[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(2),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(2),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(2),
      O => \din0_buf1[2]_i_2__1_n_0\
    );
\din0_buf1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(2),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(2),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(2),
      O => \din0_buf1[2]_i_3_n_0\
    );
\din0_buf1[30]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(30),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(30),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(30),
      O => \din0_buf1[30]_i_2__1_n_0\
    );
\din0_buf1[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \tmp_27_reg_2147_reg[31]\(30),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \x_assign_3_reg_296_reg[31]\(30),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(30),
      O => \din0_buf1[30]_i_3_n_0\
    );
\din0_buf1[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(31),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(31),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(31),
      O => \din0_buf1[31]_i_2__1_n_0\
    );
\din0_buf1[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FF4700"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(31),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(31),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(31),
      O => \din0_buf1[31]_i_3_n_0\
    );
\din0_buf1[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(3),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(3),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(3),
      O => \din0_buf1[3]_i_2__1_n_0\
    );
\din0_buf1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(3),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(3),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(3),
      O => \din0_buf1[3]_i_3_n_0\
    );
\din0_buf1[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(4),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(4),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(4),
      O => \din0_buf1[4]_i_2__1_n_0\
    );
\din0_buf1[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(4),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(4),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(4),
      O => \din0_buf1[4]_i_3_n_0\
    );
\din0_buf1[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(5),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(5),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(5),
      O => \din0_buf1[5]_i_2__1_n_0\
    );
\din0_buf1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(5),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(5),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(5),
      O => \din0_buf1[5]_i_3_n_0\
    );
\din0_buf1[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(6),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(6),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(6),
      O => \din0_buf1[6]_i_2__1_n_0\
    );
\din0_buf1[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(6),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(6),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(6),
      O => \din0_buf1[6]_i_3_n_0\
    );
\din0_buf1[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(7),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(7),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(7),
      O => \din0_buf1[7]_i_2__1_n_0\
    );
\din0_buf1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(7),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(7),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(7),
      O => \din0_buf1[7]_i_3_n_0\
    );
\din0_buf1[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(8),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(8),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(8),
      O => \din0_buf1[8]_i_2__1_n_0\
    );
\din0_buf1[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(8),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(8),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(8),
      O => \din0_buf1[8]_i_3_n_0\
    );
\din0_buf1[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_379_reg[31]\(9),
      I1 => Q(1),
      I2 => \reg_362_reg[31]\(9),
      I3 => Q(0),
      I4 => \reg_356_reg[31]\(9),
      O => \din0_buf1[9]_i_2__1_n_0\
    );
\din0_buf1[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg[31]\(9),
      I1 => \^p_result_s_reg_2162_reg[0]\,
      I2 => \tmp_27_reg_2147_reg[31]\(9),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_beta_ref(9),
      O => \din0_buf1[9]_i_3_n_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[0]_i_1_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[0]_i_2__1_n_0\,
      I1 => \din0_buf1[0]_i_3_n_0\,
      O => \din0_buf1_reg[0]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[10]_i_1_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[10]_i_2__1_n_0\,
      I1 => \din0_buf1[10]_i_3_n_0\,
      O => \din0_buf1_reg[10]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[11]_i_1_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[11]_i_2__1_n_0\,
      I1 => \din0_buf1[11]_i_3_n_0\,
      O => \din0_buf1_reg[11]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[12]_i_1_n_0\,
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[12]_i_2__1_n_0\,
      I1 => \din0_buf1[12]_i_3_n_0\,
      O => \din0_buf1_reg[12]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[13]_i_1_n_0\,
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[13]_i_2__1_n_0\,
      I1 => \din0_buf1[13]_i_3_n_0\,
      O => \din0_buf1_reg[13]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[14]_i_1_n_0\,
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[14]_i_2__1_n_0\,
      I1 => \din0_buf1[14]_i_3_n_0\,
      O => \din0_buf1_reg[14]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[15]_i_1_n_0\,
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[15]_i_2__1_n_0\,
      I1 => \din0_buf1[15]_i_3_n_0\,
      O => \din0_buf1_reg[15]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[16]_i_1_n_0\,
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[16]_i_2__1_n_0\,
      I1 => \din0_buf1[16]_i_3_n_0\,
      O => \din0_buf1_reg[16]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[17]_i_1_n_0\,
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[17]_i_2__1_n_0\,
      I1 => \din0_buf1[17]_i_3_n_0\,
      O => \din0_buf1_reg[17]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[18]_i_1_n_0\,
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[18]_i_2__1_n_0\,
      I1 => \din0_buf1[18]_i_3_n_0\,
      O => \din0_buf1_reg[18]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[19]_i_1_n_0\,
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[19]_i_2__1_n_0\,
      I1 => \din0_buf1[19]_i_3_n_0\,
      O => \din0_buf1_reg[19]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[1]_i_1_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[1]_i_2__1_n_0\,
      I1 => \din0_buf1[1]_i_3_n_0\,
      O => \din0_buf1_reg[1]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[20]_i_1_n_0\,
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[20]_i_2__1_n_0\,
      I1 => \din0_buf1[20]_i_3_n_0\,
      O => \din0_buf1_reg[20]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[21]_i_1_n_0\,
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[21]_i_2__1_n_0\,
      I1 => \din0_buf1[21]_i_3_n_0\,
      O => \din0_buf1_reg[21]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[22]_i_1_n_0\,
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[22]_i_2__1_n_0\,
      I1 => \din0_buf1[22]_i_3_n_0\,
      O => \din0_buf1_reg[22]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[23]_i_1_n_0\,
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[24]_i_1_n_0\,
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[24]_i_2__1_n_0\,
      I1 => \din0_buf1[24]_i_3_n_0\,
      O => \din0_buf1_reg[24]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[25]_i_1_n_0\,
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[25]_i_2__1_n_0\,
      I1 => \din0_buf1[25]_i_3_n_0\,
      O => \din0_buf1_reg[25]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[26]_i_1_n_0\,
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[26]_i_2__1_n_0\,
      I1 => \din0_buf1[26]_i_3_n_0\,
      O => \din0_buf1_reg[26]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[27]_i_1_n_0\,
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[27]_i_2__1_n_0\,
      I1 => \din0_buf1[27]_i_3_n_0\,
      O => \din0_buf1_reg[27]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[28]_i_1_n_0\,
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[28]_i_2__1_n_0\,
      I1 => \din0_buf1[28]_i_3_n_0\,
      O => \din0_buf1_reg[28]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[29]_i_1_n_0\,
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[29]_i_2__1_n_0\,
      I1 => \din0_buf1[29]_i_3_n_0\,
      O => \din0_buf1_reg[29]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[2]_i_1_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[2]_i_2__1_n_0\,
      I1 => \din0_buf1[2]_i_3_n_0\,
      O => \din0_buf1_reg[2]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[30]_i_1_n_0\,
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[30]_i_2__1_n_0\,
      I1 => \din0_buf1[30]_i_3_n_0\,
      O => \din0_buf1_reg[30]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[31]_i_1_n_0\,
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[31]_i_2__1_n_0\,
      I1 => \din0_buf1[31]_i_3_n_0\,
      O => \din0_buf1_reg[31]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[3]_i_1_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[3]_i_2__1_n_0\,
      I1 => \din0_buf1[3]_i_3_n_0\,
      O => \din0_buf1_reg[3]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[4]_i_1_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[4]_i_2__1_n_0\,
      I1 => \din0_buf1[4]_i_3_n_0\,
      O => \din0_buf1_reg[4]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[5]_i_1_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[5]_i_2__1_n_0\,
      I1 => \din0_buf1[5]_i_3_n_0\,
      O => \din0_buf1_reg[5]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[6]_i_1_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[6]_i_2__1_n_0\,
      I1 => \din0_buf1[6]_i_3_n_0\,
      O => \din0_buf1_reg[6]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[7]_i_1_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[7]_i_2__1_n_0\,
      I1 => \din0_buf1[7]_i_3_n_0\,
      O => \din0_buf1_reg[7]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[8]_i_1_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[8]_i_2__1_n_0\,
      I1 => \din0_buf1[8]_i_3_n_0\,
      O => \din0_buf1_reg[8]_i_1_n_0\,
      S => Q(2)
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1_reg[9]_i_1_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
\din0_buf1_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \din0_buf1[9]_i_2__1_n_0\,
      I1 => \din0_buf1[9]_i_3_n_0\,
      O => \din0_buf1_reg[9]_i_1_n_0\,
      S => Q(2)
    );
\din1_buf1[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(0),
      O => \din1_buf1[0]_i_1__2_n_0\
    );
\din1_buf1[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(12),
      O => \din1_buf1[12]_i_1__2_n_0\
    );
\din1_buf1[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(13),
      O => \din1_buf1[13]_i_1__2_n_0\
    );
\din1_buf1[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(15),
      O => \din1_buf1[15]_i_1__2_n_0\
    );
\din1_buf1[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(16),
      O => \din1_buf1[16]_i_1__2_n_0\
    );
\din1_buf1[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(18),
      O => \din1_buf1[18]_i_1__2_n_0\
    );
\din1_buf1[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(19),
      O => \din1_buf1[19]_i_1__2_n_0\
    );
\din1_buf1[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(1),
      O => \din1_buf1[1]_i_1__2_n_0\
    );
\din1_buf1[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(20),
      O => \din1_buf1[20]_i_1__2_n_0\
    );
\din1_buf1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C05"
    )
        port map (
      I0 => Q(0),
      I1 => \params_Kp_read_reg_2027_reg[31]\(21),
      I2 => Q(2),
      I3 => Q(1),
      O => \din1_buf1[21]_i_1__0_n_0\
    );
\din1_buf1[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(22),
      O => \din1_buf1[22]_i_1__2_n_0\
    );
\din1_buf1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \params_Kp_read_reg_2027_reg[31]\(23),
      I3 => Q(2),
      O => \din1_buf1[23]_i_1__2_n_0\
    );
\din1_buf1[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(24),
      O => \din1_buf1[24]_i_1__2_n_0\
    );
\din1_buf1[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(25),
      O => \din1_buf1[25]_i_1__2_n_0\
    );
\din1_buf1[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(26),
      O => \din1_buf1[26]_i_1__2_n_0\
    );
\din1_buf1[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(27),
      O => \din1_buf1[27]_i_1__2_n_0\
    );
\din1_buf1[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(28),
      O => \din1_buf1[28]_i_1__2_n_0\
    );
\din1_buf1[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \din1_buf1[29]_i_1__2_n_0\
    );
\din1_buf1[29]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(29),
      O => \din1_buf1[29]_i_2__1_n_0\
    );
\din1_buf1[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(2),
      O => \din1_buf1[2]_i_1__2_n_0\
    );
\din1_buf1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \params_Kp_read_reg_2027_reg[31]\(30),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \din1_buf1[30]_i_1__2_n_0\
    );
\din1_buf1[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \^din1_buf1_reg[31]_0\
    );
\din1_buf1[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(4),
      O => \din1_buf1[4]_i_1__2_n_0\
    );
\din1_buf1[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(6),
      O => \din1_buf1[6]_i_1__2_n_0\
    );
\din1_buf1[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(7),
      O => \din1_buf1[7]_i_1__2_n_0\
    );
\din1_buf1[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(8),
      O => \din1_buf1[8]_i_1__2_n_0\
    );
\din1_buf1[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \params_Kp_read_reg_2027_reg[31]\(9),
      O => \din1_buf1[9]_i_1__2_n_0\
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[0]_i_1__2_n_0\,
      Q => din1_buf1(0),
      S => Q(2)
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(10),
      Q => din1_buf1(10),
      R => \^din1_buf1_reg[31]_0\
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(11),
      Q => din1_buf1(11),
      R => \^din1_buf1_reg[31]_0\
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[12]_i_1__2_n_0\,
      Q => din1_buf1(12),
      S => Q(2)
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[13]_i_1__2_n_0\,
      Q => din1_buf1(13),
      S => Q(2)
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(14),
      Q => din1_buf1(14),
      R => \^din1_buf1_reg[31]_0\
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[15]_i_1__2_n_0\,
      Q => din1_buf1(15),
      S => Q(2)
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[16]_i_1__2_n_0\,
      Q => din1_buf1(16),
      S => Q(2)
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(17),
      Q => din1_buf1(17),
      R => \^din1_buf1_reg[31]_0\
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[18]_i_1__2_n_0\,
      Q => din1_buf1(18),
      S => Q(2)
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[19]_i_1__2_n_0\,
      Q => din1_buf1(19),
      S => Q(2)
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[1]_i_1__2_n_0\,
      Q => din1_buf1(1),
      S => Q(2)
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[20]_i_1__2_n_0\,
      Q => din1_buf1(20),
      S => Q(2)
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[21]_i_1__0_n_0\,
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[22]_i_1__2_n_0\,
      Q => din1_buf1(22),
      S => Q(2)
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[23]_i_1__2_n_0\,
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[24]_i_1__2_n_0\,
      Q => din1_buf1(24),
      S => Q(2)
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[25]_i_1__2_n_0\,
      Q => din1_buf1(25),
      S => \din1_buf1[29]_i_1__2_n_0\
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[26]_i_1__2_n_0\,
      Q => din1_buf1(26),
      S => Q(2)
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[27]_i_1__2_n_0\,
      Q => din1_buf1(27),
      S => \din1_buf1[29]_i_1__2_n_0\
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[28]_i_1__2_n_0\,
      Q => din1_buf1(28),
      S => \din1_buf1[29]_i_1__2_n_0\
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[29]_i_2__1_n_0\,
      Q => din1_buf1(29),
      S => \din1_buf1[29]_i_1__2_n_0\
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[2]_i_1__2_n_0\,
      Q => din1_buf1(2),
      S => Q(2)
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[30]_i_1__2_n_0\,
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(31),
      Q => din1_buf1(31),
      R => \^din1_buf1_reg[31]_0\
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(3),
      Q => din1_buf1(3),
      R => \^din1_buf1_reg[31]_0\
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[4]_i_1__2_n_0\,
      Q => din1_buf1(4),
      S => Q(2)
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(5),
      Q => din1_buf1(5),
      R => \^din1_buf1_reg[31]_0\
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[6]_i_1__2_n_0\,
      Q => din1_buf1(6),
      S => Q(2)
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[7]_i_1__2_n_0\,
      Q => din1_buf1(7),
      S => Q(2)
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[8]_i_1__2_n_0\,
      Q => din1_buf1(8),
      S => Q(2)
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[9]_i_1__2_n_0\,
      Q => din1_buf1(9),
      S => Q(2)
    );
\x_assign_2_reg_287[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => or_cond_reg_2060,
      I1 => Q(2),
      I2 => or_cond4_reg_2074,
      O => \^p_result_s_reg_2162_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[69]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_5_reg_2039_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_Kp_read_reg_2027_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_3 : entity is "current_control_fmul_32ns_32ns_32_4_max_dsp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_3 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din0_buf1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_1__2_n_0\ : STD_LOGIC;
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din1_buf1[21]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din0_buf1[0]_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \din0_buf1[10]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \din0_buf1[11]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \din0_buf1[12]_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \din0_buf1[13]_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \din0_buf1[14]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \din0_buf1[15]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \din0_buf1[16]_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \din0_buf1[17]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \din0_buf1[18]_i_1__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \din0_buf1[19]_i_1__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \din0_buf1[1]_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \din0_buf1[20]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \din0_buf1[21]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \din0_buf1[22]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \din0_buf1[23]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \din0_buf1[24]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \din0_buf1[25]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \din0_buf1[26]_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \din0_buf1[27]_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \din0_buf1[28]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \din0_buf1[29]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \din0_buf1[2]_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \din0_buf1[30]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \din0_buf1[31]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \din0_buf1[3]_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \din0_buf1[4]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \din0_buf1[5]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \din0_buf1[6]_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \din0_buf1[7]_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \din0_buf1[8]_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \din0_buf1[9]_i_1__2\ : label is "soft_lutpair166";
begin
current_control_ap_fmul_2_max_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32_5
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      s_axis_b_tdata(31 downto 0) => din1_buf1(31 downto 0)
    );
\din0_buf1[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(0),
      O => \din0_buf1[0]_i_1__2_n_0\
    );
\din0_buf1[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(10),
      O => \din0_buf1[10]_i_1__2_n_0\
    );
\din0_buf1[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(11),
      O => \din0_buf1[11]_i_1__2_n_0\
    );
\din0_buf1[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(12),
      O => \din0_buf1[12]_i_1__2_n_0\
    );
\din0_buf1[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(13),
      O => \din0_buf1[13]_i_1__2_n_0\
    );
\din0_buf1[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(14),
      O => \din0_buf1[14]_i_1__2_n_0\
    );
\din0_buf1[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(15),
      O => \din0_buf1[15]_i_1__2_n_0\
    );
\din0_buf1[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(16),
      O => \din0_buf1[16]_i_1__2_n_0\
    );
\din0_buf1[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(17),
      O => \din0_buf1[17]_i_1__1_n_0\
    );
\din0_buf1[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(18),
      O => \din0_buf1[18]_i_1__2_n_0\
    );
\din0_buf1[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(19),
      O => \din0_buf1[19]_i_1__2_n_0\
    );
\din0_buf1[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(1),
      O => \din0_buf1[1]_i_1__2_n_0\
    );
\din0_buf1[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(20),
      O => \din0_buf1[20]_i_1__1_n_0\
    );
\din0_buf1[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(21),
      O => \din0_buf1[21]_i_1__1_n_0\
    );
\din0_buf1[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(22),
      O => \din0_buf1[22]_i_1__2_n_0\
    );
\din0_buf1[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(23),
      O => \din0_buf1[23]_i_1__2_n_0\
    );
\din0_buf1[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(24),
      O => \din0_buf1[24]_i_1__2_n_0\
    );
\din0_buf1[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(25),
      O => \din0_buf1[25]_i_1__2_n_0\
    );
\din0_buf1[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(26),
      O => \din0_buf1[26]_i_1__2_n_0\
    );
\din0_buf1[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(27),
      O => \din0_buf1[27]_i_1__2_n_0\
    );
\din0_buf1[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(28),
      O => \din0_buf1[28]_i_1__2_n_0\
    );
\din0_buf1[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(29),
      O => \din0_buf1[29]_i_1__2_n_0\
    );
\din0_buf1[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(2),
      O => \din0_buf1[2]_i_1__2_n_0\
    );
\din0_buf1[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(30),
      O => \din0_buf1[30]_i_1__2_n_0\
    );
\din0_buf1[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(31),
      O => \din0_buf1[31]_i_1__2_n_0\
    );
\din0_buf1[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(3),
      O => \din0_buf1[3]_i_1__2_n_0\
    );
\din0_buf1[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(4),
      O => \din0_buf1[4]_i_1__2_n_0\
    );
\din0_buf1[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(5),
      O => \din0_buf1[5]_i_1__2_n_0\
    );
\din0_buf1[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(6),
      O => \din0_buf1[6]_i_1__2_n_0\
    );
\din0_buf1[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(7),
      O => \din0_buf1[7]_i_1__2_n_0\
    );
\din0_buf1[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(8),
      O => \din0_buf1[8]_i_1__2_n_0\
    );
\din0_buf1[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \ap_CS_fsm_reg[69]\(0),
      I2 => \tmp_5_reg_2039_reg[31]\(9),
      O => \din0_buf1[9]_i_1__2_n_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[0]_i_1__2_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[10]_i_1__2_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[11]_i_1__2_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[12]_i_1__2_n_0\,
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[13]_i_1__2_n_0\,
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[14]_i_1__2_n_0\,
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[15]_i_1__2_n_0\,
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[16]_i_1__2_n_0\,
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[17]_i_1__1_n_0\,
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[18]_i_1__2_n_0\,
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[19]_i_1__2_n_0\,
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[1]_i_1__2_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[20]_i_1__1_n_0\,
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[21]_i_1__1_n_0\,
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[22]_i_1__2_n_0\,
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[23]_i_1__2_n_0\,
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[24]_i_1__2_n_0\,
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[25]_i_1__2_n_0\,
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[26]_i_1__2_n_0\,
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[27]_i_1__2_n_0\,
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[28]_i_1__2_n_0\,
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[29]_i_1__2_n_0\,
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[2]_i_1__2_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[30]_i_1__2_n_0\,
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[31]_i_1__2_n_0\,
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[3]_i_1__2_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[4]_i_1__2_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[5]_i_1__2_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[6]_i_1__2_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[7]_i_1__2_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[8]_i_1__2_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[9]_i_1__2_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
\din1_buf1[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \params_Kp_read_reg_2027_reg[31]\(21),
      I1 => \ap_CS_fsm_reg[69]\(0),
      O => \din1_buf1[21]_i_1__2_n_0\
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(0),
      Q => din1_buf1(0),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(10),
      Q => din1_buf1(10),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(11),
      Q => din1_buf1(11),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(12),
      Q => din1_buf1(12),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(13),
      Q => din1_buf1(13),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(14),
      Q => din1_buf1(14),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(15),
      Q => din1_buf1(15),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(16),
      Q => din1_buf1(16),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(17),
      Q => din1_buf1(17),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(18),
      Q => din1_buf1(18),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(19),
      Q => din1_buf1(19),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(1),
      Q => din1_buf1(1),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(20),
      Q => din1_buf1(20),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[21]_i_1__2_n_0\,
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(22),
      Q => din1_buf1(22),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(23),
      Q => din1_buf1(23),
      S => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(24),
      Q => din1_buf1(24),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(25),
      Q => din1_buf1(25),
      S => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(26),
      Q => din1_buf1(26),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(27),
      Q => din1_buf1(27),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(28),
      Q => din1_buf1(28),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(29),
      Q => din1_buf1(29),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(2),
      Q => din1_buf1(2),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(30),
      Q => din1_buf1(30),
      S => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(31),
      Q => din1_buf1(31),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(3),
      Q => din1_buf1(3),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(4),
      Q => din1_buf1(4),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(5),
      Q => din1_buf1(5),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(6),
      Q => din1_buf1(6),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(7),
      Q => din1_buf1(7),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(8),
      Q => din1_buf1(8),
      R => \ap_CS_fsm_reg[69]\(0)
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \params_Kp_read_reg_2027_reg[31]\(9),
      Q => din1_buf1(9),
      R => \ap_CS_fsm_reg[69]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_4 : entity is "current_control_fmul_32ns_32ns_32_4_max_dsp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_4 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
current_control_ap_fmul_2_max_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_fmul_2_max_dsp_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => din0_buf1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_sitofp_32ns_32_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ic : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ib : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ia : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_sitofp_32ns_32_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_sitofp_32ns_32_6 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \din0_buf1[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_1__3_n_0\ : STD_LOGIC;
begin
current_control_ap_sitofp_4_no_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_ap_sitofp_4_no_dsp_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(11 downto 0) => din0_buf1(11 downto 0),
      ap_clk => ap_clk
    );
\din0_buf1[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(0),
      I1 => Q(1),
      I2 => ib(0),
      I3 => Q(0),
      I4 => ia(0),
      O => \din0_buf1[0]_i_1__3_n_0\
    );
\din0_buf1[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(10),
      I1 => Q(1),
      I2 => ib(10),
      I3 => Q(0),
      I4 => ia(10),
      O => \din0_buf1[10]_i_1__3_n_0\
    );
\din0_buf1[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(11),
      I1 => Q(1),
      I2 => ib(11),
      I3 => Q(0),
      I4 => ia(11),
      O => \din0_buf1[11]_i_1__3_n_0\
    );
\din0_buf1[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(1),
      I1 => Q(1),
      I2 => ib(1),
      I3 => Q(0),
      I4 => ia(1),
      O => \din0_buf1[1]_i_1__3_n_0\
    );
\din0_buf1[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(2),
      I1 => Q(1),
      I2 => ib(2),
      I3 => Q(0),
      I4 => ia(2),
      O => \din0_buf1[2]_i_1__3_n_0\
    );
\din0_buf1[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(3),
      I1 => Q(1),
      I2 => ib(3),
      I3 => Q(0),
      I4 => ia(3),
      O => \din0_buf1[3]_i_1__3_n_0\
    );
\din0_buf1[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(4),
      I1 => Q(1),
      I2 => ib(4),
      I3 => Q(0),
      I4 => ia(4),
      O => \din0_buf1[4]_i_1__3_n_0\
    );
\din0_buf1[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(5),
      I1 => Q(1),
      I2 => ib(5),
      I3 => Q(0),
      I4 => ia(5),
      O => \din0_buf1[5]_i_1__3_n_0\
    );
\din0_buf1[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(6),
      I1 => Q(1),
      I2 => ib(6),
      I3 => Q(0),
      I4 => ia(6),
      O => \din0_buf1[6]_i_1__3_n_0\
    );
\din0_buf1[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(7),
      I1 => Q(1),
      I2 => ib(7),
      I3 => Q(0),
      I4 => ia(7),
      O => \din0_buf1[7]_i_1__3_n_0\
    );
\din0_buf1[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(8),
      I1 => Q(1),
      I2 => ib(8),
      I3 => Q(0),
      I4 => ia(8),
      O => \din0_buf1[8]_i_1__3_n_0\
    );
\din0_buf1[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ic(9),
      I1 => Q(1),
      I2 => ib(9),
      I3 => Q(0),
      I4 => ia(9),
      O => \din0_buf1[9]_i_1__3_n_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[0]_i_1__3_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[10]_i_1__3_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[11]_i_1__3_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[1]_i_1__3_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[2]_i_1__3_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[3]_i_1__3_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[4]_i_1__3_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[5]_i_1__3_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[6]_i_1__3_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[7]_i_1__3_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[8]_i_1__3_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[9]_i_1__3_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    i_alfa_ref : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_beta_ref : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ia : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ib : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ic : in STD_LOGIC_VECTOR ( 11 downto 0 );
    da : out STD_LOGIC_VECTOR ( 8 downto 0 );
    db : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dc : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ialfa : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ibeta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dalfa : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dbeta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control : entity is 6;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control is
  signal \<const0>\ : STD_LOGIC;
  signal ARESET : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[43]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[47]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[48]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[49]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[54]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[55]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[58]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[59]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[60]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[63]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[64]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[65]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[66]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[71]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[75]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[76]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal \^ap_idle\ : STD_LOGIC;
  signal ap_sig_349 : STD_LOGIC;
  signal ap_sig_356 : STD_LOGIC;
  signal ap_sig_364 : STD_LOGIC;
  signal ap_sig_374 : STD_LOGIC;
  signal ap_sig_382 : STD_LOGIC;
  signal ap_sig_390 : STD_LOGIC;
  signal ap_sig_398 : STD_LOGIC;
  signal ap_sig_407 : STD_LOGIC;
  signal ap_sig_414 : STD_LOGIC;
  signal ap_sig_422 : STD_LOGIC;
  signal ap_sig_433 : STD_LOGIC;
  signal ap_sig_442 : STD_LOGIC;
  signal ap_sig_450 : STD_LOGIC;
  signal ap_sig_466 : STD_LOGIC;
  signal ap_sig_476 : STD_LOGIC;
  signal ap_sig_490 : STD_LOGIC;
  signal ap_sig_515 : STD_LOGIC;
  signal ap_sig_529 : STD_LOGIC;
  signal ap_sig_538 : STD_LOGIC;
  signal ap_sig_571 : STD_LOGIC;
  signal ap_sig_580 : STD_LOGIC;
  signal ap_sig_589 : STD_LOGIC;
  signal ap_sig_602 : STD_LOGIC;
  signal ap_sig_613 : STD_LOGIC;
  signal ap_sig_624 : STD_LOGIC;
  signal ap_sig_635 : STD_LOGIC;
  signal ap_sig_662 : STD_LOGIC;
  signal ap_sig_677 : STD_LOGIC;
  signal ap_sig_692 : STD_LOGIC;
  signal ap_sig_703 : STD_LOGIC;
  signal ap_sig_718 : STD_LOGIC;
  signal ap_sig_772 : STD_LOGIC;
  signal ap_sig_779 : STD_LOGIC;
  signal ap_sig_786 : STD_LOGIC;
  signal ap_sig_793 : STD_LOGIC;
  signal ap_sig_800 : STD_LOGIC;
  signal ap_sig_840 : STD_LOGIC;
  signal ap_sig_848 : STD_LOGIC;
  signal ap_sig_856 : STD_LOGIC;
  signal ap_sig_864 : STD_LOGIC;
  signal ctrlEna : STD_LOGIC;
  signal ctrlEna_read_reg_2033 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_10 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_11 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_12 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_13 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_14 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_15 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_16 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_17 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_18 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_19 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_2 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_20 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_21 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_3 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_4 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_5 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_54 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_55 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_56 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_57 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_58 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_59 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_6 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_60 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_61 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_62 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_63 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_64 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_65 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_7 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_8 : STD_LOGIC;
  signal current_control_AXILiteS_s_axi_U_n_9 : STD_LOGIC;
  signal current_control_fcmp_32ns_32ns_1_1_U7_n_33 : STD_LOGIC;
  signal current_control_fcmp_32ns_32ns_1_1_U7_n_37 : STD_LOGIC;
  signal current_control_fcmp_32ns_32ns_1_1_U7_n_38 : STD_LOGIC;
  signal current_control_fcmp_32ns_32ns_1_1_U7_n_39 : STD_LOGIC;
  signal current_control_fcmp_32ns_32ns_1_1_U8_n_65 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_33 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_34 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_35 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_36 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_37 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_38 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_40 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_41 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_42 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_43 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_44 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_45 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_46 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_47 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_48 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_49 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_50 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_51 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_52 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_53 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_54 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_55 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_56 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_57 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_58 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_59 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_60 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_61 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_63 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_64 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_65 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_66 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_67 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_68 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_69 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33 : STD_LOGIC;
  signal current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_34 : STD_LOGIC;
  signal da_1_data_reg0 : STD_LOGIC;
  signal \da_1_data_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_22_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_26_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_27_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \dalfa_1_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal db_1_data_reg0 : STD_LOGIC;
  signal \db_1_data_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \dbeta_1_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal grp_fu_305_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_310_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_316_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_322_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_331_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_338_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_343_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ialfa_1_data_reg0 : STD_LOGIC;
  signal \ialfa_1_data_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \ibeta_1_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal isNeg_reg_2172 : STD_LOGIC;
  signal \loc_V_1_reg_2167[17]_i_1_n_0\ : STD_LOGIC;
  signal \loc_V_1_reg_2167[20]_i_1_n_0\ : STD_LOGIC;
  signal \loc_V_1_reg_2167[21]_i_1_n_0\ : STD_LOGIC;
  signal loc_V_6_fu_1421_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loc_V_8_fu_1548_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_cond4_fu_536_p2 : STD_LOGIC;
  signal or_cond4_reg_2074 : STD_LOGIC;
  signal or_cond_fu_510_p20_out : STD_LOGIC;
  signal or_cond_reg_2060 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_Result_10_reg_2183 : STD_LOGIC;
  signal \p_Result_10_reg_2183[0]_i_1_n_0\ : STD_LOGIC;
  signal p_Result_12_reg_2194 : STD_LOGIC;
  signal \p_Result_12_reg_2194[0]_i_1_n_0\ : STD_LOGIC;
  signal p_Result_2_reg_2257 : STD_LOGIC;
  signal p_Result_4_reg_2268 : STD_LOGIC;
  signal p_Result_6_reg_2225 : STD_LOGIC;
  signal p_Result_8_reg_2236 : STD_LOGIC;
  signal p_Result_s_reg_2162 : STD_LOGIC;
  signal p_Val2_21_fu_1669_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_27_fu_1681_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_2_fu_1529_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_2_reg_2230 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_Val2_2_reg_2230[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[1]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[2]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[5]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_Val2_2_reg_2230_reg_n_0_[7]\ : STD_LOGIC;
  signal p_Val2_33_fu_1177_p3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \p_Val2_33_reg_2188[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[1]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[2]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[5]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_33_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_34_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_35_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_36_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_37_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_38_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_39_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_Val2_33_reg_2188_reg_n_0_[7]\ : STD_LOGIC;
  signal p_Val2_35_fu_1390_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_39_fu_1301_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_Val2_39_reg_2199[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[1]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[2]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[5]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_33_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_34_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_35_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_36_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_37_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_38_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_39_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_40_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_41_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_42_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_43_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_44_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_45_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_46_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_47_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_48_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_49_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_50_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_Val2_39_reg_2199_reg_n_0_[7]\ : STD_LOGIC;
  signal p_Val2_41_fu_1402_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_7_fu_1656_p3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal p_Val2_7_reg_2241 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_Val2_7_reg_2241[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[1]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[2]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[5]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_Val2_7_reg_2241_reg_n_0_[7]\ : STD_LOGIC;
  signal params_Ki2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_Ki2_read_reg_2022 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_Kp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_Kp_read_reg_2027 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_y_max : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_y_max_read_reg_2011 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_y_min : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_y_min_read_reg_2000 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_356 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3560 : STD_LOGIC;
  signal reg_362 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3620 : STD_LOGIC;
  signal reg_371 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3710 : STD_LOGIC;
  signal reg_3790 : STD_LOGIC;
  signal \reg_379_reg_n_0_[31]\ : STD_LOGIC;
  signal reg_388 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3880 : STD_LOGIC;
  signal reg_3950 : STD_LOGIC;
  signal \reg_395_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_395_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_395_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_395_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_395_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_395_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_395_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_395_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_395_reg_n_0_[31]\ : STD_LOGIC;
  signal reg_401 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_4010 : STD_LOGIC;
  signal reg_4060 : STD_LOGIC;
  signal \reg_406_reg_n_0_[31]\ : STD_LOGIC;
  signal \sat_alfa[0]_i_1_n_0\ : STD_LOGIC;
  signal \sat_alfa[1]_i_1_n_0\ : STD_LOGIC;
  signal \sat_alfa_reg_n_0_[0]\ : STD_LOGIC;
  signal sel_tmp1_fu_676_p2 : STD_LOGIC;
  signal sel_tmp1_reg_2109 : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_10_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_11_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_12_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_13_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_14_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_15_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_16_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_17_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_2_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_3_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_4_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_5_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_6_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_7_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_8_n_0\ : STD_LOGIC;
  signal \sel_tmp1_reg_2109[0]_i_9_n_0\ : STD_LOGIC;
  signal sh_assign_1_fu_1053_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sh_assign_1_reg_2177 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sh_assign_1_reg_2177[3]_i_2_n_0\ : STD_LOGIC;
  signal \sh_assign_1_reg_2177[3]_i_3_n_0\ : STD_LOGIC;
  signal \sh_assign_1_reg_2177[4]_i_2_n_0\ : STD_LOGIC;
  signal \sh_assign_1_reg_2177[5]_i_1_n_0\ : STD_LOGIC;
  signal \sh_assign_1_reg_2177[5]_i_2_n_0\ : STD_LOGIC;
  signal \sh_assign_1_reg_2177[6]_i_1_n_0\ : STD_LOGIC;
  signal \sh_assign_1_reg_2177[7]_i_2_n_0\ : STD_LOGIC;
  signal sh_assign_fu_1029_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_11_reg_2078 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_19_fu_768_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_19_reg_2128 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_19_reg_2128[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_2128[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_2128[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_2128[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_2128[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_2128[31]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_2128[31]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_2128[31]_i_9_n_0\ : STD_LOGIC;
  signal tmp_21_fu_875_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_21_reg_2142[31]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_21_reg_2142[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_21_reg_2142[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_21_reg_2142[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_21_reg_2142[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_21_reg_2142[31]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_21_reg_2142[31]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_21_reg_2142[31]_i_9_n_0\ : STD_LOGIC;
  signal tmp_25_fu_822_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_25_reg_2135 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_25_reg_2135[31]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_25_reg_2135[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_25_reg_2135[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_25_reg_2135[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_25_reg_2135[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_25_reg_2135[31]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_25_reg_2135[31]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_25_reg_2135[31]_i_9_n_0\ : STD_LOGIC;
  signal tmp_27_fu_933_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_27_reg_2147[31]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_2147[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_2147[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_2147[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_2147[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_2147[31]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_2147[31]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_2147[31]_i_9_n_0\ : STD_LOGIC;
  signal tmp_2_i_i1_fu_1570_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_2_i_i_fu_1443_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_33_fu_606_p2 : STD_LOGIC;
  signal tmp_33_reg_2090 : STD_LOGIC;
  signal \tmp_33_reg_2090[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_33_reg_2090[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_33_reg_2090[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_33_reg_2090[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_33_reg_2090[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_33_reg_2090[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_33_reg_2090[0]_i_8_n_0\ : STD_LOGIC;
  signal tmp_35_reg_2085 : STD_LOGIC;
  signal tmp_36_fu_618_p2 : STD_LOGIC;
  signal tmp_36_reg_2096 : STD_LOGIC;
  signal tmp_39_fu_652_p2 : STD_LOGIC;
  signal tmp_39_reg_2103 : STD_LOGIC;
  signal tmp_43_fu_725_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_reg_2039 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_6_fu_460_p3 : STD_LOGIC;
  signal tmp_70_fu_1377_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_73_fu_1808_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_73_reg_2262 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tmp_73_reg_2262[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[5]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[6]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262[8]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2262_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_73_reg_2262_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_73_reg_2262_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_73_reg_2262_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_73_reg_2262_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_73_reg_2262_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_73_reg_2262_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_73_reg_2262_reg_n_0_[8]\ : STD_LOGIC;
  signal tmp_74_fu_1949_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_77_fu_1936_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_77_reg_2273 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tmp_77_reg_2273[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[5]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[6]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273[8]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_77_reg_2273_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_77_reg_2273_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_77_reg_2273_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_77_reg_2273_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_77_reg_2273_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_77_reg_2273_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_77_reg_2273_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_77_reg_2273_reg_n_0_[8]\ : STD_LOGIC;
  signal tmp_78_fu_1961_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_i_i1_fu_1722_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_i_i2_fu_1850_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_i_i_fu_1316_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_s_reg_1983 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \x_assign_1_reg_2220_reg_n_0_[31]\ : STD_LOGIC;
  signal x_assign_2_reg_287 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \x_assign_3_reg_296_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[11]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[12]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[13]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[14]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[15]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[16]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[17]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[18]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[19]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[20]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[21]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[22]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[23]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[24]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[25]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[26]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[27]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[28]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[29]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[30]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[31]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_assign_3_reg_296_reg_n_0_[9]\ : STD_LOGIC;
  signal y_alfa : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_beta : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_alfa : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_alfa0 : STD_LOGIC;
  signal y_integral_alfa_flag_2_reg_255 : STD_LOGIC;
  signal y_integral_alfa_load_s_reg_2050 : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[11]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[12]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[13]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[14]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[15]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[16]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[17]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[18]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[19]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[20]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[21]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[22]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[23]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[24]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[25]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[26]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[27]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[28]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[29]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[30]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[31]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_integral_alfa_load_s_reg_2050_reg_n_0_[9]\ : STD_LOGIC;
  signal y_integral_alfa_new_1_fu_687_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_alfa_new_1_reg_2116 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_alfa_new_2_phi_fu_269_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[11]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[12]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[13]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[14]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[15]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[16]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[17]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[18]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[19]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[20]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[21]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[22]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[23]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[24]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[25]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[26]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[27]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[28]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[29]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[30]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[31]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_integral_alfa_new_2_reg_265_reg_n_0_[9]\ : STD_LOGIC;
  signal y_integral_beta : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_beta_load_s_reg_2055 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_beta_new_1_fu_699_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_beta_new_1_reg_2122 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_beta_new_2_phi_fu_280_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_beta_new_2_reg_276 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y_integral_beta_new_2_reg_276[31]_i_2_n_0\ : STD_LOGIC;
  signal \y_integral_beta_new_2_reg_276[31]_i_3_n_0\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[56]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[57]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[58]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[59]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[60]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[61]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[62]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[63]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[64]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[65]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[66]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[67]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[68]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[69]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[70]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[71]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[72]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[73]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[74]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[75]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[76]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[77]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[78]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[79]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[80]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \da_1_data_reg[0]_i_11\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \da_1_data_reg[0]_i_15\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \da_1_data_reg[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \da_1_data_reg[1]_i_4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \da_1_data_reg[3]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \da_1_data_reg[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \da_1_data_reg[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \da_1_data_reg[6]_i_13\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \da_1_data_reg[6]_i_15\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \da_1_data_reg[6]_i_27\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \da_1_data_reg[6]_i_7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \da_1_data_reg[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \da_1_data_reg[8]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \da_1_data_reg[8]_i_9\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dalfa_1_data_reg[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dalfa_1_data_reg[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dalfa_1_data_reg[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dalfa_1_data_reg[5]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dalfa_1_data_reg[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dalfa_1_data_reg[7]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \db_1_data_reg[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \db_1_data_reg[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \db_1_data_reg[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \db_1_data_reg[5]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \db_1_data_reg[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \db_1_data_reg[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dbeta_1_data_reg[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dbeta_1_data_reg[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dbeta_1_data_reg[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dbeta_1_data_reg[5]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dbeta_1_data_reg[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dbeta_1_data_reg[7]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dc_1_data_reg[1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \dc_1_data_reg[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dc_1_data_reg[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dc_1_data_reg[5]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \dc_1_data_reg[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dc_1_data_reg[7]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ialfa_1_data_reg[1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ialfa_1_data_reg[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ialfa_1_data_reg[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ialfa_1_data_reg[5]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ialfa_1_data_reg[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ialfa_1_data_reg[7]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ibeta_1_data_reg[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ibeta_1_data_reg[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ibeta_1_data_reg[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ibeta_1_data_reg[5]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ibeta_1_data_reg[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ibeta_1_data_reg[7]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \isNeg_reg_2172[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \p_Result_10_reg_2183[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_Result_12_reg_2194[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[0]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[4]_i_10\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[4]_i_13\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[4]_i_14\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[4]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[5]_i_11\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[5]_i_13\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[5]_i_6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[5]_i_8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[6]_i_11\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[6]_i_12\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[6]_i_13\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[6]_i_14\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[6]_i_6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[6]_i_8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_10\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_11\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_14\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_18\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_19\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_20\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_21\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_22\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \p_Val2_2_reg_2230[7]_i_23\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[0]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[1]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[2]_i_10\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[2]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[3]_i_5\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[4]_i_11\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[4]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_11\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_13\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_16\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_17\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_24\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_27\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_28\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_30\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_31\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[6]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_10\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_11\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_12\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_19\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_21\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_23\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_25\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_27\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_28\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_30\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_31\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_33\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_34\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_35\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_37\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_39\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_7\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_8\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \p_Val2_33_reg_2188[7]_i_9\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[0]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[3]_i_7\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[3]_i_8\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[5]_i_11\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[5]_i_14\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[5]_i_15\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[6]_i_11\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[6]_i_13\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[6]_i_16\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[6]_i_18\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_10\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_11\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_12\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_13\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_14\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_16\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_24\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_25\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_26\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_30\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_31\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_33\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_34\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_36\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_37\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_39\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_43\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_44\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_46\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_47\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_49\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_50\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \p_Val2_39_reg_2199[7]_i_9\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[0]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[4]_i_11\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[4]_i_12\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[4]_i_13\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[4]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[5]_i_11\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[5]_i_12\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[5]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[5]_i_9\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[6]_i_11\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[6]_i_12\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[6]_i_13\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[6]_i_14\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[6]_i_15\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[6]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[6]_i_9\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[7]_i_10\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[7]_i_17\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[7]_i_20\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[7]_i_21\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[7]_i_22\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[7]_i_23\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[7]_i_8\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \p_Val2_7_reg_2241[7]_i_9\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sat_alfa[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sat_alfa[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sh_assign_1_reg_2177[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sh_assign_1_reg_2177[3]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sh_assign_1_reg_2177[3]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sh_assign_1_reg_2177[5]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sh_assign_1_reg_2177[6]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sh_assign_1_reg_2177[7]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tmp_25_reg_2135[31]_i_6\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[4]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[4]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[5]_i_11\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[5]_i_6\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[5]_i_8\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[6]_i_6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[6]_i_8\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[7]_i_11\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[7]_i_12\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[7]_i_13\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[7]_i_15\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[7]_i_8\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_11\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_17\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_18\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_19\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_20\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_21\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_22\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_73_reg_2262[8]_i_8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[4]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[4]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[5]_i_10\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[5]_i_11\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[5]_i_13\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[5]_i_6\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[6]_i_6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[6]_i_8\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[7]_i_12\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[7]_i_14\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[7]_i_15\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[7]_i_8\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_12\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_18\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_19\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_20\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_21\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_22\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_23\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_8\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_77_reg_2273[8]_i_9\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \y_integral_alfa[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \y_integral_alfa[10]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \y_integral_alfa[11]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \y_integral_alfa[12]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \y_integral_alfa[13]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \y_integral_alfa[14]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \y_integral_alfa[15]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \y_integral_alfa[16]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \y_integral_alfa[17]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \y_integral_alfa[18]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \y_integral_alfa[19]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \y_integral_alfa[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \y_integral_alfa[20]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \y_integral_alfa[21]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \y_integral_alfa[22]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \y_integral_alfa[23]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \y_integral_alfa[24]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \y_integral_alfa[25]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \y_integral_alfa[26]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \y_integral_alfa[27]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \y_integral_alfa[28]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \y_integral_alfa[29]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \y_integral_alfa[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \y_integral_alfa[30]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \y_integral_alfa[31]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \y_integral_alfa[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \y_integral_alfa[4]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \y_integral_alfa[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \y_integral_alfa[6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \y_integral_alfa[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \y_integral_alfa[8]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \y_integral_alfa[9]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \y_integral_beta[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \y_integral_beta[10]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \y_integral_beta[11]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \y_integral_beta[12]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \y_integral_beta[13]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \y_integral_beta[14]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \y_integral_beta[15]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \y_integral_beta[16]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \y_integral_beta[17]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \y_integral_beta[18]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \y_integral_beta[19]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \y_integral_beta[1]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \y_integral_beta[20]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \y_integral_beta[21]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \y_integral_beta[22]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \y_integral_beta[23]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \y_integral_beta[24]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \y_integral_beta[25]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \y_integral_beta[26]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \y_integral_beta[27]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \y_integral_beta[28]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \y_integral_beta[29]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \y_integral_beta[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \y_integral_beta[30]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \y_integral_beta[31]_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \y_integral_beta[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \y_integral_beta[4]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \y_integral_beta[5]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \y_integral_beta[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \y_integral_beta[7]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \y_integral_beta[8]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \y_integral_beta[9]_i_1\ : label is "soft_lutpair287";
begin
  ap_done <= \^ap_done\;
  ap_idle <= \^ap_idle\;
  ap_ready <= \^ap_done\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \^ap_idle\,
      I1 => \ap_CS_fsm[1]_i_5_n_0\,
      I2 => \ap_CS_fsm[0]_i_2_n_0\,
      I3 => \ap_CS_fsm[0]_i_3_n_0\,
      I4 => \ap_CS_fsm[0]_i_4_n_0\,
      I5 => \ap_CS_fsm[1]_i_2_n_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_5_n_0\,
      I1 => \ap_CS_fsm[1]_i_3_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \ap_CS_fsm_reg_n_0_[59]\,
      I4 => ap_sig_613,
      I5 => \ap_CS_fsm[0]_i_6_n_0\,
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[20]\,
      I1 => \ap_CS_fsm_reg_n_0_[12]\,
      I2 => \ap_CS_fsm_reg_n_0_[75]\,
      I3 => \ap_CS_fsm_reg_n_0_[39]\,
      O => \ap_CS_fsm[0]_i_3_n_0\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_sig_580,
      I1 => ap_sig_589,
      O => \ap_CS_fsm[0]_i_4_n_0\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[71]\,
      I1 => ap_sig_779,
      I2 => \ap_CS_fsm_reg_n_0_[65]\,
      I3 => \ap_CS_fsm_reg_n_0_[66]\,
      O => \ap_CS_fsm[0]_i_5_n_0\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[64]\,
      I1 => \ap_CS_fsm_reg_n_0_[8]\,
      I2 => \ap_CS_fsm_reg_n_0_[63]\,
      I3 => \ap_CS_fsm_reg_n_0_[3]\,
      O => \ap_CS_fsm[0]_i_6_n_0\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => ap_sig_613,
      I2 => ap_sig_589,
      I3 => \ap_CS_fsm[1]_i_3_n_0\,
      I4 => \ap_CS_fsm[1]_i_4_n_0\,
      I5 => \ap_CS_fsm[1]_i_5_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[44]\,
      I1 => ap_sig_718,
      I2 => \ap_CS_fsm_reg_n_0_[60]\,
      I3 => ap_sig_466,
      O => \ap_CS_fsm[1]_i_10_n_0\
    );
\ap_CS_fsm[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[15]\,
      I1 => \ap_CS_fsm_reg_n_0_[16]\,
      I2 => ap_sig_390,
      I3 => \ap_CS_fsm_reg_n_0_[43]\,
      I4 => \ap_CS_fsm[1]_i_17_n_0\,
      O => \ap_CS_fsm[1]_i_11_n_0\
    );
\ap_CS_fsm[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[21]\,
      I1 => ap_sig_692,
      I2 => \ap_CS_fsm_reg_n_0_[29]\,
      I3 => ap_sig_635,
      O => \ap_CS_fsm[1]_i_12_n_0\
    );
\ap_CS_fsm[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => ap_sig_407,
      I1 => ap_sig_382,
      I2 => ap_sig_848,
      I3 => ap_sig_856,
      I4 => \ap_CS_fsm[1]_i_18_n_0\,
      I5 => reg_4060,
      O => \ap_CS_fsm[1]_i_13_n_0\
    );
\ap_CS_fsm[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_sig_450,
      I1 => ap_sig_374,
      I2 => \ap_CS_fsm_reg_n_0_[55]\,
      I3 => \ap_CS_fsm_reg_n_0_[7]\,
      O => \ap_CS_fsm[1]_i_14_n_0\
    );
\ap_CS_fsm[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[31]\,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => \ap_CS_fsm_reg_n_0_[54]\,
      I3 => ap_sig_624,
      O => \ap_CS_fsm[1]_i_15_n_0\
    );
\ap_CS_fsm[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_sig_793,
      I1 => ap_sig_442,
      I2 => ap_sig_349,
      I3 => \ap_CS_fsm_reg_n_0_[2]\,
      I4 => \ap_CS_fsm[1]_i_19_n_0\,
      O => \ap_CS_fsm[1]_i_16_n_0\
    );
\ap_CS_fsm[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[35]\,
      I1 => ap_sig_840,
      I2 => \ap_CS_fsm_reg_n_0_[40]\,
      I3 => ap_sig_433,
      O => \ap_CS_fsm[1]_i_17_n_0\
    );
\ap_CS_fsm[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_sig_800,
      I1 => ap_sig_677,
      O => \ap_CS_fsm[1]_i_18_n_0\
    );
\ap_CS_fsm[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_sig_364,
      I1 => ap_sig_529,
      I2 => \ap_CS_fsm_reg_n_0_[25]\,
      I3 => \ap_CS_fsm_reg_n_0_[17]\,
      O => \ap_CS_fsm[1]_i_19_n_0\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6_n_0\,
      I1 => ap_sig_538,
      I2 => ap_sig_490,
      I3 => ap_sig_786,
      I4 => \ap_CS_fsm[1]_i_7_n_0\,
      I5 => \ap_CS_fsm[1]_i_8_n_0\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_sig_414,
      I1 => ap_sig_772,
      I2 => \ap_CS_fsm_reg_n_0_[48]\,
      I3 => \ap_CS_fsm_reg_n_0_[47]\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_3_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[71]\,
      I2 => ap_sig_779,
      I3 => \ap_CS_fsm_reg_n_0_[65]\,
      I4 => \ap_CS_fsm_reg_n_0_[66]\,
      I5 => \ap_CS_fsm[1]_i_9_n_0\,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_10_n_0\,
      I1 => ap_sig_703,
      I2 => \ap_CS_fsm_reg_n_0_[76]\,
      I3 => \ap_CS_fsm_reg_n_0_[11]\,
      I4 => ap_sig_515,
      I5 => \ap_CS_fsm[1]_i_11_n_0\,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_sig_662,
      I1 => \ap_CS_fsm_reg_n_0_[30]\,
      I2 => \ap_CS_fsm_reg_n_0_[1]\,
      I3 => \ap_CS_fsm_reg_n_0_[49]\,
      I4 => \ap_CS_fsm[1]_i_12_n_0\,
      O => \ap_CS_fsm[1]_i_6_n_0\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_13_n_0\,
      I1 => \ap_CS_fsm[1]_i_14_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[26]\,
      I3 => ap_sig_602,
      I4 => \ap_CS_fsm_reg_n_0_[58]\,
      I5 => ap_sig_864,
      O => \ap_CS_fsm[1]_i_7_n_0\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_15_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[10]\,
      I2 => ap_sig_422,
      I3 => ap_sig_571,
      I4 => ap_sig_356,
      I5 => \ap_CS_fsm[1]_i_16_n_0\,
      O => \ap_CS_fsm[1]_i_8_n_0\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_6_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[59]\,
      I2 => ap_start,
      I3 => ap_sig_580,
      I4 => \^ap_done\,
      O => \ap_CS_fsm[1]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ARESET
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_356,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => ARESET
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[10]\,
      Q => \ap_CS_fsm_reg_n_0_[11]\,
      R => ARESET
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[11]\,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ARESET
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => ap_sig_407,
      R => ARESET
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_407,
      Q => ap_sig_364,
      R => ARESET
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_364,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ARESET
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => ARESET
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ARESET
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => ap_sig_374,
      R => ARESET
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_374,
      Q => ap_sig_772,
      R => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ARESET
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_772,
      Q => \ap_CS_fsm_reg_n_0_[20]\,
      R => ARESET
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[20]\,
      Q => \ap_CS_fsm_reg_n_0_[21]\,
      R => ARESET
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[21]\,
      Q => ap_sig_382,
      R => ARESET
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_382,
      Q => ap_sig_433,
      R => ARESET
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_433,
      Q => ap_sig_840,
      R => ARESET
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_840,
      Q => \ap_CS_fsm_reg_n_0_[25]\,
      R => ARESET
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[25]\,
      Q => \ap_CS_fsm_reg_n_0_[26]\,
      R => ARESET
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[26]\,
      Q => ap_sig_414,
      R => ARESET
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_414,
      Q => ap_sig_779,
      R => ARESET
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_779,
      Q => \ap_CS_fsm_reg_n_0_[29]\,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ARESET
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[29]\,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => ARESET
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => \ap_CS_fsm_reg_n_0_[31]\,
      R => ARESET
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[31]\,
      Q => ap_sig_442,
      R => ARESET
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_442,
      Q => ap_sig_848,
      R => ARESET
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_848,
      Q => ap_sig_856,
      R => ARESET
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_856,
      Q => \ap_CS_fsm_reg_n_0_[35]\,
      R => ARESET
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[35]\,
      Q => ap_sig_390,
      R => ARESET
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_390,
      Q => ap_sig_422,
      R => ARESET
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_422,
      Q => ap_sig_529,
      R => ARESET
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_529,
      Q => \ap_CS_fsm_reg_n_0_[39]\,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ARESET
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[39]\,
      Q => \ap_CS_fsm_reg_n_0_[40]\,
      R => ARESET
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[40]\,
      Q => ap_sig_450,
      R => ARESET
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_450,
      Q => ap_sig_538,
      R => ARESET
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => \ap_CS_fsm_reg_n_0_[43]\,
      R => ARESET
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[43]\,
      Q => \ap_CS_fsm_reg_n_0_[44]\,
      R => ARESET
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[44]\,
      Q => ap_sig_490,
      R => ARESET
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_490,
      Q => ap_sig_786,
      R => ARESET
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_786,
      Q => \ap_CS_fsm_reg_n_0_[47]\,
      R => ARESET
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[47]\,
      Q => \ap_CS_fsm_reg_n_0_[48]\,
      R => ARESET
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[48]\,
      Q => \ap_CS_fsm_reg_n_0_[49]\,
      R => ARESET
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => ap_sig_515,
      R => ARESET
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[49]\,
      Q => ap_sig_571,
      R => ARESET
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_571,
      Q => ap_sig_580,
      R => ARESET
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_580,
      Q => ap_sig_589,
      R => ARESET
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_589,
      Q => ap_sig_864,
      R => ARESET
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_864,
      Q => \ap_CS_fsm_reg_n_0_[54]\,
      R => ARESET
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[54]\,
      Q => \ap_CS_fsm_reg_n_0_[55]\,
      R => ARESET
    );
\ap_CS_fsm_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[55]\,
      Q => ap_sig_476,
      R => ARESET
    );
\ap_CS_fsm_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_476,
      Q => ap_sig_793,
      R => ARESET
    );
\ap_CS_fsm_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_793,
      Q => \ap_CS_fsm_reg_n_0_[58]\,
      R => ARESET
    );
\ap_CS_fsm_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[58]\,
      Q => \ap_CS_fsm_reg_n_0_[59]\,
      R => ARESET
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_515,
      Q => ap_sig_349,
      R => ARESET
    );
\ap_CS_fsm_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[59]\,
      Q => \ap_CS_fsm_reg_n_0_[60]\,
      R => ARESET
    );
\ap_CS_fsm_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[60]\,
      Q => ap_sig_602,
      R => ARESET
    );
\ap_CS_fsm_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_602,
      Q => ap_sig_800,
      R => ARESET
    );
\ap_CS_fsm_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_800,
      Q => \ap_CS_fsm_reg_n_0_[63]\,
      R => ARESET
    );
\ap_CS_fsm_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[63]\,
      Q => \ap_CS_fsm_reg_n_0_[64]\,
      R => ARESET
    );
\ap_CS_fsm_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[64]\,
      Q => \ap_CS_fsm_reg_n_0_[65]\,
      R => ARESET
    );
\ap_CS_fsm_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[65]\,
      Q => \ap_CS_fsm_reg_n_0_[66]\,
      R => ARESET
    );
\ap_CS_fsm_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[66]\,
      Q => ap_sig_613,
      R => ARESET
    );
\ap_CS_fsm_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_613,
      Q => ap_sig_624,
      R => ARESET
    );
\ap_CS_fsm_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(69),
      Q => ap_sig_635,
      R => ARESET
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_349,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ARESET
    );
\ap_CS_fsm_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_635,
      Q => ap_sig_662,
      R => ARESET
    );
\ap_CS_fsm_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_662,
      Q => \ap_CS_fsm_reg_n_0_[71]\,
      R => ARESET
    );
\ap_CS_fsm_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[71]\,
      Q => ap_sig_398,
      R => ARESET
    );
\ap_CS_fsm_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_398,
      Q => ap_sig_677,
      R => ARESET
    );
\ap_CS_fsm_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_677,
      Q => ap_sig_692,
      R => ARESET
    );
\ap_CS_fsm_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_692,
      Q => \ap_CS_fsm_reg_n_0_[75]\,
      R => ARESET
    );
\ap_CS_fsm_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[75]\,
      Q => \ap_CS_fsm_reg_n_0_[76]\,
      R => ARESET
    );
\ap_CS_fsm_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[76]\,
      Q => ap_sig_466,
      R => ARESET
    );
\ap_CS_fsm_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_466,
      Q => ap_sig_703,
      R => ARESET
    );
\ap_CS_fsm_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_703,
      Q => ap_sig_718,
      R => ARESET
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ARESET
    );
\ap_CS_fsm_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_718,
      Q => \^ap_done\,
      R => ARESET
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ARESET
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => ap_sig_356,
      R => ARESET
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_start,
      O => \^ap_idle\
    );
\ctrlEna_read_reg_2033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => ctrlEna,
      Q => ctrlEna_read_reg_2033,
      R => '0'
    );
current_control_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_AXILiteS_s_axi
     port map (
      ARESET => ARESET,
      D(19) => current_control_AXILiteS_s_axi_U_n_2,
      D(18) => current_control_AXILiteS_s_axi_U_n_3,
      D(17) => current_control_AXILiteS_s_axi_U_n_4,
      D(16) => current_control_AXILiteS_s_axi_U_n_5,
      D(15) => current_control_AXILiteS_s_axi_U_n_6,
      D(14) => current_control_AXILiteS_s_axi_U_n_7,
      D(13) => current_control_AXILiteS_s_axi_U_n_8,
      D(12) => current_control_AXILiteS_s_axi_U_n_9,
      D(11) => current_control_AXILiteS_s_axi_U_n_10,
      D(10) => current_control_AXILiteS_s_axi_U_n_11,
      D(9) => current_control_AXILiteS_s_axi_U_n_12,
      D(8) => current_control_AXILiteS_s_axi_U_n_13,
      D(7) => current_control_AXILiteS_s_axi_U_n_14,
      D(6) => current_control_AXILiteS_s_axi_U_n_15,
      D(5) => current_control_AXILiteS_s_axi_U_n_16,
      D(4) => current_control_AXILiteS_s_axi_U_n_17,
      D(3) => current_control_AXILiteS_s_axi_U_n_18,
      D(2) => current_control_AXILiteS_s_axi_U_n_19,
      D(1) => current_control_AXILiteS_s_axi_U_n_20,
      D(0) => current_control_AXILiteS_s_axi_U_n_21,
      Q(4) => ap_sig_635,
      Q(3) => ap_sig_864,
      Q(2) => ap_sig_538,
      Q(1) => ap_sig_856,
      Q(0) => ap_sig_848,
      SR(0) => y_integral_alfa_load_s_reg_2050,
      \ap_CS_fsm_reg[15]\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_64,
      \ap_CS_fsm_reg[15]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_65,
      \ap_CS_fsm_reg[15]_1\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_66,
      \ap_CS_fsm_reg[34]\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_63,
      \ap_CS_fsm_reg[34]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_67,
      \ap_CS_fsm_reg[34]_1\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_68,
      \ap_CS_fsm_reg[69]\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_69,
      \ap_CS_fsm_reg[69]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ctrlEna => ctrlEna,
      \din1_buf1_reg[11]\ => current_control_AXILiteS_s_axi_U_n_58,
      \din1_buf1_reg[15]\ => current_control_AXILiteS_s_axi_U_n_59,
      \din1_buf1_reg[16]\ => current_control_AXILiteS_s_axi_U_n_60,
      \din1_buf1_reg[1]\ => current_control_AXILiteS_s_axi_U_n_54,
      \din1_buf1_reg[20]\ => current_control_AXILiteS_s_axi_U_n_61,
      \din1_buf1_reg[25]\ => current_control_AXILiteS_s_axi_U_n_65,
      \din1_buf1_reg[27]\ => current_control_AXILiteS_s_axi_U_n_64,
      \din1_buf1_reg[28]\ => current_control_AXILiteS_s_axi_U_n_63,
      \din1_buf1_reg[29]\ => current_control_AXILiteS_s_axi_U_n_62,
      \din1_buf1_reg[3]\ => current_control_AXILiteS_s_axi_U_n_55,
      \din1_buf1_reg[4]\ => current_control_AXILiteS_s_axi_U_n_56,
      \din1_buf1_reg[8]\ => current_control_AXILiteS_s_axi_U_n_57,
      p_0_in => p_0_in,
      params_Ki2(31 downto 0) => params_Ki2(31 downto 0),
      \params_Ki2_read_reg_2022_reg[31]\(31 downto 0) => params_Ki2_read_reg_2022(31 downto 0),
      params_Kp(31 downto 0) => params_Kp(31 downto 0),
      params_y_max(31 downto 0) => params_y_max(31 downto 0),
      params_y_min(31 downto 0) => params_y_min(31 downto 0),
      s_axi_AXILiteS_ARADDR(5 downto 0) => s_axi_AXILiteS_ARADDR(5 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(5 downto 0) => s_axi_AXILiteS_AWADDR(5 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
current_control_faddfsub_32ns_32ns_32_5_full_dsp_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp
     port map (
      D(31 downto 0) => grp_fu_305_p2(31 downto 0),
      Q(9) => ap_sig_677,
      Q(8) => ap_sig_800,
      Q(7) => ap_sig_793,
      Q(6) => ap_sig_786,
      Q(5) => ap_sig_529,
      Q(4) => ap_sig_422,
      Q(3) => ap_sig_779,
      Q(2) => ap_sig_433,
      Q(1) => ap_sig_772,
      Q(0) => ap_sig_364,
      ap_clk => ap_clk,
      i_alfa_ref(31 downto 0) => i_alfa_ref(31 downto 0),
      i_beta_ref(31 downto 0) => i_beta_ref(31 downto 0),
      \params_y_max_read_reg_2011_reg[31]\(31 downto 0) => params_y_max_read_reg_2011(31 downto 0),
      \params_y_min_read_reg_2000_reg[31]\(31 downto 0) => params_y_min_read_reg_2000(31 downto 0),
      \reg_362_reg[31]\(31 downto 0) => reg_362(31 downto 0),
      \reg_371_reg[31]\(31 downto 0) => reg_371(31 downto 0),
      \reg_379_reg[31]\(31) => \reg_379_reg_n_0_[31]\,
      \reg_379_reg[31]\(30 downto 23) => tmp_43_fu_725_p4(7 downto 0),
      \reg_379_reg[31]\(22 downto 0) => tmp_i_i1_fu_1722_p1(22 downto 0),
      \reg_388_reg[31]\(31 downto 0) => reg_388(31 downto 0),
      \reg_401_reg[31]\(31 downto 0) => reg_401(31 downto 0),
      sel_tmp1_reg_2109 => sel_tmp1_reg_2109,
      tmp_36_reg_2096 => tmp_36_reg_2096,
      \tmp_s_reg_1983_reg[31]\(31 downto 0) => tmp_s_reg_1983(31 downto 0),
      \y_integral_alfa_load_s_reg_2050_reg[31]\(31) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[31]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(30) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[30]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(29) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[29]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(28) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[28]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(27) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[27]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(26) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[26]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(25) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[25]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(24) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[24]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(23) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[23]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(22) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[22]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(21) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[21]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(20) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[20]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(19) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[19]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(18) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[18]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(17) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[17]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(16) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[16]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(15) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[15]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(14) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[14]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(13) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[13]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(12) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[12]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(11) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[11]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(10) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[10]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(9) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[9]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(8) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[8]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(7) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[7]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(6) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[6]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(5) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[5]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(4) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[4]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(3) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[3]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(2) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[2]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(1) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[1]\,
      \y_integral_alfa_load_s_reg_2050_reg[31]\(0) => \y_integral_alfa_load_s_reg_2050_reg_n_0_[0]\,
      \y_integral_alfa_new_1_reg_2116_reg[31]\(31 downto 0) => y_integral_alfa_new_1_reg_2116(31 downto 0),
      \y_integral_beta_load_s_reg_2055_reg[31]\(31 downto 0) => y_integral_beta_load_s_reg_2055(31 downto 0),
      \y_integral_beta_new_1_reg_2122_reg[31]\(31 downto 0) => y_integral_beta_new_1_fu_699_p3(31 downto 0)
    );
current_control_faddfsub_32ns_32ns_32_5_full_dsp_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_faddfsub_32ns_32ns_32_5_full_dsp_0
     port map (
      D(31 downto 0) => grp_fu_310_p2(31 downto 0),
      Q(31) => \reg_406_reg_n_0_[31]\,
      Q(30 downto 23) => loc_V_6_fu_1421_p4(7 downto 0),
      Q(22 downto 0) => tmp_2_i_i_fu_1443_p1(22 downto 0),
      \ap_CS_fsm_reg[73]\(2) => ap_sig_677,
      \ap_CS_fsm_reg[73]\(1) => ap_sig_800,
      \ap_CS_fsm_reg[73]\(0) => ap_sig_779,
      ap_clk => ap_clk,
      \reg_362_reg[31]\(31 downto 0) => reg_362(31 downto 0),
      \reg_371_reg[31]\(31 downto 0) => reg_371(31 downto 0),
      \reg_388_reg[31]\(31 downto 0) => reg_388(31 downto 0),
      \y_integral_beta_new_1_reg_2122_reg[31]\(31 downto 0) => y_integral_beta_new_1_reg_2122(31 downto 0)
    );
current_control_fcmp_32ns_32ns_1_1_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1
     port map (
      D(31 downto 0) => tmp_21_fu_875_p3(31 downto 0),
      E(0) => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      Q(4) => ap_sig_624,
      Q(3) => ap_sig_613,
      Q(2) => ap_sig_589,
      Q(1) => ap_sig_580,
      Q(0) => ap_sig_538,
      SR(0) => current_control_fcmp_32ns_32ns_1_1_U7_n_38,
      \ap_CS_fsm_reg[69]\(1) => ap_NS_fsm(69),
      \ap_CS_fsm_reg[69]\(0) => ap_NS_fsm(43),
      or_cond4_fu_536_p2 => or_cond4_fu_536_p2,
      or_cond_fu_510_p20_out => or_cond_fu_510_p20_out,
      \or_cond_reg_2060_reg[0]\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      \or_cond_reg_2060_reg[0]_0\ => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      p_0_in => p_0_in,
      \params_y_max_read_reg_2011_reg[26]\ => \sel_tmp1_reg_2109[0]_i_2_n_0\,
      \params_y_max_read_reg_2011_reg[31]\(31 downto 0) => params_y_max_read_reg_2011(31 downto 0),
      \params_y_min_read_reg_2000_reg[31]\(31 downto 0) => params_y_min_read_reg_2000(31 downto 0),
      \reg_379_reg[29]\ => \tmp_19_reg_2128[31]_i_2_n_0\,
      \reg_379_reg[31]\(31) => \reg_379_reg_n_0_[31]\,
      \reg_379_reg[31]\(30 downto 23) => tmp_43_fu_725_p4(7 downto 0),
      \reg_379_reg[31]\(22 downto 0) => tmp_i_i1_fu_1722_p1(22 downto 0),
      sel_tmp1_fu_676_p2 => sel_tmp1_fu_676_p2,
      \tmp_11_reg_2078_reg[25]\ => \sel_tmp1_reg_2109[0]_i_3_n_0\,
      \tmp_11_reg_2078_reg[31]\(31 downto 0) => tmp_11_reg_2078(31 downto 0),
      \tmp_19_reg_2128_reg[21]\ => \tmp_21_reg_2142[31]_i_5_n_0\,
      \tmp_19_reg_2128_reg[23]\ => \tmp_21_reg_2142[31]_i_3_n_0\,
      \tmp_19_reg_2128_reg[2]\ => \tmp_21_reg_2142[31]_i_4_n_0\,
      \tmp_19_reg_2128_reg[31]\(31 downto 0) => tmp_19_fu_768_p3(31 downto 0),
      \tmp_19_reg_2128_reg[31]_0\(31 downto 0) => tmp_19_reg_2128(31 downto 0),
      tmp_33_fu_606_p2 => tmp_33_fu_606_p2,
      tmp_33_reg_2090 => tmp_33_reg_2090,
      tmp_35_reg_2085 => tmp_35_reg_2085,
      \tmp_35_reg_2085_reg[0]\ => current_control_fcmp_32ns_32ns_1_1_U7_n_33,
      tmp_39_reg_2103 => tmp_39_reg_2103,
      tmp_6_fu_460_p3 => tmp_6_fu_460_p3,
      y_integral_alfa_flag_2_reg_255 => y_integral_alfa_flag_2_reg_255,
      \y_integral_alfa_flag_2_reg_255_reg[0]\ => current_control_fcmp_32ns_32ns_1_1_U7_n_39
    );
current_control_fcmp_32ns_32ns_1_1_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fcmp_32ns_32ns_1_1_1
     port map (
      D(31 downto 0) => tmp_25_fu_822_p3(31 downto 0),
      Q(2) => ap_sig_624,
      Q(1) => ap_sig_613,
      Q(0) => ap_sig_538,
      or_cond4_fu_536_p2 => or_cond4_fu_536_p2,
      or_cond4_reg_2074 => or_cond4_reg_2074,
      \or_cond4_reg_2074_reg[0]\ => current_control_fcmp_32ns_32ns_1_1_U8_n_65,
      or_cond_fu_510_p20_out => or_cond_fu_510_p20_out,
      \params_y_max_read_reg_2011_reg[31]\(31 downto 0) => params_y_max_read_reg_2011(31 downto 0),
      \params_y_min_read_reg_2000_reg[31]\(31 downto 0) => params_y_min_read_reg_2000(31 downto 0),
      \reg_379_reg[29]\ => \tmp_19_reg_2128[31]_i_2_n_0\,
      \reg_379_reg[31]\(31) => \reg_379_reg_n_0_[31]\,
      \reg_379_reg[31]\(30 downto 23) => tmp_43_fu_725_p4(7 downto 0),
      \reg_379_reg[31]\(22 downto 0) => tmp_i_i1_fu_1722_p1(22 downto 0),
      \reg_395_reg[11]\ => \tmp_25_reg_2135[31]_i_4_n_0\,
      \reg_395_reg[25]\ => \tmp_25_reg_2135[31]_i_3_n_0\,
      \reg_395_reg[2]\ => \tmp_25_reg_2135[31]_i_5_n_0\,
      \reg_395_reg[31]\(31) => \reg_395_reg_n_0_[31]\,
      \reg_395_reg[31]\(30) => \reg_395_reg_n_0_[30]\,
      \reg_395_reg[31]\(29) => \reg_395_reg_n_0_[29]\,
      \reg_395_reg[31]\(28) => \reg_395_reg_n_0_[28]\,
      \reg_395_reg[31]\(27) => \reg_395_reg_n_0_[27]\,
      \reg_395_reg[31]\(26) => \reg_395_reg_n_0_[26]\,
      \reg_395_reg[31]\(25) => \reg_395_reg_n_0_[25]\,
      \reg_395_reg[31]\(24) => \reg_395_reg_n_0_[24]\,
      \reg_395_reg[31]\(23) => \reg_395_reg_n_0_[23]\,
      \reg_395_reg[31]\(22 downto 0) => tmp_i_i2_fu_1850_p1(22 downto 0),
      \sat_alfa_reg[0]\ => \sat_alfa_reg_n_0_[0]\,
      \tmp_25_reg_2135_reg[0]\ => \tmp_27_reg_2147[31]_i_4_n_0\,
      \tmp_25_reg_2135_reg[23]\ => \tmp_27_reg_2147[31]_i_3_n_0\,
      \tmp_25_reg_2135_reg[31]\(31 downto 0) => tmp_25_reg_2135(31 downto 0),
      \tmp_25_reg_2135_reg[7]\ => \tmp_27_reg_2147[31]_i_5_n_0\,
      \tmp_27_reg_2147_reg[31]\(31 downto 0) => tmp_27_fu_933_p3(31 downto 0),
      tmp_33_reg_2090 => tmp_33_reg_2090,
      tmp_39_reg_2103 => tmp_39_reg_2103,
      tmp_6_fu_460_p3 => tmp_6_fu_460_p3
    );
current_control_fmul_32ns_32ns_32_4_max_dsp_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp
     port map (
      D(31 downto 0) => grp_fu_316_p2(31 downto 0),
      Q(7) => ap_sig_635,
      Q(6) => ap_sig_864,
      Q(5) => ap_sig_538,
      Q(4) => ap_sig_856,
      Q(3) => ap_sig_848,
      Q(2) => ap_sig_840,
      Q(1) => ap_sig_772,
      Q(0) => \ap_CS_fsm_reg_n_0_[15]\,
      \ap_CS_fsm_reg[42]\(19) => current_control_AXILiteS_s_axi_U_n_2,
      \ap_CS_fsm_reg[42]\(18) => current_control_AXILiteS_s_axi_U_n_3,
      \ap_CS_fsm_reg[42]\(17) => current_control_AXILiteS_s_axi_U_n_4,
      \ap_CS_fsm_reg[42]\(16) => current_control_AXILiteS_s_axi_U_n_5,
      \ap_CS_fsm_reg[42]\(15) => current_control_AXILiteS_s_axi_U_n_6,
      \ap_CS_fsm_reg[42]\(14) => current_control_AXILiteS_s_axi_U_n_7,
      \ap_CS_fsm_reg[42]\(13) => current_control_AXILiteS_s_axi_U_n_8,
      \ap_CS_fsm_reg[42]\(12) => current_control_AXILiteS_s_axi_U_n_9,
      \ap_CS_fsm_reg[42]\(11) => current_control_AXILiteS_s_axi_U_n_10,
      \ap_CS_fsm_reg[42]\(10) => current_control_AXILiteS_s_axi_U_n_11,
      \ap_CS_fsm_reg[42]\(9) => current_control_AXILiteS_s_axi_U_n_12,
      \ap_CS_fsm_reg[42]\(8) => current_control_AXILiteS_s_axi_U_n_13,
      \ap_CS_fsm_reg[42]\(7) => current_control_AXILiteS_s_axi_U_n_14,
      \ap_CS_fsm_reg[42]\(6) => current_control_AXILiteS_s_axi_U_n_15,
      \ap_CS_fsm_reg[42]\(5) => current_control_AXILiteS_s_axi_U_n_16,
      \ap_CS_fsm_reg[42]\(4) => current_control_AXILiteS_s_axi_U_n_17,
      \ap_CS_fsm_reg[42]\(3) => current_control_AXILiteS_s_axi_U_n_18,
      \ap_CS_fsm_reg[42]\(2) => current_control_AXILiteS_s_axi_U_n_19,
      \ap_CS_fsm_reg[42]\(1) => current_control_AXILiteS_s_axi_U_n_20,
      \ap_CS_fsm_reg[42]\(0) => current_control_AXILiteS_s_axi_U_n_21,
      \ap_CS_fsm_reg[42]_0\ => current_control_AXILiteS_s_axi_U_n_62,
      ap_clk => ap_clk,
      ctrlEna_read_reg_2033 => ctrlEna_read_reg_2033,
      \din0_buf1_reg[20]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_60,
      \din0_buf1_reg[21]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_61,
      \din0_buf1_reg[23]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      \din0_buf1_reg[24]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_33,
      \din0_buf1_reg[25]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_34,
      \din0_buf1_reg[26]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_35,
      \din0_buf1_reg[27]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_36,
      \din0_buf1_reg[28]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_37,
      \din0_buf1_reg[29]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_38,
      \din0_buf1_reg[30]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      \din1_buf1_reg[0]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_67,
      \din1_buf1_reg[0]_1\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_69,
      \din1_buf1_reg[12]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_65,
      \din1_buf1_reg[21]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_64,
      \din1_buf1_reg[26]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_68,
      \din1_buf1_reg[5]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_63,
      \din1_buf1_reg[7]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_66,
      i_alfa_ref(31 downto 0) => i_alfa_ref(31 downto 0),
      \loc_V_1_reg_2167_reg[22]\(19) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_40,
      \loc_V_1_reg_2167_reg[22]\(18) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_41,
      \loc_V_1_reg_2167_reg[22]\(17) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_42,
      \loc_V_1_reg_2167_reg[22]\(16) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_43,
      \loc_V_1_reg_2167_reg[22]\(15) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_44,
      \loc_V_1_reg_2167_reg[22]\(14) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_45,
      \loc_V_1_reg_2167_reg[22]\(13) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_46,
      \loc_V_1_reg_2167_reg[22]\(12) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_47,
      \loc_V_1_reg_2167_reg[22]\(11) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_48,
      \loc_V_1_reg_2167_reg[22]\(10) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_49,
      \loc_V_1_reg_2167_reg[22]\(9) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_50,
      \loc_V_1_reg_2167_reg[22]\(8) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_51,
      \loc_V_1_reg_2167_reg[22]\(7) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_52,
      \loc_V_1_reg_2167_reg[22]\(6) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_53,
      \loc_V_1_reg_2167_reg[22]\(5) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_54,
      \loc_V_1_reg_2167_reg[22]\(4) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_55,
      \loc_V_1_reg_2167_reg[22]\(3) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_56,
      \loc_V_1_reg_2167_reg[22]\(2) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_57,
      \loc_V_1_reg_2167_reg[22]\(1) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_58,
      \loc_V_1_reg_2167_reg[22]\(0) => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_59,
      \or_cond_reg_2060_reg[0]\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      p_0_in => \p_0_in__0\,
      \params_Ki2_read_reg_2022_reg[11]\ => current_control_AXILiteS_s_axi_U_n_58,
      \params_Ki2_read_reg_2022_reg[15]\ => current_control_AXILiteS_s_axi_U_n_59,
      \params_Ki2_read_reg_2022_reg[16]\ => current_control_AXILiteS_s_axi_U_n_60,
      \params_Ki2_read_reg_2022_reg[1]\ => current_control_AXILiteS_s_axi_U_n_54,
      \params_Ki2_read_reg_2022_reg[20]\ => current_control_AXILiteS_s_axi_U_n_61,
      \params_Ki2_read_reg_2022_reg[25]\ => current_control_AXILiteS_s_axi_U_n_65,
      \params_Ki2_read_reg_2022_reg[27]\ => current_control_AXILiteS_s_axi_U_n_64,
      \params_Ki2_read_reg_2022_reg[28]\ => current_control_AXILiteS_s_axi_U_n_63,
      \params_Ki2_read_reg_2022_reg[3]\ => current_control_AXILiteS_s_axi_U_n_55,
      \params_Ki2_read_reg_2022_reg[4]\ => current_control_AXILiteS_s_axi_U_n_56,
      \params_Ki2_read_reg_2022_reg[8]\ => current_control_AXILiteS_s_axi_U_n_57,
      \reg_356_reg[31]\(31 downto 0) => reg_356(31 downto 0),
      \reg_379_reg[31]\(31) => \reg_379_reg_n_0_[31]\,
      \reg_379_reg[31]\(30 downto 23) => tmp_43_fu_725_p4(7 downto 0),
      \reg_379_reg[31]\(22 downto 0) => tmp_i_i1_fu_1722_p1(22 downto 0),
      \reg_395_reg[31]\(31) => \reg_395_reg_n_0_[31]\,
      \reg_395_reg[31]\(30) => \reg_395_reg_n_0_[30]\,
      \reg_395_reg[31]\(29) => \reg_395_reg_n_0_[29]\,
      \reg_395_reg[31]\(28) => \reg_395_reg_n_0_[28]\,
      \reg_395_reg[31]\(27) => \reg_395_reg_n_0_[27]\,
      \reg_395_reg[31]\(26) => \reg_395_reg_n_0_[26]\,
      \reg_395_reg[31]\(25) => \reg_395_reg_n_0_[25]\,
      \reg_395_reg[31]\(24) => \reg_395_reg_n_0_[24]\,
      \reg_395_reg[31]\(23) => \reg_395_reg_n_0_[23]\,
      \reg_395_reg[31]\(22 downto 0) => tmp_i_i2_fu_1850_p1(22 downto 0),
      \tmp_21_reg_2142_reg[31]\(31 downto 0) => y_alfa(31 downto 0),
      \tmp_5_reg_2039_reg[31]\(31 downto 0) => tmp_5_reg_2039(31 downto 0),
      \x_assign_2_reg_287_reg[31]\(31 downto 0) => x_assign_2_reg_287(31 downto 0)
    );
current_control_fmul_32ns_32ns_32_4_max_dsp_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_2
     port map (
      D(31 downto 0) => grp_fu_322_p2(31 downto 0),
      Q(2) => ap_sig_635,
      Q(1) => ap_sig_864,
      Q(0) => ap_sig_772,
      ap_clk => ap_clk,
      ctrlEna_read_reg_2033 => ctrlEna_read_reg_2033,
      \din0_buf1_reg[23]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      \din1_buf1_reg[31]_0\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_34,
      i_beta_ref(31 downto 0) => i_beta_ref(31 downto 0),
      or_cond4_reg_2074 => or_cond4_reg_2074,
      or_cond_reg_2060 => or_cond_reg_2060,
      \p_Result_s_reg_2162_reg[0]\ => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      \params_Kp_read_reg_2027_reg[31]\(31 downto 0) => params_Kp_read_reg_2027(31 downto 0),
      \reg_356_reg[31]\(31 downto 0) => reg_356(31 downto 0),
      \reg_362_reg[31]\(31 downto 0) => reg_362(31 downto 0),
      \reg_379_reg[31]\(31) => \reg_379_reg_n_0_[31]\,
      \reg_379_reg[31]\(30 downto 23) => tmp_43_fu_725_p4(7 downto 0),
      \reg_379_reg[31]\(22 downto 0) => tmp_i_i1_fu_1722_p1(22 downto 0),
      \tmp_27_reg_2147_reg[31]\(31 downto 0) => y_beta(31 downto 0),
      \x_assign_3_reg_296_reg[31]\(31) => \x_assign_3_reg_296_reg_n_0_[31]\,
      \x_assign_3_reg_296_reg[31]\(30) => \x_assign_3_reg_296_reg_n_0_[30]\,
      \x_assign_3_reg_296_reg[31]\(29) => \x_assign_3_reg_296_reg_n_0_[29]\,
      \x_assign_3_reg_296_reg[31]\(28) => \x_assign_3_reg_296_reg_n_0_[28]\,
      \x_assign_3_reg_296_reg[31]\(27) => \x_assign_3_reg_296_reg_n_0_[27]\,
      \x_assign_3_reg_296_reg[31]\(26) => \x_assign_3_reg_296_reg_n_0_[26]\,
      \x_assign_3_reg_296_reg[31]\(25) => \x_assign_3_reg_296_reg_n_0_[25]\,
      \x_assign_3_reg_296_reg[31]\(24) => \x_assign_3_reg_296_reg_n_0_[24]\,
      \x_assign_3_reg_296_reg[31]\(23) => \x_assign_3_reg_296_reg_n_0_[23]\,
      \x_assign_3_reg_296_reg[31]\(22) => \x_assign_3_reg_296_reg_n_0_[22]\,
      \x_assign_3_reg_296_reg[31]\(21) => \x_assign_3_reg_296_reg_n_0_[21]\,
      \x_assign_3_reg_296_reg[31]\(20) => \x_assign_3_reg_296_reg_n_0_[20]\,
      \x_assign_3_reg_296_reg[31]\(19) => \x_assign_3_reg_296_reg_n_0_[19]\,
      \x_assign_3_reg_296_reg[31]\(18) => \x_assign_3_reg_296_reg_n_0_[18]\,
      \x_assign_3_reg_296_reg[31]\(17) => \x_assign_3_reg_296_reg_n_0_[17]\,
      \x_assign_3_reg_296_reg[31]\(16) => \x_assign_3_reg_296_reg_n_0_[16]\,
      \x_assign_3_reg_296_reg[31]\(15) => \x_assign_3_reg_296_reg_n_0_[15]\,
      \x_assign_3_reg_296_reg[31]\(14) => \x_assign_3_reg_296_reg_n_0_[14]\,
      \x_assign_3_reg_296_reg[31]\(13) => \x_assign_3_reg_296_reg_n_0_[13]\,
      \x_assign_3_reg_296_reg[31]\(12) => \x_assign_3_reg_296_reg_n_0_[12]\,
      \x_assign_3_reg_296_reg[31]\(11) => \x_assign_3_reg_296_reg_n_0_[11]\,
      \x_assign_3_reg_296_reg[31]\(10) => \x_assign_3_reg_296_reg_n_0_[10]\,
      \x_assign_3_reg_296_reg[31]\(9) => \x_assign_3_reg_296_reg_n_0_[9]\,
      \x_assign_3_reg_296_reg[31]\(8) => \x_assign_3_reg_296_reg_n_0_[8]\,
      \x_assign_3_reg_296_reg[31]\(7) => \x_assign_3_reg_296_reg_n_0_[7]\,
      \x_assign_3_reg_296_reg[31]\(6) => \x_assign_3_reg_296_reg_n_0_[6]\,
      \x_assign_3_reg_296_reg[31]\(5) => \x_assign_3_reg_296_reg_n_0_[5]\,
      \x_assign_3_reg_296_reg[31]\(4) => \x_assign_3_reg_296_reg_n_0_[4]\,
      \x_assign_3_reg_296_reg[31]\(3) => \x_assign_3_reg_296_reg_n_0_[3]\,
      \x_assign_3_reg_296_reg[31]\(2) => \x_assign_3_reg_296_reg_n_0_[2]\,
      \x_assign_3_reg_296_reg[31]\(1) => \x_assign_3_reg_296_reg_n_0_[1]\,
      \x_assign_3_reg_296_reg[31]\(0) => \x_assign_3_reg_296_reg_n_0_[0]\
    );
current_control_fmul_32ns_32ns_32_4_max_dsp_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_3
     port map (
      D(31 downto 0) => grp_fu_331_p2(31 downto 0),
      Q(31 downto 0) => reg_362(31 downto 0),
      \ap_CS_fsm_reg[69]\(0) => ap_sig_635,
      ap_clk => ap_clk,
      \params_Kp_read_reg_2027_reg[31]\(31 downto 0) => params_Kp_read_reg_2027(31 downto 0),
      \tmp_5_reg_2039_reg[31]\(31 downto 0) => tmp_5_reg_2039(31 downto 0)
    );
current_control_fmul_32ns_32ns_32_4_max_dsp_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_fmul_32ns_32ns_32_4_max_dsp_4
     port map (
      D(31 downto 0) => grp_fu_338_p2(31 downto 0),
      Q(31 downto 0) => reg_371(31 downto 0),
      ap_clk => ap_clk
    );
current_control_sitofp_32ns_32_6_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control_sitofp_32ns_32_6
     port map (
      D(31 downto 0) => grp_fu_343_p1(31 downto 0),
      Q(1) => ap_sig_356,
      Q(0) => ap_sig_515,
      ap_clk => ap_clk,
      ia(11 downto 0) => ia(11 downto 0),
      ib(11 downto 0) => ib(11 downto 0),
      ic(11 downto 0) => ic(11 downto 0)
    );
\da_1_data_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07050200"
    )
        port map (
      I0 => sh_assign_1_reg_2177(3),
      I1 => sh_assign_1_reg_2177(4),
      I2 => isNeg_reg_2172,
      I3 => \da_1_data_reg[0]_i_2_n_0\,
      I4 => \da_1_data_reg[0]_i_3_n_0\,
      I5 => \da_1_data_reg[0]_i_4_n_0\,
      O => tmp_70_fu_1377_p3(0)
    );
\da_1_data_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000CF00CF"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(20),
      I1 => tmp_i_i_fu_1316_p1(21),
      I2 => sh_assign_1_reg_2177(1),
      I3 => \da_1_data_reg[0]_i_15_n_0\,
      I4 => tmp_i_i_fu_1316_p1(22),
      I5 => sh_assign_1_reg_2177(0),
      O => \da_1_data_reg[0]_i_10_n_0\
    );
\da_1_data_reg[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sh_assign_1_reg_2177(0),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      O => \da_1_data_reg[0]_i_11_n_0\
    );
\da_1_data_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(11),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(10),
      O => \da_1_data_reg[0]_i_12_n_0\
    );
\da_1_data_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(15),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(14),
      O => \da_1_data_reg[0]_i_13_n_0\
    );
\da_1_data_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(6),
      I1 => tmp_i_i_fu_1316_p1(7),
      I2 => sh_assign_1_reg_2177(0),
      I3 => sh_assign_1_reg_2177(6),
      I4 => sh_assign_1_reg_2177(5),
      I5 => sh_assign_1_reg_2177(7),
      O => \da_1_data_reg[0]_i_14_n_0\
    );
\da_1_data_reg[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sh_assign_1_reg_2177(7),
      I1 => sh_assign_1_reg_2177(5),
      I2 => sh_assign_1_reg_2177(6),
      O => \da_1_data_reg[0]_i_15_n_0\
    );
\da_1_data_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_5_n_0\,
      I1 => sh_assign_1_reg_2177(2),
      I2 => \da_1_data_reg[0]_i_6_n_0\,
      O => \da_1_data_reg[0]_i_2_n_0\
    );
\da_1_data_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_7_n_0\,
      I1 => \da_1_data_reg[0]_i_8_n_0\,
      I2 => sh_assign_1_reg_2177(4),
      I3 => \da_1_data_reg[0]_i_9_n_0\,
      I4 => sh_assign_1_reg_2177(2),
      I5 => \da_1_data_reg[0]_i_10_n_0\,
      O => \da_1_data_reg[0]_i_3_n_0\
    );
\da_1_data_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_11_n_0\,
      I1 => sh_assign_1_reg_2177(2),
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(1),
      I4 => isNeg_reg_2172,
      I5 => sh_assign_1_reg_2177(4),
      O => \da_1_data_reg[0]_i_4_n_0\
    );
\da_1_data_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F220000FFFF"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(9),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(8),
      I4 => \da_1_data_reg[0]_i_12_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[0]_i_5_n_0\
    );
\da_1_data_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F220000FFFF"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(13),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(12),
      I4 => \da_1_data_reg[0]_i_13_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[0]_i_6_n_0\
    );
\da_1_data_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B88BBBB8B88"
    )
        port map (
      I0 => \da_1_data_reg[2]_i_11_n_0\,
      I1 => sh_assign_1_reg_2177(1),
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(2),
      I4 => tmp_i_i_fu_1316_p1(3),
      I5 => \da_1_data_reg[0]_i_11_n_0\,
      O => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_9_n_0\,
      I1 => tmp_i_i_fu_1316_p1(4),
      I2 => tmp_i_i_fu_1316_p1(5),
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[0]_i_14_n_0\,
      O => \da_1_data_reg[0]_i_8_n_0\
    );
\da_1_data_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4FFFF44F40000"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_9_n_0\,
      I1 => tmp_i_i_fu_1316_p1(16),
      I2 => tmp_i_i_fu_1316_p1(17),
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[2]_i_13_n_0\,
      O => \da_1_data_reg[0]_i_9_n_0\
    );
\da_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_Result_s_reg_2162,
      I1 => tmp_70_fu_1377_p3(0),
      I2 => \da_1_data_reg[1]_i_2_n_0\,
      O => tmp_70_fu_1377_p3(1)
    );
\da_1_data_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0C5555"
    )
        port map (
      I0 => \da_1_data_reg[1]_i_3_n_0\,
      I1 => \da_1_data_reg[1]_i_4_n_0\,
      I2 => \da_1_data_reg[1]_i_5_n_0\,
      I3 => \da_1_data_reg[1]_i_6_n_0\,
      I4 => sh_assign_1_reg_2177(4),
      I5 => isNeg_reg_2172,
      O => \da_1_data_reg[1]_i_2_n_0\
    );
\da_1_data_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_17_n_0\,
      I1 => \da_1_data_reg[6]_i_18_n_0\,
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(2),
      I4 => \da_1_data_reg[6]_i_16_n_0\,
      I5 => \da_1_data_reg[6]_i_21_n_0\,
      O => \da_1_data_reg[1]_i_3_n_0\
    );
\da_1_data_reg[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sh_assign_1_reg_2177(2),
      I1 => sh_assign_1_reg_2177(3),
      O => \da_1_data_reg[1]_i_4_n_0\
    );
\da_1_data_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(2),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(1),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[1]_i_7_n_0\,
      O => \da_1_data_reg[1]_i_5_n_0\
    );
\da_1_data_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001010000000FF"
    )
        port map (
      I0 => sh_assign_1_reg_2177(1),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => tmp_i_i_fu_1316_p1(0),
      I3 => \da_1_data_reg[6]_i_20_n_0\,
      I4 => sh_assign_1_reg_2177(2),
      I5 => sh_assign_1_reg_2177(3),
      O => \da_1_data_reg[1]_i_6_n_0\
    );
\da_1_data_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(4),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(3),
      O => \da_1_data_reg[1]_i_7_n_0\
    );
\da_1_data_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA003500350035"
    )
        port map (
      I0 => \da_1_data_reg[2]_i_2_n_0\,
      I1 => \da_1_data_reg[2]_i_3_n_0\,
      I2 => sh_assign_1_reg_2177(4),
      I3 => isNeg_reg_2172,
      I4 => \da_1_data_reg[2]_i_4_n_0\,
      I5 => p_Result_s_reg_2162,
      O => tmp_70_fu_1377_p3(2)
    );
\da_1_data_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0BFFFF0000"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_9_n_0\,
      I1 => tmp_i_i_fu_1316_p1(6),
      I2 => tmp_i_i_fu_1316_p1(7),
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => \da_1_data_reg[2]_i_16_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[2]_i_10_n_0\
    );
\da_1_data_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200000002"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(1),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(0),
      O => \da_1_data_reg[2]_i_11_n_0\
    );
\da_1_data_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(13),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(12),
      O => \da_1_data_reg[2]_i_12_n_0\
    );
\da_1_data_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(18),
      I1 => tmp_i_i_fu_1316_p1(19),
      I2 => sh_assign_1_reg_2177(0),
      I3 => sh_assign_1_reg_2177(6),
      I4 => sh_assign_1_reg_2177(5),
      I5 => sh_assign_1_reg_2177(7),
      O => \da_1_data_reg[2]_i_13_n_0\
    );
\da_1_data_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(16),
      I1 => tmp_i_i_fu_1316_p1(17),
      I2 => sh_assign_1_reg_2177(0),
      I3 => sh_assign_1_reg_2177(6),
      I4 => sh_assign_1_reg_2177(5),
      I5 => sh_assign_1_reg_2177(7),
      O => \da_1_data_reg[2]_i_14_n_0\
    );
\da_1_data_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(2),
      I1 => tmp_i_i_fu_1316_p1(3),
      I2 => sh_assign_1_reg_2177(0),
      I3 => sh_assign_1_reg_2177(6),
      I4 => sh_assign_1_reg_2177(5),
      I5 => sh_assign_1_reg_2177(7),
      O => \da_1_data_reg[2]_i_15_n_0\
    );
\da_1_data_reg[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(9),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(8),
      O => \da_1_data_reg[2]_i_16_n_0\
    );
\da_1_data_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCA0FCAF0CA00C"
    )
        port map (
      I0 => \da_1_data_reg[2]_i_5_n_0\,
      I1 => \da_1_data_reg[2]_i_6_n_0\,
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(2),
      I4 => \da_1_data_reg[2]_i_7_n_0\,
      I5 => \da_1_data_reg[2]_i_8_n_0\,
      O => \da_1_data_reg[2]_i_2_n_0\
    );
\da_1_data_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFAFCFA0CFAFC"
    )
        port map (
      I0 => \da_1_data_reg[2]_i_9_n_0\,
      I1 => \da_1_data_reg[2]_i_10_n_0\,
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(2),
      I4 => \da_1_data_reg[2]_i_11_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[2]_i_3_n_0\
    );
\da_1_data_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_70_fu_1377_p3(0),
      I1 => \da_1_data_reg[1]_i_2_n_0\,
      O => \da_1_data_reg[2]_i_4_n_0\
    );
\da_1_data_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(11),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(10),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[2]_i_12_n_0\,
      O => \da_1_data_reg[2]_i_5_n_0\
    );
\da_1_data_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF5D"
    )
        port map (
      I0 => sh_assign_1_reg_2177(1),
      I1 => sh_assign_1_reg_2177(0),
      I2 => tmp_i_i_fu_1316_p1(22),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(5),
      I5 => sh_assign_1_reg_2177(6),
      O => \da_1_data_reg[2]_i_6_n_0\
    );
\da_1_data_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBB0BBB0B"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_9_n_0\,
      I1 => tmp_i_i_fu_1316_p1(20),
      I2 => tmp_i_i_fu_1316_p1(21),
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => \da_1_data_reg[2]_i_13_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[2]_i_7_n_0\
    );
\da_1_data_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DD0000D0DDFFFF"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(15),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(14),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[2]_i_14_n_0\,
      O => \da_1_data_reg[2]_i_8_n_0\
    );
\da_1_data_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBB0BBB0B"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_9_n_0\,
      I1 => tmp_i_i_fu_1316_p1(4),
      I2 => tmp_i_i_fu_1316_p1(5),
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => \da_1_data_reg[2]_i_15_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[2]_i_9_n_0\
    );
\da_1_data_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_4_n_0\,
      I1 => \da_1_data_reg[6]_i_3_n_0\,
      I2 => p_Result_s_reg_2162,
      O => tmp_70_fu_1377_p3(3)
    );
\da_1_data_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B40F"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_3_n_0\,
      I1 => \da_1_data_reg[6]_i_4_n_0\,
      I2 => \da_1_data_reg[6]_i_2_n_0\,
      I3 => p_Result_s_reg_2162,
      O => tmp_70_fu_1377_p3(4)
    );
\da_1_data_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2000FF"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_4_n_0\,
      I1 => \da_1_data_reg[6]_i_3_n_0\,
      I2 => \da_1_data_reg[6]_i_2_n_0\,
      I3 => \da_1_data_reg[6]_i_5_n_0\,
      I4 => p_Result_s_reg_2162,
      O => tmp_70_fu_1377_p3(5)
    );
\da_1_data_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF20000000FFFF"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_2_n_0\,
      I1 => \da_1_data_reg[6]_i_3_n_0\,
      I2 => \da_1_data_reg[6]_i_4_n_0\,
      I3 => \da_1_data_reg[6]_i_5_n_0\,
      I4 => \da_1_data_reg[6]_i_6_n_0\,
      I5 => p_Result_s_reg_2162,
      O => tmp_70_fu_1377_p3(6)
    );
\da_1_data_reg[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF5FC05"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_11_n_0\,
      I1 => \da_1_data_reg[8]_i_12_n_0\,
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(2),
      I4 => \da_1_data_reg[8]_i_13_n_0\,
      O => \da_1_data_reg[6]_i_10_n_0\
    );
\da_1_data_reg[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB3B0B"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_16_n_0\,
      I1 => sh_assign_1_reg_2177(2),
      I2 => sh_assign_1_reg_2177(3),
      I3 => \da_1_data_reg[6]_i_17_n_0\,
      I4 => \da_1_data_reg[6]_i_18_n_0\,
      O => \da_1_data_reg[6]_i_11_n_0\
    );
\da_1_data_reg[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8CC08CCC80C080"
    )
        port map (
      I0 => \da_1_data_reg[1]_i_5_n_0\,
      I1 => \da_1_data_reg[6]_i_19_n_0\,
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(2),
      I4 => \da_1_data_reg[6]_i_20_n_0\,
      I5 => \da_1_data_reg[6]_i_21_n_0\,
      O => \da_1_data_reg[6]_i_12_n_0\
    );
\da_1_data_reg[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB3B0B"
    )
        port map (
      I0 => \da_1_data_reg[2]_i_7_n_0\,
      I1 => sh_assign_1_reg_2177(3),
      I2 => sh_assign_1_reg_2177(2),
      I3 => \da_1_data_reg[2]_i_6_n_0\,
      I4 => \da_1_data_reg[2]_i_8_n_0\,
      O => \da_1_data_reg[6]_i_13_n_0\
    );
\da_1_data_reg[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8CC08CCC80C080"
    )
        port map (
      I0 => \da_1_data_reg[2]_i_9_n_0\,
      I1 => \da_1_data_reg[6]_i_22_n_0\,
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(2),
      I4 => \da_1_data_reg[2]_i_10_n_0\,
      I5 => \da_1_data_reg[2]_i_5_n_0\,
      O => \da_1_data_reg[6]_i_14_n_0\
    );
\da_1_data_reg[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => sh_assign_1_reg_2177(1),
      I1 => sh_assign_1_reg_2177(0),
      I2 => sh_assign_1_reg_2177(7),
      I3 => sh_assign_1_reg_2177(5),
      I4 => sh_assign_1_reg_2177(6),
      O => \da_1_data_reg[6]_i_15_n_0\
    );
\da_1_data_reg[6]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF4500"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(21),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => tmp_i_i_fu_1316_p1(22),
      I3 => sh_assign_1_reg_2177(1),
      I4 => \da_1_data_reg[8]_i_9_n_0\,
      O => \da_1_data_reg[6]_i_16_n_0\
    );
\da_1_data_reg[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(18),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(17),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[6]_i_23_n_0\,
      O => \da_1_data_reg[6]_i_17_n_0\
    );
\da_1_data_reg[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(14),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(13),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[6]_i_24_n_0\,
      O => \da_1_data_reg[6]_i_18_n_0\
    );
\da_1_data_reg[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(0),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => sh_assign_1_reg_2177(2),
      I3 => sh_assign_1_reg_2177(3),
      I4 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[6]_i_19_n_0\
    );
\da_1_data_reg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCA"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_7_n_0\,
      I1 => \da_1_data_reg[6]_i_8_n_0\,
      I2 => sh_assign_1_reg_2177(4),
      I3 => isNeg_reg_2172,
      O => \da_1_data_reg[6]_i_2_n_0\
    );
\da_1_data_reg[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(6),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(5),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[6]_i_25_n_0\,
      O => \da_1_data_reg[6]_i_20_n_0\
    );
\da_1_data_reg[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(10),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(9),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[6]_i_26_n_0\,
      O => \da_1_data_reg[6]_i_21_n_0\
    );
\da_1_data_reg[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFDDDDFFDF"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_27_n_0\,
      I1 => sh_assign_1_reg_2177(1),
      I2 => tmp_i_i_fu_1316_p1(0),
      I3 => \da_1_data_reg[8]_i_9_n_0\,
      I4 => tmp_i_i_fu_1316_p1(1),
      I5 => \da_1_data_reg[0]_i_11_n_0\,
      O => \da_1_data_reg[6]_i_22_n_0\
    );
\da_1_data_reg[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(20),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(19),
      O => \da_1_data_reg[6]_i_23_n_0\
    );
\da_1_data_reg[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(16),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(15),
      O => \da_1_data_reg[6]_i_24_n_0\
    );
\da_1_data_reg[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(8),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(7),
      O => \da_1_data_reg[6]_i_25_n_0\
    );
\da_1_data_reg[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(12),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(11),
      O => \da_1_data_reg[6]_i_26_n_0\
    );
\da_1_data_reg[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sh_assign_1_reg_2177(2),
      I1 => sh_assign_1_reg_2177(3),
      O => \da_1_data_reg[6]_i_27_n_0\
    );
\da_1_data_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0035"
    )
        port map (
      I0 => \da_1_data_reg[2]_i_2_n_0\,
      I1 => \da_1_data_reg[2]_i_3_n_0\,
      I2 => sh_assign_1_reg_2177(4),
      I3 => isNeg_reg_2172,
      I4 => \da_1_data_reg[1]_i_2_n_0\,
      I5 => tmp_70_fu_1377_p3(0),
      O => \da_1_data_reg[6]_i_3_n_0\
    );
\da_1_data_reg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCA"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_9_n_0\,
      I1 => \da_1_data_reg[6]_i_10_n_0\,
      I2 => sh_assign_1_reg_2177(4),
      I3 => isNeg_reg_2172,
      O => \da_1_data_reg[6]_i_4_n_0\
    );
\da_1_data_reg[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCA"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_11_n_0\,
      I1 => \da_1_data_reg[6]_i_12_n_0\,
      I2 => sh_assign_1_reg_2177(4),
      I3 => isNeg_reg_2172,
      O => \da_1_data_reg[6]_i_5_n_0\
    );
\da_1_data_reg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCA"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_13_n_0\,
      I1 => \da_1_data_reg[6]_i_14_n_0\,
      I2 => sh_assign_1_reg_2177(4),
      I3 => isNeg_reg_2172,
      O => \da_1_data_reg[6]_i_6_n_0\
    );
\da_1_data_reg[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"530F53FF"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_6_n_0\,
      I1 => \da_1_data_reg[0]_i_9_n_0\,
      I2 => sh_assign_1_reg_2177(2),
      I3 => sh_assign_1_reg_2177(3),
      I4 => \da_1_data_reg[0]_i_10_n_0\,
      O => \da_1_data_reg[6]_i_7_n_0\
    );
\da_1_data_reg[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F350F35F"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_7_n_0\,
      I1 => \da_1_data_reg[0]_i_8_n_0\,
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(2),
      I4 => \da_1_data_reg[0]_i_5_n_0\,
      O => \da_1_data_reg[6]_i_8_n_0\
    );
\da_1_data_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0F5500CC0F55FF"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_10_n_0\,
      I1 => \da_1_data_reg[8]_i_14_n_0\,
      I2 => \da_1_data_reg[8]_i_8_n_0\,
      I3 => sh_assign_1_reg_2177(2),
      I4 => sh_assign_1_reg_2177(3),
      I5 => \da_1_data_reg[6]_i_15_n_0\,
      O => \da_1_data_reg[6]_i_9_n_0\
    );
\da_1_data_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_4_n_0\,
      I1 => \da_1_data_reg[8]_i_5_n_0\,
      O => tmp_70_fu_1377_p3(7)
    );
\da_1_data_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_sig_662,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => da_1_data_reg0
    );
\da_1_data_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F220000FFFF"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(20),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(19),
      I4 => \da_1_data_reg[8]_i_16_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[8]_i_10_n_0\
    );
\da_1_data_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F220000FFFF"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(8),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(7),
      I4 => \da_1_data_reg[8]_i_17_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[8]_i_11_n_0\
    );
\da_1_data_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(4),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(3),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[8]_i_18_n_0\,
      O => \da_1_data_reg[8]_i_12_n_0\
    );
\da_1_data_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47CC44FF47FF47"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(0),
      I1 => sh_assign_1_reg_2177(1),
      I2 => tmp_i_i_fu_1316_p1(2),
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => \da_1_data_reg[8]_i_9_n_0\,
      I5 => tmp_i_i_fu_1316_p1(1),
      O => \da_1_data_reg[8]_i_13_n_0\
    );
\da_1_data_reg[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(12),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(11),
      I4 => sh_assign_1_reg_2177(1),
      I5 => \da_1_data_reg[8]_i_19_n_0\,
      O => \da_1_data_reg[8]_i_14_n_0\
    );
\da_1_data_reg[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(18),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(17),
      O => \da_1_data_reg[8]_i_15_n_0\
    );
\da_1_data_reg[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(21),
      I1 => sh_assign_1_reg_2177(0),
      I2 => sh_assign_1_reg_2177(6),
      I3 => sh_assign_1_reg_2177(5),
      I4 => sh_assign_1_reg_2177(7),
      I5 => tmp_i_i_fu_1316_p1(22),
      O => \da_1_data_reg[8]_i_16_n_0\
    );
\da_1_data_reg[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(10),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(9),
      O => \da_1_data_reg[8]_i_17_n_0\
    );
\da_1_data_reg[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(6),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(5),
      O => \da_1_data_reg[8]_i_18_n_0\
    );
\da_1_data_reg[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFD"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(14),
      I1 => sh_assign_1_reg_2177(6),
      I2 => sh_assign_1_reg_2177(5),
      I3 => sh_assign_1_reg_2177(7),
      I4 => sh_assign_1_reg_2177(0),
      I5 => tmp_i_i_fu_1316_p1(13),
      O => \da_1_data_reg[8]_i_19_n_0\
    );
\da_1_data_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_3_n_0\,
      I1 => p_Result_s_reg_2162,
      I2 => \da_1_data_reg[8]_i_4_n_0\,
      I3 => \da_1_data_reg[8]_i_5_n_0\,
      O => tmp_70_fu_1377_p3(8)
    );
\da_1_data_reg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7FFF7"
    )
        port map (
      I0 => sh_assign_1_reg_2177(4),
      I1 => \da_1_data_reg[0]_i_2_n_0\,
      I2 => isNeg_reg_2172,
      I3 => sh_assign_1_reg_2177(3),
      I4 => \da_1_data_reg[0]_i_3_n_0\,
      O => \da_1_data_reg[8]_i_3_n_0\
    );
\da_1_data_reg[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCA"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_6_n_0\,
      I1 => \da_1_data_reg[8]_i_7_n_0\,
      I2 => sh_assign_1_reg_2177(4),
      I3 => isNeg_reg_2172,
      O => \da_1_data_reg[8]_i_4_n_0\
    );
\da_1_data_reg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000FFFFFFFF"
    )
        port map (
      I0 => \da_1_data_reg[6]_i_2_n_0\,
      I1 => \da_1_data_reg[6]_i_3_n_0\,
      I2 => \da_1_data_reg[6]_i_4_n_0\,
      I3 => \da_1_data_reg[6]_i_5_n_0\,
      I4 => \da_1_data_reg[6]_i_6_n_0\,
      I5 => p_Result_s_reg_2162,
      O => \da_1_data_reg[8]_i_5_n_0\
    );
\da_1_data_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55CF00FF55CFFFFF"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_8_n_0\,
      I1 => \da_1_data_reg[8]_i_9_n_0\,
      I2 => sh_assign_1_reg_2177(1),
      I3 => sh_assign_1_reg_2177(3),
      I4 => sh_assign_1_reg_2177(2),
      I5 => \da_1_data_reg[8]_i_10_n_0\,
      O => \da_1_data_reg[8]_i_6_n_0\
    );
\da_1_data_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5CF05CFF5C005C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_11_n_0\,
      I1 => \da_1_data_reg[8]_i_12_n_0\,
      I2 => sh_assign_1_reg_2177(3),
      I3 => sh_assign_1_reg_2177(2),
      I4 => \da_1_data_reg[8]_i_13_n_0\,
      I5 => \da_1_data_reg[8]_i_14_n_0\,
      O => \da_1_data_reg[8]_i_7_n_0\
    );
\da_1_data_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F220000FFFF"
    )
        port map (
      I0 => tmp_i_i_fu_1316_p1(16),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => \da_1_data_reg[8]_i_9_n_0\,
      I3 => tmp_i_i_fu_1316_p1(15),
      I4 => \da_1_data_reg[8]_i_15_n_0\,
      I5 => sh_assign_1_reg_2177(1),
      O => \da_1_data_reg[8]_i_8_n_0\
    );
\da_1_data_reg[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sh_assign_1_reg_2177(6),
      I1 => sh_assign_1_reg_2177(5),
      I2 => sh_assign_1_reg_2177(7),
      I3 => sh_assign_1_reg_2177(0),
      O => \da_1_data_reg[8]_i_9_n_0\
    );
\da_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(0),
      Q => da(0),
      R => '0'
    );
\da_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(1),
      Q => da(1),
      R => '0'
    );
\da_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(2),
      Q => da(2),
      R => '0'
    );
\da_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(3),
      Q => da(3),
      R => '0'
    );
\da_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(4),
      Q => da(4),
      R => '0'
    );
\da_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(5),
      Q => da(5),
      R => '0'
    );
\da_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(6),
      Q => da(6),
      R => '0'
    );
\da_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(7),
      Q => da(7),
      R => '0'
    );
\da_1_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => tmp_70_fu_1377_p3(8),
      Q => da(8),
      R => '0'
    );
\dalfa_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_Val2_35_fu_1390_p3(0),
      I1 => p_Result_10_reg_2183,
      I2 => \p_Val2_33_reg_2188_reg_n_0_[1]\,
      O => p_Val2_35_fu_1390_p3(1)
    );
\dalfa_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \p_Val2_33_reg_2188_reg_n_0_[1]\,
      I1 => p_Val2_35_fu_1390_p3(0),
      I2 => p_Result_10_reg_2183,
      I3 => \p_Val2_33_reg_2188_reg_n_0_[2]\,
      O => p_Val2_35_fu_1390_p3(2)
    );
\dalfa_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \p_Val2_33_reg_2188_reg_n_0_[2]\,
      I1 => p_Val2_35_fu_1390_p3(0),
      I2 => \p_Val2_33_reg_2188_reg_n_0_[1]\,
      I3 => p_Result_10_reg_2183,
      I4 => \p_Val2_33_reg_2188_reg_n_0_[3]\,
      O => p_Val2_35_fu_1390_p3(3)
    );
\dalfa_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188_reg_n_0_[3]\,
      I1 => \p_Val2_33_reg_2188_reg_n_0_[1]\,
      I2 => p_Val2_35_fu_1390_p3(0),
      I3 => \p_Val2_33_reg_2188_reg_n_0_[2]\,
      I4 => p_Result_10_reg_2183,
      I5 => \p_Val2_33_reg_2188_reg_n_0_[4]\,
      O => p_Val2_35_fu_1390_p3(4)
    );
\dalfa_1_data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \p_Val2_33_reg_2188_reg_n_0_[4]\,
      I1 => \dalfa_1_data_reg[7]_i_2_n_0\,
      I2 => p_Result_10_reg_2183,
      I3 => \p_Val2_33_reg_2188_reg_n_0_[5]\,
      O => p_Val2_35_fu_1390_p3(5)
    );
\dalfa_1_data_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \dalfa_1_data_reg[7]_i_2_n_0\,
      I1 => \p_Val2_33_reg_2188_reg_n_0_[4]\,
      I2 => \p_Val2_33_reg_2188_reg_n_0_[5]\,
      I3 => p_Result_10_reg_2183,
      I4 => \p_Val2_33_reg_2188_reg_n_0_[6]\,
      O => p_Val2_35_fu_1390_p3(6)
    );
\dalfa_1_data_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \dalfa_1_data_reg[7]_i_2_n_0\,
      I1 => \p_Val2_33_reg_2188_reg_n_0_[6]\,
      I2 => \p_Val2_33_reg_2188_reg_n_0_[5]\,
      I3 => \p_Val2_33_reg_2188_reg_n_0_[4]\,
      I4 => p_Result_10_reg_2183,
      I5 => \p_Val2_33_reg_2188_reg_n_0_[7]\,
      O => p_Val2_35_fu_1390_p3(7)
    );
\dalfa_1_data_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \p_Val2_33_reg_2188_reg_n_0_[2]\,
      I1 => p_Val2_35_fu_1390_p3(0),
      I2 => \p_Val2_33_reg_2188_reg_n_0_[1]\,
      I3 => \p_Val2_33_reg_2188_reg_n_0_[3]\,
      O => \dalfa_1_data_reg[7]_i_2_n_0\
    );
\dalfa_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_35_fu_1390_p3(0),
      Q => dalfa(0),
      R => '0'
    );
\dalfa_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_35_fu_1390_p3(1),
      Q => dalfa(1),
      R => '0'
    );
\dalfa_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_35_fu_1390_p3(2),
      Q => dalfa(2),
      R => '0'
    );
\dalfa_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_35_fu_1390_p3(3),
      Q => dalfa(3),
      R => '0'
    );
\dalfa_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_35_fu_1390_p3(4),
      Q => dalfa(4),
      R => '0'
    );
\dalfa_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_35_fu_1390_p3(5),
      Q => dalfa(5),
      R => '0'
    );
\dalfa_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_35_fu_1390_p3(6),
      Q => dalfa(6),
      R => '0'
    );
\dalfa_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_35_fu_1390_p3(7),
      Q => dalfa(7),
      R => '0'
    );
\db_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_74_fu_1949_p3(0),
      I1 => p_Result_2_reg_2257,
      I2 => \tmp_73_reg_2262_reg_n_0_[1]\,
      O => tmp_74_fu_1949_p3(1)
    );
\db_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \tmp_73_reg_2262_reg_n_0_[1]\,
      I1 => tmp_74_fu_1949_p3(0),
      I2 => p_Result_2_reg_2257,
      I3 => \tmp_73_reg_2262_reg_n_0_[2]\,
      O => tmp_74_fu_1949_p3(2)
    );
\db_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \tmp_73_reg_2262_reg_n_0_[2]\,
      I1 => tmp_74_fu_1949_p3(0),
      I2 => \tmp_73_reg_2262_reg_n_0_[1]\,
      I3 => p_Result_2_reg_2257,
      I4 => \tmp_73_reg_2262_reg_n_0_[3]\,
      O => tmp_74_fu_1949_p3(3)
    );
\db_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \tmp_73_reg_2262_reg_n_0_[3]\,
      I1 => \tmp_73_reg_2262_reg_n_0_[1]\,
      I2 => tmp_74_fu_1949_p3(0),
      I3 => \tmp_73_reg_2262_reg_n_0_[2]\,
      I4 => p_Result_2_reg_2257,
      I5 => \tmp_73_reg_2262_reg_n_0_[4]\,
      O => tmp_74_fu_1949_p3(4)
    );
\db_1_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_3_n_0\,
      I1 => p_Result_2_reg_2257,
      I2 => \tmp_73_reg_2262_reg_n_0_[5]\,
      O => tmp_74_fu_1949_p3(5)
    );
\db_1_data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \tmp_73_reg_2262_reg_n_0_[5]\,
      I1 => \db_1_data_reg[8]_i_3_n_0\,
      I2 => p_Result_2_reg_2257,
      I3 => \tmp_73_reg_2262_reg_n_0_[6]\,
      O => tmp_74_fu_1949_p3(6)
    );
\db_1_data_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262_reg_n_0_[5]\,
      I2 => \tmp_73_reg_2262_reg_n_0_[6]\,
      I3 => p_Result_2_reg_2257,
      I4 => \tmp_73_reg_2262_reg_n_0_[7]\,
      O => tmp_74_fu_1949_p3(7)
    );
\db_1_data_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_sig_718,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => db_1_data_reg0
    );
\db_1_data_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262_reg_n_0_[7]\,
      I2 => \tmp_73_reg_2262_reg_n_0_[6]\,
      I3 => \tmp_73_reg_2262_reg_n_0_[5]\,
      I4 => p_Result_2_reg_2257,
      I5 => \tmp_73_reg_2262_reg_n_0_[8]\,
      O => tmp_74_fu_1949_p3(8)
    );
\db_1_data_reg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \tmp_73_reg_2262_reg_n_0_[3]\,
      I1 => \tmp_73_reg_2262_reg_n_0_[1]\,
      I2 => tmp_74_fu_1949_p3(0),
      I3 => \tmp_73_reg_2262_reg_n_0_[2]\,
      I4 => \tmp_73_reg_2262_reg_n_0_[4]\,
      O => \db_1_data_reg[8]_i_3_n_0\
    );
\db_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(0),
      Q => db(0),
      R => '0'
    );
\db_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(1),
      Q => db(1),
      R => '0'
    );
\db_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(2),
      Q => db(2),
      R => '0'
    );
\db_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(3),
      Q => db(3),
      R => '0'
    );
\db_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(4),
      Q => db(4),
      R => '0'
    );
\db_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(5),
      Q => db(5),
      R => '0'
    );
\db_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(6),
      Q => db(6),
      R => '0'
    );
\db_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(7),
      Q => db(7),
      R => '0'
    );
\db_1_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_74_fu_1949_p3(8),
      Q => db(8),
      R => '0'
    );
\dbeta_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_Val2_41_fu_1402_p3(0),
      I1 => p_Result_12_reg_2194,
      I2 => \p_Val2_39_reg_2199_reg_n_0_[1]\,
      O => p_Val2_41_fu_1402_p3(1)
    );
\dbeta_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \p_Val2_39_reg_2199_reg_n_0_[1]\,
      I1 => p_Val2_41_fu_1402_p3(0),
      I2 => p_Result_12_reg_2194,
      I3 => \p_Val2_39_reg_2199_reg_n_0_[2]\,
      O => p_Val2_41_fu_1402_p3(2)
    );
\dbeta_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \p_Val2_39_reg_2199_reg_n_0_[2]\,
      I1 => p_Val2_41_fu_1402_p3(0),
      I2 => \p_Val2_39_reg_2199_reg_n_0_[1]\,
      I3 => p_Result_12_reg_2194,
      I4 => \p_Val2_39_reg_2199_reg_n_0_[3]\,
      O => p_Val2_41_fu_1402_p3(3)
    );
\dbeta_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199_reg_n_0_[3]\,
      I1 => \p_Val2_39_reg_2199_reg_n_0_[1]\,
      I2 => p_Val2_41_fu_1402_p3(0),
      I3 => \p_Val2_39_reg_2199_reg_n_0_[2]\,
      I4 => p_Result_12_reg_2194,
      I5 => \p_Val2_39_reg_2199_reg_n_0_[4]\,
      O => p_Val2_41_fu_1402_p3(4)
    );
\dbeta_1_data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \p_Val2_39_reg_2199_reg_n_0_[4]\,
      I1 => \dbeta_1_data_reg[7]_i_2_n_0\,
      I2 => p_Result_12_reg_2194,
      I3 => \p_Val2_39_reg_2199_reg_n_0_[5]\,
      O => p_Val2_41_fu_1402_p3(5)
    );
\dbeta_1_data_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \dbeta_1_data_reg[7]_i_2_n_0\,
      I1 => \p_Val2_39_reg_2199_reg_n_0_[4]\,
      I2 => \p_Val2_39_reg_2199_reg_n_0_[5]\,
      I3 => p_Result_12_reg_2194,
      I4 => \p_Val2_39_reg_2199_reg_n_0_[6]\,
      O => p_Val2_41_fu_1402_p3(6)
    );
\dbeta_1_data_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \dbeta_1_data_reg[7]_i_2_n_0\,
      I1 => \p_Val2_39_reg_2199_reg_n_0_[6]\,
      I2 => \p_Val2_39_reg_2199_reg_n_0_[5]\,
      I3 => \p_Val2_39_reg_2199_reg_n_0_[4]\,
      I4 => p_Result_12_reg_2194,
      I5 => \p_Val2_39_reg_2199_reg_n_0_[7]\,
      O => p_Val2_41_fu_1402_p3(7)
    );
\dbeta_1_data_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \p_Val2_39_reg_2199_reg_n_0_[2]\,
      I1 => p_Val2_41_fu_1402_p3(0),
      I2 => \p_Val2_39_reg_2199_reg_n_0_[1]\,
      I3 => \p_Val2_39_reg_2199_reg_n_0_[3]\,
      O => \dbeta_1_data_reg[7]_i_2_n_0\
    );
\dbeta_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_41_fu_1402_p3(0),
      Q => dbeta(0),
      R => '0'
    );
\dbeta_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_41_fu_1402_p3(1),
      Q => dbeta(1),
      R => '0'
    );
\dbeta_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_41_fu_1402_p3(2),
      Q => dbeta(2),
      R => '0'
    );
\dbeta_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_41_fu_1402_p3(3),
      Q => dbeta(3),
      R => '0'
    );
\dbeta_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_41_fu_1402_p3(4),
      Q => dbeta(4),
      R => '0'
    );
\dbeta_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_41_fu_1402_p3(5),
      Q => dbeta(5),
      R => '0'
    );
\dbeta_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_41_fu_1402_p3(6),
      Q => dbeta(6),
      R => '0'
    );
\dbeta_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => da_1_data_reg0,
      D => p_Val2_41_fu_1402_p3(7),
      Q => dbeta(7),
      R => '0'
    );
\dc_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_78_fu_1961_p3(0),
      I1 => p_Result_4_reg_2268,
      I2 => \tmp_77_reg_2273_reg_n_0_[1]\,
      O => tmp_78_fu_1961_p3(1)
    );
\dc_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \tmp_77_reg_2273_reg_n_0_[1]\,
      I1 => tmp_78_fu_1961_p3(0),
      I2 => p_Result_4_reg_2268,
      I3 => \tmp_77_reg_2273_reg_n_0_[2]\,
      O => tmp_78_fu_1961_p3(2)
    );
\dc_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \tmp_77_reg_2273_reg_n_0_[2]\,
      I1 => tmp_78_fu_1961_p3(0),
      I2 => \tmp_77_reg_2273_reg_n_0_[1]\,
      I3 => p_Result_4_reg_2268,
      I4 => \tmp_77_reg_2273_reg_n_0_[3]\,
      O => tmp_78_fu_1961_p3(3)
    );
\dc_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \tmp_77_reg_2273_reg_n_0_[3]\,
      I1 => \tmp_77_reg_2273_reg_n_0_[1]\,
      I2 => tmp_78_fu_1961_p3(0),
      I3 => \tmp_77_reg_2273_reg_n_0_[2]\,
      I4 => p_Result_4_reg_2268,
      I5 => \tmp_77_reg_2273_reg_n_0_[4]\,
      O => tmp_78_fu_1961_p3(4)
    );
\dc_1_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_2_n_0\,
      I1 => p_Result_4_reg_2268,
      I2 => \tmp_77_reg_2273_reg_n_0_[5]\,
      O => tmp_78_fu_1961_p3(5)
    );
\dc_1_data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \tmp_77_reg_2273_reg_n_0_[5]\,
      I1 => \dc_1_data_reg[8]_i_2_n_0\,
      I2 => p_Result_4_reg_2268,
      I3 => \tmp_77_reg_2273_reg_n_0_[6]\,
      O => tmp_78_fu_1961_p3(6)
    );
\dc_1_data_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_2_n_0\,
      I1 => \tmp_77_reg_2273_reg_n_0_[5]\,
      I2 => \tmp_77_reg_2273_reg_n_0_[6]\,
      I3 => p_Result_4_reg_2268,
      I4 => \tmp_77_reg_2273_reg_n_0_[7]\,
      O => tmp_78_fu_1961_p3(7)
    );
\dc_1_data_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_2_n_0\,
      I1 => \tmp_77_reg_2273_reg_n_0_[7]\,
      I2 => \tmp_77_reg_2273_reg_n_0_[6]\,
      I3 => \tmp_77_reg_2273_reg_n_0_[5]\,
      I4 => p_Result_4_reg_2268,
      I5 => \tmp_77_reg_2273_reg_n_0_[8]\,
      O => tmp_78_fu_1961_p3(8)
    );
\dc_1_data_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \tmp_77_reg_2273_reg_n_0_[3]\,
      I1 => \tmp_77_reg_2273_reg_n_0_[1]\,
      I2 => tmp_78_fu_1961_p3(0),
      I3 => \tmp_77_reg_2273_reg_n_0_[2]\,
      I4 => \tmp_77_reg_2273_reg_n_0_[4]\,
      O => \dc_1_data_reg[8]_i_2_n_0\
    );
\dc_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(0),
      Q => dc(0),
      R => '0'
    );
\dc_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(1),
      Q => dc(1),
      R => '0'
    );
\dc_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(2),
      Q => dc(2),
      R => '0'
    );
\dc_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(3),
      Q => dc(3),
      R => '0'
    );
\dc_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(4),
      Q => dc(4),
      R => '0'
    );
\dc_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(5),
      Q => dc(5),
      R => '0'
    );
\dc_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(6),
      Q => dc(6),
      R => '0'
    );
\dc_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(7),
      Q => dc(7),
      R => '0'
    );
\dc_1_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => db_1_data_reg0,
      D => tmp_78_fu_1961_p3(8),
      Q => dc(8),
      R => '0'
    );
\ialfa_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_Val2_21_fu_1669_p3(0),
      I1 => p_Result_6_reg_2225,
      I2 => \p_Val2_2_reg_2230_reg_n_0_[1]\,
      O => p_Val2_21_fu_1669_p3(1)
    );
\ialfa_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \p_Val2_2_reg_2230_reg_n_0_[1]\,
      I1 => p_Val2_21_fu_1669_p3(0),
      I2 => p_Result_6_reg_2225,
      I3 => \p_Val2_2_reg_2230_reg_n_0_[2]\,
      O => p_Val2_21_fu_1669_p3(2)
    );
\ialfa_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \p_Val2_2_reg_2230_reg_n_0_[2]\,
      I1 => p_Val2_21_fu_1669_p3(0),
      I2 => \p_Val2_2_reg_2230_reg_n_0_[1]\,
      I3 => p_Result_6_reg_2225,
      I4 => \p_Val2_2_reg_2230_reg_n_0_[3]\,
      O => p_Val2_21_fu_1669_p3(3)
    );
\ialfa_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \p_Val2_2_reg_2230_reg_n_0_[3]\,
      I1 => \p_Val2_2_reg_2230_reg_n_0_[1]\,
      I2 => p_Val2_21_fu_1669_p3(0),
      I3 => \p_Val2_2_reg_2230_reg_n_0_[2]\,
      I4 => p_Result_6_reg_2225,
      I5 => \p_Val2_2_reg_2230_reg_n_0_[4]\,
      O => p_Val2_21_fu_1669_p3(4)
    );
\ialfa_1_data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \p_Val2_2_reg_2230_reg_n_0_[4]\,
      I1 => \ialfa_1_data_reg[7]_i_3_n_0\,
      I2 => p_Result_6_reg_2225,
      I3 => \p_Val2_2_reg_2230_reg_n_0_[5]\,
      O => p_Val2_21_fu_1669_p3(5)
    );
\ialfa_1_data_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \ialfa_1_data_reg[7]_i_3_n_0\,
      I1 => \p_Val2_2_reg_2230_reg_n_0_[4]\,
      I2 => \p_Val2_2_reg_2230_reg_n_0_[5]\,
      I3 => p_Result_6_reg_2225,
      I4 => \p_Val2_2_reg_2230_reg_n_0_[6]\,
      O => p_Val2_21_fu_1669_p3(6)
    );
\ialfa_1_data_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_sig_692,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ialfa_1_data_reg0
    );
\ialfa_1_data_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \ialfa_1_data_reg[7]_i_3_n_0\,
      I1 => \p_Val2_2_reg_2230_reg_n_0_[6]\,
      I2 => \p_Val2_2_reg_2230_reg_n_0_[5]\,
      I3 => \p_Val2_2_reg_2230_reg_n_0_[4]\,
      I4 => p_Result_6_reg_2225,
      I5 => \p_Val2_2_reg_2230_reg_n_0_[7]\,
      O => p_Val2_21_fu_1669_p3(7)
    );
\ialfa_1_data_reg[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \p_Val2_2_reg_2230_reg_n_0_[2]\,
      I1 => p_Val2_21_fu_1669_p3(0),
      I2 => \p_Val2_2_reg_2230_reg_n_0_[1]\,
      I3 => \p_Val2_2_reg_2230_reg_n_0_[3]\,
      O => \ialfa_1_data_reg[7]_i_3_n_0\
    );
\ialfa_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_21_fu_1669_p3(0),
      Q => ialfa(0),
      R => '0'
    );
\ialfa_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_21_fu_1669_p3(1),
      Q => ialfa(1),
      R => '0'
    );
\ialfa_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_21_fu_1669_p3(2),
      Q => ialfa(2),
      R => '0'
    );
\ialfa_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_21_fu_1669_p3(3),
      Q => ialfa(3),
      R => '0'
    );
\ialfa_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_21_fu_1669_p3(4),
      Q => ialfa(4),
      R => '0'
    );
\ialfa_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_21_fu_1669_p3(5),
      Q => ialfa(5),
      R => '0'
    );
\ialfa_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_21_fu_1669_p3(6),
      Q => ialfa(6),
      R => '0'
    );
\ialfa_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_21_fu_1669_p3(7),
      Q => ialfa(7),
      R => '0'
    );
\ibeta_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_Val2_27_fu_1681_p3(0),
      I1 => p_Result_8_reg_2236,
      I2 => \p_Val2_7_reg_2241_reg_n_0_[1]\,
      O => p_Val2_27_fu_1681_p3(1)
    );
\ibeta_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241_reg_n_0_[1]\,
      I1 => p_Val2_27_fu_1681_p3(0),
      I2 => p_Result_8_reg_2236,
      I3 => \p_Val2_7_reg_2241_reg_n_0_[2]\,
      O => p_Val2_27_fu_1681_p3(2)
    );
\ibeta_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \p_Val2_7_reg_2241_reg_n_0_[2]\,
      I1 => p_Val2_27_fu_1681_p3(0),
      I2 => \p_Val2_7_reg_2241_reg_n_0_[1]\,
      I3 => p_Result_8_reg_2236,
      I4 => \p_Val2_7_reg_2241_reg_n_0_[3]\,
      O => p_Val2_27_fu_1681_p3(3)
    );
\ibeta_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \p_Val2_7_reg_2241_reg_n_0_[3]\,
      I1 => \p_Val2_7_reg_2241_reg_n_0_[1]\,
      I2 => p_Val2_27_fu_1681_p3(0),
      I3 => \p_Val2_7_reg_2241_reg_n_0_[2]\,
      I4 => p_Result_8_reg_2236,
      I5 => \p_Val2_7_reg_2241_reg_n_0_[4]\,
      O => p_Val2_27_fu_1681_p3(4)
    );
\ibeta_1_data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241_reg_n_0_[4]\,
      I1 => \ibeta_1_data_reg[7]_i_2_n_0\,
      I2 => p_Result_8_reg_2236,
      I3 => \p_Val2_7_reg_2241_reg_n_0_[5]\,
      O => p_Val2_27_fu_1681_p3(5)
    );
\ibeta_1_data_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \ibeta_1_data_reg[7]_i_2_n_0\,
      I1 => \p_Val2_7_reg_2241_reg_n_0_[4]\,
      I2 => \p_Val2_7_reg_2241_reg_n_0_[5]\,
      I3 => p_Result_8_reg_2236,
      I4 => \p_Val2_7_reg_2241_reg_n_0_[6]\,
      O => p_Val2_27_fu_1681_p3(6)
    );
\ibeta_1_data_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \ibeta_1_data_reg[7]_i_2_n_0\,
      I1 => \p_Val2_7_reg_2241_reg_n_0_[6]\,
      I2 => \p_Val2_7_reg_2241_reg_n_0_[5]\,
      I3 => \p_Val2_7_reg_2241_reg_n_0_[4]\,
      I4 => p_Result_8_reg_2236,
      I5 => \p_Val2_7_reg_2241_reg_n_0_[7]\,
      O => p_Val2_27_fu_1681_p3(7)
    );
\ibeta_1_data_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \p_Val2_7_reg_2241_reg_n_0_[2]\,
      I1 => p_Val2_27_fu_1681_p3(0),
      I2 => \p_Val2_7_reg_2241_reg_n_0_[1]\,
      I3 => \p_Val2_7_reg_2241_reg_n_0_[3]\,
      O => \ibeta_1_data_reg[7]_i_2_n_0\
    );
\ibeta_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_27_fu_1681_p3(0),
      Q => ibeta(0),
      R => '0'
    );
\ibeta_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_27_fu_1681_p3(1),
      Q => ibeta(1),
      R => '0'
    );
\ibeta_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_27_fu_1681_p3(2),
      Q => ibeta(2),
      R => '0'
    );
\ibeta_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_27_fu_1681_p3(3),
      Q => ibeta(3),
      R => '0'
    );
\ibeta_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_27_fu_1681_p3(4),
      Q => ibeta(4),
      R => '0'
    );
\ibeta_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_27_fu_1681_p3(5),
      Q => ibeta(5),
      R => '0'
    );
\ibeta_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_27_fu_1681_p3(6),
      Q => ibeta(6),
      R => '0'
    );
\ibeta_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ialfa_1_data_reg0,
      D => p_Val2_27_fu_1681_p3(7),
      Q => ibeta(7),
      R => '0'
    );
\isNeg_reg_2172[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_38,
      I2 => \sh_assign_1_reg_2177[7]_i_2_n_0\,
      O => sh_assign_fu_1029_p2(8)
    );
\isNeg_reg_2172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => sh_assign_fu_1029_p2(8),
      Q => isNeg_reg_2172,
      R => '0'
    );
\loc_V_1_reg_2167[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => x_assign_2_reg_287(17),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(17),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(17),
      O => \loc_V_1_reg_2167[17]_i_1_n_0\
    );
\loc_V_1_reg_2167[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => x_assign_2_reg_287(20),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(20),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(20),
      O => \loc_V_1_reg_2167[20]_i_1_n_0\
    );
\loc_V_1_reg_2167[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => x_assign_2_reg_287(21),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(21),
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(21),
      O => \loc_V_1_reg_2167[21]_i_1_n_0\
    );
\loc_V_1_reg_2167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_59,
      Q => tmp_i_i_fu_1316_p1(0),
      R => '0'
    );
\loc_V_1_reg_2167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_49,
      Q => tmp_i_i_fu_1316_p1(10),
      R => '0'
    );
\loc_V_1_reg_2167_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_48,
      Q => tmp_i_i_fu_1316_p1(11),
      R => '0'
    );
\loc_V_1_reg_2167_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_47,
      Q => tmp_i_i_fu_1316_p1(12),
      R => '0'
    );
\loc_V_1_reg_2167_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_46,
      Q => tmp_i_i_fu_1316_p1(13),
      R => '0'
    );
\loc_V_1_reg_2167_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_45,
      Q => tmp_i_i_fu_1316_p1(14),
      R => '0'
    );
\loc_V_1_reg_2167_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_44,
      Q => tmp_i_i_fu_1316_p1(15),
      R => '0'
    );
\loc_V_1_reg_2167_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_43,
      Q => tmp_i_i_fu_1316_p1(16),
      R => '0'
    );
\loc_V_1_reg_2167_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \loc_V_1_reg_2167[17]_i_1_n_0\,
      Q => tmp_i_i_fu_1316_p1(17),
      R => '0'
    );
\loc_V_1_reg_2167_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_42,
      Q => tmp_i_i_fu_1316_p1(18),
      R => '0'
    );
\loc_V_1_reg_2167_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_41,
      Q => tmp_i_i_fu_1316_p1(19),
      R => '0'
    );
\loc_V_1_reg_2167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_58,
      Q => tmp_i_i_fu_1316_p1(1),
      R => '0'
    );
\loc_V_1_reg_2167_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \loc_V_1_reg_2167[20]_i_1_n_0\,
      Q => tmp_i_i_fu_1316_p1(20),
      R => '0'
    );
\loc_V_1_reg_2167_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \loc_V_1_reg_2167[21]_i_1_n_0\,
      Q => tmp_i_i_fu_1316_p1(21),
      R => '0'
    );
\loc_V_1_reg_2167_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_40,
      Q => tmp_i_i_fu_1316_p1(22),
      R => '0'
    );
\loc_V_1_reg_2167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_57,
      Q => tmp_i_i_fu_1316_p1(2),
      R => '0'
    );
\loc_V_1_reg_2167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_56,
      Q => tmp_i_i_fu_1316_p1(3),
      R => '0'
    );
\loc_V_1_reg_2167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_55,
      Q => tmp_i_i_fu_1316_p1(4),
      R => '0'
    );
\loc_V_1_reg_2167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_54,
      Q => tmp_i_i_fu_1316_p1(5),
      R => '0'
    );
\loc_V_1_reg_2167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_53,
      Q => tmp_i_i_fu_1316_p1(6),
      R => '0'
    );
\loc_V_1_reg_2167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_52,
      Q => tmp_i_i_fu_1316_p1(7),
      R => '0'
    );
\loc_V_1_reg_2167_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_51,
      Q => tmp_i_i_fu_1316_p1(8),
      R => '0'
    );
\loc_V_1_reg_2167_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_50,
      Q => tmp_i_i_fu_1316_p1(9),
      R => '0'
    );
\or_cond4_reg_2074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => current_control_fcmp_32ns_32ns_1_1_U8_n_65,
      Q => or_cond4_reg_2074,
      R => '0'
    );
\or_cond_reg_2060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => or_cond_fu_510_p20_out,
      Q => or_cond_reg_2060,
      R => '0'
    );
\p_Result_10_reg_2183[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(31),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(31),
      O => \p_Result_10_reg_2183[0]_i_1_n_0\
    );
\p_Result_10_reg_2183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Result_10_reg_2183[0]_i_1_n_0\,
      Q => p_Result_10_reg_2183,
      R => '0'
    );
\p_Result_12_reg_2194[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[31]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(31),
      O => \p_Result_12_reg_2194[0]_i_1_n_0\
    );
\p_Result_12_reg_2194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Result_12_reg_2194[0]_i_1_n_0\,
      Q => p_Result_12_reg_2194,
      R => '0'
    );
\p_Result_2_reg_2257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \reg_379_reg_n_0_[31]\,
      Q => p_Result_2_reg_2257,
      R => '0'
    );
\p_Result_4_reg_2268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \reg_395_reg_n_0_[31]\,
      Q => p_Result_4_reg_2268,
      R => '0'
    );
\p_Result_6_reg_2225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => \reg_406_reg_n_0_[31]\,
      Q => p_Result_6_reg_2225,
      R => '0'
    );
\p_Result_8_reg_2236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => \x_assign_1_reg_2220_reg_n_0_[31]\,
      Q => p_Result_8_reg_2236,
      R => '0'
    );
\p_Result_s_reg_2162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_0_in__0\,
      Q => p_Result_s_reg_2162,
      R => '0'
    );
\p_Val2_2_reg_2230[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      I1 => \p_Val2_2_reg_2230[0]_i_2_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_5_n_0\,
      I3 => \p_Val2_2_reg_2230[0]_i_3_n_0\,
      O => p_Val2_2_fu_1529_p3(0)
    );
\p_Val2_2_reg_2230[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[4]_i_5_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I2 => \p_Val2_2_reg_2230[4]_i_4_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      O => \p_Val2_2_reg_2230[0]_i_2_n_0\
    );
\p_Val2_2_reg_2230[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[4]_i_7_n_0\,
      I1 => \p_Val2_2_reg_2230[4]_i_8_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[4]_i_6_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I5 => \p_Val2_2_reg_2230[4]_i_9_n_0\,
      O => \p_Val2_2_reg_2230[0]_i_3_n_0\
    );
\p_Val2_2_reg_2230[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[1]_i_2_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_5_n_0\,
      I2 => \p_Val2_2_reg_2230[1]_i_3_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      O => p_Val2_2_fu_1529_p3(1)
    );
\p_Val2_2_reg_2230[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01C131F1"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[5]_i_6_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[5]_i_7_n_0\,
      I4 => \p_Val2_2_reg_2230[5]_i_4_n_0\,
      O => \p_Val2_2_reg_2230[1]_i_2_n_0\
    );
\p_Val2_2_reg_2230[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00350F35F035FF35"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[5]_i_10_n_0\,
      I1 => \p_Val2_2_reg_2230[5]_i_5_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I4 => \p_Val2_2_reg_2230[5]_i_8_n_0\,
      I5 => \p_Val2_2_reg_2230[5]_i_9_n_0\,
      O => \p_Val2_2_reg_2230[1]_i_3_n_0\
    );
\p_Val2_2_reg_2230[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      I1 => \p_Val2_2_reg_2230[2]_i_2_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_5_n_0\,
      I3 => \p_Val2_2_reg_2230[2]_i_3_n_0\,
      O => p_Val2_2_fu_1529_p3(2)
    );
\p_Val2_2_reg_2230[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECE3E0E"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[6]_i_6_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[6]_i_4_n_0\,
      I4 => \p_Val2_2_reg_2230[6]_i_7_n_0\,
      O => \p_Val2_2_reg_2230[2]_i_2_n_0\
    );
\p_Val2_2_reg_2230[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[6]_i_9_n_0\,
      I1 => \p_Val2_2_reg_2230[6]_i_8_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[6]_i_5_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I5 => \p_Val2_2_reg_2230[6]_i_10_n_0\,
      O => \p_Val2_2_reg_2230[2]_i_3_n_0\
    );
\p_Val2_2_reg_2230[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      I1 => \p_Val2_2_reg_2230[3]_i_2_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_5_n_0\,
      I3 => \p_Val2_2_reg_2230[3]_i_3_n_0\,
      O => p_Val2_2_fu_1529_p3(3)
    );
\p_Val2_2_reg_2230[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FA03FA"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_12_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_9_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_13_n_0\,
      O => \p_Val2_2_reg_2230[3]_i_2_n_0\
    );
\p_Val2_2_reg_2230[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_15_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_14_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_8_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_16_n_0\,
      O => \p_Val2_2_reg_2230[3]_i_3_n_0\
    );
\p_Val2_2_reg_2230[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[4]_i_2_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_5_n_0\,
      I2 => \p_Val2_2_reg_2230[4]_i_3_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      O => p_Val2_2_fu_1529_p3(4)
    );
\p_Val2_2_reg_2230[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(1),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(0),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_10_n_0\
    );
\p_Val2_2_reg_2230[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(5),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(4),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_11_n_0\
    );
\p_Val2_2_reg_2230[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(9),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(8),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_12_n_0\
    );
\p_Val2_2_reg_2230[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(16),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(17),
      O => \p_Val2_2_reg_2230[4]_i_13_n_0\
    );
\p_Val2_2_reg_2230[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(13),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(12),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_14_n_0\
    );
\p_Val2_2_reg_2230[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01C131F1"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[4]_i_4_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[4]_i_5_n_0\,
      I4 => \p_Val2_2_reg_2230[4]_i_6_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_2_n_0\
    );
\p_Val2_2_reg_2230[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01C10DCD"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[4]_i_7_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[4]_i_8_n_0\,
      I4 => \p_Val2_2_reg_2230[4]_i_9_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_3_n_0\
    );
\p_Val2_2_reg_2230[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(3),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(2),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[4]_i_10_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_4_n_0\
    );
\p_Val2_2_reg_2230[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(7),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(6),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[4]_i_11_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_5_n_0\
    );
\p_Val2_2_reg_2230[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(11),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(10),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[4]_i_12_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_6_n_0\
    );
\p_Val2_2_reg_2230[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(18),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(19),
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[4]_i_13_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_7_n_0\
    );
\p_Val2_2_reg_2230[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F4F7F3F3F4F7F"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(22),
      I1 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I3 => tmp_2_i_i_fu_1443_p1(20),
      I4 => loc_V_6_fu_1421_p4(0),
      I5 => tmp_2_i_i_fu_1443_p1(21),
      O => \p_Val2_2_reg_2230[4]_i_8_n_0\
    );
\p_Val2_2_reg_2230[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(15),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(14),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[4]_i_14_n_0\,
      O => \p_Val2_2_reg_2230[4]_i_9_n_0\
    );
\p_Val2_2_reg_2230[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[5]_i_2_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_5_n_0\,
      I2 => \p_Val2_2_reg_2230[5]_i_3_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      O => p_Val2_2_fu_1529_p3(5)
    );
\p_Val2_2_reg_2230[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(16),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(15),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_18_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_10_n_0\
    );
\p_Val2_2_reg_2230[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(6),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(5),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_11_n_0\
    );
\p_Val2_2_reg_2230[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(2),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(1),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_12_n_0\
    );
\p_Val2_2_reg_2230[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(17),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(18),
      O => \p_Val2_2_reg_2230[5]_i_13_n_0\
    );
\p_Val2_2_reg_2230[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[5]_i_4_n_0\,
      I1 => \p_Val2_2_reg_2230[5]_i_5_n_0\,
      I2 => \p_Val2_2_reg_2230[5]_i_6_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I4 => \p_Val2_2_reg_2230[5]_i_7_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_2_n_0\
    );
\p_Val2_2_reg_2230[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40434C4F"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[5]_i_8_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[5]_i_9_n_0\,
      I4 => \p_Val2_2_reg_2230[5]_i_10_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_3_n_0\
    );
\p_Val2_2_reg_2230[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(8),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(7),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[5]_i_11_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_4_n_0\
    );
\p_Val2_2_reg_2230[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(12),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(11),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_20_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_5_n_0\
    );
\p_Val2_2_reg_2230[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => loc_V_6_fu_1421_p4(1),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I3 => tmp_2_i_i_fu_1443_p1(0),
      O => \p_Val2_2_reg_2230[5]_i_6_n_0\
    );
\p_Val2_2_reg_2230[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(4),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(3),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[5]_i_12_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_7_n_0\
    );
\p_Val2_2_reg_2230[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB37FF37"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I2 => tmp_2_i_i_fu_1443_p1(21),
      I3 => loc_V_6_fu_1421_p4(0),
      I4 => tmp_2_i_i_fu_1443_p1(22),
      O => \p_Val2_2_reg_2230[5]_i_8_n_0\
    );
\p_Val2_2_reg_2230[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(19),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(20),
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[5]_i_13_n_0\,
      O => \p_Val2_2_reg_2230[5]_i_9_n_0\
    );
\p_Val2_2_reg_2230[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      I1 => \p_Val2_2_reg_2230[6]_i_2_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_5_n_0\,
      I3 => \p_Val2_2_reg_2230[6]_i_3_n_0\,
      O => p_Val2_2_fu_1529_p3(6)
    );
\p_Val2_2_reg_2230[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(16),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(17),
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[6]_i_15_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_10_n_0\
    );
\p_Val2_2_reg_2230[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(7),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(6),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_11_n_0\
    );
\p_Val2_2_reg_2230[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(11),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(10),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_12_n_0\
    );
\p_Val2_2_reg_2230[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(3),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(2),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_13_n_0\
    );
\p_Val2_2_reg_2230[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(18),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(19),
      O => \p_Val2_2_reg_2230[6]_i_14_n_0\
    );
\p_Val2_2_reg_2230[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(15),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(14),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_15_n_0\
    );
\p_Val2_2_reg_2230[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[6]_i_4_n_0\,
      I1 => \p_Val2_2_reg_2230[6]_i_5_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[6]_i_6_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I5 => \p_Val2_2_reg_2230[6]_i_7_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_2_n_0\
    );
\p_Val2_2_reg_2230[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBCB3B0"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[6]_i_8_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[6]_i_9_n_0\,
      I4 => \p_Val2_2_reg_2230[6]_i_10_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_3_n_0\
    );
\p_Val2_2_reg_2230[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(9),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(8),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[6]_i_11_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_4_n_0\
    );
\p_Val2_2_reg_2230[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(13),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(12),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[6]_i_12_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_5_n_0\
    );
\p_Val2_2_reg_2230[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57F7FFFF"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(0),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(1),
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_6_n_0\
    );
\p_Val2_2_reg_2230[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(5),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(4),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[6]_i_13_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_7_n_0\
    );
\p_Val2_2_reg_2230[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(22),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_8_n_0\
    );
\p_Val2_2_reg_2230[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(20),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(21),
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[6]_i_14_n_0\,
      O => \p_Val2_2_reg_2230[6]_i_9_n_0\
    );
\p_Val2_2_reg_2230[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_sig_677,
      I1 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      O => p_Val2_2_reg_2230(7)
    );
\p_Val2_2_reg_2230[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9999999"
    )
        port map (
      I0 => loc_V_6_fu_1421_p4(3),
      I1 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      I2 => loc_V_6_fu_1421_p4(1),
      I3 => loc_V_6_fu_1421_p4(0),
      I4 => loc_V_6_fu_1421_p4(2),
      O => \p_Val2_2_reg_2230[7]_i_10_n_0\
    );
\p_Val2_2_reg_2230[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => loc_V_6_fu_1421_p4(2),
      I1 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => loc_V_6_fu_1421_p4(1),
      O => \p_Val2_2_reg_2230[7]_i_11_n_0\
    );
\p_Val2_2_reg_2230[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FF5FFF3FFF3FFF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(2),
      I1 => tmp_2_i_i_fu_1443_p1(1),
      I2 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => tmp_2_i_i_fu_1443_p1(0),
      I5 => loc_V_6_fu_1421_p4(0),
      O => \p_Val2_2_reg_2230[7]_i_12_n_0\
    );
\p_Val2_2_reg_2230[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(6),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(5),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_21_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_13_n_0\
    );
\p_Val2_2_reg_2230[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I2 => loc_V_6_fu_1421_p4(0),
      O => \p_Val2_2_reg_2230[7]_i_14_n_0\
    );
\p_Val2_2_reg_2230[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(21),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(22),
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_22_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_15_n_0\
    );
\p_Val2_2_reg_2230[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(17),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(18),
      I4 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_23_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_16_n_0\
    );
\p_Val2_2_reg_2230[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01C0"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_7_n_0\,
      I1 => loc_V_6_fu_1421_p4(6),
      I2 => loc_V_6_fu_1421_p4(5),
      I3 => loc_V_6_fu_1421_p4(7),
      O => \p_Val2_2_reg_2230[7]_i_17_n_0\
    );
\p_Val2_2_reg_2230[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(14),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(13),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_18_n_0\
    );
\p_Val2_2_reg_2230[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => loc_V_6_fu_1421_p4(1),
      I1 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      I2 => loc_V_6_fu_1421_p4(0),
      O => \p_Val2_2_reg_2230[7]_i_19_n_0\
    );
\p_Val2_2_reg_2230[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_4_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_5_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_6_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      O => p_Val2_2_fu_1529_p3(7)
    );
\p_Val2_2_reg_2230[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(10),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(9),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_20_n_0\
    );
\p_Val2_2_reg_2230[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(4),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(3),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_21_n_0\
    );
\p_Val2_2_reg_2230[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I1 => tmp_2_i_i_fu_1443_p1(19),
      I2 => loc_V_6_fu_1421_p4(0),
      I3 => tmp_2_i_i_fu_1443_p1(20),
      O => \p_Val2_2_reg_2230[7]_i_22_n_0\
    );
\p_Val2_2_reg_2230[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(16),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(15),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_23_n_0\
    );
\p_Val2_2_reg_2230[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => loc_V_6_fu_1421_p4(5),
      I1 => loc_V_6_fu_1421_p4(6),
      I2 => \p_Val2_2_reg_2230[7]_i_7_n_0\,
      I3 => loc_V_6_fu_1421_p4(7),
      O => \p_Val2_2_reg_2230[7]_i_3_n_0\
    );
\p_Val2_2_reg_2230[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C050CF50C05FCF5F"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_8_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_9_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_12_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_13_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_4_n_0\
    );
\p_Val2_2_reg_2230[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999999999999"
    )
        port map (
      I0 => loc_V_6_fu_1421_p4(4),
      I1 => \p_Val2_2_reg_2230[7]_i_3_n_0\,
      I2 => loc_V_6_fu_1421_p4(2),
      I3 => loc_V_6_fu_1421_p4(0),
      I4 => loc_V_6_fu_1421_p4(1),
      I5 => loc_V_6_fu_1421_p4(3),
      O => \p_Val2_2_reg_2230[7]_i_5_n_0\
    );
\p_Val2_2_reg_2230[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40434C4F"
    )
        port map (
      I0 => \p_Val2_2_reg_2230[7]_i_14_n_0\,
      I1 => \p_Val2_2_reg_2230[7]_i_11_n_0\,
      I2 => \p_Val2_2_reg_2230[7]_i_10_n_0\,
      I3 => \p_Val2_2_reg_2230[7]_i_15_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_16_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_6_n_0\
    );
\p_Val2_2_reg_2230[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => loc_V_6_fu_1421_p4(4),
      I1 => loc_V_6_fu_1421_p4(3),
      I2 => loc_V_6_fu_1421_p4(1),
      I3 => loc_V_6_fu_1421_p4(0),
      I4 => loc_V_6_fu_1421_p4(2),
      O => \p_Val2_2_reg_2230[7]_i_7_n_0\
    );
\p_Val2_2_reg_2230[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000047FF47FF"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(12),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(11),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_18_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_8_n_0\
    );
\p_Val2_2_reg_2230[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFB800B800"
    )
        port map (
      I0 => tmp_2_i_i_fu_1443_p1(8),
      I1 => loc_V_6_fu_1421_p4(0),
      I2 => tmp_2_i_i_fu_1443_p1(7),
      I3 => \p_Val2_2_reg_2230[7]_i_17_n_0\,
      I4 => \p_Val2_2_reg_2230[7]_i_20_n_0\,
      I5 => \p_Val2_2_reg_2230[7]_i_19_n_0\,
      O => \p_Val2_2_reg_2230[7]_i_9_n_0\
    );
\p_Val2_2_reg_2230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_2_fu_1529_p3(0),
      Q => p_Val2_21_fu_1669_p3(0),
      R => '0'
    );
\p_Val2_2_reg_2230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_2_fu_1529_p3(1),
      Q => \p_Val2_2_reg_2230_reg_n_0_[1]\,
      R => p_Val2_2_reg_2230(7)
    );
\p_Val2_2_reg_2230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_2_fu_1529_p3(2),
      Q => \p_Val2_2_reg_2230_reg_n_0_[2]\,
      R => p_Val2_2_reg_2230(7)
    );
\p_Val2_2_reg_2230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_2_fu_1529_p3(3),
      Q => \p_Val2_2_reg_2230_reg_n_0_[3]\,
      R => p_Val2_2_reg_2230(7)
    );
\p_Val2_2_reg_2230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_2_fu_1529_p3(4),
      Q => \p_Val2_2_reg_2230_reg_n_0_[4]\,
      R => p_Val2_2_reg_2230(7)
    );
\p_Val2_2_reg_2230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_2_fu_1529_p3(5),
      Q => \p_Val2_2_reg_2230_reg_n_0_[5]\,
      R => p_Val2_2_reg_2230(7)
    );
\p_Val2_2_reg_2230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_2_fu_1529_p3(6),
      Q => \p_Val2_2_reg_2230_reg_n_0_[6]\,
      R => p_Val2_2_reg_2230(7)
    );
\p_Val2_2_reg_2230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_2_fu_1529_p3(7),
      Q => \p_Val2_2_reg_2230_reg_n_0_[7]\,
      R => p_Val2_2_reg_2230(7)
    );
\p_Val2_33_reg_2188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I1 => \p_Val2_33_reg_2188[0]_i_2_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[0]_i_3_n_0\,
      O => \p_Val2_33_reg_2188[0]_i_1_n_0\
    );
\p_Val2_33_reg_2188[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I1 => \p_Val2_33_reg_2188[4]_i_4_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I3 => \p_Val2_33_reg_2188[4]_i_6_n_0\,
      O => \p_Val2_33_reg_2188[0]_i_2_n_0\
    );
\p_Val2_33_reg_2188[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[4]_i_8_n_0\,
      I1 => \p_Val2_33_reg_2188[4]_i_5_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[4]_i_9_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I5 => \p_Val2_33_reg_2188[4]_i_7_n_0\,
      O => \p_Val2_33_reg_2188[0]_i_3_n_0\
    );
\p_Val2_33_reg_2188[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I1 => \p_Val2_33_reg_2188[1]_i_2_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[1]_i_3_n_0\,
      O => \p_Val2_33_reg_2188[1]_i_1_n_0\
    );
\p_Val2_33_reg_2188[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCCF0AA"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[5]_i_4_n_0\,
      I1 => \p_Val2_33_reg_2188[5]_i_6_n_0\,
      I2 => \p_Val2_33_reg_2188[5]_i_7_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      O => \p_Val2_33_reg_2188[1]_i_2_n_0\
    );
\p_Val2_33_reg_2188[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[5]_i_5_n_0\,
      I1 => \p_Val2_33_reg_2188[5]_i_9_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[5]_i_10_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I5 => \p_Val2_33_reg_2188[5]_i_8_n_0\,
      O => \p_Val2_33_reg_2188[1]_i_3_n_0\
    );
\p_Val2_33_reg_2188[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000545555555455"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I1 => \p_Val2_33_reg_2188[2]_i_2_n_0\,
      I2 => \p_Val2_33_reg_2188[2]_i_3_n_0\,
      I3 => \p_Val2_33_reg_2188[2]_i_4_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      I5 => \p_Val2_33_reg_2188[2]_i_5_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_1_n_0\
    );
\p_Val2_33_reg_2188[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => y_alfa(29),
      I1 => x_assign_2_reg_287(29),
      I2 => y_alfa(28),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => x_assign_2_reg_287(28),
      O => \p_Val2_33_reg_2188[2]_i_10_n_0\
    );
\p_Val2_33_reg_2188[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[2]_i_6_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_10_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_2_n_0\
    );
\p_Val2_33_reg_2188[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I2 => \p_Val2_33_reg_2188[2]_i_7_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_15_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_3_n_0\
    );
\p_Val2_33_reg_2188[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_8_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_21_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_4_n_0\
    );
\p_Val2_33_reg_2188[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_21_n_0\,
      I1 => \p_Val2_33_reg_2188[2]_i_8_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_3_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_19_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_5_n_0\
    );
\p_Val2_33_reg_2188[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200001D1D00"
    )
        port map (
      I0 => y_alfa(26),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => x_assign_2_reg_287(26),
      I3 => \p_Val2_33_reg_2188[7]_i_10_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_11_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_6_n_0\
    );
\p_Val2_33_reg_2188[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_16_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_17_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_7_n_0\
    );
\p_Val2_33_reg_2188[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63F363F3FFFF63F3"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I1 => \sh_assign_1_reg_2177[3]_i_3_n_0\,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I3 => \p_Val2_33_reg_2188[6]_i_30_n_0\,
      I4 => \p_Val2_33_reg_2188[2]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_8_n_0\
    );
\p_Val2_33_reg_2188[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_12_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_11_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_10_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_9_n_0\,
      I4 => \p_Val2_33_reg_2188[2]_i_10_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_7_n_0\,
      O => \p_Val2_33_reg_2188[2]_i_9_n_0\
    );
\p_Val2_33_reg_2188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I1 => \p_Val2_33_reg_2188[3]_i_2_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[3]_i_3_n_0\,
      O => \p_Val2_33_reg_2188[3]_i_1_n_0\
    );
\p_Val2_33_reg_2188[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCCF0AA"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_13_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_15_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_16_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      O => \p_Val2_33_reg_2188[3]_i_2_n_0\
    );
\p_Val2_33_reg_2188[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_22_n_0\,
      I1 => \p_Val2_33_reg_2188[3]_i_4_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_14_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_20_n_0\,
      O => \p_Val2_33_reg_2188[3]_i_3_n_0\
    );
\p_Val2_33_reg_2188[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7FFFFFFFFFFFFFB"
    )
        port map (
      I0 => \sh_assign_1_reg_2177[3]_i_3_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I3 => \p_Val2_33_reg_2188[3]_i_5_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_24_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_7_n_0\,
      O => \p_Val2_33_reg_2188[3]_i_4_n_0\
    );
\p_Val2_33_reg_2188[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(29),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(29),
      O => \p_Val2_33_reg_2188[3]_i_5_n_0\
    );
\p_Val2_33_reg_2188[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[4]_i_2_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      I2 => \p_Val2_33_reg_2188[4]_i_3_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      O => p_Val2_33_fu_1177_p3(4)
    );
\p_Val2_33_reg_2188[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_31_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_27_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_10_n_0\
    );
\p_Val2_33_reg_2188[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(6),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(6),
      O => \p_Val2_33_reg_2188[4]_i_11_n_0\
    );
\p_Val2_33_reg_2188[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_28_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_34_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_12_n_0\
    );
\p_Val2_33_reg_2188[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10131C1F"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[4]_i_4_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[4]_i_5_n_0\,
      I4 => \p_Val2_33_reg_2188[4]_i_6_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_2_n_0\
    );
\p_Val2_33_reg_2188[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C434F4"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[4]_i_7_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[4]_i_8_n_0\,
      I4 => \p_Val2_33_reg_2188[4]_i_9_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_3_n_0\
    );
\p_Val2_33_reg_2188[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_33_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_30_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[4]_i_10_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_4_n_0\
    );
\p_Val2_33_reg_2188[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_11_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_13_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      I5 => \p_Val2_33_reg_2188[2]_i_7_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_5_n_0\
    );
\p_Val2_33_reg_2188[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[4]_i_11_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_22_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_6_n_0\
    );
\p_Val2_33_reg_2188[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF3FFF50FF50"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_61,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_60,
      I2 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_30_n_0\,
      I5 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      O => \p_Val2_33_reg_2188[4]_i_7_n_0\
    );
\p_Val2_33_reg_2188[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_25_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_27_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[4]_i_12_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_8_n_0\
    );
\p_Val2_33_reg_2188[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1D00FFFF1DFF"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_37_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_31_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_29_n_0\,
      O => \p_Val2_33_reg_2188[4]_i_9_n_0\
    );
\p_Val2_33_reg_2188[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[5]_i_2_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      I2 => \p_Val2_33_reg_2188[5]_i_3_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      O => p_Val2_33_fu_1177_p3(5)
    );
\p_Val2_33_reg_2188[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1D00FFFF1DFF"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_60,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[7]_i_37_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_36_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_10_n_0\
    );
\p_Val2_33_reg_2188[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_27_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_28_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_11_n_0\
    );
\p_Val2_33_reg_2188[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00530F53F053FF53"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[5]_i_4_n_0\,
      I1 => \p_Val2_33_reg_2188[5]_i_5_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I4 => \p_Val2_33_reg_2188[5]_i_6_n_0\,
      I5 => \p_Val2_33_reg_2188[5]_i_7_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_2_n_0\
    );
\p_Val2_33_reg_2188[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C434F4"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[5]_i_8_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I3 => \p_Val2_33_reg_2188[5]_i_9_n_0\,
      I4 => \p_Val2_33_reg_2188[5]_i_10_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_3_n_0\
    );
\p_Val2_33_reg_2188[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_23_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_16_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_29_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_4_n_0\
    );
\p_Val2_33_reg_2188[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_13_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_25_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_24_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_5_n_0\
    );
\p_Val2_33_reg_2188[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_30_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_31_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[5]_i_11_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_6_n_0\
    );
\p_Val2_33_reg_2188[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEFFF"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I1 => \sh_assign_1_reg_2177[3]_i_3_n_0\,
      I2 => x_assign_2_reg_287(0),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => y_alfa(0),
      I5 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_7_n_0\
    );
\p_Val2_33_reg_2188[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF30FF5F"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_30_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_61,
      I2 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      O => \p_Val2_33_reg_2188[5]_i_8_n_0\
    );
\p_Val2_33_reg_2188[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B88BBBB8BBB"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_26_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_34_n_0\,
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_35_n_0\,
      O => \p_Val2_33_reg_2188[5]_i_9_n_0\
    );
\p_Val2_33_reg_2188[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAFAABB"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_2_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_3_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_4_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_7_n_0\,
      O => p_Val2_33_fu_1177_p3(6)
    );
\p_Val2_33_reg_2188[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_31_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_27_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_22_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_10_n_0\
    );
\p_Val2_33_reg_2188[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(10),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(10),
      O => \p_Val2_33_reg_2188[6]_i_11_n_0\
    );
\p_Val2_33_reg_2188[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFFFFFFFEAE"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I1 => y_alfa(29),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I3 => x_assign_2_reg_287(29),
      I4 => \p_Val2_33_reg_2188[6]_i_24_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_7_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_12_n_0\
    );
\p_Val2_33_reg_2188[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(11),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(11),
      O => \p_Val2_33_reg_2188[6]_i_13_n_0\
    );
\p_Val2_33_reg_2188[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_25_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_27_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_14_n_0\
    );
\p_Val2_33_reg_2188[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1D00FFFF1DFF"
    )
        port map (
      I0 => y_alfa(6),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => x_assign_2_reg_287(6),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_23_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_15_n_0\
    );
\p_Val2_33_reg_2188[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(8),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(8),
      O => \p_Val2_33_reg_2188[6]_i_16_n_0\
    );
\p_Val2_33_reg_2188[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(9),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(9),
      O => \p_Val2_33_reg_2188[6]_i_17_n_0\
    );
\p_Val2_33_reg_2188[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => y_alfa(25),
      I1 => x_assign_2_reg_287(25),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I3 => x_assign_2_reg_287(24),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_alfa(24),
      O => \p_Val2_33_reg_2188[6]_i_18_n_0\
    );
\p_Val2_33_reg_2188[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4700FFFF47FF"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_28_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[7]_i_34_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_29_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_19_n_0\
    );
\p_Val2_33_reg_2188[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02FFFFFF02FF02"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_19_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_8_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_10_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_21_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_2_n_0\
    );
\p_Val2_33_reg_2188[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00510000FFFFFFFF"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_30_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I4 => \p_Val2_33_reg_2188[2]_i_6_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_20_n_0\
    );
\p_Val2_33_reg_2188[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1D00FFFF1DFF"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_37_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_31_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_32_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_21_n_0\
    );
\p_Val2_33_reg_2188[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_28_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_39_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_22_n_0\
    );
\p_Val2_33_reg_2188[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => y_alfa(27),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => x_assign_2_reg_287(27),
      I3 => \p_Val2_33_reg_2188[7]_i_10_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_11_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_12_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_23_n_0\
    );
\p_Val2_33_reg_2188[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(28),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(28),
      O => \p_Val2_33_reg_2188[6]_i_24_n_0\
    );
\p_Val2_33_reg_2188[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_7_n_0\,
      I1 => x_assign_2_reg_287(28),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I3 => y_alfa(28),
      I4 => x_assign_2_reg_287(29),
      I5 => y_alfa(29),
      O => \p_Val2_33_reg_2188[6]_i_25_n_0\
    );
\p_Val2_33_reg_2188[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_7_n_0\,
      I1 => x_assign_2_reg_287(28),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I3 => y_alfa(28),
      I4 => x_assign_2_reg_287(29),
      I5 => y_alfa(29),
      O => \p_Val2_33_reg_2188[6]_i_26_n_0\
    );
\p_Val2_33_reg_2188[6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(13),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(13),
      O => \p_Val2_33_reg_2188[6]_i_27_n_0\
    );
\p_Val2_33_reg_2188[6]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(14),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(14),
      O => \p_Val2_33_reg_2188[6]_i_28_n_0\
    );
\p_Val2_33_reg_2188[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => x_assign_2_reg_287(16),
      I1 => y_alfa(16),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I3 => x_assign_2_reg_287(17),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_alfa(17),
      O => \p_Val2_33_reg_2188[6]_i_29_n_0\
    );
\p_Val2_33_reg_2188[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_11_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_13_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_14_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_3_n_0\
    );
\p_Val2_33_reg_2188[6]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(22),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(22),
      O => \p_Val2_33_reg_2188[6]_i_30_n_0\
    );
\p_Val2_33_reg_2188[6]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(18),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(18),
      O => \p_Val2_33_reg_2188[6]_i_31_n_0\
    );
\p_Val2_33_reg_2188[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => x_assign_2_reg_287(20),
      I1 => y_alfa(20),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I3 => x_assign_2_reg_287(21),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_alfa(21),
      O => \p_Val2_33_reg_2188[6]_i_32_n_0\
    );
\p_Val2_33_reg_2188[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B88BBBB8BBB"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_15_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_16_n_0\,
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_17_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_4_n_0\
    );
\p_Val2_33_reg_2188[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE21D1D"
    )
        port map (
      I0 => y_alfa(26),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => x_assign_2_reg_287(26),
      I3 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_18_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_5_n_0\
    );
\p_Val2_33_reg_2188[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D1DE2E2E21D"
    )
        port map (
      I0 => y_alfa(25),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => x_assign_2_reg_287(25),
      I3 => \sh_assign_1_reg_2177[3]_i_3_n_0\,
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I5 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_6_n_0\
    );
\p_Val2_33_reg_2188[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAAAAEFAAEF"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_19_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_19_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_20_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_21_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_21_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_7_n_0\
    );
\p_Val2_33_reg_2188[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1D00FFFF1DFF"
    )
        port map (
      I0 => y_alfa(0),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => x_assign_2_reg_287(0),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_30_n_0\,
      O => \p_Val2_33_reg_2188[6]_i_8_n_0\
    );
\p_Val2_33_reg_2188[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333C5555333C5A5A"
    )
        port map (
      I0 => y_alfa(24),
      I1 => x_assign_2_reg_287(24),
      I2 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I3 => x_assign_2_reg_287(23),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_alfa(23),
      O => \p_Val2_33_reg_2188[6]_i_9_n_0\
    );
\p_Val2_33_reg_2188[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      I1 => ap_sig_635,
      O => \p_Val2_33_reg_2188[7]_i_1_n_0\
    );
\p_Val2_33_reg_2188[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => x_assign_2_reg_287(25),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(25),
      O => \p_Val2_33_reg_2188[7]_i_10_n_0\
    );
\p_Val2_33_reg_2188[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => y_alfa(24),
      I1 => x_assign_2_reg_287(24),
      I2 => y_alfa(23),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => x_assign_2_reg_287(23),
      O => \p_Val2_33_reg_2188[7]_i_11_n_0\
    );
\p_Val2_33_reg_2188[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => x_assign_2_reg_287(26),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(26),
      O => \p_Val2_33_reg_2188[7]_i_12_n_0\
    );
\p_Val2_33_reg_2188[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_23_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_16_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_24_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_13_n_0\
    );
\p_Val2_33_reg_2188[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_13_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_25_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_26_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_14_n_0\
    );
\p_Val2_33_reg_2188[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_27_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_28_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_29_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_15_n_0\
    );
\p_Val2_33_reg_2188[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F305F3F"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_30_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_31_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I4 => \p_Val2_33_reg_2188[7]_i_33_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_16_n_0\
    );
\p_Val2_33_reg_2188[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => y_alfa(26),
      I1 => x_assign_2_reg_287(26),
      I2 => \p_Val2_33_reg_2188[7]_i_11_n_0\,
      I3 => x_assign_2_reg_287(25),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_alfa(25),
      O => \p_Val2_33_reg_2188[7]_i_17_n_0\
    );
\p_Val2_33_reg_2188[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[2]_i_6_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I2 => y_alfa(23),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => x_assign_2_reg_287(23),
      I5 => \p_Val2_33_reg_2188[7]_i_32_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_18_n_0\
    );
\p_Val2_33_reg_2188[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_19_n_0\
    );
\p_Val2_33_reg_2188[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_4_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_5_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_6_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      O => p_Val2_33_fu_1177_p3(7)
    );
\p_Val2_33_reg_2188[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4700FFFF47FF"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_34_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[7]_i_35_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_36_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_20_n_0\
    );
\p_Val2_33_reg_2188[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I1 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_21_n_0\
    );
\p_Val2_33_reg_2188[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1D00FFFF1DFF"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_60,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[7]_i_37_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_9_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_12_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_38_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_22_n_0\
    );
\p_Val2_33_reg_2188[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(7),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(7),
      O => \p_Val2_33_reg_2188[7]_i_23_n_0\
    );
\p_Val2_33_reg_2188[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_17_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_11_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_24_n_0\
    );
\p_Val2_33_reg_2188[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(12),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(12),
      O => \p_Val2_33_reg_2188[7]_i_25_n_0\
    );
\p_Val2_33_reg_2188[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[6]_i_27_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[6]_i_28_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_26_n_0\
    );
\p_Val2_33_reg_2188[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(3),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(3),
      O => \p_Val2_33_reg_2188[7]_i_27_n_0\
    );
\p_Val2_33_reg_2188[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(4),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(4),
      O => \p_Val2_33_reg_2188[7]_i_28_n_0\
    );
\p_Val2_33_reg_2188[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_39_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I2 => \p_Val2_33_reg_2188[6]_i_25_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_23_n_0\,
      I4 => \p_Val2_33_reg_2188[6]_i_26_n_0\,
      I5 => \p_Val2_33_reg_2188[4]_i_11_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_29_n_0\
    );
\p_Val2_33_reg_2188[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_7_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_8_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_9_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_10_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_11_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_12_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_3_n_0\
    );
\p_Val2_33_reg_2188[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(1),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(1),
      O => \p_Val2_33_reg_2188[7]_i_30_n_0\
    );
\p_Val2_33_reg_2188[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(2),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(2),
      O => \p_Val2_33_reg_2188[7]_i_31_n_0\
    );
\p_Val2_33_reg_2188[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCA533A5"
    )
        port map (
      I0 => y_alfa(24),
      I1 => x_assign_2_reg_287(24),
      I2 => y_alfa(23),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => x_assign_2_reg_287(23),
      I5 => \p_Val2_33_reg_2188[7]_i_3_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_32_n_0\
    );
\p_Val2_33_reg_2188[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(0),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(0),
      O => \p_Val2_33_reg_2188[7]_i_33_n_0\
    );
\p_Val2_33_reg_2188[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(15),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(15),
      O => \p_Val2_33_reg_2188[7]_i_34_n_0\
    );
\p_Val2_33_reg_2188[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(16),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(16),
      O => \p_Val2_33_reg_2188[7]_i_35_n_0\
    );
\p_Val2_33_reg_2188[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => x_assign_2_reg_287(17),
      I1 => y_alfa(17),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I3 => x_assign_2_reg_287(18),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_alfa(18),
      O => \p_Val2_33_reg_2188[7]_i_36_n_0\
    );
\p_Val2_33_reg_2188[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(19),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(19),
      O => \p_Val2_33_reg_2188[7]_i_37_n_0\
    );
\p_Val2_33_reg_2188[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => x_assign_2_reg_287(21),
      I1 => y_alfa(21),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I3 => x_assign_2_reg_287(22),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_alfa(22),
      O => \p_Val2_33_reg_2188[7]_i_38_n_0\
    );
\p_Val2_33_reg_2188[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(5),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(5),
      O => \p_Val2_33_reg_2188[7]_i_39_n_0\
    );
\p_Val2_33_reg_2188[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00530F53F053FF53"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_13_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_14_n_0\,
      I2 => \p_Val2_33_reg_2188[6]_i_6_n_0\,
      I3 => \p_Val2_33_reg_2188[6]_i_5_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_15_n_0\,
      I5 => \p_Val2_33_reg_2188[7]_i_16_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_4_n_0\
    );
\p_Val2_33_reg_2188[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => y_alfa(27),
      I1 => x_assign_2_reg_287(27),
      I2 => x_assign_2_reg_287(30),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => y_alfa(30),
      I5 => \p_Val2_33_reg_2188[7]_i_17_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_5_n_0\
    );
\p_Val2_33_reg_2188[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => \p_Val2_33_reg_2188[7]_i_18_n_0\,
      I1 => \p_Val2_33_reg_2188[7]_i_19_n_0\,
      I2 => \p_Val2_33_reg_2188[7]_i_20_n_0\,
      I3 => \p_Val2_33_reg_2188[7]_i_21_n_0\,
      I4 => \p_Val2_33_reg_2188[7]_i_22_n_0\,
      O => \p_Val2_33_reg_2188[7]_i_6_n_0\
    );
\p_Val2_33_reg_2188[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => x_assign_2_reg_287(30),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(30),
      O => \p_Val2_33_reg_2188[7]_i_7_n_0\
    );
\p_Val2_33_reg_2188[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => y_alfa(29),
      I1 => x_assign_2_reg_287(29),
      I2 => y_alfa(28),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => x_assign_2_reg_287(28),
      O => \p_Val2_33_reg_2188[7]_i_8_n_0\
    );
\p_Val2_33_reg_2188[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => x_assign_2_reg_287(27),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(27),
      O => \p_Val2_33_reg_2188[7]_i_9_n_0\
    );
\p_Val2_33_reg_2188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Val2_33_reg_2188[0]_i_1_n_0\,
      Q => p_Val2_35_fu_1390_p3(0),
      R => '0'
    );
\p_Val2_33_reg_2188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Val2_33_reg_2188[1]_i_1_n_0\,
      Q => \p_Val2_33_reg_2188_reg_n_0_[1]\,
      R => \p_Val2_33_reg_2188[7]_i_1_n_0\
    );
\p_Val2_33_reg_2188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Val2_33_reg_2188[2]_i_1_n_0\,
      Q => \p_Val2_33_reg_2188_reg_n_0_[2]\,
      R => \p_Val2_33_reg_2188[7]_i_1_n_0\
    );
\p_Val2_33_reg_2188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Val2_33_reg_2188[3]_i_1_n_0\,
      Q => \p_Val2_33_reg_2188_reg_n_0_[3]\,
      R => \p_Val2_33_reg_2188[7]_i_1_n_0\
    );
\p_Val2_33_reg_2188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_33_fu_1177_p3(4),
      Q => \p_Val2_33_reg_2188_reg_n_0_[4]\,
      R => \p_Val2_33_reg_2188[7]_i_1_n_0\
    );
\p_Val2_33_reg_2188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_33_fu_1177_p3(5),
      Q => \p_Val2_33_reg_2188_reg_n_0_[5]\,
      R => \p_Val2_33_reg_2188[7]_i_1_n_0\
    );
\p_Val2_33_reg_2188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_33_fu_1177_p3(6),
      Q => \p_Val2_33_reg_2188_reg_n_0_[6]\,
      R => \p_Val2_33_reg_2188[7]_i_1_n_0\
    );
\p_Val2_33_reg_2188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_33_fu_1177_p3(7),
      Q => \p_Val2_33_reg_2188_reg_n_0_[7]\,
      R => \p_Val2_33_reg_2188[7]_i_1_n_0\
    );
\p_Val2_39_reg_2199[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I1 => \p_Val2_39_reg_2199[0]_i_2_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I3 => \p_Val2_39_reg_2199[0]_i_3_n_0\,
      O => \p_Val2_39_reg_2199[0]_i_1_n_0\
    );
\p_Val2_39_reg_2199[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD5"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I1 => \p_Val2_39_reg_2199[4]_i_4_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      I3 => \p_Val2_39_reg_2199[4]_i_5_n_0\,
      O => \p_Val2_39_reg_2199[0]_i_2_n_0\
    );
\p_Val2_39_reg_2199[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[4]_i_8_n_0\,
      I1 => \p_Val2_39_reg_2199[4]_i_9_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I3 => \p_Val2_39_reg_2199[4]_i_7_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      I5 => \p_Val2_39_reg_2199[4]_i_6_n_0\,
      O => \p_Val2_39_reg_2199[0]_i_3_n_0\
    );
\p_Val2_39_reg_2199[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[1]_i_2_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I2 => \p_Val2_39_reg_2199[1]_i_3_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      O => p_Val2_39_fu_1301_p3(1)
    );
\p_Val2_39_reg_2199[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[5]_i_6_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_16_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_18_n_0\,
      I3 => \p_Val2_39_reg_2199[5]_i_4_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_3_n_0\,
      I5 => \p_Val2_39_reg_2199[5]_i_7_n_0\,
      O => \p_Val2_39_reg_2199[1]_i_2_n_0\
    );
\p_Val2_39_reg_2199[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"350035F0350F35FF"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[5]_i_9_n_0\,
      I1 => \p_Val2_39_reg_2199[5]_i_8_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I4 => \p_Val2_39_reg_2199[5]_i_10_n_0\,
      I5 => \p_Val2_39_reg_2199[5]_i_5_n_0\,
      O => \p_Val2_39_reg_2199[1]_i_3_n_0\
    );
\p_Val2_39_reg_2199[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I1 => \p_Val2_39_reg_2199[2]_i_2_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I3 => \p_Val2_39_reg_2199[2]_i_3_n_0\,
      O => \p_Val2_39_reg_2199[2]_i_1_n_0\
    );
\p_Val2_39_reg_2199[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_16_n_0\,
      I1 => \p_Val2_39_reg_2199[6]_i_7_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_18_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_4_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_3_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_6_n_0\,
      O => \p_Val2_39_reg_2199[2]_i_2_n_0\
    );
\p_Val2_39_reg_2199[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA504444FA50"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I1 => \p_Val2_39_reg_2199[6]_i_9_n_0\,
      I2 => \p_Val2_39_reg_2199[6]_i_5_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_10_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_8_n_0\,
      O => \p_Val2_39_reg_2199[2]_i_3_n_0\
    );
\p_Val2_39_reg_2199[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF4"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[3]_i_2_n_0\,
      I1 => \p_Val2_39_reg_2199[3]_i_3_n_0\,
      I2 => \p_Val2_39_reg_2199[3]_i_4_n_0\,
      I3 => \p_Val2_39_reg_2199[3]_i_5_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_6_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      O => p_Val2_39_fu_1301_p3(3)
    );
\p_Val2_39_reg_2199[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[22]\,
      I1 => y_beta(22),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I3 => \x_assign_3_reg_296_reg_n_0_[21]\,
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_beta(21),
      O => \p_Val2_39_reg_2199[3]_i_10_n_0\
    );
\p_Val2_39_reg_2199[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1D00FFFF1DFF"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[3]_i_7_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[3]_i_8_n_0\,
      I3 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I5 => \p_Val2_39_reg_2199[3]_i_10_n_0\,
      O => \p_Val2_39_reg_2199[3]_i_2_n_0\
    );
\p_Val2_39_reg_2199[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8004700004700"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[26]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(26),
      I3 => \p_Val2_39_reg_2199[7]_i_12_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_13_n_0\,
      O => \p_Val2_39_reg_2199[3]_i_3_n_0\
    );
\p_Val2_39_reg_2199[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_18_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      O => \p_Val2_39_reg_2199[3]_i_4_n_0\
    );
\p_Val2_39_reg_2199[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_29_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_16_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_19_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_7_n_0\,
      O => \p_Val2_39_reg_2199[3]_i_5_n_0\
    );
\p_Val2_39_reg_2199[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0322003303223333"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_17_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_15_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_6_n_0\,
      O => \p_Val2_39_reg_2199[3]_i_6_n_0\
    );
\p_Val2_39_reg_2199[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[19]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(19),
      O => \p_Val2_39_reg_2199[3]_i_7_n_0\
    );
\p_Val2_39_reg_2199[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[20]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(20),
      O => \p_Val2_39_reg_2199[3]_i_8_n_0\
    );
\p_Val2_39_reg_2199[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DCCD1332EFFE2"
    )
        port map (
      I0 => y_beta(23),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => \x_assign_3_reg_296_reg_n_0_[23]\,
      I3 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I4 => \x_assign_3_reg_296_reg_n_0_[24]\,
      I5 => y_beta(24),
      O => \p_Val2_39_reg_2199[3]_i_9_n_0\
    );
\p_Val2_39_reg_2199[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[4]_i_2_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I2 => \p_Val2_39_reg_2199[4]_i_3_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      O => p_Val2_39_fu_1301_p3(4)
    );
\p_Val2_39_reg_2199[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_43_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_24_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_10_n_0\
    );
\p_Val2_39_reg_2199[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_37_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_13_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_11_n_0\
    );
\p_Val2_39_reg_2199[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[4]_i_4_n_0\,
      I1 => \p_Val2_39_reg_2199[3]_i_3_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_16_n_0\,
      I3 => \p_Val2_39_reg_2199[4]_i_5_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_18_n_0\,
      I5 => \p_Val2_39_reg_2199[4]_i_6_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_2_n_0\
    );
\p_Val2_39_reg_2199[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_7_n_0\,
      I1 => \p_Val2_39_reg_2199[4]_i_7_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_16_n_0\,
      I3 => \p_Val2_39_reg_2199[4]_i_8_n_0\,
      I4 => \p_Val2_39_reg_2199[4]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[3]_i_3_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_3_n_0\
    );
\p_Val2_39_reg_2199[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_31_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_11_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_15_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_4_n_0\
    );
\p_Val2_39_reg_2199[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_34_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_39_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I5 => \p_Val2_39_reg_2199[4]_i_10_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_5_n_0\
    );
\p_Val2_39_reg_2199[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[5]_i_11_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_30_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[4]_i_11_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_6_n_0\
    );
\p_Val2_39_reg_2199[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_47_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_16_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_14_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_7_n_0\
    );
\p_Val2_39_reg_2199[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1DFFFFFF1D00"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[6]_i_18_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[3]_i_7_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_17_n_0\,
      O => \p_Val2_39_reg_2199[4]_i_8_n_0\
    );
\p_Val2_39_reg_2199[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30FF30FF50FF5F"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[3]_i_8_n_0\,
      I1 => \p_Val2_39_reg_2199[5]_i_14_n_0\,
      I2 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I4 => \p_Val2_39_reg_2199[5]_i_15_n_0\,
      I5 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      O => \p_Val2_39_reg_2199[4]_i_9_n_0\
    );
\p_Val2_39_reg_2199[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[5]_i_2_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I2 => \p_Val2_39_reg_2199[5]_i_3_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      O => p_Val2_39_fu_1301_p3(5)
    );
\p_Val2_39_reg_2199[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B88BBBB8BBB"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_38_n_0\,
      I1 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_46_n_0\,
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I4 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_47_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_10_n_0\
    );
\p_Val2_39_reg_2199[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[9]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(9),
      O => \p_Val2_39_reg_2199[5]_i_11_n_0\
    );
\p_Val2_39_reg_2199[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_36_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_37_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_12_n_0\
    );
\p_Val2_39_reg_2199[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_33_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_34_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_13_n_0\
    );
\p_Val2_39_reg_2199[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[21]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(21),
      O => \p_Val2_39_reg_2199[5]_i_14_n_0\
    );
\p_Val2_39_reg_2199[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[22]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(22),
      O => \p_Val2_39_reg_2199[5]_i_15_n_0\
    );
\p_Val2_39_reg_2199[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3500350F35F035FF"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[5]_i_4_n_0\,
      I1 => \p_Val2_39_reg_2199[5]_i_5_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I4 => \p_Val2_39_reg_2199[5]_i_6_n_0\,
      I5 => \p_Val2_39_reg_2199[5]_i_7_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_2_n_0\
    );
\p_Val2_39_reg_2199[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[5]_i_8_n_0\,
      I1 => \p_Val2_39_reg_2199[3]_i_3_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_16_n_0\,
      I3 => \p_Val2_39_reg_2199[5]_i_9_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_7_n_0\,
      I5 => \p_Val2_39_reg_2199[5]_i_10_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_3_n_0\
    );
\p_Val2_39_reg_2199[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_30_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_31_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_35_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_4_n_0\
    );
\p_Val2_39_reg_2199[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[6]_i_13_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[5]_i_11_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[5]_i_12_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_5_n_0\
    );
\p_Val2_39_reg_2199[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFDDDFFF"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I1 => \p_Val2_39_reg_2199[7]_i_25_n_0\,
      I2 => \x_assign_3_reg_296_reg_n_0_[0]\,
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => y_beta(0),
      I5 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_6_n_0\
    );
\p_Val2_39_reg_2199[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_39_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_43_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[5]_i_13_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_7_n_0\
    );
\p_Val2_39_reg_2199[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3FFF50"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[5]_i_14_n_0\,
      I1 => \p_Val2_39_reg_2199[5]_i_15_n_0\,
      I2 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      O => \p_Val2_39_reg_2199[5]_i_8_n_0\
    );
\p_Val2_39_reg_2199[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1DFFFFFF1D00"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[3]_i_7_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[3]_i_8_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_48_n_0\,
      O => \p_Val2_39_reg_2199[5]_i_9_n_0\
    );
\p_Val2_39_reg_2199[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I1 => \p_Val2_39_reg_2199[6]_i_2_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_3_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_1_n_0\
    );
\p_Val2_39_reg_2199[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1D00FFFF1DFF"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[6]_i_18_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[3]_i_7_n_0\,
      I3 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_19_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_10_n_0\
    );
\p_Val2_39_reg_2199[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[6]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(6),
      O => \p_Val2_39_reg_2199[6]_i_11_n_0\
    );
\p_Val2_39_reg_2199[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[5]_i_11_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_30_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_12_n_0\
    );
\p_Val2_39_reg_2199[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[10]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(10),
      O => \p_Val2_39_reg_2199[6]_i_13_n_0\
    );
\p_Val2_39_reg_2199[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_50_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_36_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_14_n_0\
    );
\p_Val2_39_reg_2199[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_49_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_33_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_15_n_0\
    );
\p_Val2_39_reg_2199[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[14]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(14),
      O => \p_Val2_39_reg_2199[6]_i_16_n_0\
    );
\p_Val2_39_reg_2199[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => y_beta(17),
      I1 => \x_assign_3_reg_296_reg_n_0_[17]\,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I3 => y_beta(16),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => \x_assign_3_reg_296_reg_n_0_[16]\,
      O => \p_Val2_39_reg_2199[6]_i_17_n_0\
    );
\p_Val2_39_reg_2199[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[18]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(18),
      O => \p_Val2_39_reg_2199[6]_i_18_n_0\
    );
\p_Val2_39_reg_2199[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[21]\,
      I1 => y_beta(21),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I3 => \x_assign_3_reg_296_reg_n_0_[20]\,
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_beta(20),
      O => \p_Val2_39_reg_2199[6]_i_19_n_0\
    );
\p_Val2_39_reg_2199[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[6]_i_4_n_0\,
      I1 => \p_Val2_39_reg_2199[6]_i_5_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_6_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_7_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_2_n_0\
    );
\p_Val2_39_reg_2199[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[6]_i_8_n_0\,
      I1 => \p_Val2_39_reg_2199[3]_i_3_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_7_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_9_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_16_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_10_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_3_n_0\
    );
\p_Val2_39_reg_2199[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_31_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_11_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_12_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_4_n_0\
    );
\p_Val2_39_reg_2199[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_37_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[6]_i_13_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_14_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_5_n_0\
    );
\p_Val2_39_reg_2199[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_34_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_39_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_15_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_6_n_0\
    );
\p_Val2_39_reg_2199[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFBFFFB"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_24_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I4 => \p_Val2_39_reg_2199[7]_i_43_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_7_n_0\
    );
\p_Val2_39_reg_2199[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABBBAB"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => y_beta(22),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => \x_assign_3_reg_296_reg_n_0_[22]\,
      I5 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_8_n_0\
    );
\p_Val2_39_reg_2199[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47FFFFFF4700"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_47_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[6]_i_16_n_0\,
      I3 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I5 => \p_Val2_39_reg_2199[6]_i_17_n_0\,
      O => \p_Val2_39_reg_2199[6]_i_9_n_0\
    );
\p_Val2_39_reg_2199[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I1 => ap_sig_635,
      O => \p_Val2_39_reg_2199[7]_i_1_n_0\
    );
\p_Val2_39_reg_2199[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[27]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(27),
      O => \p_Val2_39_reg_2199[7]_i_10_n_0\
    );
\p_Val2_39_reg_2199[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[26]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(26),
      O => \p_Val2_39_reg_2199[7]_i_11_n_0\
    );
\p_Val2_39_reg_2199[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => y_beta(24),
      I1 => \x_assign_3_reg_296_reg_n_0_[24]\,
      I2 => y_beta(23),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => \x_assign_3_reg_296_reg_n_0_[23]\,
      O => \p_Val2_39_reg_2199[7]_i_12_n_0\
    );
\p_Val2_39_reg_2199[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[25]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(25),
      O => \p_Val2_39_reg_2199[7]_i_13_n_0\
    );
\p_Val2_39_reg_2199[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[30]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(30),
      O => \p_Val2_39_reg_2199[7]_i_14_n_0\
    );
\p_Val2_39_reg_2199[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_30_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_31_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_32_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_15_n_0\
    );
\p_Val2_39_reg_2199[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_16_n_0\
    );
\p_Val2_39_reg_2199[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_33_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_34_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_35_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_17_n_0\
    );
\p_Val2_39_reg_2199[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8470000B800B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[26]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(26),
      I3 => \p_Val2_39_reg_2199[7]_i_13_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_12_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_18_n_0\
    );
\p_Val2_39_reg_2199[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_36_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_37_n_0\,
      I4 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_38_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_19_n_0\
    );
\p_Val2_39_reg_2199[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEEE"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_4_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_6_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_7_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_8_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      O => p_Val2_39_fu_1301_p3(7)
    );
\p_Val2_39_reg_2199[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[25]\,
      I1 => y_beta(25),
      I2 => \p_Val2_39_reg_2199[7]_i_12_n_0\,
      I3 => y_beta(26),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => \x_assign_3_reg_296_reg_n_0_[26]\,
      O => \p_Val2_39_reg_2199[7]_i_20_n_0\
    );
\p_Val2_39_reg_2199[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_39_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_43_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_21_n_0\
    );
\p_Val2_39_reg_2199[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3AAAACCC3A5A5"
    )
        port map (
      I0 => y_beta(24),
      I1 => \x_assign_3_reg_296_reg_n_0_[24]\,
      I2 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I3 => \x_assign_3_reg_296_reg_n_0_[23]\,
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => y_beta(23),
      O => \p_Val2_39_reg_2199[7]_i_22_n_0\
    );
\p_Val2_39_reg_2199[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333FFF3FFFFEEEFE"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_14_n_0\,
      I2 => y_beta(29),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => \x_assign_3_reg_296_reg_n_0_[29]\,
      I5 => \p_Val2_39_reg_2199[7]_i_44_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_23_n_0\
    );
\p_Val2_39_reg_2199[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[0]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(0),
      O => \p_Val2_39_reg_2199[7]_i_24_n_0\
    );
\p_Val2_39_reg_2199[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[24]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(24),
      O => \p_Val2_39_reg_2199[7]_i_25_n_0\
    );
\p_Val2_39_reg_2199[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => y_beta(26),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => \x_assign_3_reg_296_reg_n_0_[26]\,
      I3 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_45_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_26_n_0\
    );
\p_Val2_39_reg_2199[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE2E2E21DE21D"
    )
        port map (
      I0 => y_beta(25),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => \x_assign_3_reg_296_reg_n_0_[25]\,
      I3 => \p_Val2_39_reg_2199[7]_i_3_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_25_n_0\,
      I5 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      O => \p_Val2_39_reg_2199[7]_i_27_n_0\
    );
\p_Val2_39_reg_2199[7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEA"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I1 => \x_assign_3_reg_296_reg_n_0_[23]\,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I3 => y_beta(23),
      I4 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_28_n_0\
    );
\p_Val2_39_reg_2199[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47FFFFFF4700"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_46_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_47_n_0\,
      I3 => \p_Val2_39_reg_2199[3]_i_9_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_48_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_29_n_0\
    );
\p_Val2_39_reg_2199[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_9_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_10_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_11_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_12_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_13_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_14_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_3_n_0\
    );
\p_Val2_39_reg_2199[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[8]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(8),
      O => \p_Val2_39_reg_2199[7]_i_30_n_0\
    );
\p_Val2_39_reg_2199[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[7]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(7),
      O => \p_Val2_39_reg_2199[7]_i_31_n_0\
    );
\p_Val2_39_reg_2199[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[6]_i_13_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[5]_i_11_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_32_n_0\
    );
\p_Val2_39_reg_2199[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[4]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(4),
      O => \p_Val2_39_reg_2199[7]_i_33_n_0\
    );
\p_Val2_39_reg_2199[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[3]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(3),
      O => \p_Val2_39_reg_2199[7]_i_34_n_0\
    );
\p_Val2_39_reg_2199[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[6]_i_11_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_49_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_35_n_0\
    );
\p_Val2_39_reg_2199[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[12]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(12),
      O => \p_Val2_39_reg_2199[7]_i_36_n_0\
    );
\p_Val2_39_reg_2199[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[11]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(11),
      O => \p_Val2_39_reg_2199[7]_i_37_n_0\
    );
\p_Val2_39_reg_2199[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F447F7F7F77"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[6]_i_16_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I2 => \p_Val2_39_reg_2199[7]_i_40_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_41_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_42_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_50_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_38_n_0\
    );
\p_Val2_39_reg_2199[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[2]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(2),
      O => \p_Val2_39_reg_2199[7]_i_39_n_0\
    );
\p_Val2_39_reg_2199[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_15_n_0\,
      I1 => \p_Val2_39_reg_2199[3]_i_3_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_16_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_17_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_18_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_19_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_4_n_0\
    );
\p_Val2_39_reg_2199[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[28]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(28),
      I3 => \x_assign_3_reg_296_reg_n_0_[29]\,
      I4 => y_beta(29),
      I5 => \p_Val2_39_reg_2199[7]_i_14_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_40_n_0\
    );
\p_Val2_39_reg_2199[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => y_beta(27),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => \x_assign_3_reg_296_reg_n_0_[27]\,
      I3 => \p_Val2_39_reg_2199[7]_i_11_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_12_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_13_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_41_n_0\
    );
\p_Val2_39_reg_2199[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_14_n_0\,
      I1 => \x_assign_3_reg_296_reg_n_0_[28]\,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I3 => y_beta(28),
      I4 => \x_assign_3_reg_296_reg_n_0_[29]\,
      I5 => y_beta(29),
      O => \p_Val2_39_reg_2199[7]_i_42_n_0\
    );
\p_Val2_39_reg_2199[7]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[1]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(1),
      O => \p_Val2_39_reg_2199[7]_i_43_n_0\
    );
\p_Val2_39_reg_2199[7]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[28]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(28),
      O => \p_Val2_39_reg_2199[7]_i_44_n_0\
    );
\p_Val2_39_reg_2199[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FFFFFFF5FFF"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I1 => \x_assign_3_reg_296_reg_n_0_[24]\,
      I2 => y_beta(24),
      I3 => y_beta(25),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => \x_assign_3_reg_296_reg_n_0_[25]\,
      O => \p_Val2_39_reg_2199[7]_i_45_n_0\
    );
\p_Val2_39_reg_2199[7]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[16]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(16),
      O => \p_Val2_39_reg_2199[7]_i_46_n_0\
    );
\p_Val2_39_reg_2199[7]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[15]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(15),
      O => \p_Val2_39_reg_2199[7]_i_47_n_0\
    );
\p_Val2_39_reg_2199[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => y_beta(18),
      I1 => \x_assign_3_reg_296_reg_n_0_[18]\,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I3 => y_beta(17),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => \x_assign_3_reg_296_reg_n_0_[17]\,
      O => \p_Val2_39_reg_2199[7]_i_48_n_0\
    );
\p_Val2_39_reg_2199[7]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[5]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(5),
      O => \p_Val2_39_reg_2199[7]_i_49_n_0\
    );
\p_Val2_39_reg_2199[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAACCAACCAA"
    )
        port map (
      I0 => y_beta(27),
      I1 => \x_assign_3_reg_296_reg_n_0_[27]\,
      I2 => \x_assign_3_reg_296_reg_n_0_[30]\,
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => y_beta(30),
      I5 => \p_Val2_39_reg_2199[7]_i_20_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_5_n_0\
    );
\p_Val2_39_reg_2199[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_assign_3_reg_296_reg_n_0_[13]\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_beta(13),
      O => \p_Val2_39_reg_2199[7]_i_50_n_0\
    );
\p_Val2_39_reg_2199[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_21_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_22_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_23_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_24_n_0\,
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      I5 => \p_Val2_39_reg_2199[7]_i_25_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_6_n_0\
    );
\p_Val2_39_reg_2199[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_7_n_0\
    );
\p_Val2_39_reg_2199[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0000FAC00000"
    )
        port map (
      I0 => \p_Val2_39_reg_2199[3]_i_2_n_0\,
      I1 => \p_Val2_39_reg_2199[7]_i_28_n_0\,
      I2 => \p_Val2_39_reg_2199[7]_i_26_n_0\,
      I3 => \p_Val2_39_reg_2199[7]_i_27_n_0\,
      I4 => \p_Val2_39_reg_2199[7]_i_5_n_0\,
      I5 => \p_Val2_39_reg_2199[7]_i_29_n_0\,
      O => \p_Val2_39_reg_2199[7]_i_8_n_0\
    );
\p_Val2_39_reg_2199[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => y_beta(29),
      I1 => \x_assign_3_reg_296_reg_n_0_[29]\,
      I2 => y_beta(28),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => \x_assign_3_reg_296_reg_n_0_[28]\,
      O => \p_Val2_39_reg_2199[7]_i_9_n_0\
    );
\p_Val2_39_reg_2199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Val2_39_reg_2199[0]_i_1_n_0\,
      Q => p_Val2_41_fu_1402_p3(0),
      R => '0'
    );
\p_Val2_39_reg_2199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_39_fu_1301_p3(1),
      Q => \p_Val2_39_reg_2199_reg_n_0_[1]\,
      R => \p_Val2_39_reg_2199[7]_i_1_n_0\
    );
\p_Val2_39_reg_2199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Val2_39_reg_2199[2]_i_1_n_0\,
      Q => \p_Val2_39_reg_2199_reg_n_0_[2]\,
      R => \p_Val2_39_reg_2199[7]_i_1_n_0\
    );
\p_Val2_39_reg_2199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_39_fu_1301_p3(3),
      Q => \p_Val2_39_reg_2199_reg_n_0_[3]\,
      R => \p_Val2_39_reg_2199[7]_i_1_n_0\
    );
\p_Val2_39_reg_2199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_39_fu_1301_p3(4),
      Q => \p_Val2_39_reg_2199_reg_n_0_[4]\,
      R => \p_Val2_39_reg_2199[7]_i_1_n_0\
    );
\p_Val2_39_reg_2199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_39_fu_1301_p3(5),
      Q => \p_Val2_39_reg_2199_reg_n_0_[5]\,
      R => \p_Val2_39_reg_2199[7]_i_1_n_0\
    );
\p_Val2_39_reg_2199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \p_Val2_39_reg_2199[6]_i_1_n_0\,
      Q => \p_Val2_39_reg_2199_reg_n_0_[6]\,
      R => \p_Val2_39_reg_2199[7]_i_1_n_0\
    );
\p_Val2_39_reg_2199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => p_Val2_39_fu_1301_p3(7),
      Q => \p_Val2_39_reg_2199_reg_n_0_[7]\,
      R => \p_Val2_39_reg_2199[7]_i_1_n_0\
    );
\p_Val2_7_reg_2241[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I1 => \p_Val2_7_reg_2241[0]_i_2_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_5_n_0\,
      I3 => \p_Val2_7_reg_2241[0]_i_3_n_0\,
      O => \p_Val2_7_reg_2241[0]_i_1_n_0\
    );
\p_Val2_7_reg_2241[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[4]_i_5_n_0\,
      I1 => \p_Val2_7_reg_2241[4]_i_4_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[4]_i_7_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I5 => \p_Val2_7_reg_2241[4]_i_6_n_0\,
      O => \p_Val2_7_reg_2241[0]_i_2_n_0\
    );
\p_Val2_7_reg_2241[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[4]_i_9_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I2 => \p_Val2_7_reg_2241[4]_i_8_n_0\,
      I3 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      O => \p_Val2_7_reg_2241[0]_i_3_n_0\
    );
\p_Val2_7_reg_2241[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I1 => \p_Val2_7_reg_2241[1]_i_2_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_5_n_0\,
      I3 => \p_Val2_7_reg_2241[1]_i_3_n_0\,
      O => \p_Val2_7_reg_2241[1]_i_1_n_0\
    );
\p_Val2_7_reg_2241[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[5]_i_5_n_0\,
      I1 => \p_Val2_7_reg_2241[5]_i_4_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[5]_i_8_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I5 => \p_Val2_7_reg_2241[5]_i_6_n_0\,
      O => \p_Val2_7_reg_2241[1]_i_2_n_0\
    );
\p_Val2_7_reg_2241[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECE3E0E"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[5]_i_9_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[5]_i_7_n_0\,
      I4 => \p_Val2_7_reg_2241[5]_i_10_n_0\,
      O => \p_Val2_7_reg_2241[1]_i_3_n_0\
    );
\p_Val2_7_reg_2241[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I1 => \p_Val2_7_reg_2241[2]_i_2_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_5_n_0\,
      I3 => \p_Val2_7_reg_2241[2]_i_3_n_0\,
      O => \p_Val2_7_reg_2241[2]_i_1_n_0\
    );
\p_Val2_7_reg_2241[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[6]_i_5_n_0\,
      I1 => \p_Val2_7_reg_2241[6]_i_4_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[6]_i_8_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I5 => \p_Val2_7_reg_2241[6]_i_6_n_0\,
      O => \p_Val2_7_reg_2241[2]_i_2_n_0\
    );
\p_Val2_7_reg_2241[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE3ECE0E"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[6]_i_9_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[6]_i_10_n_0\,
      I4 => \p_Val2_7_reg_2241[6]_i_7_n_0\,
      O => \p_Val2_7_reg_2241[2]_i_3_n_0\
    );
\p_Val2_7_reg_2241[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I1 => \p_Val2_7_reg_2241[3]_i_2_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_5_n_0\,
      I3 => \p_Val2_7_reg_2241[3]_i_3_n_0\,
      O => \p_Val2_7_reg_2241[3]_i_1_n_0\
    );
\p_Val2_7_reg_2241[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_11_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_8_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[7]_i_13_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_12_n_0\,
      O => \p_Val2_7_reg_2241[3]_i_2_n_0\
    );
\p_Val2_7_reg_2241[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FA03FA"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_15_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_14_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I3 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_16_n_0\,
      O => \p_Val2_7_reg_2241[3]_i_3_n_0\
    );
\p_Val2_7_reg_2241[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[4]_i_2_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_5_n_0\,
      I2 => \p_Val2_7_reg_2241[4]_i_3_n_0\,
      I3 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      O => p_Val2_7_fu_1656_p3(4)
    );
\p_Val2_7_reg_2241[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(16),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(17),
      O => \p_Val2_7_reg_2241[4]_i_10_n_0\
    );
\p_Val2_7_reg_2241[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(13),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(12),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_11_n_0\
    );
\p_Val2_7_reg_2241[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(9),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(8),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_12_n_0\
    );
\p_Val2_7_reg_2241[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(1),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(0),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_13_n_0\
    );
\p_Val2_7_reg_2241[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(5),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(4),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_14_n_0\
    );
\p_Val2_7_reg_2241[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40434C4F"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[4]_i_4_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[4]_i_5_n_0\,
      I4 => \p_Val2_7_reg_2241[4]_i_6_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_2_n_0\
    );
\p_Val2_7_reg_2241[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013D0D3"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[4]_i_7_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[4]_i_8_n_0\,
      I4 => \p_Val2_7_reg_2241[4]_i_9_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_3_n_0\
    );
\p_Val2_7_reg_2241[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F4F7F3F3F4F7F"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(22),
      I1 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I3 => tmp_2_i_i1_fu_1570_p1(20),
      I4 => loc_V_8_fu_1548_p4(0),
      I5 => tmp_2_i_i1_fu_1570_p1(21),
      O => \p_Val2_7_reg_2241[4]_i_4_n_0\
    );
\p_Val2_7_reg_2241[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(18),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(19),
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[4]_i_10_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_5_n_0\
    );
\p_Val2_7_reg_2241[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(15),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(14),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[4]_i_11_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_6_n_0\
    );
\p_Val2_7_reg_2241[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(11),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(10),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[4]_i_12_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_7_n_0\
    );
\p_Val2_7_reg_2241[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(3),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(2),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[4]_i_13_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_8_n_0\
    );
\p_Val2_7_reg_2241[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(7),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(6),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[4]_i_14_n_0\,
      O => \p_Val2_7_reg_2241[4]_i_9_n_0\
    );
\p_Val2_7_reg_2241[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I1 => \p_Val2_7_reg_2241[5]_i_2_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_5_n_0\,
      I3 => \p_Val2_7_reg_2241[5]_i_3_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_1_n_0\
    );
\p_Val2_7_reg_2241[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(4),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(3),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[5]_i_13_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_10_n_0\
    );
\p_Val2_7_reg_2241[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(17),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(18),
      O => \p_Val2_7_reg_2241[5]_i_11_n_0\
    );
\p_Val2_7_reg_2241[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(6),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(5),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_12_n_0\
    );
\p_Val2_7_reg_2241[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(2),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(1),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_13_n_0\
    );
\p_Val2_7_reg_2241[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBCB3B0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[5]_i_4_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[5]_i_5_n_0\,
      I4 => \p_Val2_7_reg_2241[5]_i_6_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_2_n_0\
    );
\p_Val2_7_reg_2241[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[5]_i_7_n_0\,
      I1 => \p_Val2_7_reg_2241[5]_i_8_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[5]_i_9_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I5 => \p_Val2_7_reg_2241[5]_i_10_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_3_n_0\
    );
\p_Val2_7_reg_2241[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB37FF37"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I2 => tmp_2_i_i1_fu_1570_p1(21),
      I3 => loc_V_8_fu_1548_p4(0),
      I4 => tmp_2_i_i1_fu_1570_p1(22),
      O => \p_Val2_7_reg_2241[5]_i_4_n_0\
    );
\p_Val2_7_reg_2241[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(19),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(20),
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[5]_i_11_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_5_n_0\
    );
\p_Val2_7_reg_2241[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(16),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(15),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_21_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_6_n_0\
    );
\p_Val2_7_reg_2241[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(8),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(7),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[5]_i_12_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_7_n_0\
    );
\p_Val2_7_reg_2241[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(12),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(11),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_22_n_0\,
      O => \p_Val2_7_reg_2241[5]_i_8_n_0\
    );
\p_Val2_7_reg_2241[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => loc_V_8_fu_1548_p4(1),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I3 => tmp_2_i_i1_fu_1570_p1(0),
      O => \p_Val2_7_reg_2241[5]_i_9_n_0\
    );
\p_Val2_7_reg_2241[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I1 => \p_Val2_7_reg_2241[6]_i_2_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_5_n_0\,
      I3 => \p_Val2_7_reg_2241[6]_i_3_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_1_n_0\
    );
\p_Val2_7_reg_2241[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(5),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(4),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[6]_i_15_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_10_n_0\
    );
\p_Val2_7_reg_2241[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(18),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(19),
      O => \p_Val2_7_reg_2241[6]_i_11_n_0\
    );
\p_Val2_7_reg_2241[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(15),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(14),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_12_n_0\
    );
\p_Val2_7_reg_2241[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(7),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(6),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_13_n_0\
    );
\p_Val2_7_reg_2241[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(11),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(10),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_14_n_0\
    );
\p_Val2_7_reg_2241[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(3),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(2),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_15_n_0\
    );
\p_Val2_7_reg_2241[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBCB3B0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[6]_i_4_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[6]_i_5_n_0\,
      I4 => \p_Val2_7_reg_2241[6]_i_6_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_2_n_0\
    );
\p_Val2_7_reg_2241[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[6]_i_7_n_0\,
      I1 => \p_Val2_7_reg_2241[6]_i_8_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[6]_i_9_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I5 => \p_Val2_7_reg_2241[6]_i_10_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_3_n_0\
    );
\p_Val2_7_reg_2241[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(22),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_4_n_0\
    );
\p_Val2_7_reg_2241[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(20),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(21),
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[6]_i_11_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_5_n_0\
    );
\p_Val2_7_reg_2241[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(16),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(17),
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[6]_i_12_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_6_n_0\
    );
\p_Val2_7_reg_2241[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(9),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(8),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[6]_i_13_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_7_n_0\
    );
\p_Val2_7_reg_2241[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(13),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(12),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[6]_i_14_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_8_n_0\
    );
\p_Val2_7_reg_2241[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57F7FFFF"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(0),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(1),
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      O => \p_Val2_7_reg_2241[6]_i_9_n_0\
    );
\p_Val2_7_reg_2241[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_sig_677,
      I1 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      O => p_Val2_7_reg_2241(7)
    );
\p_Val2_7_reg_2241[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9999999"
    )
        port map (
      I0 => loc_V_8_fu_1548_p4(3),
      I1 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I2 => loc_V_8_fu_1548_p4(1),
      I3 => loc_V_8_fu_1548_p4(0),
      I4 => loc_V_8_fu_1548_p4(2),
      O => \p_Val2_7_reg_2241[7]_i_10_n_0\
    );
\p_Val2_7_reg_2241[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(21),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(22),
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_19_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_11_n_0\
    );
\p_Val2_7_reg_2241[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFF57F70000"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(17),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(18),
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_20_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_12_n_0\
    );
\p_Val2_7_reg_2241[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000047FF47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(12),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(11),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_21_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_13_n_0\
    );
\p_Val2_7_reg_2241[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFB800B800"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(8),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(7),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_22_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_14_n_0\
    );
\p_Val2_7_reg_2241[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FF5FFF3FFF3FFF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(2),
      I1 => tmp_2_i_i1_fu_1570_p1(1),
      I2 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => tmp_2_i_i1_fu_1570_p1(0),
      I5 => loc_V_8_fu_1548_p4(0),
      O => \p_Val2_7_reg_2241[7]_i_15_n_0\
    );
\p_Val2_7_reg_2241[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(6),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(5),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_23_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_16_n_0\
    );
\p_Val2_7_reg_2241[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => loc_V_8_fu_1548_p4(1),
      I1 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I2 => loc_V_8_fu_1548_p4(0),
      O => \p_Val2_7_reg_2241[7]_i_17_n_0\
    );
\p_Val2_7_reg_2241[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02C0"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_7_n_0\,
      I1 => loc_V_8_fu_1548_p4(6),
      I2 => loc_V_8_fu_1548_p4(5),
      I3 => loc_V_8_fu_1548_p4(7),
      O => \p_Val2_7_reg_2241[7]_i_18_n_0\
    );
\p_Val2_7_reg_2241[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I1 => tmp_2_i_i1_fu_1570_p1(19),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => tmp_2_i_i1_fu_1570_p1(20),
      O => \p_Val2_7_reg_2241[7]_i_19_n_0\
    );
\p_Val2_7_reg_2241[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_4_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_5_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_6_n_0\,
      I3 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      O => p_Val2_7_fu_1656_p3(7)
    );
\p_Val2_7_reg_2241[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(16),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(15),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_20_n_0\
    );
\p_Val2_7_reg_2241[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(14),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(13),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_21_n_0\
    );
\p_Val2_7_reg_2241[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(10),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(9),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_22_n_0\
    );
\p_Val2_7_reg_2241[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => tmp_2_i_i1_fu_1570_p1(4),
      I1 => loc_V_8_fu_1548_p4(0),
      I2 => tmp_2_i_i1_fu_1570_p1(3),
      I3 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_23_n_0\
    );
\p_Val2_7_reg_2241[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => loc_V_8_fu_1548_p4(7),
      I1 => \p_Val2_7_reg_2241[7]_i_7_n_0\,
      I2 => loc_V_8_fu_1548_p4(5),
      I3 => loc_V_8_fu_1548_p4(6),
      O => \p_Val2_7_reg_2241[7]_i_3_n_0\
    );
\p_Val2_7_reg_2241[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40434C4F"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_8_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[7]_i_11_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_12_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_4_n_0\
    );
\p_Val2_7_reg_2241[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5666666666666666"
    )
        port map (
      I0 => loc_V_8_fu_1548_p4(4),
      I1 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I2 => loc_V_8_fu_1548_p4(2),
      I3 => loc_V_8_fu_1548_p4(0),
      I4 => loc_V_8_fu_1548_p4(1),
      I5 => loc_V_8_fu_1548_p4(3),
      O => \p_Val2_7_reg_2241[7]_i_5_n_0\
    );
\p_Val2_7_reg_2241[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C050CF50C05FCF5F"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_13_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_14_n_0\,
      I2 => \p_Val2_7_reg_2241[7]_i_10_n_0\,
      I3 => \p_Val2_7_reg_2241[7]_i_9_n_0\,
      I4 => \p_Val2_7_reg_2241[7]_i_15_n_0\,
      I5 => \p_Val2_7_reg_2241[7]_i_16_n_0\,
      O => \p_Val2_7_reg_2241[7]_i_6_n_0\
    );
\p_Val2_7_reg_2241[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => loc_V_8_fu_1548_p4(3),
      I1 => loc_V_8_fu_1548_p4(1),
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => loc_V_8_fu_1548_p4(2),
      I4 => loc_V_8_fu_1548_p4(4),
      O => \p_Val2_7_reg_2241[7]_i_7_n_0\
    );
\p_Val2_7_reg_2241[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \p_Val2_7_reg_2241[7]_i_17_n_0\,
      I1 => \p_Val2_7_reg_2241[7]_i_18_n_0\,
      I2 => loc_V_8_fu_1548_p4(0),
      O => \p_Val2_7_reg_2241[7]_i_8_n_0\
    );
\p_Val2_7_reg_2241[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => loc_V_8_fu_1548_p4(2),
      I1 => \p_Val2_7_reg_2241[7]_i_3_n_0\,
      I2 => loc_V_8_fu_1548_p4(0),
      I3 => loc_V_8_fu_1548_p4(1),
      O => \p_Val2_7_reg_2241[7]_i_9_n_0\
    );
\p_Val2_7_reg_2241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => \p_Val2_7_reg_2241[0]_i_1_n_0\,
      Q => p_Val2_27_fu_1681_p3(0),
      R => '0'
    );
\p_Val2_7_reg_2241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => \p_Val2_7_reg_2241[1]_i_1_n_0\,
      Q => \p_Val2_7_reg_2241_reg_n_0_[1]\,
      R => p_Val2_7_reg_2241(7)
    );
\p_Val2_7_reg_2241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => \p_Val2_7_reg_2241[2]_i_1_n_0\,
      Q => \p_Val2_7_reg_2241_reg_n_0_[2]\,
      R => p_Val2_7_reg_2241(7)
    );
\p_Val2_7_reg_2241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => \p_Val2_7_reg_2241[3]_i_1_n_0\,
      Q => \p_Val2_7_reg_2241_reg_n_0_[3]\,
      R => p_Val2_7_reg_2241(7)
    );
\p_Val2_7_reg_2241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_7_fu_1656_p3(4),
      Q => \p_Val2_7_reg_2241_reg_n_0_[4]\,
      R => p_Val2_7_reg_2241(7)
    );
\p_Val2_7_reg_2241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => \p_Val2_7_reg_2241[5]_i_1_n_0\,
      Q => \p_Val2_7_reg_2241_reg_n_0_[5]\,
      R => p_Val2_7_reg_2241(7)
    );
\p_Val2_7_reg_2241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => \p_Val2_7_reg_2241[6]_i_1_n_0\,
      Q => \p_Val2_7_reg_2241_reg_n_0_[6]\,
      R => p_Val2_7_reg_2241(7)
    );
\p_Val2_7_reg_2241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_677,
      D => p_Val2_7_fu_1656_p3(7),
      Q => \p_Val2_7_reg_2241_reg_n_0_[7]\,
      R => p_Val2_7_reg_2241(7)
    );
\params_Ki2_read_reg_2022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(0),
      Q => params_Ki2_read_reg_2022(0),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(10),
      Q => params_Ki2_read_reg_2022(10),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(11),
      Q => params_Ki2_read_reg_2022(11),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(12),
      Q => params_Ki2_read_reg_2022(12),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(13),
      Q => params_Ki2_read_reg_2022(13),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(14),
      Q => params_Ki2_read_reg_2022(14),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(15),
      Q => params_Ki2_read_reg_2022(15),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(16),
      Q => params_Ki2_read_reg_2022(16),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(17),
      Q => params_Ki2_read_reg_2022(17),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(18),
      Q => params_Ki2_read_reg_2022(18),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(19),
      Q => params_Ki2_read_reg_2022(19),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(1),
      Q => params_Ki2_read_reg_2022(1),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(20),
      Q => params_Ki2_read_reg_2022(20),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(21),
      Q => params_Ki2_read_reg_2022(21),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(22),
      Q => params_Ki2_read_reg_2022(22),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(23),
      Q => params_Ki2_read_reg_2022(23),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(24),
      Q => params_Ki2_read_reg_2022(24),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(25),
      Q => params_Ki2_read_reg_2022(25),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(26),
      Q => params_Ki2_read_reg_2022(26),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(27),
      Q => params_Ki2_read_reg_2022(27),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(28),
      Q => params_Ki2_read_reg_2022(28),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(29),
      Q => params_Ki2_read_reg_2022(29),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(2),
      Q => params_Ki2_read_reg_2022(2),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(30),
      Q => params_Ki2_read_reg_2022(30),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(31),
      Q => params_Ki2_read_reg_2022(31),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(3),
      Q => params_Ki2_read_reg_2022(3),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(4),
      Q => params_Ki2_read_reg_2022(4),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(5),
      Q => params_Ki2_read_reg_2022(5),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(6),
      Q => params_Ki2_read_reg_2022(6),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(7),
      Q => params_Ki2_read_reg_2022(7),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(8),
      Q => params_Ki2_read_reg_2022(8),
      R => '0'
    );
\params_Ki2_read_reg_2022_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Ki2(9),
      Q => params_Ki2_read_reg_2022(9),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(0),
      Q => params_Kp_read_reg_2027(0),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(10),
      Q => params_Kp_read_reg_2027(10),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(11),
      Q => params_Kp_read_reg_2027(11),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(12),
      Q => params_Kp_read_reg_2027(12),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(13),
      Q => params_Kp_read_reg_2027(13),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(14),
      Q => params_Kp_read_reg_2027(14),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(15),
      Q => params_Kp_read_reg_2027(15),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(16),
      Q => params_Kp_read_reg_2027(16),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(17),
      Q => params_Kp_read_reg_2027(17),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(18),
      Q => params_Kp_read_reg_2027(18),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(19),
      Q => params_Kp_read_reg_2027(19),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(1),
      Q => params_Kp_read_reg_2027(1),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(20),
      Q => params_Kp_read_reg_2027(20),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(21),
      Q => params_Kp_read_reg_2027(21),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(22),
      Q => params_Kp_read_reg_2027(22),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(23),
      Q => params_Kp_read_reg_2027(23),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(24),
      Q => params_Kp_read_reg_2027(24),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(25),
      Q => params_Kp_read_reg_2027(25),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(26),
      Q => params_Kp_read_reg_2027(26),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(27),
      Q => params_Kp_read_reg_2027(27),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(28),
      Q => params_Kp_read_reg_2027(28),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(29),
      Q => params_Kp_read_reg_2027(29),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(2),
      Q => params_Kp_read_reg_2027(2),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(30),
      Q => params_Kp_read_reg_2027(30),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(31),
      Q => params_Kp_read_reg_2027(31),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(3),
      Q => params_Kp_read_reg_2027(3),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(4),
      Q => params_Kp_read_reg_2027(4),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(5),
      Q => params_Kp_read_reg_2027(5),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(6),
      Q => params_Kp_read_reg_2027(6),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(7),
      Q => params_Kp_read_reg_2027(7),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(8),
      Q => params_Kp_read_reg_2027(8),
      R => '0'
    );
\params_Kp_read_reg_2027_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_Kp(9),
      Q => params_Kp_read_reg_2027(9),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(0),
      Q => params_y_max_read_reg_2011(0),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(10),
      Q => params_y_max_read_reg_2011(10),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(11),
      Q => params_y_max_read_reg_2011(11),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(12),
      Q => params_y_max_read_reg_2011(12),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(13),
      Q => params_y_max_read_reg_2011(13),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(14),
      Q => params_y_max_read_reg_2011(14),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(15),
      Q => params_y_max_read_reg_2011(15),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(16),
      Q => params_y_max_read_reg_2011(16),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(17),
      Q => params_y_max_read_reg_2011(17),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(18),
      Q => params_y_max_read_reg_2011(18),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(19),
      Q => params_y_max_read_reg_2011(19),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(1),
      Q => params_y_max_read_reg_2011(1),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(20),
      Q => params_y_max_read_reg_2011(20),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(21),
      Q => params_y_max_read_reg_2011(21),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(22),
      Q => params_y_max_read_reg_2011(22),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(23),
      Q => params_y_max_read_reg_2011(23),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(24),
      Q => params_y_max_read_reg_2011(24),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(25),
      Q => params_y_max_read_reg_2011(25),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(26),
      Q => params_y_max_read_reg_2011(26),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(27),
      Q => params_y_max_read_reg_2011(27),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(28),
      Q => params_y_max_read_reg_2011(28),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(29),
      Q => params_y_max_read_reg_2011(29),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(2),
      Q => params_y_max_read_reg_2011(2),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(30),
      Q => params_y_max_read_reg_2011(30),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(31),
      Q => params_y_max_read_reg_2011(31),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(3),
      Q => params_y_max_read_reg_2011(3),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(4),
      Q => params_y_max_read_reg_2011(4),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(5),
      Q => params_y_max_read_reg_2011(5),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(6),
      Q => params_y_max_read_reg_2011(6),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(7),
      Q => params_y_max_read_reg_2011(7),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(8),
      Q => params_y_max_read_reg_2011(8),
      R => '0'
    );
\params_y_max_read_reg_2011_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_max(9),
      Q => params_y_max_read_reg_2011(9),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(0),
      Q => params_y_min_read_reg_2000(0),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(10),
      Q => params_y_min_read_reg_2000(10),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(11),
      Q => params_y_min_read_reg_2000(11),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(12),
      Q => params_y_min_read_reg_2000(12),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(13),
      Q => params_y_min_read_reg_2000(13),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(14),
      Q => params_y_min_read_reg_2000(14),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(15),
      Q => params_y_min_read_reg_2000(15),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(16),
      Q => params_y_min_read_reg_2000(16),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(17),
      Q => params_y_min_read_reg_2000(17),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(18),
      Q => params_y_min_read_reg_2000(18),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(19),
      Q => params_y_min_read_reg_2000(19),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(1),
      Q => params_y_min_read_reg_2000(1),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(20),
      Q => params_y_min_read_reg_2000(20),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(21),
      Q => params_y_min_read_reg_2000(21),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(22),
      Q => params_y_min_read_reg_2000(22),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(23),
      Q => params_y_min_read_reg_2000(23),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(24),
      Q => params_y_min_read_reg_2000(24),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(25),
      Q => params_y_min_read_reg_2000(25),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(26),
      Q => params_y_min_read_reg_2000(26),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(27),
      Q => params_y_min_read_reg_2000(27),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(28),
      Q => params_y_min_read_reg_2000(28),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(29),
      Q => params_y_min_read_reg_2000(29),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(2),
      Q => params_y_min_read_reg_2000(2),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(30),
      Q => params_y_min_read_reg_2000(30),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(31),
      Q => params_y_min_read_reg_2000(31),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(3),
      Q => params_y_min_read_reg_2000(3),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(4),
      Q => params_y_min_read_reg_2000(4),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(5),
      Q => params_y_min_read_reg_2000(5),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(6),
      Q => params_y_min_read_reg_2000(6),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(7),
      Q => params_y_min_read_reg_2000(7),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(8),
      Q => params_y_min_read_reg_2000(8),
      R => '0'
    );
\params_y_min_read_reg_2000_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => params_y_min(9),
      Q => params_y_min_read_reg_2000(9),
      R => '0'
    );
\reg_356[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_sig_356,
      I1 => ap_sig_349,
      I2 => ap_sig_364,
      O => reg_3560
    );
\reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(0),
      Q => reg_356(0),
      R => '0'
    );
\reg_356_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(10),
      Q => reg_356(10),
      R => '0'
    );
\reg_356_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(11),
      Q => reg_356(11),
      R => '0'
    );
\reg_356_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(12),
      Q => reg_356(12),
      R => '0'
    );
\reg_356_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(13),
      Q => reg_356(13),
      R => '0'
    );
\reg_356_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(14),
      Q => reg_356(14),
      R => '0'
    );
\reg_356_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(15),
      Q => reg_356(15),
      R => '0'
    );
\reg_356_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(16),
      Q => reg_356(16),
      R => '0'
    );
\reg_356_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(17),
      Q => reg_356(17),
      R => '0'
    );
\reg_356_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(18),
      Q => reg_356(18),
      R => '0'
    );
\reg_356_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(19),
      Q => reg_356(19),
      R => '0'
    );
\reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(1),
      Q => reg_356(1),
      R => '0'
    );
\reg_356_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(20),
      Q => reg_356(20),
      R => '0'
    );
\reg_356_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(21),
      Q => reg_356(21),
      R => '0'
    );
\reg_356_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(22),
      Q => reg_356(22),
      R => '0'
    );
\reg_356_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(23),
      Q => reg_356(23),
      R => '0'
    );
\reg_356_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(24),
      Q => reg_356(24),
      R => '0'
    );
\reg_356_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(25),
      Q => reg_356(25),
      R => '0'
    );
\reg_356_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(26),
      Q => reg_356(26),
      R => '0'
    );
\reg_356_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(27),
      Q => reg_356(27),
      R => '0'
    );
\reg_356_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(28),
      Q => reg_356(28),
      R => '0'
    );
\reg_356_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(29),
      Q => reg_356(29),
      R => '0'
    );
\reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(2),
      Q => reg_356(2),
      R => '0'
    );
\reg_356_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(30),
      Q => reg_356(30),
      R => '0'
    );
\reg_356_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(31),
      Q => reg_356(31),
      R => '0'
    );
\reg_356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(3),
      Q => reg_356(3),
      R => '0'
    );
\reg_356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(4),
      Q => reg_356(4),
      R => '0'
    );
\reg_356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(5),
      Q => reg_356(5),
      R => '0'
    );
\reg_356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(6),
      Q => reg_356(6),
      R => '0'
    );
\reg_356_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(7),
      Q => reg_356(7),
      R => '0'
    );
\reg_356_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(8),
      Q => reg_356(8),
      R => '0'
    );
\reg_356_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_343_p1(9),
      Q => reg_356(9),
      R => '0'
    );
\reg_362[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_sig_382,
      I1 => ap_sig_398,
      I2 => ap_sig_390,
      I3 => ap_sig_356,
      I4 => ap_sig_374,
      O => reg_3620
    );
\reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(0),
      Q => reg_362(0),
      R => '0'
    );
\reg_362_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(10),
      Q => reg_362(10),
      R => '0'
    );
\reg_362_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(11),
      Q => reg_362(11),
      R => '0'
    );
\reg_362_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(12),
      Q => reg_362(12),
      R => '0'
    );
\reg_362_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(13),
      Q => reg_362(13),
      R => '0'
    );
\reg_362_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(14),
      Q => reg_362(14),
      R => '0'
    );
\reg_362_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(15),
      Q => reg_362(15),
      R => '0'
    );
\reg_362_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(16),
      Q => reg_362(16),
      R => '0'
    );
\reg_362_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(17),
      Q => reg_362(17),
      R => '0'
    );
\reg_362_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(18),
      Q => reg_362(18),
      R => '0'
    );
\reg_362_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(19),
      Q => reg_362(19),
      R => '0'
    );
\reg_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(1),
      Q => reg_362(1),
      R => '0'
    );
\reg_362_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(20),
      Q => reg_362(20),
      R => '0'
    );
\reg_362_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(21),
      Q => reg_362(21),
      R => '0'
    );
\reg_362_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(22),
      Q => reg_362(22),
      R => '0'
    );
\reg_362_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(23),
      Q => reg_362(23),
      R => '0'
    );
\reg_362_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(24),
      Q => reg_362(24),
      R => '0'
    );
\reg_362_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(25),
      Q => reg_362(25),
      R => '0'
    );
\reg_362_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(26),
      Q => reg_362(26),
      R => '0'
    );
\reg_362_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(27),
      Q => reg_362(27),
      R => '0'
    );
\reg_362_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(28),
      Q => reg_362(28),
      R => '0'
    );
\reg_362_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(29),
      Q => reg_362(29),
      R => '0'
    );
\reg_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(2),
      Q => reg_362(2),
      R => '0'
    );
\reg_362_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(30),
      Q => reg_362(30),
      R => '0'
    );
\reg_362_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(31),
      Q => reg_362(31),
      R => '0'
    );
\reg_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(3),
      Q => reg_362(3),
      R => '0'
    );
\reg_362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(4),
      Q => reg_362(4),
      R => '0'
    );
\reg_362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(5),
      Q => reg_362(5),
      R => '0'
    );
\reg_362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(6),
      Q => reg_362(6),
      R => '0'
    );
\reg_362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(7),
      Q => reg_362(7),
      R => '0'
    );
\reg_362_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(8),
      Q => reg_362(8),
      R => '0'
    );
\reg_362_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => grp_fu_316_p2(9),
      Q => reg_362(9),
      R => '0'
    );
\reg_371[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_sig_414,
      I1 => ap_sig_407,
      I2 => ap_sig_422,
      O => reg_3710
    );
\reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(0),
      Q => reg_371(0),
      R => '0'
    );
\reg_371_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(10),
      Q => reg_371(10),
      R => '0'
    );
\reg_371_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(11),
      Q => reg_371(11),
      R => '0'
    );
\reg_371_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(12),
      Q => reg_371(12),
      R => '0'
    );
\reg_371_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(13),
      Q => reg_371(13),
      R => '0'
    );
\reg_371_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(14),
      Q => reg_371(14),
      R => '0'
    );
\reg_371_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(15),
      Q => reg_371(15),
      R => '0'
    );
\reg_371_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(16),
      Q => reg_371(16),
      R => '0'
    );
\reg_371_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(17),
      Q => reg_371(17),
      R => '0'
    );
\reg_371_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(18),
      Q => reg_371(18),
      R => '0'
    );
\reg_371_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(19),
      Q => reg_371(19),
      R => '0'
    );
\reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(1),
      Q => reg_371(1),
      R => '0'
    );
\reg_371_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(20),
      Q => reg_371(20),
      R => '0'
    );
\reg_371_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(21),
      Q => reg_371(21),
      R => '0'
    );
\reg_371_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(22),
      Q => reg_371(22),
      R => '0'
    );
\reg_371_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(23),
      Q => reg_371(23),
      R => '0'
    );
\reg_371_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(24),
      Q => reg_371(24),
      R => '0'
    );
\reg_371_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(25),
      Q => reg_371(25),
      R => '0'
    );
\reg_371_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(26),
      Q => reg_371(26),
      R => '0'
    );
\reg_371_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(27),
      Q => reg_371(27),
      R => '0'
    );
\reg_371_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(28),
      Q => reg_371(28),
      R => '0'
    );
\reg_371_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(29),
      Q => reg_371(29),
      R => '0'
    );
\reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(2),
      Q => reg_371(2),
      R => '0'
    );
\reg_371_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(30),
      Q => reg_371(30),
      R => '0'
    );
\reg_371_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(31),
      Q => reg_371(31),
      R => '0'
    );
\reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(3),
      Q => reg_371(3),
      R => '0'
    );
\reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(4),
      Q => reg_371(4),
      R => '0'
    );
\reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(5),
      Q => reg_371(5),
      R => '0'
    );
\reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(6),
      Q => reg_371(6),
      R => '0'
    );
\reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(7),
      Q => reg_371(7),
      R => '0'
    );
\reg_371_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(8),
      Q => reg_371(8),
      R => '0'
    );
\reg_371_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_316_p2(9),
      Q => reg_371(9),
      R => '0'
    );
\reg_379[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reg_3950,
      I1 => ap_sig_364,
      I2 => ap_sig_414,
      I3 => ap_sig_433,
      I4 => ap_sig_374,
      I5 => ap_sig_450,
      O => reg_3790
    );
\reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(0),
      Q => tmp_i_i1_fu_1722_p1(0),
      R => '0'
    );
\reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(10),
      Q => tmp_i_i1_fu_1722_p1(10),
      R => '0'
    );
\reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(11),
      Q => tmp_i_i1_fu_1722_p1(11),
      R => '0'
    );
\reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(12),
      Q => tmp_i_i1_fu_1722_p1(12),
      R => '0'
    );
\reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(13),
      Q => tmp_i_i1_fu_1722_p1(13),
      R => '0'
    );
\reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(14),
      Q => tmp_i_i1_fu_1722_p1(14),
      R => '0'
    );
\reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(15),
      Q => tmp_i_i1_fu_1722_p1(15),
      R => '0'
    );
\reg_379_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(16),
      Q => tmp_i_i1_fu_1722_p1(16),
      R => '0'
    );
\reg_379_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(17),
      Q => tmp_i_i1_fu_1722_p1(17),
      R => '0'
    );
\reg_379_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(18),
      Q => tmp_i_i1_fu_1722_p1(18),
      R => '0'
    );
\reg_379_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(19),
      Q => tmp_i_i1_fu_1722_p1(19),
      R => '0'
    );
\reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(1),
      Q => tmp_i_i1_fu_1722_p1(1),
      R => '0'
    );
\reg_379_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(20),
      Q => tmp_i_i1_fu_1722_p1(20),
      R => '0'
    );
\reg_379_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(21),
      Q => tmp_i_i1_fu_1722_p1(21),
      R => '0'
    );
\reg_379_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(22),
      Q => tmp_i_i1_fu_1722_p1(22),
      R => '0'
    );
\reg_379_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(23),
      Q => tmp_43_fu_725_p4(0),
      R => '0'
    );
\reg_379_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(24),
      Q => tmp_43_fu_725_p4(1),
      R => '0'
    );
\reg_379_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(25),
      Q => tmp_43_fu_725_p4(2),
      R => '0'
    );
\reg_379_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(26),
      Q => tmp_43_fu_725_p4(3),
      R => '0'
    );
\reg_379_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(27),
      Q => tmp_43_fu_725_p4(4),
      R => '0'
    );
\reg_379_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(28),
      Q => tmp_43_fu_725_p4(5),
      R => '0'
    );
\reg_379_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(29),
      Q => tmp_43_fu_725_p4(6),
      R => '0'
    );
\reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(2),
      Q => tmp_i_i1_fu_1722_p1(2),
      R => '0'
    );
\reg_379_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(30),
      Q => tmp_43_fu_725_p4(7),
      R => '0'
    );
\reg_379_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(31),
      Q => \reg_379_reg_n_0_[31]\,
      R => '0'
    );
\reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(3),
      Q => tmp_i_i1_fu_1722_p1(3),
      R => '0'
    );
\reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(4),
      Q => tmp_i_i1_fu_1722_p1(4),
      R => '0'
    );
\reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(5),
      Q => tmp_i_i1_fu_1722_p1(5),
      R => '0'
    );
\reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(6),
      Q => tmp_i_i1_fu_1722_p1(6),
      R => '0'
    );
\reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(7),
      Q => tmp_i_i1_fu_1722_p1(7),
      R => '0'
    );
\reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(8),
      Q => tmp_i_i1_fu_1722_p1(8),
      R => '0'
    );
\reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3790,
      D => grp_fu_305_p2(9),
      Q => tmp_i_i1_fu_1722_p1(9),
      R => '0'
    );
\reg_388[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_sig_374,
      I1 => ap_sig_476,
      I2 => ap_sig_398,
      O => reg_3880
    );
\reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(0),
      Q => reg_388(0),
      R => '0'
    );
\reg_388_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(10),
      Q => reg_388(10),
      R => '0'
    );
\reg_388_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(11),
      Q => reg_388(11),
      R => '0'
    );
\reg_388_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(12),
      Q => reg_388(12),
      R => '0'
    );
\reg_388_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(13),
      Q => reg_388(13),
      R => '0'
    );
\reg_388_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(14),
      Q => reg_388(14),
      R => '0'
    );
\reg_388_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(15),
      Q => reg_388(15),
      R => '0'
    );
\reg_388_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(16),
      Q => reg_388(16),
      R => '0'
    );
\reg_388_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(17),
      Q => reg_388(17),
      R => '0'
    );
\reg_388_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(18),
      Q => reg_388(18),
      R => '0'
    );
\reg_388_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(19),
      Q => reg_388(19),
      R => '0'
    );
\reg_388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(1),
      Q => reg_388(1),
      R => '0'
    );
\reg_388_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(20),
      Q => reg_388(20),
      R => '0'
    );
\reg_388_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(21),
      Q => reg_388(21),
      R => '0'
    );
\reg_388_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(22),
      Q => reg_388(22),
      R => '0'
    );
\reg_388_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(23),
      Q => reg_388(23),
      R => '0'
    );
\reg_388_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(24),
      Q => reg_388(24),
      R => '0'
    );
\reg_388_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(25),
      Q => reg_388(25),
      R => '0'
    );
\reg_388_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(26),
      Q => reg_388(26),
      R => '0'
    );
\reg_388_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(27),
      Q => reg_388(27),
      R => '0'
    );
\reg_388_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(28),
      Q => reg_388(28),
      R => '0'
    );
\reg_388_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(29),
      Q => reg_388(29),
      R => '0'
    );
\reg_388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(2),
      Q => reg_388(2),
      R => '0'
    );
\reg_388_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(30),
      Q => reg_388(30),
      R => '0'
    );
\reg_388_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(31),
      Q => reg_388(31),
      R => '0'
    );
\reg_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(3),
      Q => reg_388(3),
      R => '0'
    );
\reg_388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(4),
      Q => reg_388(4),
      R => '0'
    );
\reg_388_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(5),
      Q => reg_388(5),
      R => '0'
    );
\reg_388_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(6),
      Q => reg_388(6),
      R => '0'
    );
\reg_388_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(7),
      Q => reg_388(7),
      R => '0'
    );
\reg_388_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(8),
      Q => reg_388(8),
      R => '0'
    );
\reg_388_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3880,
      D => grp_fu_322_p2(9),
      Q => reg_388(9),
      R => '0'
    );
\reg_395[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_sig_442,
      I1 => ap_sig_466,
      I2 => \ap_CS_fsm_reg_n_0_[66]\,
      O => reg_3950
    );
\reg_395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(0),
      Q => tmp_i_i2_fu_1850_p1(0),
      R => '0'
    );
\reg_395_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(10),
      Q => tmp_i_i2_fu_1850_p1(10),
      R => '0'
    );
\reg_395_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(11),
      Q => tmp_i_i2_fu_1850_p1(11),
      R => '0'
    );
\reg_395_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(12),
      Q => tmp_i_i2_fu_1850_p1(12),
      R => '0'
    );
\reg_395_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(13),
      Q => tmp_i_i2_fu_1850_p1(13),
      R => '0'
    );
\reg_395_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(14),
      Q => tmp_i_i2_fu_1850_p1(14),
      R => '0'
    );
\reg_395_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(15),
      Q => tmp_i_i2_fu_1850_p1(15),
      R => '0'
    );
\reg_395_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(16),
      Q => tmp_i_i2_fu_1850_p1(16),
      R => '0'
    );
\reg_395_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(17),
      Q => tmp_i_i2_fu_1850_p1(17),
      R => '0'
    );
\reg_395_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(18),
      Q => tmp_i_i2_fu_1850_p1(18),
      R => '0'
    );
\reg_395_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(19),
      Q => tmp_i_i2_fu_1850_p1(19),
      R => '0'
    );
\reg_395_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(1),
      Q => tmp_i_i2_fu_1850_p1(1),
      R => '0'
    );
\reg_395_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(20),
      Q => tmp_i_i2_fu_1850_p1(20),
      R => '0'
    );
\reg_395_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(21),
      Q => tmp_i_i2_fu_1850_p1(21),
      R => '0'
    );
\reg_395_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(22),
      Q => tmp_i_i2_fu_1850_p1(22),
      R => '0'
    );
\reg_395_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(23),
      Q => \reg_395_reg_n_0_[23]\,
      R => '0'
    );
\reg_395_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(24),
      Q => \reg_395_reg_n_0_[24]\,
      R => '0'
    );
\reg_395_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(25),
      Q => \reg_395_reg_n_0_[25]\,
      R => '0'
    );
\reg_395_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(26),
      Q => \reg_395_reg_n_0_[26]\,
      R => '0'
    );
\reg_395_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(27),
      Q => \reg_395_reg_n_0_[27]\,
      R => '0'
    );
\reg_395_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(28),
      Q => \reg_395_reg_n_0_[28]\,
      R => '0'
    );
\reg_395_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(29),
      Q => \reg_395_reg_n_0_[29]\,
      R => '0'
    );
\reg_395_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(2),
      Q => tmp_i_i2_fu_1850_p1(2),
      R => '0'
    );
\reg_395_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(30),
      Q => \reg_395_reg_n_0_[30]\,
      R => '0'
    );
\reg_395_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(31),
      Q => \reg_395_reg_n_0_[31]\,
      R => '0'
    );
\reg_395_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(3),
      Q => tmp_i_i2_fu_1850_p1(3),
      R => '0'
    );
\reg_395_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(4),
      Q => tmp_i_i2_fu_1850_p1(4),
      R => '0'
    );
\reg_395_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(5),
      Q => tmp_i_i2_fu_1850_p1(5),
      R => '0'
    );
\reg_395_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(6),
      Q => tmp_i_i2_fu_1850_p1(6),
      R => '0'
    );
\reg_395_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(7),
      Q => tmp_i_i2_fu_1850_p1(7),
      R => '0'
    );
\reg_395_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(8),
      Q => tmp_i_i2_fu_1850_p1(8),
      R => '0'
    );
\reg_395_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3950,
      D => grp_fu_310_p2(9),
      Q => tmp_i_i2_fu_1850_p1(9),
      R => '0'
    );
\reg_401[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ap_sig_490,
      I1 => sel_tmp1_reg_2109,
      I2 => ap_sig_476,
      I3 => tmp_36_reg_2096,
      O => reg_4010
    );
\reg_401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(0),
      Q => reg_401(0),
      R => '0'
    );
\reg_401_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(10),
      Q => reg_401(10),
      R => '0'
    );
\reg_401_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(11),
      Q => reg_401(11),
      R => '0'
    );
\reg_401_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(12),
      Q => reg_401(12),
      R => '0'
    );
\reg_401_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(13),
      Q => reg_401(13),
      R => '0'
    );
\reg_401_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(14),
      Q => reg_401(14),
      R => '0'
    );
\reg_401_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(15),
      Q => reg_401(15),
      R => '0'
    );
\reg_401_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(16),
      Q => reg_401(16),
      R => '0'
    );
\reg_401_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(17),
      Q => reg_401(17),
      R => '0'
    );
\reg_401_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(18),
      Q => reg_401(18),
      R => '0'
    );
\reg_401_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(19),
      Q => reg_401(19),
      R => '0'
    );
\reg_401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(1),
      Q => reg_401(1),
      R => '0'
    );
\reg_401_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(20),
      Q => reg_401(20),
      R => '0'
    );
\reg_401_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(21),
      Q => reg_401(21),
      R => '0'
    );
\reg_401_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(22),
      Q => reg_401(22),
      R => '0'
    );
\reg_401_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(23),
      Q => reg_401(23),
      R => '0'
    );
\reg_401_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(24),
      Q => reg_401(24),
      R => '0'
    );
\reg_401_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(25),
      Q => reg_401(25),
      R => '0'
    );
\reg_401_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(26),
      Q => reg_401(26),
      R => '0'
    );
\reg_401_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(27),
      Q => reg_401(27),
      R => '0'
    );
\reg_401_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(28),
      Q => reg_401(28),
      R => '0'
    );
\reg_401_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(29),
      Q => reg_401(29),
      R => '0'
    );
\reg_401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(2),
      Q => reg_401(2),
      R => '0'
    );
\reg_401_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(30),
      Q => reg_401(30),
      R => '0'
    );
\reg_401_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(31),
      Q => reg_401(31),
      R => '0'
    );
\reg_401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(3),
      Q => reg_401(3),
      R => '0'
    );
\reg_401_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(4),
      Q => reg_401(4),
      R => '0'
    );
\reg_401_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(5),
      Q => reg_401(5),
      R => '0'
    );
\reg_401_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(6),
      Q => reg_401(6),
      R => '0'
    );
\reg_401_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(7),
      Q => reg_401(7),
      R => '0'
    );
\reg_401_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(8),
      Q => reg_401(8),
      R => '0'
    );
\reg_401_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4010,
      D => grp_fu_316_p2(9),
      Q => reg_401(9),
      R => '0'
    );
\reg_406[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sig_398,
      I1 => ap_sig_476,
      O => reg_4060
    );
\reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(0),
      Q => tmp_2_i_i_fu_1443_p1(0),
      R => '0'
    );
\reg_406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(10),
      Q => tmp_2_i_i_fu_1443_p1(10),
      R => '0'
    );
\reg_406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(11),
      Q => tmp_2_i_i_fu_1443_p1(11),
      R => '0'
    );
\reg_406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(12),
      Q => tmp_2_i_i_fu_1443_p1(12),
      R => '0'
    );
\reg_406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(13),
      Q => tmp_2_i_i_fu_1443_p1(13),
      R => '0'
    );
\reg_406_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(14),
      Q => tmp_2_i_i_fu_1443_p1(14),
      R => '0'
    );
\reg_406_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(15),
      Q => tmp_2_i_i_fu_1443_p1(15),
      R => '0'
    );
\reg_406_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(16),
      Q => tmp_2_i_i_fu_1443_p1(16),
      R => '0'
    );
\reg_406_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(17),
      Q => tmp_2_i_i_fu_1443_p1(17),
      R => '0'
    );
\reg_406_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(18),
      Q => tmp_2_i_i_fu_1443_p1(18),
      R => '0'
    );
\reg_406_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(19),
      Q => tmp_2_i_i_fu_1443_p1(19),
      R => '0'
    );
\reg_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(1),
      Q => tmp_2_i_i_fu_1443_p1(1),
      R => '0'
    );
\reg_406_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(20),
      Q => tmp_2_i_i_fu_1443_p1(20),
      R => '0'
    );
\reg_406_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(21),
      Q => tmp_2_i_i_fu_1443_p1(21),
      R => '0'
    );
\reg_406_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(22),
      Q => tmp_2_i_i_fu_1443_p1(22),
      R => '0'
    );
\reg_406_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(23),
      Q => loc_V_6_fu_1421_p4(0),
      R => '0'
    );
\reg_406_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(24),
      Q => loc_V_6_fu_1421_p4(1),
      R => '0'
    );
\reg_406_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(25),
      Q => loc_V_6_fu_1421_p4(2),
      R => '0'
    );
\reg_406_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(26),
      Q => loc_V_6_fu_1421_p4(3),
      R => '0'
    );
\reg_406_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(27),
      Q => loc_V_6_fu_1421_p4(4),
      R => '0'
    );
\reg_406_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(28),
      Q => loc_V_6_fu_1421_p4(5),
      R => '0'
    );
\reg_406_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(29),
      Q => loc_V_6_fu_1421_p4(6),
      R => '0'
    );
\reg_406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(2),
      Q => tmp_2_i_i_fu_1443_p1(2),
      R => '0'
    );
\reg_406_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(30),
      Q => loc_V_6_fu_1421_p4(7),
      R => '0'
    );
\reg_406_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(31),
      Q => \reg_406_reg_n_0_[31]\,
      R => '0'
    );
\reg_406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(3),
      Q => tmp_2_i_i_fu_1443_p1(3),
      R => '0'
    );
\reg_406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(4),
      Q => tmp_2_i_i_fu_1443_p1(4),
      R => '0'
    );
\reg_406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(5),
      Q => tmp_2_i_i_fu_1443_p1(5),
      R => '0'
    );
\reg_406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(6),
      Q => tmp_2_i_i_fu_1443_p1(6),
      R => '0'
    );
\reg_406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(7),
      Q => tmp_2_i_i_fu_1443_p1(7),
      R => '0'
    );
\reg_406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(8),
      Q => tmp_2_i_i_fu_1443_p1(8),
      R => '0'
    );
\reg_406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4060,
      D => grp_fu_331_p2(9),
      Q => tmp_2_i_i_fu_1443_p1(9),
      R => '0'
    );
\sat_alfa[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FACA"
    )
        port map (
      I0 => \sat_alfa_reg_n_0_[0]\,
      I1 => sel_tmp1_reg_2109,
      I2 => ap_sig_602,
      I3 => tmp_36_reg_2096,
      O => \sat_alfa[0]_i_1_n_0\
    );
\sat_alfa[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => tmp_6_fu_460_p3,
      I1 => ap_sig_602,
      I2 => tmp_36_reg_2096,
      O => \sat_alfa[1]_i_1_n_0\
    );
\sat_alfa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \sat_alfa[0]_i_1_n_0\,
      Q => \sat_alfa_reg_n_0_[0]\,
      R => '0'
    );
\sat_alfa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \sat_alfa[1]_i_1_n_0\,
      Q => tmp_6_fu_460_p3,
      R => '0'
    );
\sel_tmp1_reg_2109[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_11_reg_2078(21),
      I1 => tmp_11_reg_2078(9),
      I2 => tmp_11_reg_2078(18),
      I3 => tmp_11_reg_2078(7),
      O => \sel_tmp1_reg_2109[0]_i_10_n_0\
    );
\sel_tmp1_reg_2109[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sel_tmp1_reg_2109[0]_i_15_n_0\,
      I1 => \sel_tmp1_reg_2109[0]_i_16_n_0\,
      I2 => \sel_tmp1_reg_2109[0]_i_17_n_0\,
      I3 => tmp_11_reg_2078(22),
      I4 => tmp_11_reg_2078(4),
      I5 => tmp_11_reg_2078(0),
      O => \sel_tmp1_reg_2109[0]_i_11_n_0\
    );
\sel_tmp1_reg_2109[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_max_read_reg_2011(13),
      I1 => params_y_max_read_reg_2011(4),
      I2 => params_y_max_read_reg_2011(14),
      I3 => params_y_max_read_reg_2011(2),
      O => \sel_tmp1_reg_2109[0]_i_12_n_0\
    );
\sel_tmp1_reg_2109[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_max_read_reg_2011(17),
      I1 => params_y_max_read_reg_2011(11),
      I2 => params_y_max_read_reg_2011(20),
      I3 => params_y_max_read_reg_2011(1),
      O => \sel_tmp1_reg_2109[0]_i_13_n_0\
    );
\sel_tmp1_reg_2109[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_max_read_reg_2011(12),
      I1 => params_y_max_read_reg_2011(10),
      I2 => params_y_max_read_reg_2011(16),
      I3 => params_y_max_read_reg_2011(9),
      O => \sel_tmp1_reg_2109[0]_i_14_n_0\
    );
\sel_tmp1_reg_2109[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_11_reg_2078(16),
      I1 => tmp_11_reg_2078(5),
      I2 => tmp_11_reg_2078(20),
      I3 => tmp_11_reg_2078(15),
      O => \sel_tmp1_reg_2109[0]_i_15_n_0\
    );
\sel_tmp1_reg_2109[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_11_reg_2078(13),
      I1 => tmp_11_reg_2078(12),
      I2 => tmp_11_reg_2078(3),
      I3 => tmp_11_reg_2078(2),
      O => \sel_tmp1_reg_2109[0]_i_16_n_0\
    );
\sel_tmp1_reg_2109[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_11_reg_2078(17),
      I1 => tmp_11_reg_2078(1),
      I2 => tmp_11_reg_2078(14),
      I3 => tmp_11_reg_2078(6),
      O => \sel_tmp1_reg_2109[0]_i_17_n_0\
    );
\sel_tmp1_reg_2109[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \sel_tmp1_reg_2109[0]_i_4_n_0\,
      I1 => \sel_tmp1_reg_2109[0]_i_5_n_0\,
      I2 => params_y_max_read_reg_2011(26),
      I3 => params_y_max_read_reg_2011(25),
      I4 => params_y_max_read_reg_2011(28),
      I5 => params_y_max_read_reg_2011(27),
      O => \sel_tmp1_reg_2109[0]_i_2_n_0\
    );
\sel_tmp1_reg_2109[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \sel_tmp1_reg_2109[0]_i_6_n_0\,
      I1 => \sel_tmp1_reg_2109[0]_i_7_n_0\,
      I2 => tmp_11_reg_2078(25),
      I3 => tmp_11_reg_2078(23),
      I4 => tmp_11_reg_2078(30),
      I5 => tmp_11_reg_2078(27),
      O => \sel_tmp1_reg_2109[0]_i_3_n_0\
    );
\sel_tmp1_reg_2109[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sel_tmp1_reg_2109[0]_i_8_n_0\,
      I1 => params_y_max_read_reg_2011(22),
      I2 => params_y_max_read_reg_2011(3),
      I3 => params_y_max_read_reg_2011(21),
      I4 => params_y_max_read_reg_2011(6),
      I5 => \sel_tmp1_reg_2109[0]_i_9_n_0\,
      O => \sel_tmp1_reg_2109[0]_i_4_n_0\
    );
\sel_tmp1_reg_2109[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => params_y_max_read_reg_2011(24),
      I1 => params_y_max_read_reg_2011(23),
      I2 => params_y_max_read_reg_2011(30),
      I3 => params_y_max_read_reg_2011(29),
      O => \sel_tmp1_reg_2109[0]_i_5_n_0\
    );
\sel_tmp1_reg_2109[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sel_tmp1_reg_2109[0]_i_10_n_0\,
      I1 => tmp_11_reg_2078(11),
      I2 => tmp_11_reg_2078(10),
      I3 => tmp_11_reg_2078(19),
      I4 => tmp_11_reg_2078(8),
      I5 => \sel_tmp1_reg_2109[0]_i_11_n_0\,
      O => \sel_tmp1_reg_2109[0]_i_6_n_0\
    );
\sel_tmp1_reg_2109[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tmp_11_reg_2078(26),
      I1 => tmp_11_reg_2078(24),
      I2 => tmp_11_reg_2078(29),
      I3 => tmp_11_reg_2078(28),
      O => \sel_tmp1_reg_2109[0]_i_7_n_0\
    );
\sel_tmp1_reg_2109[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_max_read_reg_2011(15),
      I1 => params_y_max_read_reg_2011(8),
      I2 => params_y_max_read_reg_2011(5),
      I3 => params_y_max_read_reg_2011(0),
      O => \sel_tmp1_reg_2109[0]_i_8_n_0\
    );
\sel_tmp1_reg_2109[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sel_tmp1_reg_2109[0]_i_12_n_0\,
      I1 => \sel_tmp1_reg_2109[0]_i_13_n_0\,
      I2 => \sel_tmp1_reg_2109[0]_i_14_n_0\,
      I3 => params_y_max_read_reg_2011(18),
      I4 => params_y_max_read_reg_2011(19),
      I5 => params_y_max_read_reg_2011(7),
      O => \sel_tmp1_reg_2109[0]_i_9_n_0\
    );
\sel_tmp1_reg_2109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_589,
      D => sel_tmp1_fu_676_p2,
      Q => sel_tmp1_reg_2109,
      R => '0'
    );
\sh_assign_1_reg_2177[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F5555"
    )
        port map (
      I0 => i_alfa_ref(23),
      I1 => x_assign_2_reg_287(23),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I3 => y_alfa(23),
      I4 => ctrlEna_read_reg_2033,
      O => sh_assign_fu_1029_p2(0)
    );
\sh_assign_1_reg_2177[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666AAAA"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_33,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_38,
      I3 => \sh_assign_1_reg_2177[7]_i_2_n_0\,
      I4 => sh_assign_fu_1029_p2(0),
      O => sh_assign_1_fu_1053_p3(1)
    );
\sh_assign_1_reg_2177[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566656665666AAAA"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_34,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_38,
      I3 => \sh_assign_1_reg_2177[7]_i_2_n_0\,
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_33,
      I5 => sh_assign_fu_1029_p2(0),
      O => sh_assign_1_fu_1053_p3(2)
    );
\sh_assign_1_reg_2177[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_35,
      I2 => \sh_assign_1_reg_2177[3]_i_2_n_0\,
      O => sh_assign_1_fu_1053_p3(3)
    );
\sh_assign_1_reg_2177[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFFFFFABBFAFF"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_34,
      I1 => i_alfa_ref(23),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_32,
      I3 => ctrlEna_read_reg_2033,
      I4 => i_alfa_ref(24),
      I5 => \sh_assign_1_reg_2177[3]_i_3_n_0\,
      O => \sh_assign_1_reg_2177[3]_i_2_n_0\
    );
\sh_assign_1_reg_2177[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => x_assign_2_reg_287(24),
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I2 => y_alfa(24),
      O => \sh_assign_1_reg_2177[3]_i_3_n_0\
    );
\sh_assign_1_reg_2177[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \sh_assign_1_reg_2177[4]_i_2_n_0\,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_36,
      O => sh_assign_1_fu_1053_p3(4)
    );
\sh_assign_1_reg_2177[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02A257F7"
    )
        port map (
      I0 => ctrlEna_read_reg_2033,
      I1 => y_alfa(26),
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I3 => x_assign_2_reg_287(26),
      I4 => i_alfa_ref(26),
      I5 => \sh_assign_1_reg_2177[3]_i_2_n_0\,
      O => \sh_assign_1_reg_2177[4]_i_2_n_0\
    );
\sh_assign_1_reg_2177[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_37,
      I1 => \sh_assign_1_reg_2177[5]_i_2_n_0\,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      O => \sh_assign_1_reg_2177[5]_i_1_n_0\
    );
\sh_assign_1_reg_2177[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => i_alfa_ref(27),
      I1 => ctrlEna_read_reg_2033,
      I2 => y_alfa(27),
      I3 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I4 => x_assign_2_reg_287(27),
      I5 => \sh_assign_1_reg_2177[4]_i_2_n_0\,
      O => \sh_assign_1_reg_2177[5]_i_2_n_0\
    );
\sh_assign_1_reg_2177[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_38,
      I1 => \sh_assign_1_reg_2177[7]_i_2_n_0\,
      I2 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      O => \sh_assign_1_reg_2177[6]_i_1_n_0\
    );
\sh_assign_1_reg_2177[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_39,
      I1 => current_control_fmul_32ns_32ns_32_4_max_dsp_U2_n_38,
      I2 => \sh_assign_1_reg_2177[7]_i_2_n_0\,
      O => sh_assign_1_fu_1053_p3(7)
    );
\sh_assign_1_reg_2177[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \sh_assign_1_reg_2177[5]_i_2_n_0\,
      I1 => i_alfa_ref(28),
      I2 => ctrlEna_read_reg_2033,
      I3 => y_alfa(28),
      I4 => current_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      I5 => x_assign_2_reg_287(28),
      O => \sh_assign_1_reg_2177[7]_i_2_n_0\
    );
\sh_assign_1_reg_2177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => sh_assign_fu_1029_p2(0),
      Q => sh_assign_1_reg_2177(0),
      R => '0'
    );
\sh_assign_1_reg_2177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => sh_assign_1_fu_1053_p3(1),
      Q => sh_assign_1_reg_2177(1),
      R => '0'
    );
\sh_assign_1_reg_2177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => sh_assign_1_fu_1053_p3(2),
      Q => sh_assign_1_reg_2177(2),
      R => '0'
    );
\sh_assign_1_reg_2177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => sh_assign_1_fu_1053_p3(3),
      Q => sh_assign_1_reg_2177(3),
      R => '0'
    );
\sh_assign_1_reg_2177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => sh_assign_1_fu_1053_p3(4),
      Q => sh_assign_1_reg_2177(4),
      R => '0'
    );
\sh_assign_1_reg_2177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \sh_assign_1_reg_2177[5]_i_1_n_0\,
      Q => sh_assign_1_reg_2177(5),
      R => '0'
    );
\sh_assign_1_reg_2177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => \sh_assign_1_reg_2177[6]_i_1_n_0\,
      Q => sh_assign_1_reg_2177(6),
      R => '0'
    );
\sh_assign_1_reg_2177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_635,
      D => sh_assign_1_fu_1053_p3(7),
      Q => sh_assign_1_reg_2177(7),
      R => '0'
    );
\tmp_11_reg_2078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(0),
      Q => tmp_11_reg_2078(0),
      R => '0'
    );
\tmp_11_reg_2078_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(10),
      Q => tmp_11_reg_2078(10),
      R => '0'
    );
\tmp_11_reg_2078_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(11),
      Q => tmp_11_reg_2078(11),
      R => '0'
    );
\tmp_11_reg_2078_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(12),
      Q => tmp_11_reg_2078(12),
      R => '0'
    );
\tmp_11_reg_2078_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(13),
      Q => tmp_11_reg_2078(13),
      R => '0'
    );
\tmp_11_reg_2078_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(14),
      Q => tmp_11_reg_2078(14),
      R => '0'
    );
\tmp_11_reg_2078_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(15),
      Q => tmp_11_reg_2078(15),
      R => '0'
    );
\tmp_11_reg_2078_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(16),
      Q => tmp_11_reg_2078(16),
      R => '0'
    );
\tmp_11_reg_2078_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(17),
      Q => tmp_11_reg_2078(17),
      R => '0'
    );
\tmp_11_reg_2078_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(18),
      Q => tmp_11_reg_2078(18),
      R => '0'
    );
\tmp_11_reg_2078_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(19),
      Q => tmp_11_reg_2078(19),
      R => '0'
    );
\tmp_11_reg_2078_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(1),
      Q => tmp_11_reg_2078(1),
      R => '0'
    );
\tmp_11_reg_2078_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(20),
      Q => tmp_11_reg_2078(20),
      R => '0'
    );
\tmp_11_reg_2078_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(21),
      Q => tmp_11_reg_2078(21),
      R => '0'
    );
\tmp_11_reg_2078_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(22),
      Q => tmp_11_reg_2078(22),
      R => '0'
    );
\tmp_11_reg_2078_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(23),
      Q => tmp_11_reg_2078(23),
      R => '0'
    );
\tmp_11_reg_2078_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(24),
      Q => tmp_11_reg_2078(24),
      R => '0'
    );
\tmp_11_reg_2078_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(25),
      Q => tmp_11_reg_2078(25),
      R => '0'
    );
\tmp_11_reg_2078_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(26),
      Q => tmp_11_reg_2078(26),
      R => '0'
    );
\tmp_11_reg_2078_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(27),
      Q => tmp_11_reg_2078(27),
      R => '0'
    );
\tmp_11_reg_2078_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(28),
      Q => tmp_11_reg_2078(28),
      R => '0'
    );
\tmp_11_reg_2078_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(29),
      Q => tmp_11_reg_2078(29),
      R => '0'
    );
\tmp_11_reg_2078_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(2),
      Q => tmp_11_reg_2078(2),
      R => '0'
    );
\tmp_11_reg_2078_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(30),
      Q => tmp_11_reg_2078(30),
      R => '0'
    );
\tmp_11_reg_2078_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(31),
      Q => tmp_11_reg_2078(31),
      R => '0'
    );
\tmp_11_reg_2078_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(3),
      Q => tmp_11_reg_2078(3),
      R => '0'
    );
\tmp_11_reg_2078_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(4),
      Q => tmp_11_reg_2078(4),
      R => '0'
    );
\tmp_11_reg_2078_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(5),
      Q => tmp_11_reg_2078(5),
      R => '0'
    );
\tmp_11_reg_2078_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(6),
      Q => tmp_11_reg_2078(6),
      R => '0'
    );
\tmp_11_reg_2078_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(7),
      Q => tmp_11_reg_2078(7),
      R => '0'
    );
\tmp_11_reg_2078_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(8),
      Q => tmp_11_reg_2078(8),
      R => '0'
    );
\tmp_11_reg_2078_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_571,
      D => grp_fu_305_p2(9),
      Q => tmp_11_reg_2078(9),
      R => '0'
    );
\tmp_19_reg_2128[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000000000000000"
    )
        port map (
      I0 => \tmp_19_reg_2128[31]_i_3_n_0\,
      I1 => \tmp_19_reg_2128[31]_i_4_n_0\,
      I2 => \tmp_19_reg_2128[31]_i_5_n_0\,
      I3 => tmp_43_fu_725_p4(6),
      I4 => tmp_43_fu_725_p4(5),
      I5 => tmp_43_fu_725_p4(7),
      O => \tmp_19_reg_2128[31]_i_2_n_0\
    );
\tmp_19_reg_2128[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_19_reg_2128[31]_i_6_n_0\,
      I1 => \tmp_19_reg_2128[31]_i_7_n_0\,
      I2 => \tmp_19_reg_2128[31]_i_8_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(19),
      I4 => tmp_i_i1_fu_1722_p1(21),
      I5 => tmp_i_i1_fu_1722_p1(17),
      O => \tmp_19_reg_2128[31]_i_3_n_0\
    );
\tmp_19_reg_2128[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(0),
      I1 => tmp_i_i1_fu_1722_p1(13),
      I2 => tmp_i_i1_fu_1722_p1(10),
      I3 => tmp_i_i1_fu_1722_p1(11),
      I4 => \tmp_19_reg_2128[31]_i_9_n_0\,
      O => \tmp_19_reg_2128[31]_i_4_n_0\
    );
\tmp_19_reg_2128[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tmp_43_fu_725_p4(4),
      I1 => tmp_43_fu_725_p4(3),
      I2 => tmp_43_fu_725_p4(1),
      I3 => tmp_43_fu_725_p4(0),
      I4 => tmp_43_fu_725_p4(2),
      O => \tmp_19_reg_2128[31]_i_5_n_0\
    );
\tmp_19_reg_2128[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(16),
      I1 => tmp_i_i1_fu_1722_p1(4),
      I2 => tmp_i_i1_fu_1722_p1(5),
      I3 => tmp_i_i1_fu_1722_p1(3),
      O => \tmp_19_reg_2128[31]_i_6_n_0\
    );
\tmp_19_reg_2128[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(8),
      I1 => tmp_i_i1_fu_1722_p1(7),
      I2 => tmp_i_i1_fu_1722_p1(14),
      I3 => tmp_i_i1_fu_1722_p1(1),
      O => \tmp_19_reg_2128[31]_i_7_n_0\
    );
\tmp_19_reg_2128[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(22),
      I1 => tmp_i_i1_fu_1722_p1(18),
      I2 => tmp_i_i1_fu_1722_p1(15),
      I3 => tmp_i_i1_fu_1722_p1(6),
      O => \tmp_19_reg_2128[31]_i_8_n_0\
    );
\tmp_19_reg_2128[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(20),
      I1 => tmp_i_i1_fu_1722_p1(9),
      I2 => tmp_i_i1_fu_1722_p1(12),
      I3 => tmp_i_i1_fu_1722_p1(2),
      O => \tmp_19_reg_2128[31]_i_9_n_0\
    );
\tmp_19_reg_2128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(0),
      Q => tmp_19_reg_2128(0),
      R => '0'
    );
\tmp_19_reg_2128_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(10),
      Q => tmp_19_reg_2128(10),
      R => '0'
    );
\tmp_19_reg_2128_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(11),
      Q => tmp_19_reg_2128(11),
      R => '0'
    );
\tmp_19_reg_2128_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(12),
      Q => tmp_19_reg_2128(12),
      R => '0'
    );
\tmp_19_reg_2128_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(13),
      Q => tmp_19_reg_2128(13),
      R => '0'
    );
\tmp_19_reg_2128_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(14),
      Q => tmp_19_reg_2128(14),
      R => '0'
    );
\tmp_19_reg_2128_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(15),
      Q => tmp_19_reg_2128(15),
      R => '0'
    );
\tmp_19_reg_2128_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(16),
      Q => tmp_19_reg_2128(16),
      R => '0'
    );
\tmp_19_reg_2128_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(17),
      Q => tmp_19_reg_2128(17),
      R => '0'
    );
\tmp_19_reg_2128_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(18),
      Q => tmp_19_reg_2128(18),
      R => '0'
    );
\tmp_19_reg_2128_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(19),
      Q => tmp_19_reg_2128(19),
      R => '0'
    );
\tmp_19_reg_2128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(1),
      Q => tmp_19_reg_2128(1),
      R => '0'
    );
\tmp_19_reg_2128_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(20),
      Q => tmp_19_reg_2128(20),
      R => '0'
    );
\tmp_19_reg_2128_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(21),
      Q => tmp_19_reg_2128(21),
      R => '0'
    );
\tmp_19_reg_2128_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(22),
      Q => tmp_19_reg_2128(22),
      R => '0'
    );
\tmp_19_reg_2128_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(23),
      Q => tmp_19_reg_2128(23),
      R => '0'
    );
\tmp_19_reg_2128_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(24),
      Q => tmp_19_reg_2128(24),
      R => '0'
    );
\tmp_19_reg_2128_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(25),
      Q => tmp_19_reg_2128(25),
      R => '0'
    );
\tmp_19_reg_2128_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(26),
      Q => tmp_19_reg_2128(26),
      R => '0'
    );
\tmp_19_reg_2128_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(27),
      Q => tmp_19_reg_2128(27),
      R => '0'
    );
\tmp_19_reg_2128_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(28),
      Q => tmp_19_reg_2128(28),
      R => '0'
    );
\tmp_19_reg_2128_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(29),
      Q => tmp_19_reg_2128(29),
      R => '0'
    );
\tmp_19_reg_2128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(2),
      Q => tmp_19_reg_2128(2),
      R => '0'
    );
\tmp_19_reg_2128_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(30),
      Q => tmp_19_reg_2128(30),
      R => '0'
    );
\tmp_19_reg_2128_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(31),
      Q => tmp_19_reg_2128(31),
      R => '0'
    );
\tmp_19_reg_2128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(3),
      Q => tmp_19_reg_2128(3),
      R => '0'
    );
\tmp_19_reg_2128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(4),
      Q => tmp_19_reg_2128(4),
      R => '0'
    );
\tmp_19_reg_2128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(5),
      Q => tmp_19_reg_2128(5),
      R => '0'
    );
\tmp_19_reg_2128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(6),
      Q => tmp_19_reg_2128(6),
      R => '0'
    );
\tmp_19_reg_2128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(7),
      Q => tmp_19_reg_2128(7),
      R => '0'
    );
\tmp_19_reg_2128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(8),
      Q => tmp_19_reg_2128(8),
      R => '0'
    );
\tmp_19_reg_2128_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_19_fu_768_p3(9),
      Q => tmp_19_reg_2128(9),
      R => '0'
    );
\tmp_21_reg_2142[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_19_reg_2128(17),
      I1 => tmp_19_reg_2128(16),
      I2 => tmp_19_reg_2128(22),
      I3 => tmp_19_reg_2128(9),
      O => \tmp_21_reg_2142[31]_i_10_n_0\
    );
\tmp_21_reg_2142[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => tmp_19_reg_2128(23),
      I1 => tmp_19_reg_2128(30),
      I2 => tmp_19_reg_2128(24),
      I3 => tmp_19_reg_2128(27),
      I4 => \tmp_21_reg_2142[31]_i_6_n_0\,
      O => \tmp_21_reg_2142[31]_i_3_n_0\
    );
\tmp_21_reg_2142[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_19_reg_2128(2),
      I1 => tmp_19_reg_2128(20),
      I2 => tmp_19_reg_2128(4),
      I3 => tmp_19_reg_2128(6),
      I4 => \tmp_21_reg_2142[31]_i_7_n_0\,
      O => \tmp_21_reg_2142[31]_i_4_n_0\
    );
\tmp_21_reg_2142[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_21_reg_2142[31]_i_8_n_0\,
      I1 => \tmp_21_reg_2142[31]_i_9_n_0\,
      I2 => \tmp_21_reg_2142[31]_i_10_n_0\,
      I3 => tmp_19_reg_2128(21),
      I4 => tmp_19_reg_2128(12),
      I5 => tmp_19_reg_2128(10),
      O => \tmp_21_reg_2142[31]_i_5_n_0\
    );
\tmp_21_reg_2142[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tmp_19_reg_2128(29),
      I1 => tmp_19_reg_2128(26),
      I2 => tmp_19_reg_2128(28),
      I3 => tmp_19_reg_2128(25),
      O => \tmp_21_reg_2142[31]_i_6_n_0\
    );
\tmp_21_reg_2142[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_19_reg_2128(1),
      I1 => tmp_19_reg_2128(0),
      I2 => tmp_19_reg_2128(8),
      I3 => tmp_19_reg_2128(7),
      O => \tmp_21_reg_2142[31]_i_7_n_0\
    );
\tmp_21_reg_2142[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_19_reg_2128(14),
      I1 => tmp_19_reg_2128(11),
      I2 => tmp_19_reg_2128(19),
      I3 => tmp_19_reg_2128(3),
      O => \tmp_21_reg_2142[31]_i_8_n_0\
    );
\tmp_21_reg_2142[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_19_reg_2128(18),
      I1 => tmp_19_reg_2128(13),
      I2 => tmp_19_reg_2128(15),
      I3 => tmp_19_reg_2128(5),
      O => \tmp_21_reg_2142[31]_i_9_n_0\
    );
\tmp_21_reg_2142_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(0),
      Q => y_alfa(0),
      R => '0'
    );
\tmp_21_reg_2142_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(10),
      Q => y_alfa(10),
      R => '0'
    );
\tmp_21_reg_2142_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(11),
      Q => y_alfa(11),
      R => '0'
    );
\tmp_21_reg_2142_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(12),
      Q => y_alfa(12),
      R => '0'
    );
\tmp_21_reg_2142_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(13),
      Q => y_alfa(13),
      R => '0'
    );
\tmp_21_reg_2142_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(14),
      Q => y_alfa(14),
      R => '0'
    );
\tmp_21_reg_2142_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(15),
      Q => y_alfa(15),
      R => '0'
    );
\tmp_21_reg_2142_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(16),
      Q => y_alfa(16),
      R => '0'
    );
\tmp_21_reg_2142_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(17),
      Q => y_alfa(17),
      R => '0'
    );
\tmp_21_reg_2142_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(18),
      Q => y_alfa(18),
      R => '0'
    );
\tmp_21_reg_2142_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(19),
      Q => y_alfa(19),
      R => '0'
    );
\tmp_21_reg_2142_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(1),
      Q => y_alfa(1),
      R => '0'
    );
\tmp_21_reg_2142_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(20),
      Q => y_alfa(20),
      R => '0'
    );
\tmp_21_reg_2142_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(21),
      Q => y_alfa(21),
      R => '0'
    );
\tmp_21_reg_2142_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(22),
      Q => y_alfa(22),
      R => '0'
    );
\tmp_21_reg_2142_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(23),
      Q => y_alfa(23),
      R => '0'
    );
\tmp_21_reg_2142_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(24),
      Q => y_alfa(24),
      R => '0'
    );
\tmp_21_reg_2142_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(25),
      Q => y_alfa(25),
      R => '0'
    );
\tmp_21_reg_2142_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(26),
      Q => y_alfa(26),
      R => '0'
    );
\tmp_21_reg_2142_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(27),
      Q => y_alfa(27),
      R => '0'
    );
\tmp_21_reg_2142_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(28),
      Q => y_alfa(28),
      R => '0'
    );
\tmp_21_reg_2142_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(29),
      Q => y_alfa(29),
      R => '0'
    );
\tmp_21_reg_2142_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(2),
      Q => y_alfa(2),
      R => '0'
    );
\tmp_21_reg_2142_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(30),
      Q => y_alfa(30),
      R => '0'
    );
\tmp_21_reg_2142_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(31),
      Q => y_alfa(31),
      R => '0'
    );
\tmp_21_reg_2142_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(3),
      Q => y_alfa(3),
      R => '0'
    );
\tmp_21_reg_2142_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(4),
      Q => y_alfa(4),
      R => '0'
    );
\tmp_21_reg_2142_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(5),
      Q => y_alfa(5),
      R => '0'
    );
\tmp_21_reg_2142_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(6),
      Q => y_alfa(6),
      R => '0'
    );
\tmp_21_reg_2142_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(7),
      Q => y_alfa(7),
      R => '0'
    );
\tmp_21_reg_2142_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(8),
      Q => y_alfa(8),
      R => '0'
    );
\tmp_21_reg_2142_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_21_fu_875_p3(9),
      Q => y_alfa(9),
      R => '0'
    );
\tmp_25_reg_2135[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(21),
      I1 => tmp_i_i2_fu_1850_p1(6),
      I2 => tmp_i_i2_fu_1850_p1(17),
      I3 => tmp_i_i2_fu_1850_p1(12),
      O => \tmp_25_reg_2135[31]_i_10_n_0\
    );
\tmp_25_reg_2135[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \reg_395_reg_n_0_[25]\,
      I1 => \tmp_25_reg_2135[31]_i_6_n_0\,
      I2 => \reg_395_reg_n_0_[26]\,
      I3 => \reg_395_reg_n_0_[27]\,
      I4 => \reg_395_reg_n_0_[29]\,
      I5 => \reg_395_reg_n_0_[28]\,
      O => \tmp_25_reg_2135[31]_i_3_n_0\
    );
\tmp_25_reg_2135[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(11),
      I1 => tmp_i_i2_fu_1850_p1(13),
      I2 => tmp_i_i2_fu_1850_p1(14),
      I3 => tmp_i_i2_fu_1850_p1(22),
      I4 => \tmp_25_reg_2135[31]_i_7_n_0\,
      O => \tmp_25_reg_2135[31]_i_4_n_0\
    );
\tmp_25_reg_2135[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_25_reg_2135[31]_i_8_n_0\,
      I1 => \tmp_25_reg_2135[31]_i_9_n_0\,
      I2 => \tmp_25_reg_2135[31]_i_10_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(2),
      I4 => tmp_i_i2_fu_1850_p1(16),
      I5 => tmp_i_i2_fu_1850_p1(4),
      O => \tmp_25_reg_2135[31]_i_5_n_0\
    );
\tmp_25_reg_2135[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \reg_395_reg_n_0_[23]\,
      I1 => \reg_395_reg_n_0_[24]\,
      O => \tmp_25_reg_2135[31]_i_6_n_0\
    );
\tmp_25_reg_2135[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(19),
      I1 => tmp_i_i2_fu_1850_p1(18),
      I2 => tmp_i_i2_fu_1850_p1(10),
      I3 => tmp_i_i2_fu_1850_p1(9),
      O => \tmp_25_reg_2135[31]_i_7_n_0\
    );
\tmp_25_reg_2135[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(15),
      I1 => tmp_i_i2_fu_1850_p1(8),
      I2 => tmp_i_i2_fu_1850_p1(5),
      I3 => tmp_i_i2_fu_1850_p1(1),
      O => \tmp_25_reg_2135[31]_i_8_n_0\
    );
\tmp_25_reg_2135[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(20),
      I1 => tmp_i_i2_fu_1850_p1(3),
      I2 => tmp_i_i2_fu_1850_p1(7),
      I3 => tmp_i_i2_fu_1850_p1(0),
      O => \tmp_25_reg_2135[31]_i_9_n_0\
    );
\tmp_25_reg_2135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(0),
      Q => tmp_25_reg_2135(0),
      R => '0'
    );
\tmp_25_reg_2135_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(10),
      Q => tmp_25_reg_2135(10),
      R => '0'
    );
\tmp_25_reg_2135_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(11),
      Q => tmp_25_reg_2135(11),
      R => '0'
    );
\tmp_25_reg_2135_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(12),
      Q => tmp_25_reg_2135(12),
      R => '0'
    );
\tmp_25_reg_2135_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(13),
      Q => tmp_25_reg_2135(13),
      R => '0'
    );
\tmp_25_reg_2135_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(14),
      Q => tmp_25_reg_2135(14),
      R => '0'
    );
\tmp_25_reg_2135_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(15),
      Q => tmp_25_reg_2135(15),
      R => '0'
    );
\tmp_25_reg_2135_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(16),
      Q => tmp_25_reg_2135(16),
      R => '0'
    );
\tmp_25_reg_2135_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(17),
      Q => tmp_25_reg_2135(17),
      R => '0'
    );
\tmp_25_reg_2135_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(18),
      Q => tmp_25_reg_2135(18),
      R => '0'
    );
\tmp_25_reg_2135_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(19),
      Q => tmp_25_reg_2135(19),
      R => '0'
    );
\tmp_25_reg_2135_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(1),
      Q => tmp_25_reg_2135(1),
      R => '0'
    );
\tmp_25_reg_2135_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(20),
      Q => tmp_25_reg_2135(20),
      R => '0'
    );
\tmp_25_reg_2135_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(21),
      Q => tmp_25_reg_2135(21),
      R => '0'
    );
\tmp_25_reg_2135_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(22),
      Q => tmp_25_reg_2135(22),
      R => '0'
    );
\tmp_25_reg_2135_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(23),
      Q => tmp_25_reg_2135(23),
      R => '0'
    );
\tmp_25_reg_2135_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(24),
      Q => tmp_25_reg_2135(24),
      R => '0'
    );
\tmp_25_reg_2135_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(25),
      Q => tmp_25_reg_2135(25),
      R => '0'
    );
\tmp_25_reg_2135_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(26),
      Q => tmp_25_reg_2135(26),
      R => '0'
    );
\tmp_25_reg_2135_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(27),
      Q => tmp_25_reg_2135(27),
      R => '0'
    );
\tmp_25_reg_2135_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(28),
      Q => tmp_25_reg_2135(28),
      R => '0'
    );
\tmp_25_reg_2135_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(29),
      Q => tmp_25_reg_2135(29),
      R => '0'
    );
\tmp_25_reg_2135_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(2),
      Q => tmp_25_reg_2135(2),
      R => '0'
    );
\tmp_25_reg_2135_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(30),
      Q => tmp_25_reg_2135(30),
      R => '0'
    );
\tmp_25_reg_2135_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(31),
      Q => tmp_25_reg_2135(31),
      R => '0'
    );
\tmp_25_reg_2135_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(3),
      Q => tmp_25_reg_2135(3),
      R => '0'
    );
\tmp_25_reg_2135_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(4),
      Q => tmp_25_reg_2135(4),
      R => '0'
    );
\tmp_25_reg_2135_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(5),
      Q => tmp_25_reg_2135(5),
      R => '0'
    );
\tmp_25_reg_2135_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(6),
      Q => tmp_25_reg_2135(6),
      R => '0'
    );
\tmp_25_reg_2135_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(7),
      Q => tmp_25_reg_2135(7),
      R => '0'
    );
\tmp_25_reg_2135_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(8),
      Q => tmp_25_reg_2135(8),
      R => '0'
    );
\tmp_25_reg_2135_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_613,
      D => tmp_25_fu_822_p3(9),
      Q => tmp_25_reg_2135(9),
      R => '0'
    );
\tmp_27_reg_2147[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_25_reg_2135(11),
      I1 => tmp_25_reg_2135(2),
      I2 => tmp_25_reg_2135(21),
      I3 => tmp_25_reg_2135(1),
      O => \tmp_27_reg_2147[31]_i_10_n_0\
    );
\tmp_27_reg_2147[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => tmp_25_reg_2135(23),
      I1 => tmp_25_reg_2135(30),
      I2 => tmp_25_reg_2135(24),
      I3 => tmp_25_reg_2135(27),
      I4 => \tmp_27_reg_2147[31]_i_6_n_0\,
      O => \tmp_27_reg_2147[31]_i_3_n_0\
    );
\tmp_27_reg_2147[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_25_reg_2135(0),
      I1 => tmp_25_reg_2135(5),
      I2 => tmp_25_reg_2135(9),
      I3 => tmp_25_reg_2135(12),
      I4 => \tmp_27_reg_2147[31]_i_7_n_0\,
      O => \tmp_27_reg_2147[31]_i_4_n_0\
    );
\tmp_27_reg_2147[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_27_reg_2147[31]_i_8_n_0\,
      I1 => \tmp_27_reg_2147[31]_i_9_n_0\,
      I2 => \tmp_27_reg_2147[31]_i_10_n_0\,
      I3 => tmp_25_reg_2135(7),
      I4 => tmp_25_reg_2135(15),
      I5 => tmp_25_reg_2135(13),
      O => \tmp_27_reg_2147[31]_i_5_n_0\
    );
\tmp_27_reg_2147[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tmp_25_reg_2135(29),
      I1 => tmp_25_reg_2135(26),
      I2 => tmp_25_reg_2135(28),
      I3 => tmp_25_reg_2135(25),
      O => \tmp_27_reg_2147[31]_i_6_n_0\
    );
\tmp_27_reg_2147[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_25_reg_2135(22),
      I1 => tmp_25_reg_2135(3),
      I2 => tmp_25_reg_2135(20),
      I3 => tmp_25_reg_2135(19),
      O => \tmp_27_reg_2147[31]_i_7_n_0\
    );
\tmp_27_reg_2147[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_25_reg_2135(18),
      I1 => tmp_25_reg_2135(16),
      I2 => tmp_25_reg_2135(17),
      I3 => tmp_25_reg_2135(6),
      O => \tmp_27_reg_2147[31]_i_8_n_0\
    );
\tmp_27_reg_2147[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_25_reg_2135(10),
      I1 => tmp_25_reg_2135(8),
      I2 => tmp_25_reg_2135(14),
      I3 => tmp_25_reg_2135(4),
      O => \tmp_27_reg_2147[31]_i_9_n_0\
    );
\tmp_27_reg_2147_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(0),
      Q => y_beta(0),
      R => '0'
    );
\tmp_27_reg_2147_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(10),
      Q => y_beta(10),
      R => '0'
    );
\tmp_27_reg_2147_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(11),
      Q => y_beta(11),
      R => '0'
    );
\tmp_27_reg_2147_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(12),
      Q => y_beta(12),
      R => '0'
    );
\tmp_27_reg_2147_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(13),
      Q => y_beta(13),
      R => '0'
    );
\tmp_27_reg_2147_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(14),
      Q => y_beta(14),
      R => '0'
    );
\tmp_27_reg_2147_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(15),
      Q => y_beta(15),
      R => '0'
    );
\tmp_27_reg_2147_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(16),
      Q => y_beta(16),
      R => '0'
    );
\tmp_27_reg_2147_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(17),
      Q => y_beta(17),
      R => '0'
    );
\tmp_27_reg_2147_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(18),
      Q => y_beta(18),
      R => '0'
    );
\tmp_27_reg_2147_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(19),
      Q => y_beta(19),
      R => '0'
    );
\tmp_27_reg_2147_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(1),
      Q => y_beta(1),
      R => '0'
    );
\tmp_27_reg_2147_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(20),
      Q => y_beta(20),
      R => '0'
    );
\tmp_27_reg_2147_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(21),
      Q => y_beta(21),
      R => '0'
    );
\tmp_27_reg_2147_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(22),
      Q => y_beta(22),
      R => '0'
    );
\tmp_27_reg_2147_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(23),
      Q => y_beta(23),
      R => '0'
    );
\tmp_27_reg_2147_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(24),
      Q => y_beta(24),
      R => '0'
    );
\tmp_27_reg_2147_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(25),
      Q => y_beta(25),
      R => '0'
    );
\tmp_27_reg_2147_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(26),
      Q => y_beta(26),
      R => '0'
    );
\tmp_27_reg_2147_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(27),
      Q => y_beta(27),
      R => '0'
    );
\tmp_27_reg_2147_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(28),
      Q => y_beta(28),
      R => '0'
    );
\tmp_27_reg_2147_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(29),
      Q => y_beta(29),
      R => '0'
    );
\tmp_27_reg_2147_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(2),
      Q => y_beta(2),
      R => '0'
    );
\tmp_27_reg_2147_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(30),
      Q => y_beta(30),
      R => '0'
    );
\tmp_27_reg_2147_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(31),
      Q => y_beta(31),
      R => '0'
    );
\tmp_27_reg_2147_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(3),
      Q => y_beta(3),
      R => '0'
    );
\tmp_27_reg_2147_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(4),
      Q => y_beta(4),
      R => '0'
    );
\tmp_27_reg_2147_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(5),
      Q => y_beta(5),
      R => '0'
    );
\tmp_27_reg_2147_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(6),
      Q => y_beta(6),
      R => '0'
    );
\tmp_27_reg_2147_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(7),
      Q => y_beta(7),
      R => '0'
    );
\tmp_27_reg_2147_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(8),
      Q => y_beta(8),
      R => '0'
    );
\tmp_27_reg_2147_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_624,
      D => tmp_27_fu_933_p3(9),
      Q => y_beta(9),
      R => '0'
    );
\tmp_33_reg_2090[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_33_reg_2090[0]_i_2_n_0\,
      I1 => \tmp_33_reg_2090[0]_i_3_n_0\,
      I2 => params_y_min_read_reg_2000(25),
      I3 => params_y_min_read_reg_2000(23),
      I4 => params_y_min_read_reg_2000(30),
      I5 => params_y_min_read_reg_2000(28),
      O => tmp_33_fu_606_p2
    );
\tmp_33_reg_2090[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tmp_33_reg_2090[0]_i_4_n_0\,
      I1 => params_y_min_read_reg_2000(14),
      I2 => params_y_min_read_reg_2000(11),
      I3 => params_y_min_read_reg_2000(17),
      I4 => params_y_min_read_reg_2000(1),
      I5 => \tmp_33_reg_2090[0]_i_5_n_0\,
      O => \tmp_33_reg_2090[0]_i_2_n_0\
    );
\tmp_33_reg_2090[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => params_y_min_read_reg_2000(26),
      I1 => params_y_min_read_reg_2000(24),
      I2 => params_y_min_read_reg_2000(29),
      I3 => params_y_min_read_reg_2000(27),
      O => \tmp_33_reg_2090[0]_i_3_n_0\
    );
\tmp_33_reg_2090[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_min_read_reg_2000(13),
      I1 => params_y_min_read_reg_2000(12),
      I2 => params_y_min_read_reg_2000(3),
      I3 => params_y_min_read_reg_2000(2),
      O => \tmp_33_reg_2090[0]_i_4_n_0\
    );
\tmp_33_reg_2090[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_33_reg_2090[0]_i_6_n_0\,
      I1 => \tmp_33_reg_2090[0]_i_7_n_0\,
      I2 => \tmp_33_reg_2090[0]_i_8_n_0\,
      I3 => params_y_min_read_reg_2000(9),
      I4 => params_y_min_read_reg_2000(22),
      I5 => params_y_min_read_reg_2000(15),
      O => \tmp_33_reg_2090[0]_i_5_n_0\
    );
\tmp_33_reg_2090[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_min_read_reg_2000(10),
      I1 => params_y_min_read_reg_2000(8),
      I2 => params_y_min_read_reg_2000(18),
      I3 => params_y_min_read_reg_2000(7),
      O => \tmp_33_reg_2090[0]_i_6_n_0\
    );
\tmp_33_reg_2090[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_min_read_reg_2000(6),
      I1 => params_y_min_read_reg_2000(4),
      I2 => params_y_min_read_reg_2000(21),
      I3 => params_y_min_read_reg_2000(0),
      O => \tmp_33_reg_2090[0]_i_7_n_0\
    );
\tmp_33_reg_2090[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_min_read_reg_2000(19),
      I1 => params_y_min_read_reg_2000(16),
      I2 => params_y_min_read_reg_2000(20),
      I3 => params_y_min_read_reg_2000(5),
      O => \tmp_33_reg_2090[0]_i_8_n_0\
    );
\tmp_33_reg_2090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_589,
      D => tmp_33_fu_606_p2,
      Q => tmp_33_reg_2090,
      R => '0'
    );
\tmp_35_reg_2085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => current_control_fcmp_32ns_32ns_1_1_U7_n_33,
      Q => tmp_35_reg_2085,
      R => '0'
    );
\tmp_36_reg_2096[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tmp_33_fu_606_p2,
      I1 => tmp_35_reg_2085,
      I2 => \sel_tmp1_reg_2109[0]_i_3_n_0\,
      O => tmp_36_fu_618_p2
    );
\tmp_36_reg_2096_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_589,
      D => tmp_36_fu_618_p2,
      Q => tmp_36_reg_2096,
      R => '0'
    );
\tmp_39_reg_2103[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel_tmp1_reg_2109[0]_i_2_n_0\,
      O => tmp_39_fu_652_p2
    );
\tmp_39_reg_2103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_589,
      D => tmp_39_fu_652_p2,
      Q => tmp_39_reg_2103,
      R => '0'
    );
\tmp_5_reg_2039_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(0),
      Q => tmp_5_reg_2039(0),
      R => '0'
    );
\tmp_5_reg_2039_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(10),
      Q => tmp_5_reg_2039(10),
      R => '0'
    );
\tmp_5_reg_2039_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(11),
      Q => tmp_5_reg_2039(11),
      R => '0'
    );
\tmp_5_reg_2039_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(12),
      Q => tmp_5_reg_2039(12),
      R => '0'
    );
\tmp_5_reg_2039_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(13),
      Q => tmp_5_reg_2039(13),
      R => '0'
    );
\tmp_5_reg_2039_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(14),
      Q => tmp_5_reg_2039(14),
      R => '0'
    );
\tmp_5_reg_2039_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(15),
      Q => tmp_5_reg_2039(15),
      R => '0'
    );
\tmp_5_reg_2039_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(16),
      Q => tmp_5_reg_2039(16),
      R => '0'
    );
\tmp_5_reg_2039_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(17),
      Q => tmp_5_reg_2039(17),
      R => '0'
    );
\tmp_5_reg_2039_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(18),
      Q => tmp_5_reg_2039(18),
      R => '0'
    );
\tmp_5_reg_2039_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(19),
      Q => tmp_5_reg_2039(19),
      R => '0'
    );
\tmp_5_reg_2039_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(1),
      Q => tmp_5_reg_2039(1),
      R => '0'
    );
\tmp_5_reg_2039_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(20),
      Q => tmp_5_reg_2039(20),
      R => '0'
    );
\tmp_5_reg_2039_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(21),
      Q => tmp_5_reg_2039(21),
      R => '0'
    );
\tmp_5_reg_2039_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(22),
      Q => tmp_5_reg_2039(22),
      R => '0'
    );
\tmp_5_reg_2039_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(23),
      Q => tmp_5_reg_2039(23),
      R => '0'
    );
\tmp_5_reg_2039_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(24),
      Q => tmp_5_reg_2039(24),
      R => '0'
    );
\tmp_5_reg_2039_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(25),
      Q => tmp_5_reg_2039(25),
      R => '0'
    );
\tmp_5_reg_2039_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(26),
      Q => tmp_5_reg_2039(26),
      R => '0'
    );
\tmp_5_reg_2039_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(27),
      Q => tmp_5_reg_2039(27),
      R => '0'
    );
\tmp_5_reg_2039_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(28),
      Q => tmp_5_reg_2039(28),
      R => '0'
    );
\tmp_5_reg_2039_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(29),
      Q => tmp_5_reg_2039(29),
      R => '0'
    );
\tmp_5_reg_2039_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(2),
      Q => tmp_5_reg_2039(2),
      R => '0'
    );
\tmp_5_reg_2039_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(30),
      Q => tmp_5_reg_2039(30),
      R => '0'
    );
\tmp_5_reg_2039_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(31),
      Q => tmp_5_reg_2039(31),
      R => '0'
    );
\tmp_5_reg_2039_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(3),
      Q => tmp_5_reg_2039(3),
      R => '0'
    );
\tmp_5_reg_2039_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(4),
      Q => tmp_5_reg_2039(4),
      R => '0'
    );
\tmp_5_reg_2039_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(5),
      Q => tmp_5_reg_2039(5),
      R => '0'
    );
\tmp_5_reg_2039_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(6),
      Q => tmp_5_reg_2039(6),
      R => '0'
    );
\tmp_5_reg_2039_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(7),
      Q => tmp_5_reg_2039(7),
      R => '0'
    );
\tmp_5_reg_2039_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(8),
      Q => tmp_5_reg_2039(8),
      R => '0'
    );
\tmp_5_reg_2039_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => grp_fu_305_p2(9),
      Q => tmp_5_reg_2039(9),
      R => '0'
    );
\tmp_73_reg_2262[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004110444045504"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_4_n_0\,
      I3 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_6_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_8_n_0\,
      O => tmp_73_fu_1808_p3(0)
    );
\tmp_73_reg_2262[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262[1]_i_2_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I3 => \tmp_73_reg_2262[1]_i_3_n_0\,
      O => \tmp_73_reg_2262[1]_i_1_n_0\
    );
\tmp_73_reg_2262[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE3ECE0E"
    )
        port map (
      I0 => \tmp_73_reg_2262[5]_i_6_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[5]_i_7_n_0\,
      I4 => \tmp_73_reg_2262[5]_i_4_n_0\,
      O => \tmp_73_reg_2262[1]_i_2_n_0\
    );
\tmp_73_reg_2262[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_73_reg_2262[5]_i_9_n_0\,
      I1 => \tmp_73_reg_2262[5]_i_8_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[5]_i_5_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I5 => \tmp_73_reg_2262[5]_i_10_n_0\,
      O => \tmp_73_reg_2262[1]_i_3_n_0\
    );
\tmp_73_reg_2262[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262[2]_i_2_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I3 => \tmp_73_reg_2262[2]_i_3_n_0\,
      O => \tmp_73_reg_2262[2]_i_1_n_0\
    );
\tmp_73_reg_2262[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECE3E0E"
    )
        port map (
      I0 => \tmp_73_reg_2262[6]_i_6_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[6]_i_4_n_0\,
      I4 => \tmp_73_reg_2262[6]_i_7_n_0\,
      O => \tmp_73_reg_2262[2]_i_2_n_0\
    );
\tmp_73_reg_2262[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_73_reg_2262[6]_i_9_n_0\,
      I1 => \tmp_73_reg_2262[6]_i_8_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[6]_i_5_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I5 => \tmp_73_reg_2262[6]_i_10_n_0\,
      O => \tmp_73_reg_2262[2]_i_3_n_0\
    );
\tmp_73_reg_2262[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262[3]_i_2_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I3 => \tmp_73_reg_2262[3]_i_3_n_0\,
      O => \tmp_73_reg_2262[3]_i_1_n_0\
    );
\tmp_73_reg_2262[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0EFE3E"
    )
        port map (
      I0 => \tmp_73_reg_2262[7]_i_6_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[7]_i_7_n_0\,
      I4 => \tmp_73_reg_2262[7]_i_5_n_0\,
      O => \tmp_73_reg_2262[3]_i_2_n_0\
    );
\tmp_73_reg_2262[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_73_reg_2262[7]_i_10_n_0\,
      I1 => \tmp_73_reg_2262[7]_i_8_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[7]_i_4_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I5 => \tmp_73_reg_2262[7]_i_9_n_0\,
      O => \tmp_73_reg_2262[3]_i_3_n_0\
    );
\tmp_73_reg_2262[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \tmp_73_reg_2262[4]_i_2_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I2 => \tmp_73_reg_2262[4]_i_3_n_0\,
      I3 => \tmp_73_reg_2262[8]_i_3_n_0\,
      O => tmp_73_fu_1808_p3(4)
    );
\tmp_73_reg_2262[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFA0C0"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_9_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_13_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_10_n_0\,
      O => \tmp_73_reg_2262[4]_i_2_n_0\
    );
\tmp_73_reg_2262[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5C005C0F"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_15_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_12_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_14_n_0\,
      O => \tmp_73_reg_2262[4]_i_3_n_0\
    );
\tmp_73_reg_2262[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262[5]_i_2_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I3 => \tmp_73_reg_2262[5]_i_3_n_0\,
      O => \tmp_73_reg_2262[5]_i_1_n_0\
    );
\tmp_73_reg_2262[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(16),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(15),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[7]_i_11_n_0\,
      O => \tmp_73_reg_2262[5]_i_10_n_0\
    );
\tmp_73_reg_2262[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(6),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(5),
      O => \tmp_73_reg_2262[5]_i_11_n_0\
    );
\tmp_73_reg_2262[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(2),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(1),
      O => \tmp_73_reg_2262[5]_i_12_n_0\
    );
\tmp_73_reg_2262[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I1 => tmp_i_i1_fu_1722_p1(17),
      I2 => tmp_43_fu_725_p4(0),
      I3 => tmp_i_i1_fu_1722_p1(18),
      O => \tmp_73_reg_2262[5]_i_13_n_0\
    );
\tmp_73_reg_2262[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_73_reg_2262[5]_i_4_n_0\,
      I1 => \tmp_73_reg_2262[5]_i_5_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[5]_i_6_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I5 => \tmp_73_reg_2262[5]_i_7_n_0\,
      O => \tmp_73_reg_2262[5]_i_2_n_0\
    );
\tmp_73_reg_2262[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBCB3B0"
    )
        port map (
      I0 => \tmp_73_reg_2262[5]_i_8_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[5]_i_9_n_0\,
      I4 => \tmp_73_reg_2262[5]_i_10_n_0\,
      O => \tmp_73_reg_2262[5]_i_3_n_0\
    );
\tmp_73_reg_2262[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(8),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(7),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[5]_i_11_n_0\,
      O => \tmp_73_reg_2262[5]_i_4_n_0\
    );
\tmp_73_reg_2262[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(12),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(11),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[7]_i_12_n_0\,
      O => \tmp_73_reg_2262[5]_i_5_n_0\
    );
\tmp_73_reg_2262[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => tmp_43_fu_725_p4(1),
      I1 => tmp_43_fu_725_p4(0),
      I2 => tmp_i_i1_fu_1722_p1(0),
      I3 => \tmp_73_reg_2262[8]_i_16_n_0\,
      O => \tmp_73_reg_2262[5]_i_6_n_0\
    );
\tmp_73_reg_2262[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(4),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(3),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[5]_i_12_n_0\,
      O => \tmp_73_reg_2262[5]_i_7_n_0\
    );
\tmp_73_reg_2262[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EECDFFCD"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I2 => tmp_i_i1_fu_1722_p1(21),
      I3 => tmp_43_fu_725_p4(0),
      I4 => tmp_i_i1_fu_1722_p1(22),
      O => \tmp_73_reg_2262[5]_i_8_n_0\
    );
\tmp_73_reg_2262[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I1 => tmp_i_i1_fu_1722_p1(19),
      I2 => tmp_43_fu_725_p4(0),
      I3 => tmp_i_i1_fu_1722_p1(20),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[5]_i_13_n_0\,
      O => \tmp_73_reg_2262[5]_i_9_n_0\
    );
\tmp_73_reg_2262[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262[6]_i_2_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I3 => \tmp_73_reg_2262[6]_i_3_n_0\,
      O => \tmp_73_reg_2262[6]_i_1_n_0\
    );
\tmp_73_reg_2262[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFCFDD0000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(16),
      I1 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I2 => tmp_i_i1_fu_1722_p1(17),
      I3 => tmp_43_fu_725_p4(0),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_20_n_0\,
      O => \tmp_73_reg_2262[6]_i_10_n_0\
    );
\tmp_73_reg_2262[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_73_reg_2262[6]_i_4_n_0\,
      I1 => \tmp_73_reg_2262[6]_i_5_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[6]_i_6_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I5 => \tmp_73_reg_2262[6]_i_7_n_0\,
      O => \tmp_73_reg_2262[6]_i_2_n_0\
    );
\tmp_73_reg_2262[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBCB3B0"
    )
        port map (
      I0 => \tmp_73_reg_2262[6]_i_8_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[6]_i_9_n_0\,
      I4 => \tmp_73_reg_2262[6]_i_10_n_0\,
      O => \tmp_73_reg_2262[6]_i_3_n_0\
    );
\tmp_73_reg_2262[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(9),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(8),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_17_n_0\,
      O => \tmp_73_reg_2262[6]_i_4_n_0\
    );
\tmp_73_reg_2262[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(13),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(12),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_21_n_0\,
      O => \tmp_73_reg_2262[6]_i_5_n_0\
    );
\tmp_73_reg_2262[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFDFFFF"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(0),
      I1 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I2 => tmp_43_fu_725_p4(0),
      I3 => tmp_i_i1_fu_1722_p1(1),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      O => \tmp_73_reg_2262[6]_i_6_n_0\
    );
\tmp_73_reg_2262[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(5),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(4),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_19_n_0\,
      O => \tmp_73_reg_2262[6]_i_7_n_0\
    );
\tmp_73_reg_2262[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I1 => tmp_i_i1_fu_1722_p1(22),
      I2 => tmp_43_fu_725_p4(0),
      I3 => \tmp_73_reg_2262[8]_i_16_n_0\,
      O => \tmp_73_reg_2262[6]_i_8_n_0\
    );
\tmp_73_reg_2262[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0000ABFBFFFF"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I1 => tmp_i_i1_fu_1722_p1(20),
      I2 => tmp_43_fu_725_p4(0),
      I3 => tmp_i_i1_fu_1722_p1(21),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_22_n_0\,
      O => \tmp_73_reg_2262[6]_i_9_n_0\
    );
\tmp_73_reg_2262[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \tmp_73_reg_2262[7]_i_2_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I2 => \tmp_73_reg_2262[7]_i_3_n_0\,
      I3 => \tmp_73_reg_2262[8]_i_3_n_0\,
      O => tmp_73_fu_1808_p3(7)
    );
\tmp_73_reg_2262[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I1 => tmp_i_i1_fu_1722_p1(21),
      I2 => tmp_43_fu_725_p4(0),
      I3 => tmp_i_i1_fu_1722_p1(22),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[7]_i_15_n_0\,
      O => \tmp_73_reg_2262[7]_i_10_n_0\
    );
\tmp_73_reg_2262[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(14),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(13),
      O => \tmp_73_reg_2262[7]_i_11_n_0\
    );
\tmp_73_reg_2262[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(10),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(9),
      O => \tmp_73_reg_2262[7]_i_12_n_0\
    );
\tmp_73_reg_2262[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(4),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(3),
      O => \tmp_73_reg_2262[7]_i_13_n_0\
    );
\tmp_73_reg_2262[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(16),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(15),
      O => \tmp_73_reg_2262[7]_i_14_n_0\
    );
\tmp_73_reg_2262[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I1 => tmp_i_i1_fu_1722_p1(19),
      I2 => tmp_43_fu_725_p4(0),
      I3 => tmp_i_i1_fu_1722_p1(20),
      O => \tmp_73_reg_2262[7]_i_15_n_0\
    );
\tmp_73_reg_2262[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C050CF50C05FCF5F"
    )
        port map (
      I0 => \tmp_73_reg_2262[7]_i_4_n_0\,
      I1 => \tmp_73_reg_2262[7]_i_5_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I4 => \tmp_73_reg_2262[7]_i_6_n_0\,
      I5 => \tmp_73_reg_2262[7]_i_7_n_0\,
      O => \tmp_73_reg_2262[7]_i_2_n_0\
    );
\tmp_73_reg_2262[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40704373"
    )
        port map (
      I0 => \tmp_73_reg_2262[7]_i_8_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I3 => \tmp_73_reg_2262[7]_i_9_n_0\,
      I4 => \tmp_73_reg_2262[7]_i_10_n_0\,
      O => \tmp_73_reg_2262[7]_i_3_n_0\
    );
\tmp_73_reg_2262[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F4F7F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(12),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(11),
      I4 => \tmp_73_reg_2262[7]_i_11_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_18_n_0\,
      O => \tmp_73_reg_2262[7]_i_4_n_0\
    );
\tmp_73_reg_2262[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(8),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(7),
      I4 => \tmp_73_reg_2262[7]_i_12_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_18_n_0\,
      O => \tmp_73_reg_2262[7]_i_5_n_0\
    );
\tmp_73_reg_2262[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF505FFFFF3F3F"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(2),
      I1 => tmp_i_i1_fu_1722_p1(1),
      I2 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(0),
      I4 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I5 => tmp_43_fu_725_p4(0),
      O => \tmp_73_reg_2262[7]_i_6_n_0\
    );
\tmp_73_reg_2262[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(6),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(5),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[7]_i_13_n_0\,
      O => \tmp_73_reg_2262[7]_i_7_n_0\
    );
\tmp_73_reg_2262[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I2 => tmp_43_fu_725_p4(0),
      O => \tmp_73_reg_2262[7]_i_8_n_0\
    );
\tmp_73_reg_2262[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I1 => tmp_i_i1_fu_1722_p1(17),
      I2 => tmp_43_fu_725_p4(0),
      I3 => tmp_i_i1_fu_1722_p1(18),
      I4 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I5 => \tmp_73_reg_2262[7]_i_14_n_0\,
      O => \tmp_73_reg_2262[7]_i_9_n_0\
    );
\tmp_73_reg_2262[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_sig_703,
      I1 => \tmp_73_reg_2262[8]_i_3_n_0\,
      O => tmp_73_reg_2262(8)
    );
\tmp_73_reg_2262[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(1),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(0),
      I4 => \tmp_73_reg_2262[8]_i_19_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_18_n_0\,
      O => \tmp_73_reg_2262[8]_i_10_n_0\
    );
\tmp_73_reg_2262[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => tmp_43_fu_725_p4(2),
      I1 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I2 => tmp_43_fu_725_p4(0),
      I3 => tmp_43_fu_725_p4(1),
      O => \tmp_73_reg_2262[8]_i_11_n_0\
    );
\tmp_73_reg_2262[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(13),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(12),
      I4 => \tmp_73_reg_2262[8]_i_20_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_18_n_0\,
      O => \tmp_73_reg_2262[8]_i_12_n_0\
    );
\tmp_73_reg_2262[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(9),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(8),
      I4 => \tmp_73_reg_2262[8]_i_21_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_18_n_0\,
      O => \tmp_73_reg_2262[8]_i_13_n_0\
    );
\tmp_73_reg_2262[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFCFDDCFDD"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(16),
      I1 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I2 => tmp_i_i1_fu_1722_p1(17),
      I3 => tmp_43_fu_725_p4(0),
      I4 => \tmp_73_reg_2262[8]_i_22_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_18_n_0\,
      O => \tmp_73_reg_2262[8]_i_14_n_0\
    );
\tmp_73_reg_2262[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F4F7F3F3F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(22),
      I1 => \tmp_73_reg_2262[8]_i_18_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(20),
      I4 => tmp_43_fu_725_p4(0),
      I5 => tmp_i_i1_fu_1722_p1(21),
      O => \tmp_73_reg_2262[8]_i_15_n_0\
    );
\tmp_73_reg_2262[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE3F"
    )
        port map (
      I0 => \tmp_19_reg_2128[31]_i_5_n_0\,
      I1 => tmp_43_fu_725_p4(5),
      I2 => tmp_43_fu_725_p4(6),
      I3 => tmp_43_fu_725_p4(7),
      O => \tmp_73_reg_2262[8]_i_16_n_0\
    );
\tmp_73_reg_2262[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(7),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(6),
      O => \tmp_73_reg_2262[8]_i_17_n_0\
    );
\tmp_73_reg_2262[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => tmp_43_fu_725_p4(1),
      I1 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I2 => tmp_43_fu_725_p4(0),
      O => \tmp_73_reg_2262[8]_i_18_n_0\
    );
\tmp_73_reg_2262[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(3),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(2),
      O => \tmp_73_reg_2262[8]_i_19_n_0\
    );
\tmp_73_reg_2262[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_4_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_5_n_0\,
      I3 => \tmp_73_reg_2262[8]_i_6_n_0\,
      I4 => \tmp_73_reg_2262[8]_i_7_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_8_n_0\,
      O => tmp_73_fu_1808_p3(8)
    );
\tmp_73_reg_2262[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(15),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(14),
      O => \tmp_73_reg_2262[8]_i_20_n_0\
    );
\tmp_73_reg_2262[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(11),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(10),
      O => \tmp_73_reg_2262[8]_i_21_n_0\
    );
\tmp_73_reg_2262[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(18),
      I1 => tmp_43_fu_725_p4(0),
      I2 => tmp_i_i1_fu_1722_p1(19),
      I3 => \tmp_73_reg_2262[8]_i_16_n_0\,
      O => \tmp_73_reg_2262[8]_i_22_n_0\
    );
\tmp_73_reg_2262[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => tmp_43_fu_725_p4(7),
      I1 => tmp_43_fu_725_p4(5),
      I2 => tmp_43_fu_725_p4(6),
      I3 => \tmp_19_reg_2128[31]_i_5_n_0\,
      O => \tmp_73_reg_2262[8]_i_3_n_0\
    );
\tmp_73_reg_2262[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_9_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_10_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_11_n_0\,
      O => \tmp_73_reg_2262[8]_i_4_n_0\
    );
\tmp_73_reg_2262[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9999999"
    )
        port map (
      I0 => tmp_43_fu_725_p4(3),
      I1 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I2 => tmp_43_fu_725_p4(1),
      I3 => tmp_43_fu_725_p4(0),
      I4 => tmp_43_fu_725_p4(2),
      O => \tmp_73_reg_2262[8]_i_5_n_0\
    );
\tmp_73_reg_2262[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_12_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_13_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_11_n_0\,
      O => \tmp_73_reg_2262[8]_i_6_n_0\
    );
\tmp_73_reg_2262[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999999999999"
    )
        port map (
      I0 => tmp_43_fu_725_p4(4),
      I1 => \tmp_73_reg_2262[8]_i_3_n_0\,
      I2 => tmp_43_fu_725_p4(2),
      I3 => tmp_43_fu_725_p4(0),
      I4 => tmp_43_fu_725_p4(1),
      I5 => tmp_43_fu_725_p4(3),
      O => \tmp_73_reg_2262[8]_i_7_n_0\
    );
\tmp_73_reg_2262[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_73_reg_2262[8]_i_14_n_0\,
      I1 => \tmp_73_reg_2262[8]_i_11_n_0\,
      I2 => \tmp_73_reg_2262[8]_i_15_n_0\,
      O => \tmp_73_reg_2262[8]_i_8_n_0\
    );
\tmp_73_reg_2262[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i1_fu_1722_p1(5),
      I1 => tmp_43_fu_725_p4(0),
      I2 => \tmp_73_reg_2262[8]_i_16_n_0\,
      I3 => tmp_i_i1_fu_1722_p1(4),
      I4 => \tmp_73_reg_2262[8]_i_17_n_0\,
      I5 => \tmp_73_reg_2262[8]_i_18_n_0\,
      O => \tmp_73_reg_2262[8]_i_9_n_0\
    );
\tmp_73_reg_2262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_73_fu_1808_p3(0),
      Q => tmp_74_fu_1949_p3(0),
      R => '0'
    );
\tmp_73_reg_2262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \tmp_73_reg_2262[1]_i_1_n_0\,
      Q => \tmp_73_reg_2262_reg_n_0_[1]\,
      R => tmp_73_reg_2262(8)
    );
\tmp_73_reg_2262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \tmp_73_reg_2262[2]_i_1_n_0\,
      Q => \tmp_73_reg_2262_reg_n_0_[2]\,
      R => tmp_73_reg_2262(8)
    );
\tmp_73_reg_2262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \tmp_73_reg_2262[3]_i_1_n_0\,
      Q => \tmp_73_reg_2262_reg_n_0_[3]\,
      R => tmp_73_reg_2262(8)
    );
\tmp_73_reg_2262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_73_fu_1808_p3(4),
      Q => \tmp_73_reg_2262_reg_n_0_[4]\,
      R => tmp_73_reg_2262(8)
    );
\tmp_73_reg_2262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \tmp_73_reg_2262[5]_i_1_n_0\,
      Q => \tmp_73_reg_2262_reg_n_0_[5]\,
      R => tmp_73_reg_2262(8)
    );
\tmp_73_reg_2262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \tmp_73_reg_2262[6]_i_1_n_0\,
      Q => \tmp_73_reg_2262_reg_n_0_[6]\,
      R => tmp_73_reg_2262(8)
    );
\tmp_73_reg_2262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_73_fu_1808_p3(7),
      Q => \tmp_73_reg_2262_reg_n_0_[7]\,
      R => tmp_73_reg_2262(8)
    );
\tmp_73_reg_2262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_73_fu_1808_p3(8),
      Q => \tmp_73_reg_2262_reg_n_0_[8]\,
      R => tmp_73_reg_2262(8)
    );
\tmp_77_reg_2273[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004110444045504"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_4_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I4 => \tmp_77_reg_2273[8]_i_6_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_8_n_0\,
      O => tmp_77_fu_1936_p3(0)
    );
\tmp_77_reg_2273[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \tmp_77_reg_2273[1]_i_2_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I2 => \tmp_77_reg_2273[1]_i_3_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_3_n_0\,
      O => tmp_77_fu_1936_p3(1)
    );
\tmp_77_reg_2273[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01C131F1"
    )
        port map (
      I0 => \tmp_77_reg_2273[5]_i_6_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[5]_i_7_n_0\,
      I4 => \tmp_77_reg_2273[5]_i_4_n_0\,
      O => \tmp_77_reg_2273[1]_i_2_n_0\
    );
\tmp_77_reg_2273[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035F0350F35FF35"
    )
        port map (
      I0 => \tmp_77_reg_2273[5]_i_9_n_0\,
      I1 => \tmp_77_reg_2273[5]_i_5_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I4 => \tmp_77_reg_2273[5]_i_8_n_0\,
      I5 => \tmp_77_reg_2273[5]_i_10_n_0\,
      O => \tmp_77_reg_2273[1]_i_3_n_0\
    );
\tmp_77_reg_2273[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I1 => \tmp_77_reg_2273[2]_i_2_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I3 => \tmp_77_reg_2273[2]_i_3_n_0\,
      O => \tmp_77_reg_2273[2]_i_1_n_0\
    );
\tmp_77_reg_2273[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECE3E0E"
    )
        port map (
      I0 => \tmp_77_reg_2273[6]_i_6_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[6]_i_4_n_0\,
      I4 => \tmp_77_reg_2273[6]_i_7_n_0\,
      O => \tmp_77_reg_2273[2]_i_2_n_0\
    );
\tmp_77_reg_2273[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_77_reg_2273[6]_i_9_n_0\,
      I1 => \tmp_77_reg_2273[6]_i_8_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[6]_i_5_n_0\,
      I4 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I5 => \tmp_77_reg_2273[6]_i_10_n_0\,
      O => \tmp_77_reg_2273[2]_i_3_n_0\
    );
\tmp_77_reg_2273[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I1 => \tmp_77_reg_2273[3]_i_2_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I3 => \tmp_77_reg_2273[3]_i_3_n_0\,
      O => \tmp_77_reg_2273[3]_i_1_n_0\
    );
\tmp_77_reg_2273[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDCD3D0D"
    )
        port map (
      I0 => \tmp_77_reg_2273[7]_i_7_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[7]_i_4_n_0\,
      I4 => \tmp_77_reg_2273[7]_i_6_n_0\,
      O => \tmp_77_reg_2273[3]_i_2_n_0\
    );
\tmp_77_reg_2273[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_77_reg_2273[7]_i_10_n_0\,
      I1 => \tmp_77_reg_2273[7]_i_8_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[7]_i_5_n_0\,
      I4 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I5 => \tmp_77_reg_2273[7]_i_9_n_0\,
      O => \tmp_77_reg_2273[3]_i_3_n_0\
    );
\tmp_77_reg_2273[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \tmp_77_reg_2273[4]_i_2_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I2 => \tmp_77_reg_2273[4]_i_3_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_3_n_0\,
      O => tmp_77_fu_1936_p3(4)
    );
\tmp_77_reg_2273[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0AC00A"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_11_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_10_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I4 => \tmp_77_reg_2273[8]_i_14_n_0\,
      O => \tmp_77_reg_2273[4]_i_2_n_0\
    );
\tmp_77_reg_2273[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5C005C0F"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_16_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_13_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I4 => \tmp_77_reg_2273[8]_i_15_n_0\,
      O => \tmp_77_reg_2273[4]_i_3_n_0\
    );
\tmp_77_reg_2273[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \tmp_77_reg_2273[5]_i_2_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I2 => \tmp_77_reg_2273[5]_i_3_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_3_n_0\,
      O => tmp_77_fu_1936_p3(5)
    );
\tmp_77_reg_2273[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EECDFFCD"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I2 => tmp_i_i2_fu_1850_p1(21),
      I3 => \reg_395_reg_n_0_[23]\,
      I4 => tmp_i_i2_fu_1850_p1(22),
      O => \tmp_77_reg_2273[5]_i_10_n_0\
    );
\tmp_77_reg_2273[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(6),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(5),
      O => \tmp_77_reg_2273[5]_i_11_n_0\
    );
\tmp_77_reg_2273[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(10),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(9),
      O => \tmp_77_reg_2273[5]_i_12_n_0\
    );
\tmp_77_reg_2273[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(1),
      I1 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I2 => tmp_i_i2_fu_1850_p1(2),
      I3 => \reg_395_reg_n_0_[23]\,
      O => \tmp_77_reg_2273[5]_i_13_n_0\
    );
\tmp_77_reg_2273[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I1 => tmp_i_i2_fu_1850_p1(17),
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => tmp_i_i2_fu_1850_p1(18),
      O => \tmp_77_reg_2273[5]_i_14_n_0\
    );
\tmp_77_reg_2273[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(14),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(13),
      O => \tmp_77_reg_2273[5]_i_15_n_0\
    );
\tmp_77_reg_2273[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => \tmp_77_reg_2273[5]_i_4_n_0\,
      I1 => \tmp_77_reg_2273[5]_i_5_n_0\,
      I2 => \tmp_77_reg_2273[5]_i_6_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I4 => \tmp_77_reg_2273[5]_i_7_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_5_n_0\,
      O => \tmp_77_reg_2273[5]_i_2_n_0\
    );
\tmp_77_reg_2273[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F330055"
    )
        port map (
      I0 => \tmp_77_reg_2273[5]_i_8_n_0\,
      I1 => \tmp_77_reg_2273[5]_i_9_n_0\,
      I2 => \tmp_77_reg_2273[5]_i_10_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I4 => \tmp_77_reg_2273[8]_i_12_n_0\,
      O => \tmp_77_reg_2273[5]_i_3_n_0\
    );
\tmp_77_reg_2273[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(8),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(7),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[5]_i_11_n_0\,
      O => \tmp_77_reg_2273[5]_i_4_n_0\
    );
\tmp_77_reg_2273[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(12),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(11),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[5]_i_12_n_0\,
      O => \tmp_77_reg_2273[5]_i_5_n_0\
    );
\tmp_77_reg_2273[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \reg_395_reg_n_0_[24]\,
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => tmp_i_i2_fu_1850_p1(0),
      I3 => \tmp_77_reg_2273[8]_i_17_n_0\,
      O => \tmp_77_reg_2273[5]_i_6_n_0\
    );
\tmp_77_reg_2273[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(4),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(3),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[5]_i_13_n_0\,
      O => \tmp_77_reg_2273[5]_i_7_n_0\
    );
\tmp_77_reg_2273[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I1 => tmp_i_i2_fu_1850_p1(19),
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => tmp_i_i2_fu_1850_p1(20),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[5]_i_14_n_0\,
      O => \tmp_77_reg_2273[5]_i_8_n_0\
    );
\tmp_77_reg_2273[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(16),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(15),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[5]_i_15_n_0\,
      O => \tmp_77_reg_2273[5]_i_9_n_0\
    );
\tmp_77_reg_2273[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I1 => \tmp_77_reg_2273[6]_i_2_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I3 => \tmp_77_reg_2273[6]_i_3_n_0\,
      O => \tmp_77_reg_2273[6]_i_1_n_0\
    );
\tmp_77_reg_2273[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDFFFFCFDD0000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(16),
      I1 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I2 => tmp_i_i2_fu_1850_p1(17),
      I3 => \reg_395_reg_n_0_[23]\,
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_21_n_0\,
      O => \tmp_77_reg_2273[6]_i_10_n_0\
    );
\tmp_77_reg_2273[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_77_reg_2273[6]_i_4_n_0\,
      I1 => \tmp_77_reg_2273[6]_i_5_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[6]_i_6_n_0\,
      I4 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I5 => \tmp_77_reg_2273[6]_i_7_n_0\,
      O => \tmp_77_reg_2273[6]_i_2_n_0\
    );
\tmp_77_reg_2273[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBCB3B0"
    )
        port map (
      I0 => \tmp_77_reg_2273[6]_i_8_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[6]_i_9_n_0\,
      I4 => \tmp_77_reg_2273[6]_i_10_n_0\,
      O => \tmp_77_reg_2273[6]_i_3_n_0\
    );
\tmp_77_reg_2273[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(9),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(8),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_18_n_0\,
      O => \tmp_77_reg_2273[6]_i_4_n_0\
    );
\tmp_77_reg_2273[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(13),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(12),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_22_n_0\,
      O => \tmp_77_reg_2273[6]_i_5_n_0\
    );
\tmp_77_reg_2273[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFDFFFF"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(0),
      I1 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => tmp_i_i2_fu_1850_p1(1),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      O => \tmp_77_reg_2273[6]_i_6_n_0\
    );
\tmp_77_reg_2273[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(5),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(4),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_20_n_0\,
      O => \tmp_77_reg_2273[6]_i_7_n_0\
    );
\tmp_77_reg_2273[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I1 => tmp_i_i2_fu_1850_p1(22),
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => \tmp_77_reg_2273[8]_i_17_n_0\,
      O => \tmp_77_reg_2273[6]_i_8_n_0\
    );
\tmp_77_reg_2273[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0000ABFBFFFF"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I1 => tmp_i_i2_fu_1850_p1(20),
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => tmp_i_i2_fu_1850_p1(21),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_23_n_0\,
      O => \tmp_77_reg_2273[6]_i_9_n_0\
    );
\tmp_77_reg_2273[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \tmp_77_reg_2273[7]_i_2_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I2 => \tmp_77_reg_2273[7]_i_3_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_3_n_0\,
      O => tmp_77_fu_1936_p3(7)
    );
\tmp_77_reg_2273[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I1 => tmp_i_i2_fu_1850_p1(21),
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => tmp_i_i2_fu_1850_p1(22),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[7]_i_15_n_0\,
      O => \tmp_77_reg_2273[7]_i_10_n_0\
    );
\tmp_77_reg_2273[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(8),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(7),
      O => \tmp_77_reg_2273[7]_i_11_n_0\
    );
\tmp_77_reg_2273[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(12),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(11),
      O => \tmp_77_reg_2273[7]_i_12_n_0\
    );
\tmp_77_reg_2273[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(4),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(3),
      O => \tmp_77_reg_2273[7]_i_13_n_0\
    );
\tmp_77_reg_2273[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(16),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(15),
      O => \tmp_77_reg_2273[7]_i_14_n_0\
    );
\tmp_77_reg_2273[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I1 => tmp_i_i2_fu_1850_p1(19),
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => tmp_i_i2_fu_1850_p1(20),
      O => \tmp_77_reg_2273[7]_i_15_n_0\
    );
\tmp_77_reg_2273[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53F053FF5300530F"
    )
        port map (
      I0 => \tmp_77_reg_2273[7]_i_4_n_0\,
      I1 => \tmp_77_reg_2273[7]_i_5_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I4 => \tmp_77_reg_2273[7]_i_6_n_0\,
      I5 => \tmp_77_reg_2273[7]_i_7_n_0\,
      O => \tmp_77_reg_2273[7]_i_2_n_0\
    );
\tmp_77_reg_2273[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40704373"
    )
        port map (
      I0 => \tmp_77_reg_2273[7]_i_8_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I3 => \tmp_77_reg_2273[7]_i_9_n_0\,
      I4 => \tmp_77_reg_2273[7]_i_10_n_0\,
      O => \tmp_77_reg_2273[7]_i_3_n_0\
    );
\tmp_77_reg_2273[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(10),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(9),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[7]_i_11_n_0\,
      O => \tmp_77_reg_2273[7]_i_4_n_0\
    );
\tmp_77_reg_2273[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(14),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(13),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[7]_i_12_n_0\,
      O => \tmp_77_reg_2273[7]_i_5_n_0\
    );
\tmp_77_reg_2273[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(6),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(5),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[7]_i_13_n_0\,
      O => \tmp_77_reg_2273[7]_i_6_n_0\
    );
\tmp_77_reg_2273[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFA0C0A0"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(1),
      I1 => tmp_i_i2_fu_1850_p1(2),
      I2 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I3 => \reg_395_reg_n_0_[23]\,
      I4 => tmp_i_i2_fu_1850_p1(0),
      I5 => \tmp_77_reg_2273[8]_i_17_n_0\,
      O => \tmp_77_reg_2273[7]_i_7_n_0\
    );
\tmp_77_reg_2273[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I2 => \reg_395_reg_n_0_[23]\,
      O => \tmp_77_reg_2273[7]_i_8_n_0\
    );
\tmp_77_reg_2273[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I1 => tmp_i_i2_fu_1850_p1(17),
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => tmp_i_i2_fu_1850_p1(18),
      I4 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I5 => \tmp_77_reg_2273[7]_i_14_n_0\,
      O => \tmp_77_reg_2273[7]_i_9_n_0\
    );
\tmp_77_reg_2273[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_sig_703,
      I1 => \tmp_77_reg_2273[8]_i_3_n_0\,
      O => tmp_77_reg_2273(8)
    );
\tmp_77_reg_2273[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(5),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(4),
      I4 => \tmp_77_reg_2273[8]_i_18_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_19_n_0\,
      O => \tmp_77_reg_2273[8]_i_10_n_0\
    );
\tmp_77_reg_2273[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(1),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(0),
      I4 => \tmp_77_reg_2273[8]_i_20_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_19_n_0\,
      O => \tmp_77_reg_2273[8]_i_11_n_0\
    );
\tmp_77_reg_2273[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \reg_395_reg_n_0_[25]\,
      I1 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I2 => \reg_395_reg_n_0_[23]\,
      I3 => \reg_395_reg_n_0_[24]\,
      O => \tmp_77_reg_2273[8]_i_12_n_0\
    );
\tmp_77_reg_2273[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(13),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(12),
      I4 => \tmp_77_reg_2273[8]_i_21_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_19_n_0\,
      O => \tmp_77_reg_2273[8]_i_13_n_0\
    );
\tmp_77_reg_2273[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0B080B08"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(9),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(8),
      I4 => \tmp_77_reg_2273[8]_i_22_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_19_n_0\,
      O => \tmp_77_reg_2273[8]_i_14_n_0\
    );
\tmp_77_reg_2273[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFCFDDCFDD"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(16),
      I1 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I2 => tmp_i_i2_fu_1850_p1(17),
      I3 => \reg_395_reg_n_0_[23]\,
      I4 => \tmp_77_reg_2273[8]_i_23_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_19_n_0\,
      O => \tmp_77_reg_2273[8]_i_15_n_0\
    );
\tmp_77_reg_2273[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F4F7F3F3F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(22),
      I1 => \tmp_77_reg_2273[8]_i_19_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(20),
      I4 => \reg_395_reg_n_0_[23]\,
      I5 => tmp_i_i2_fu_1850_p1(21),
      O => \tmp_77_reg_2273[8]_i_16_n_0\
    );
\tmp_77_reg_2273[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE3F"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_9_n_0\,
      I1 => \reg_395_reg_n_0_[28]\,
      I2 => \reg_395_reg_n_0_[29]\,
      I3 => \reg_395_reg_n_0_[30]\,
      O => \tmp_77_reg_2273[8]_i_17_n_0\
    );
\tmp_77_reg_2273[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(7),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(6),
      O => \tmp_77_reg_2273[8]_i_18_n_0\
    );
\tmp_77_reg_2273[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \reg_395_reg_n_0_[24]\,
      I1 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I2 => \reg_395_reg_n_0_[23]\,
      O => \tmp_77_reg_2273[8]_i_19_n_0\
    );
\tmp_77_reg_2273[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_4_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_5_n_0\,
      I3 => \tmp_77_reg_2273[8]_i_6_n_0\,
      I4 => \tmp_77_reg_2273[8]_i_7_n_0\,
      I5 => \tmp_77_reg_2273[8]_i_8_n_0\,
      O => tmp_77_fu_1936_p3(8)
    );
\tmp_77_reg_2273[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(3),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(2),
      O => \tmp_77_reg_2273[8]_i_20_n_0\
    );
\tmp_77_reg_2273[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(15),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(14),
      O => \tmp_77_reg_2273[8]_i_21_n_0\
    );
\tmp_77_reg_2273[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(11),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => \tmp_77_reg_2273[8]_i_17_n_0\,
      I3 => tmp_i_i2_fu_1850_p1(10),
      O => \tmp_77_reg_2273[8]_i_22_n_0\
    );
\tmp_77_reg_2273[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => tmp_i_i2_fu_1850_p1(18),
      I1 => \reg_395_reg_n_0_[23]\,
      I2 => tmp_i_i2_fu_1850_p1(19),
      I3 => \tmp_77_reg_2273[8]_i_17_n_0\,
      O => \tmp_77_reg_2273[8]_i_23_n_0\
    );
\tmp_77_reg_2273[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \reg_395_reg_n_0_[30]\,
      I1 => \reg_395_reg_n_0_[28]\,
      I2 => \reg_395_reg_n_0_[29]\,
      I3 => \tmp_77_reg_2273[8]_i_9_n_0\,
      O => \tmp_77_reg_2273[8]_i_3_n_0\
    );
\tmp_77_reg_2273[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_10_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_11_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_12_n_0\,
      O => \tmp_77_reg_2273[8]_i_4_n_0\
    );
\tmp_77_reg_2273[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9999999"
    )
        port map (
      I0 => \reg_395_reg_n_0_[26]\,
      I1 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I2 => \reg_395_reg_n_0_[24]\,
      I3 => \reg_395_reg_n_0_[23]\,
      I4 => \reg_395_reg_n_0_[25]\,
      O => \tmp_77_reg_2273[8]_i_5_n_0\
    );
\tmp_77_reg_2273[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_13_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_14_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_12_n_0\,
      O => \tmp_77_reg_2273[8]_i_6_n_0\
    );
\tmp_77_reg_2273[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999999999999"
    )
        port map (
      I0 => \reg_395_reg_n_0_[27]\,
      I1 => \tmp_77_reg_2273[8]_i_3_n_0\,
      I2 => \reg_395_reg_n_0_[25]\,
      I3 => \reg_395_reg_n_0_[23]\,
      I4 => \reg_395_reg_n_0_[24]\,
      I5 => \reg_395_reg_n_0_[26]\,
      O => \tmp_77_reg_2273[8]_i_7_n_0\
    );
\tmp_77_reg_2273[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_77_reg_2273[8]_i_15_n_0\,
      I1 => \tmp_77_reg_2273[8]_i_12_n_0\,
      I2 => \tmp_77_reg_2273[8]_i_16_n_0\,
      O => \tmp_77_reg_2273[8]_i_8_n_0\
    );
\tmp_77_reg_2273[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \reg_395_reg_n_0_[27]\,
      I1 => \reg_395_reg_n_0_[26]\,
      I2 => \reg_395_reg_n_0_[24]\,
      I3 => \reg_395_reg_n_0_[23]\,
      I4 => \reg_395_reg_n_0_[25]\,
      O => \tmp_77_reg_2273[8]_i_9_n_0\
    );
\tmp_77_reg_2273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_77_fu_1936_p3(0),
      Q => tmp_78_fu_1961_p3(0),
      R => '0'
    );
\tmp_77_reg_2273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_77_fu_1936_p3(1),
      Q => \tmp_77_reg_2273_reg_n_0_[1]\,
      R => tmp_77_reg_2273(8)
    );
\tmp_77_reg_2273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \tmp_77_reg_2273[2]_i_1_n_0\,
      Q => \tmp_77_reg_2273_reg_n_0_[2]\,
      R => tmp_77_reg_2273(8)
    );
\tmp_77_reg_2273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \tmp_77_reg_2273[3]_i_1_n_0\,
      Q => \tmp_77_reg_2273_reg_n_0_[3]\,
      R => tmp_77_reg_2273(8)
    );
\tmp_77_reg_2273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_77_fu_1936_p3(4),
      Q => \tmp_77_reg_2273_reg_n_0_[4]\,
      R => tmp_77_reg_2273(8)
    );
\tmp_77_reg_2273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_77_fu_1936_p3(5),
      Q => \tmp_77_reg_2273_reg_n_0_[5]\,
      R => tmp_77_reg_2273(8)
    );
\tmp_77_reg_2273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => \tmp_77_reg_2273[6]_i_1_n_0\,
      Q => \tmp_77_reg_2273_reg_n_0_[6]\,
      R => tmp_77_reg_2273(8)
    );
\tmp_77_reg_2273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_77_fu_1936_p3(7),
      Q => \tmp_77_reg_2273_reg_n_0_[7]\,
      R => tmp_77_reg_2273(8)
    );
\tmp_77_reg_2273_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_703,
      D => tmp_77_fu_1936_p3(8),
      Q => \tmp_77_reg_2273_reg_n_0_[8]\,
      R => tmp_77_reg_2273(8)
    );
\tmp_s_reg_1983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(0),
      Q => tmp_s_reg_1983(0),
      R => '0'
    );
\tmp_s_reg_1983_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(10),
      Q => tmp_s_reg_1983(10),
      R => '0'
    );
\tmp_s_reg_1983_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(11),
      Q => tmp_s_reg_1983(11),
      R => '0'
    );
\tmp_s_reg_1983_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(12),
      Q => tmp_s_reg_1983(12),
      R => '0'
    );
\tmp_s_reg_1983_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(13),
      Q => tmp_s_reg_1983(13),
      R => '0'
    );
\tmp_s_reg_1983_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(14),
      Q => tmp_s_reg_1983(14),
      R => '0'
    );
\tmp_s_reg_1983_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(15),
      Q => tmp_s_reg_1983(15),
      R => '0'
    );
\tmp_s_reg_1983_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(16),
      Q => tmp_s_reg_1983(16),
      R => '0'
    );
\tmp_s_reg_1983_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(17),
      Q => tmp_s_reg_1983(17),
      R => '0'
    );
\tmp_s_reg_1983_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(18),
      Q => tmp_s_reg_1983(18),
      R => '0'
    );
\tmp_s_reg_1983_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(19),
      Q => tmp_s_reg_1983(19),
      R => '0'
    );
\tmp_s_reg_1983_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(1),
      Q => tmp_s_reg_1983(1),
      R => '0'
    );
\tmp_s_reg_1983_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(20),
      Q => tmp_s_reg_1983(20),
      R => '0'
    );
\tmp_s_reg_1983_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(21),
      Q => tmp_s_reg_1983(21),
      R => '0'
    );
\tmp_s_reg_1983_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(22),
      Q => tmp_s_reg_1983(22),
      R => '0'
    );
\tmp_s_reg_1983_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(23),
      Q => tmp_s_reg_1983(23),
      R => '0'
    );
\tmp_s_reg_1983_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(24),
      Q => tmp_s_reg_1983(24),
      R => '0'
    );
\tmp_s_reg_1983_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(25),
      Q => tmp_s_reg_1983(25),
      R => '0'
    );
\tmp_s_reg_1983_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(26),
      Q => tmp_s_reg_1983(26),
      R => '0'
    );
\tmp_s_reg_1983_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(27),
      Q => tmp_s_reg_1983(27),
      R => '0'
    );
\tmp_s_reg_1983_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(28),
      Q => tmp_s_reg_1983(28),
      R => '0'
    );
\tmp_s_reg_1983_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(29),
      Q => tmp_s_reg_1983(29),
      R => '0'
    );
\tmp_s_reg_1983_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(2),
      Q => tmp_s_reg_1983(2),
      R => '0'
    );
\tmp_s_reg_1983_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(30),
      Q => tmp_s_reg_1983(30),
      R => '0'
    );
\tmp_s_reg_1983_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(31),
      Q => tmp_s_reg_1983(31),
      R => '0'
    );
\tmp_s_reg_1983_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(3),
      Q => tmp_s_reg_1983(3),
      R => '0'
    );
\tmp_s_reg_1983_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(4),
      Q => tmp_s_reg_1983(4),
      R => '0'
    );
\tmp_s_reg_1983_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(5),
      Q => tmp_s_reg_1983(5),
      R => '0'
    );
\tmp_s_reg_1983_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(6),
      Q => tmp_s_reg_1983(6),
      R => '0'
    );
\tmp_s_reg_1983_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(7),
      Q => tmp_s_reg_1983(7),
      R => '0'
    );
\tmp_s_reg_1983_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(8),
      Q => tmp_s_reg_1983(8),
      R => '0'
    );
\tmp_s_reg_1983_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_382,
      D => grp_fu_322_p2(9),
      Q => tmp_s_reg_1983(9),
      R => '0'
    );
\x_assign_1_reg_2220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(0),
      Q => tmp_2_i_i1_fu_1570_p1(0),
      R => '0'
    );
\x_assign_1_reg_2220_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(10),
      Q => tmp_2_i_i1_fu_1570_p1(10),
      R => '0'
    );
\x_assign_1_reg_2220_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(11),
      Q => tmp_2_i_i1_fu_1570_p1(11),
      R => '0'
    );
\x_assign_1_reg_2220_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(12),
      Q => tmp_2_i_i1_fu_1570_p1(12),
      R => '0'
    );
\x_assign_1_reg_2220_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(13),
      Q => tmp_2_i_i1_fu_1570_p1(13),
      R => '0'
    );
\x_assign_1_reg_2220_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(14),
      Q => tmp_2_i_i1_fu_1570_p1(14),
      R => '0'
    );
\x_assign_1_reg_2220_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(15),
      Q => tmp_2_i_i1_fu_1570_p1(15),
      R => '0'
    );
\x_assign_1_reg_2220_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(16),
      Q => tmp_2_i_i1_fu_1570_p1(16),
      R => '0'
    );
\x_assign_1_reg_2220_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(17),
      Q => tmp_2_i_i1_fu_1570_p1(17),
      R => '0'
    );
\x_assign_1_reg_2220_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(18),
      Q => tmp_2_i_i1_fu_1570_p1(18),
      R => '0'
    );
\x_assign_1_reg_2220_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(19),
      Q => tmp_2_i_i1_fu_1570_p1(19),
      R => '0'
    );
\x_assign_1_reg_2220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(1),
      Q => tmp_2_i_i1_fu_1570_p1(1),
      R => '0'
    );
\x_assign_1_reg_2220_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(20),
      Q => tmp_2_i_i1_fu_1570_p1(20),
      R => '0'
    );
\x_assign_1_reg_2220_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(21),
      Q => tmp_2_i_i1_fu_1570_p1(21),
      R => '0'
    );
\x_assign_1_reg_2220_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(22),
      Q => tmp_2_i_i1_fu_1570_p1(22),
      R => '0'
    );
\x_assign_1_reg_2220_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(23),
      Q => loc_V_8_fu_1548_p4(0),
      R => '0'
    );
\x_assign_1_reg_2220_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(24),
      Q => loc_V_8_fu_1548_p4(1),
      R => '0'
    );
\x_assign_1_reg_2220_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(25),
      Q => loc_V_8_fu_1548_p4(2),
      R => '0'
    );
\x_assign_1_reg_2220_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(26),
      Q => loc_V_8_fu_1548_p4(3),
      R => '0'
    );
\x_assign_1_reg_2220_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(27),
      Q => loc_V_8_fu_1548_p4(4),
      R => '0'
    );
\x_assign_1_reg_2220_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(28),
      Q => loc_V_8_fu_1548_p4(5),
      R => '0'
    );
\x_assign_1_reg_2220_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(29),
      Q => loc_V_8_fu_1548_p4(6),
      R => '0'
    );
\x_assign_1_reg_2220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(2),
      Q => tmp_2_i_i1_fu_1570_p1(2),
      R => '0'
    );
\x_assign_1_reg_2220_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(30),
      Q => loc_V_8_fu_1548_p4(7),
      R => '0'
    );
\x_assign_1_reg_2220_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(31),
      Q => \x_assign_1_reg_2220_reg_n_0_[31]\,
      R => '0'
    );
\x_assign_1_reg_2220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(3),
      Q => tmp_2_i_i1_fu_1570_p1(3),
      R => '0'
    );
\x_assign_1_reg_2220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(4),
      Q => tmp_2_i_i1_fu_1570_p1(4),
      R => '0'
    );
\x_assign_1_reg_2220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(5),
      Q => tmp_2_i_i1_fu_1570_p1(5),
      R => '0'
    );
\x_assign_1_reg_2220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(6),
      Q => tmp_2_i_i1_fu_1570_p1(6),
      R => '0'
    );
\x_assign_1_reg_2220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(7),
      Q => tmp_2_i_i1_fu_1570_p1(7),
      R => '0'
    );
\x_assign_1_reg_2220_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(8),
      Q => tmp_2_i_i1_fu_1570_p1(8),
      R => '0'
    );
\x_assign_1_reg_2220_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_398,
      D => grp_fu_338_p2(9),
      Q => tmp_2_i_i1_fu_1570_p1(9),
      R => '0'
    );
\x_assign_2_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(0),
      Q => x_assign_2_reg_287(0),
      R => '0'
    );
\x_assign_2_reg_287_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(10),
      Q => x_assign_2_reg_287(10),
      R => '0'
    );
\x_assign_2_reg_287_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(11),
      Q => x_assign_2_reg_287(11),
      R => '0'
    );
\x_assign_2_reg_287_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(12),
      Q => x_assign_2_reg_287(12),
      R => '0'
    );
\x_assign_2_reg_287_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(13),
      Q => x_assign_2_reg_287(13),
      R => '0'
    );
\x_assign_2_reg_287_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(14),
      Q => x_assign_2_reg_287(14),
      R => '0'
    );
\x_assign_2_reg_287_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(15),
      Q => x_assign_2_reg_287(15),
      R => '0'
    );
\x_assign_2_reg_287_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(16),
      Q => x_assign_2_reg_287(16),
      R => '0'
    );
\x_assign_2_reg_287_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(17),
      Q => x_assign_2_reg_287(17),
      R => '0'
    );
\x_assign_2_reg_287_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(18),
      Q => x_assign_2_reg_287(18),
      R => '0'
    );
\x_assign_2_reg_287_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(19),
      Q => x_assign_2_reg_287(19),
      R => '0'
    );
\x_assign_2_reg_287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(1),
      Q => x_assign_2_reg_287(1),
      R => '0'
    );
\x_assign_2_reg_287_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(20),
      Q => x_assign_2_reg_287(20),
      R => '0'
    );
\x_assign_2_reg_287_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(21),
      Q => x_assign_2_reg_287(21),
      R => '0'
    );
\x_assign_2_reg_287_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(22),
      Q => x_assign_2_reg_287(22),
      R => '0'
    );
\x_assign_2_reg_287_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(23),
      Q => x_assign_2_reg_287(23),
      R => '0'
    );
\x_assign_2_reg_287_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(24),
      Q => x_assign_2_reg_287(24),
      R => '0'
    );
\x_assign_2_reg_287_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(25),
      Q => x_assign_2_reg_287(25),
      R => '0'
    );
\x_assign_2_reg_287_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(26),
      Q => x_assign_2_reg_287(26),
      R => '0'
    );
\x_assign_2_reg_287_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(27),
      Q => x_assign_2_reg_287(27),
      R => '0'
    );
\x_assign_2_reg_287_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(28),
      Q => x_assign_2_reg_287(28),
      R => '0'
    );
\x_assign_2_reg_287_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(29),
      Q => x_assign_2_reg_287(29),
      R => '0'
    );
\x_assign_2_reg_287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(2),
      Q => x_assign_2_reg_287(2),
      R => '0'
    );
\x_assign_2_reg_287_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(30),
      Q => x_assign_2_reg_287(30),
      R => '0'
    );
\x_assign_2_reg_287_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(31),
      Q => x_assign_2_reg_287(31),
      R => '0'
    );
\x_assign_2_reg_287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(3),
      Q => x_assign_2_reg_287(3),
      R => '0'
    );
\x_assign_2_reg_287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(4),
      Q => x_assign_2_reg_287(4),
      R => '0'
    );
\x_assign_2_reg_287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(5),
      Q => x_assign_2_reg_287(5),
      R => '0'
    );
\x_assign_2_reg_287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(6),
      Q => x_assign_2_reg_287(6),
      R => '0'
    );
\x_assign_2_reg_287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(7),
      Q => x_assign_2_reg_287(7),
      R => '0'
    );
\x_assign_2_reg_287_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(8),
      Q => x_assign_2_reg_287(8),
      R => '0'
    );
\x_assign_2_reg_287_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_alfa(9),
      Q => x_assign_2_reg_287(9),
      R => '0'
    );
\x_assign_3_reg_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(0),
      Q => \x_assign_3_reg_296_reg_n_0_[0]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(10),
      Q => \x_assign_3_reg_296_reg_n_0_[10]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(11),
      Q => \x_assign_3_reg_296_reg_n_0_[11]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(12),
      Q => \x_assign_3_reg_296_reg_n_0_[12]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(13),
      Q => \x_assign_3_reg_296_reg_n_0_[13]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(14),
      Q => \x_assign_3_reg_296_reg_n_0_[14]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(15),
      Q => \x_assign_3_reg_296_reg_n_0_[15]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(16),
      Q => \x_assign_3_reg_296_reg_n_0_[16]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(17),
      Q => \x_assign_3_reg_296_reg_n_0_[17]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(18),
      Q => \x_assign_3_reg_296_reg_n_0_[18]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(19),
      Q => \x_assign_3_reg_296_reg_n_0_[19]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(1),
      Q => \x_assign_3_reg_296_reg_n_0_[1]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(20),
      Q => \x_assign_3_reg_296_reg_n_0_[20]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(21),
      Q => \x_assign_3_reg_296_reg_n_0_[21]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(22),
      Q => \x_assign_3_reg_296_reg_n_0_[22]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(23),
      Q => \x_assign_3_reg_296_reg_n_0_[23]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(24),
      Q => \x_assign_3_reg_296_reg_n_0_[24]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(25),
      Q => \x_assign_3_reg_296_reg_n_0_[25]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(26),
      Q => \x_assign_3_reg_296_reg_n_0_[26]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(27),
      Q => \x_assign_3_reg_296_reg_n_0_[27]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(28),
      Q => \x_assign_3_reg_296_reg_n_0_[28]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(29),
      Q => \x_assign_3_reg_296_reg_n_0_[29]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(2),
      Q => \x_assign_3_reg_296_reg_n_0_[2]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(30),
      Q => \x_assign_3_reg_296_reg_n_0_[30]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(31),
      Q => \x_assign_3_reg_296_reg_n_0_[31]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(3),
      Q => \x_assign_3_reg_296_reg_n_0_[3]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(4),
      Q => \x_assign_3_reg_296_reg_n_0_[4]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(5),
      Q => \x_assign_3_reg_296_reg_n_0_[5]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(6),
      Q => \x_assign_3_reg_296_reg_n_0_[6]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(7),
      Q => \x_assign_3_reg_296_reg_n_0_[7]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(8),
      Q => \x_assign_3_reg_296_reg_n_0_[8]\,
      R => '0'
    );
\x_assign_3_reg_296_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_control_fcmp_32ns_32ns_1_1_U7_n_37,
      D => y_beta(9),
      Q => \x_assign_3_reg_296_reg_n_0_[9]\,
      R => '0'
    );
\y_integral_alfa[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[0]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(0),
      O => y_integral_alfa_new_2_phi_fu_269_p4(0)
    );
\y_integral_alfa[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[10]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(10),
      O => y_integral_alfa_new_2_phi_fu_269_p4(10)
    );
\y_integral_alfa[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[11]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(11),
      O => y_integral_alfa_new_2_phi_fu_269_p4(11)
    );
\y_integral_alfa[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[12]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(12),
      O => y_integral_alfa_new_2_phi_fu_269_p4(12)
    );
\y_integral_alfa[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[13]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(13),
      O => y_integral_alfa_new_2_phi_fu_269_p4(13)
    );
\y_integral_alfa[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[14]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(14),
      O => y_integral_alfa_new_2_phi_fu_269_p4(14)
    );
\y_integral_alfa[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[15]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(15),
      O => y_integral_alfa_new_2_phi_fu_269_p4(15)
    );
\y_integral_alfa[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[16]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(16),
      O => y_integral_alfa_new_2_phi_fu_269_p4(16)
    );
\y_integral_alfa[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[17]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(17),
      O => y_integral_alfa_new_2_phi_fu_269_p4(17)
    );
\y_integral_alfa[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[18]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(18),
      O => y_integral_alfa_new_2_phi_fu_269_p4(18)
    );
\y_integral_alfa[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[19]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(19),
      O => y_integral_alfa_new_2_phi_fu_269_p4(19)
    );
\y_integral_alfa[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[1]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(1),
      O => y_integral_alfa_new_2_phi_fu_269_p4(1)
    );
\y_integral_alfa[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[20]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(20),
      O => y_integral_alfa_new_2_phi_fu_269_p4(20)
    );
\y_integral_alfa[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[21]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(21),
      O => y_integral_alfa_new_2_phi_fu_269_p4(21)
    );
\y_integral_alfa[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[22]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(22),
      O => y_integral_alfa_new_2_phi_fu_269_p4(22)
    );
\y_integral_alfa[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[23]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(23),
      O => y_integral_alfa_new_2_phi_fu_269_p4(23)
    );
\y_integral_alfa[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[24]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(24),
      O => y_integral_alfa_new_2_phi_fu_269_p4(24)
    );
\y_integral_alfa[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[25]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(25),
      O => y_integral_alfa_new_2_phi_fu_269_p4(25)
    );
\y_integral_alfa[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[26]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(26),
      O => y_integral_alfa_new_2_phi_fu_269_p4(26)
    );
\y_integral_alfa[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[27]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(27),
      O => y_integral_alfa_new_2_phi_fu_269_p4(27)
    );
\y_integral_alfa[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[28]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(28),
      O => y_integral_alfa_new_2_phi_fu_269_p4(28)
    );
\y_integral_alfa[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[29]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(29),
      O => y_integral_alfa_new_2_phi_fu_269_p4(29)
    );
\y_integral_alfa[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[2]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(2),
      O => y_integral_alfa_new_2_phi_fu_269_p4(2)
    );
\y_integral_alfa[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[30]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(30),
      O => y_integral_alfa_new_2_phi_fu_269_p4(30)
    );
\y_integral_alfa[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[31]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(31),
      O => y_integral_alfa_new_2_phi_fu_269_p4(31)
    );
\y_integral_alfa[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[3]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(3),
      O => y_integral_alfa_new_2_phi_fu_269_p4(3)
    );
\y_integral_alfa[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[4]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(4),
      O => y_integral_alfa_new_2_phi_fu_269_p4(4)
    );
\y_integral_alfa[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[5]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(5),
      O => y_integral_alfa_new_2_phi_fu_269_p4(5)
    );
\y_integral_alfa[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[6]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(6),
      O => y_integral_alfa_new_2_phi_fu_269_p4(6)
    );
\y_integral_alfa[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[7]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(7),
      O => y_integral_alfa_new_2_phi_fu_269_p4(7)
    );
\y_integral_alfa[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[8]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(8),
      O => y_integral_alfa_new_2_phi_fu_269_p4(8)
    );
\y_integral_alfa[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y_integral_alfa_new_2_reg_265_reg_n_0_[9]\,
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_alfa_new_1_reg_2116(9),
      O => y_integral_alfa_new_2_phi_fu_269_p4(9)
    );
\y_integral_alfa_flag_2_reg_255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => current_control_fcmp_32ns_32ns_1_1_U7_n_39,
      Q => y_integral_alfa_flag_2_reg_255,
      R => '0'
    );
\y_integral_alfa_load_s_reg_2050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(0),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[0]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(10),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[10]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(11),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[11]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(12),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[12]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(13),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[13]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(14),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[14]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(15),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[15]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(16),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[16]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(17),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[17]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(18),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[18]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(19),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[19]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(1),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[1]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(20),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[20]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(21),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[21]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(22),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[22]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(23),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[23]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(24),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[24]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(25),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[25]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(26),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[26]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(27),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[27]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(28),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[28]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(29),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[29]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(2),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[2]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(30),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[30]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(31),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[31]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(3),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[3]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(4),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[4]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(5),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[5]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(6),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[6]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(7),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[7]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(8),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[8]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_load_s_reg_2050_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_alfa(9),
      Q => \y_integral_alfa_load_s_reg_2050_reg_n_0_[9]\,
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_alfa_new_1_reg_2116[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(0),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(0),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(0),
      O => y_integral_alfa_new_1_fu_687_p3(0)
    );
\y_integral_alfa_new_1_reg_2116[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(10),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(10),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(10),
      O => y_integral_alfa_new_1_fu_687_p3(10)
    );
\y_integral_alfa_new_1_reg_2116[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(11),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(11),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(11),
      O => y_integral_alfa_new_1_fu_687_p3(11)
    );
\y_integral_alfa_new_1_reg_2116[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(12),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(12),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(12),
      O => y_integral_alfa_new_1_fu_687_p3(12)
    );
\y_integral_alfa_new_1_reg_2116[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(13),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(13),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(13),
      O => y_integral_alfa_new_1_fu_687_p3(13)
    );
\y_integral_alfa_new_1_reg_2116[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(14),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(14),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(14),
      O => y_integral_alfa_new_1_fu_687_p3(14)
    );
\y_integral_alfa_new_1_reg_2116[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(15),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(15),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(15),
      O => y_integral_alfa_new_1_fu_687_p3(15)
    );
\y_integral_alfa_new_1_reg_2116[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(16),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(16),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(16),
      O => y_integral_alfa_new_1_fu_687_p3(16)
    );
\y_integral_alfa_new_1_reg_2116[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(17),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(17),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(17),
      O => y_integral_alfa_new_1_fu_687_p3(17)
    );
\y_integral_alfa_new_1_reg_2116[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(18),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(18),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(18),
      O => y_integral_alfa_new_1_fu_687_p3(18)
    );
\y_integral_alfa_new_1_reg_2116[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(19),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(19),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(19),
      O => y_integral_alfa_new_1_fu_687_p3(19)
    );
\y_integral_alfa_new_1_reg_2116[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(1),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(1),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(1),
      O => y_integral_alfa_new_1_fu_687_p3(1)
    );
\y_integral_alfa_new_1_reg_2116[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(20),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(20),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(20),
      O => y_integral_alfa_new_1_fu_687_p3(20)
    );
\y_integral_alfa_new_1_reg_2116[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(21),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(21),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(21),
      O => y_integral_alfa_new_1_fu_687_p3(21)
    );
\y_integral_alfa_new_1_reg_2116[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(22),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(22),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(22),
      O => y_integral_alfa_new_1_fu_687_p3(22)
    );
\y_integral_alfa_new_1_reg_2116[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(23),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(23),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(23),
      O => y_integral_alfa_new_1_fu_687_p3(23)
    );
\y_integral_alfa_new_1_reg_2116[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(24),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(24),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(24),
      O => y_integral_alfa_new_1_fu_687_p3(24)
    );
\y_integral_alfa_new_1_reg_2116[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(25),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(25),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(25),
      O => y_integral_alfa_new_1_fu_687_p3(25)
    );
\y_integral_alfa_new_1_reg_2116[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(26),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(26),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(26),
      O => y_integral_alfa_new_1_fu_687_p3(26)
    );
\y_integral_alfa_new_1_reg_2116[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(27),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(27),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(27),
      O => y_integral_alfa_new_1_fu_687_p3(27)
    );
\y_integral_alfa_new_1_reg_2116[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(28),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(28),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(28),
      O => y_integral_alfa_new_1_fu_687_p3(28)
    );
\y_integral_alfa_new_1_reg_2116[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(29),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(29),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(29),
      O => y_integral_alfa_new_1_fu_687_p3(29)
    );
\y_integral_alfa_new_1_reg_2116[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(2),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(2),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(2),
      O => y_integral_alfa_new_1_fu_687_p3(2)
    );
\y_integral_alfa_new_1_reg_2116[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(30),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(30),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(30),
      O => y_integral_alfa_new_1_fu_687_p3(30)
    );
\y_integral_alfa_new_1_reg_2116[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(31),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(31),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(31),
      O => y_integral_alfa_new_1_fu_687_p3(31)
    );
\y_integral_alfa_new_1_reg_2116[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(3),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(3),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(3),
      O => y_integral_alfa_new_1_fu_687_p3(3)
    );
\y_integral_alfa_new_1_reg_2116[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(4),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(4),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(4),
      O => y_integral_alfa_new_1_fu_687_p3(4)
    );
\y_integral_alfa_new_1_reg_2116[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(5),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(5),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(5),
      O => y_integral_alfa_new_1_fu_687_p3(5)
    );
\y_integral_alfa_new_1_reg_2116[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(6),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(6),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(6),
      O => y_integral_alfa_new_1_fu_687_p3(6)
    );
\y_integral_alfa_new_1_reg_2116[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(7),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(7),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(7),
      O => y_integral_alfa_new_1_fu_687_p3(7)
    );
\y_integral_alfa_new_1_reg_2116[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(8),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(8),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(8),
      O => y_integral_alfa_new_1_fu_687_p3(8)
    );
\y_integral_alfa_new_1_reg_2116[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => params_y_min_read_reg_2000(9),
      I1 => tmp_36_reg_2096,
      I2 => params_y_max_read_reg_2011(9),
      I3 => sel_tmp1_reg_2109,
      I4 => tmp_11_reg_2078(9),
      O => y_integral_alfa_new_1_fu_687_p3(9)
    );
\y_integral_alfa_new_1_reg_2116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(0),
      Q => y_integral_alfa_new_1_reg_2116(0),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(10),
      Q => y_integral_alfa_new_1_reg_2116(10),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(11),
      Q => y_integral_alfa_new_1_reg_2116(11),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(12),
      Q => y_integral_alfa_new_1_reg_2116(12),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(13),
      Q => y_integral_alfa_new_1_reg_2116(13),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(14),
      Q => y_integral_alfa_new_1_reg_2116(14),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(15),
      Q => y_integral_alfa_new_1_reg_2116(15),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(16),
      Q => y_integral_alfa_new_1_reg_2116(16),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(17),
      Q => y_integral_alfa_new_1_reg_2116(17),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(18),
      Q => y_integral_alfa_new_1_reg_2116(18),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(19),
      Q => y_integral_alfa_new_1_reg_2116(19),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(1),
      Q => y_integral_alfa_new_1_reg_2116(1),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(20),
      Q => y_integral_alfa_new_1_reg_2116(20),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(21),
      Q => y_integral_alfa_new_1_reg_2116(21),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(22),
      Q => y_integral_alfa_new_1_reg_2116(22),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(23),
      Q => y_integral_alfa_new_1_reg_2116(23),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(24),
      Q => y_integral_alfa_new_1_reg_2116(24),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(25),
      Q => y_integral_alfa_new_1_reg_2116(25),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(26),
      Q => y_integral_alfa_new_1_reg_2116(26),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(27),
      Q => y_integral_alfa_new_1_reg_2116(27),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(28),
      Q => y_integral_alfa_new_1_reg_2116(28),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(29),
      Q => y_integral_alfa_new_1_reg_2116(29),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(2),
      Q => y_integral_alfa_new_1_reg_2116(2),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(30),
      Q => y_integral_alfa_new_1_reg_2116(30),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(31),
      Q => y_integral_alfa_new_1_reg_2116(31),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(3),
      Q => y_integral_alfa_new_1_reg_2116(3),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(4),
      Q => y_integral_alfa_new_1_reg_2116(4),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(5),
      Q => y_integral_alfa_new_1_reg_2116(5),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(6),
      Q => y_integral_alfa_new_1_reg_2116(6),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(7),
      Q => y_integral_alfa_new_1_reg_2116(7),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(8),
      Q => y_integral_alfa_new_1_reg_2116(8),
      R => '0'
    );
\y_integral_alfa_new_1_reg_2116_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_alfa_new_1_fu_687_p3(9),
      Q => y_integral_alfa_new_1_reg_2116(9),
      R => '0'
    );
\y_integral_alfa_new_2_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(0),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[0]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(10),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[10]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(11),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[11]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(12),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[12]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(13),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[13]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(14),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[14]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(15),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[15]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(16),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[16]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(17),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[17]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(18),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[18]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(19),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[19]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(1),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[1]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(20),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[20]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(21),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[21]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(22),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[22]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(23),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[23]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(24),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[24]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(25),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[25]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(26),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[26]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(27),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[27]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(28),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[28]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(29),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[29]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(2),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[2]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(30),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[30]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(31),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[31]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(3),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[3]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(4),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[4]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(5),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[5]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(6),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[6]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(7),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[7]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(8),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[8]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_new_2_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_alfa_new_1_reg_2116(9),
      Q => \y_integral_alfa_new_2_reg_265_reg_n_0_[9]\,
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_alfa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(0),
      Q => y_integral_alfa(0),
      R => '0'
    );
\y_integral_alfa_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(10),
      Q => y_integral_alfa(10),
      R => '0'
    );
\y_integral_alfa_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(11),
      Q => y_integral_alfa(11),
      R => '0'
    );
\y_integral_alfa_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(12),
      Q => y_integral_alfa(12),
      R => '0'
    );
\y_integral_alfa_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(13),
      Q => y_integral_alfa(13),
      R => '0'
    );
\y_integral_alfa_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(14),
      Q => y_integral_alfa(14),
      R => '0'
    );
\y_integral_alfa_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(15),
      Q => y_integral_alfa(15),
      R => '0'
    );
\y_integral_alfa_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(16),
      Q => y_integral_alfa(16),
      R => '0'
    );
\y_integral_alfa_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(17),
      Q => y_integral_alfa(17),
      R => '0'
    );
\y_integral_alfa_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(18),
      Q => y_integral_alfa(18),
      R => '0'
    );
\y_integral_alfa_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(19),
      Q => y_integral_alfa(19),
      R => '0'
    );
\y_integral_alfa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(1),
      Q => y_integral_alfa(1),
      R => '0'
    );
\y_integral_alfa_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(20),
      Q => y_integral_alfa(20),
      R => '0'
    );
\y_integral_alfa_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(21),
      Q => y_integral_alfa(21),
      R => '0'
    );
\y_integral_alfa_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(22),
      Q => y_integral_alfa(22),
      R => '0'
    );
\y_integral_alfa_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(23),
      Q => y_integral_alfa(23),
      R => '0'
    );
\y_integral_alfa_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(24),
      Q => y_integral_alfa(24),
      R => '0'
    );
\y_integral_alfa_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(25),
      Q => y_integral_alfa(25),
      R => '0'
    );
\y_integral_alfa_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(26),
      Q => y_integral_alfa(26),
      R => '0'
    );
\y_integral_alfa_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(27),
      Q => y_integral_alfa(27),
      R => '0'
    );
\y_integral_alfa_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(28),
      Q => y_integral_alfa(28),
      R => '0'
    );
\y_integral_alfa_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(29),
      Q => y_integral_alfa(29),
      R => '0'
    );
\y_integral_alfa_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(2),
      Q => y_integral_alfa(2),
      R => '0'
    );
\y_integral_alfa_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(30),
      Q => y_integral_alfa(30),
      R => '0'
    );
\y_integral_alfa_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(31),
      Q => y_integral_alfa(31),
      R => '0'
    );
\y_integral_alfa_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(3),
      Q => y_integral_alfa(3),
      R => '0'
    );
\y_integral_alfa_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(4),
      Q => y_integral_alfa(4),
      R => '0'
    );
\y_integral_alfa_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(5),
      Q => y_integral_alfa(5),
      R => '0'
    );
\y_integral_alfa_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(6),
      Q => y_integral_alfa(6),
      R => '0'
    );
\y_integral_alfa_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(7),
      Q => y_integral_alfa(7),
      R => '0'
    );
\y_integral_alfa_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(8),
      Q => y_integral_alfa(8),
      R => '0'
    );
\y_integral_alfa_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_alfa_new_2_phi_fu_269_p4(9),
      Q => y_integral_alfa(9),
      R => '0'
    );
\y_integral_beta[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(0),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(0),
      O => y_integral_beta_new_2_phi_fu_280_p4(0)
    );
\y_integral_beta[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(10),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(10),
      O => y_integral_beta_new_2_phi_fu_280_p4(10)
    );
\y_integral_beta[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(11),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(11),
      O => y_integral_beta_new_2_phi_fu_280_p4(11)
    );
\y_integral_beta[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(12),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(12),
      O => y_integral_beta_new_2_phi_fu_280_p4(12)
    );
\y_integral_beta[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(13),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(13),
      O => y_integral_beta_new_2_phi_fu_280_p4(13)
    );
\y_integral_beta[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(14),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(14),
      O => y_integral_beta_new_2_phi_fu_280_p4(14)
    );
\y_integral_beta[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(15),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(15),
      O => y_integral_beta_new_2_phi_fu_280_p4(15)
    );
\y_integral_beta[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(16),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(16),
      O => y_integral_beta_new_2_phi_fu_280_p4(16)
    );
\y_integral_beta[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(17),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(17),
      O => y_integral_beta_new_2_phi_fu_280_p4(17)
    );
\y_integral_beta[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(18),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(18),
      O => y_integral_beta_new_2_phi_fu_280_p4(18)
    );
\y_integral_beta[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(19),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(19),
      O => y_integral_beta_new_2_phi_fu_280_p4(19)
    );
\y_integral_beta[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(1),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(1),
      O => y_integral_beta_new_2_phi_fu_280_p4(1)
    );
\y_integral_beta[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(20),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(20),
      O => y_integral_beta_new_2_phi_fu_280_p4(20)
    );
\y_integral_beta[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(21),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(21),
      O => y_integral_beta_new_2_phi_fu_280_p4(21)
    );
\y_integral_beta[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(22),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(22),
      O => y_integral_beta_new_2_phi_fu_280_p4(22)
    );
\y_integral_beta[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(23),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(23),
      O => y_integral_beta_new_2_phi_fu_280_p4(23)
    );
\y_integral_beta[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(24),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(24),
      O => y_integral_beta_new_2_phi_fu_280_p4(24)
    );
\y_integral_beta[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(25),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(25),
      O => y_integral_beta_new_2_phi_fu_280_p4(25)
    );
\y_integral_beta[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(26),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(26),
      O => y_integral_beta_new_2_phi_fu_280_p4(26)
    );
\y_integral_beta[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(27),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(27),
      O => y_integral_beta_new_2_phi_fu_280_p4(27)
    );
\y_integral_beta[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(28),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(28),
      O => y_integral_beta_new_2_phi_fu_280_p4(28)
    );
\y_integral_beta[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(29),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(29),
      O => y_integral_beta_new_2_phi_fu_280_p4(29)
    );
\y_integral_beta[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(2),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(2),
      O => y_integral_beta_new_2_phi_fu_280_p4(2)
    );
\y_integral_beta[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(30),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(30),
      O => y_integral_beta_new_2_phi_fu_280_p4(30)
    );
\y_integral_beta[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I1 => ap_sig_635,
      I2 => y_integral_alfa_flag_2_reg_255,
      O => y_integral_alfa0
    );
\y_integral_beta[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(31),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(31),
      O => y_integral_beta_new_2_phi_fu_280_p4(31)
    );
\y_integral_beta[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(3),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(3),
      O => y_integral_beta_new_2_phi_fu_280_p4(3)
    );
\y_integral_beta[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(4),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(4),
      O => y_integral_beta_new_2_phi_fu_280_p4(4)
    );
\y_integral_beta[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(5),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(5),
      O => y_integral_beta_new_2_phi_fu_280_p4(5)
    );
\y_integral_beta[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(6),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(6),
      O => y_integral_beta_new_2_phi_fu_280_p4(6)
    );
\y_integral_beta[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(7),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(7),
      O => y_integral_beta_new_2_phi_fu_280_p4(7)
    );
\y_integral_beta[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(8),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(8),
      O => y_integral_beta_new_2_phi_fu_280_p4(8)
    );
\y_integral_beta[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y_integral_beta_new_2_reg_276(9),
      I1 => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\,
      I2 => y_integral_beta_new_1_reg_2122(9),
      O => y_integral_beta_new_2_phi_fu_280_p4(9)
    );
\y_integral_beta_load_s_reg_2055_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(0),
      Q => y_integral_beta_load_s_reg_2055(0),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(10),
      Q => y_integral_beta_load_s_reg_2055(10),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(11),
      Q => y_integral_beta_load_s_reg_2055(11),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(12),
      Q => y_integral_beta_load_s_reg_2055(12),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(13),
      Q => y_integral_beta_load_s_reg_2055(13),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(14),
      Q => y_integral_beta_load_s_reg_2055(14),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(15),
      Q => y_integral_beta_load_s_reg_2055(15),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(16),
      Q => y_integral_beta_load_s_reg_2055(16),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(17),
      Q => y_integral_beta_load_s_reg_2055(17),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(18),
      Q => y_integral_beta_load_s_reg_2055(18),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(19),
      Q => y_integral_beta_load_s_reg_2055(19),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(1),
      Q => y_integral_beta_load_s_reg_2055(1),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(20),
      Q => y_integral_beta_load_s_reg_2055(20),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(21),
      Q => y_integral_beta_load_s_reg_2055(21),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(22),
      Q => y_integral_beta_load_s_reg_2055(22),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(23),
      Q => y_integral_beta_load_s_reg_2055(23),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(24),
      Q => y_integral_beta_load_s_reg_2055(24),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(25),
      Q => y_integral_beta_load_s_reg_2055(25),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(26),
      Q => y_integral_beta_load_s_reg_2055(26),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(27),
      Q => y_integral_beta_load_s_reg_2055(27),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(28),
      Q => y_integral_beta_load_s_reg_2055(28),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(29),
      Q => y_integral_beta_load_s_reg_2055(29),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(2),
      Q => y_integral_beta_load_s_reg_2055(2),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(30),
      Q => y_integral_beta_load_s_reg_2055(30),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(31),
      Q => y_integral_beta_load_s_reg_2055(31),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(3),
      Q => y_integral_beta_load_s_reg_2055(3),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(4),
      Q => y_integral_beta_load_s_reg_2055(4),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(5),
      Q => y_integral_beta_load_s_reg_2055(5),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(6),
      Q => y_integral_beta_load_s_reg_2055(6),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(7),
      Q => y_integral_beta_load_s_reg_2055(7),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(8),
      Q => y_integral_beta_load_s_reg_2055(8),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_load_s_reg_2055_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_538,
      D => y_integral_beta(9),
      Q => y_integral_beta_load_s_reg_2055(9),
      R => y_integral_alfa_load_s_reg_2050
    );
\y_integral_beta_new_1_reg_2122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(0),
      Q => y_integral_beta_new_1_reg_2122(0),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(10),
      Q => y_integral_beta_new_1_reg_2122(10),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(11),
      Q => y_integral_beta_new_1_reg_2122(11),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(12),
      Q => y_integral_beta_new_1_reg_2122(12),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(13),
      Q => y_integral_beta_new_1_reg_2122(13),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(14),
      Q => y_integral_beta_new_1_reg_2122(14),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(15),
      Q => y_integral_beta_new_1_reg_2122(15),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(16),
      Q => y_integral_beta_new_1_reg_2122(16),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(17),
      Q => y_integral_beta_new_1_reg_2122(17),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(18),
      Q => y_integral_beta_new_1_reg_2122(18),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(19),
      Q => y_integral_beta_new_1_reg_2122(19),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(1),
      Q => y_integral_beta_new_1_reg_2122(1),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(20),
      Q => y_integral_beta_new_1_reg_2122(20),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(21),
      Q => y_integral_beta_new_1_reg_2122(21),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(22),
      Q => y_integral_beta_new_1_reg_2122(22),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(23),
      Q => y_integral_beta_new_1_reg_2122(23),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(24),
      Q => y_integral_beta_new_1_reg_2122(24),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(25),
      Q => y_integral_beta_new_1_reg_2122(25),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(26),
      Q => y_integral_beta_new_1_reg_2122(26),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(27),
      Q => y_integral_beta_new_1_reg_2122(27),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(28),
      Q => y_integral_beta_new_1_reg_2122(28),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(29),
      Q => y_integral_beta_new_1_reg_2122(29),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(2),
      Q => y_integral_beta_new_1_reg_2122(2),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(30),
      Q => y_integral_beta_new_1_reg_2122(30),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(31),
      Q => y_integral_beta_new_1_reg_2122(31),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(3),
      Q => y_integral_beta_new_1_reg_2122(3),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(4),
      Q => y_integral_beta_new_1_reg_2122(4),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(5),
      Q => y_integral_beta_new_1_reg_2122(5),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(6),
      Q => y_integral_beta_new_1_reg_2122(6),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(7),
      Q => y_integral_beta_new_1_reg_2122(7),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(8),
      Q => y_integral_beta_new_1_reg_2122(8),
      R => '0'
    );
\y_integral_beta_new_1_reg_2122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_602,
      D => y_integral_beta_new_1_fu_699_p3(9),
      Q => y_integral_beta_new_1_reg_2122(9),
      R => '0'
    );
\y_integral_beta_new_2_reg_276[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => or_cond4_reg_2074,
      I1 => ap_sig_635,
      I2 => or_cond_reg_2060,
      O => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\
    );
\y_integral_beta_new_2_reg_276[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => or_cond_reg_2060,
      I1 => ap_sig_635,
      I2 => or_cond4_reg_2074,
      O => \y_integral_beta_new_2_reg_276[31]_i_3_n_0\
    );
\y_integral_beta_new_2_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(0),
      Q => y_integral_beta_new_2_reg_276(0),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(10),
      Q => y_integral_beta_new_2_reg_276(10),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(11),
      Q => y_integral_beta_new_2_reg_276(11),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(12),
      Q => y_integral_beta_new_2_reg_276(12),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(13),
      Q => y_integral_beta_new_2_reg_276(13),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(14),
      Q => y_integral_beta_new_2_reg_276(14),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(15),
      Q => y_integral_beta_new_2_reg_276(15),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(16),
      Q => y_integral_beta_new_2_reg_276(16),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(17),
      Q => y_integral_beta_new_2_reg_276(17),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(18),
      Q => y_integral_beta_new_2_reg_276(18),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(19),
      Q => y_integral_beta_new_2_reg_276(19),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(1),
      Q => y_integral_beta_new_2_reg_276(1),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(20),
      Q => y_integral_beta_new_2_reg_276(20),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(21),
      Q => y_integral_beta_new_2_reg_276(21),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(22),
      Q => y_integral_beta_new_2_reg_276(22),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(23),
      Q => y_integral_beta_new_2_reg_276(23),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(24),
      Q => y_integral_beta_new_2_reg_276(24),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(25),
      Q => y_integral_beta_new_2_reg_276(25),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(26),
      Q => y_integral_beta_new_2_reg_276(26),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(27),
      Q => y_integral_beta_new_2_reg_276(27),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(28),
      Q => y_integral_beta_new_2_reg_276(28),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(29),
      Q => y_integral_beta_new_2_reg_276(29),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(2),
      Q => y_integral_beta_new_2_reg_276(2),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(30),
      Q => y_integral_beta_new_2_reg_276(30),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(31),
      Q => y_integral_beta_new_2_reg_276(31),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(3),
      Q => y_integral_beta_new_2_reg_276(3),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(4),
      Q => y_integral_beta_new_2_reg_276(4),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(5),
      Q => y_integral_beta_new_2_reg_276(5),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(6),
      Q => y_integral_beta_new_2_reg_276(6),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(7),
      Q => y_integral_beta_new_2_reg_276(7),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(8),
      Q => y_integral_beta_new_2_reg_276(8),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_new_2_reg_276_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_beta_new_2_reg_276[31]_i_2_n_0\,
      D => y_integral_beta_new_1_reg_2122(9),
      Q => y_integral_beta_new_2_reg_276(9),
      R => current_control_fcmp_32ns_32ns_1_1_U7_n_38
    );
\y_integral_beta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(0),
      Q => y_integral_beta(0),
      R => '0'
    );
\y_integral_beta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(10),
      Q => y_integral_beta(10),
      R => '0'
    );
\y_integral_beta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(11),
      Q => y_integral_beta(11),
      R => '0'
    );
\y_integral_beta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(12),
      Q => y_integral_beta(12),
      R => '0'
    );
\y_integral_beta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(13),
      Q => y_integral_beta(13),
      R => '0'
    );
\y_integral_beta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(14),
      Q => y_integral_beta(14),
      R => '0'
    );
\y_integral_beta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(15),
      Q => y_integral_beta(15),
      R => '0'
    );
\y_integral_beta_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(16),
      Q => y_integral_beta(16),
      R => '0'
    );
\y_integral_beta_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(17),
      Q => y_integral_beta(17),
      R => '0'
    );
\y_integral_beta_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(18),
      Q => y_integral_beta(18),
      R => '0'
    );
\y_integral_beta_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(19),
      Q => y_integral_beta(19),
      R => '0'
    );
\y_integral_beta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(1),
      Q => y_integral_beta(1),
      R => '0'
    );
\y_integral_beta_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(20),
      Q => y_integral_beta(20),
      R => '0'
    );
\y_integral_beta_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(21),
      Q => y_integral_beta(21),
      R => '0'
    );
\y_integral_beta_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(22),
      Q => y_integral_beta(22),
      R => '0'
    );
\y_integral_beta_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(23),
      Q => y_integral_beta(23),
      R => '0'
    );
\y_integral_beta_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(24),
      Q => y_integral_beta(24),
      R => '0'
    );
\y_integral_beta_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(25),
      Q => y_integral_beta(25),
      R => '0'
    );
\y_integral_beta_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(26),
      Q => y_integral_beta(26),
      R => '0'
    );
\y_integral_beta_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(27),
      Q => y_integral_beta(27),
      R => '0'
    );
\y_integral_beta_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(28),
      Q => y_integral_beta(28),
      R => '0'
    );
\y_integral_beta_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(29),
      Q => y_integral_beta(29),
      R => '0'
    );
\y_integral_beta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(2),
      Q => y_integral_beta(2),
      R => '0'
    );
\y_integral_beta_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(30),
      Q => y_integral_beta(30),
      R => '0'
    );
\y_integral_beta_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(31),
      Q => y_integral_beta(31),
      R => '0'
    );
\y_integral_beta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(3),
      Q => y_integral_beta(3),
      R => '0'
    );
\y_integral_beta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(4),
      Q => y_integral_beta(4),
      R => '0'
    );
\y_integral_beta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(5),
      Q => y_integral_beta(5),
      R => '0'
    );
\y_integral_beta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(6),
      Q => y_integral_beta(6),
      R => '0'
    );
\y_integral_beta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(7),
      Q => y_integral_beta(7),
      R => '0'
    );
\y_integral_beta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(8),
      Q => y_integral_beta(8),
      R => '0'
    );
\y_integral_beta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral_alfa0,
      D => y_integral_beta_new_2_phi_fu_280_p4(9),
      Q => y_integral_beta(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    i_alfa_ref : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_beta_ref : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ia : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ib : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ic : in STD_LOGIC_VECTOR ( 11 downto 0 );
    da : out STD_LOGIC_VECTOR ( 8 downto 0 );
    db : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dc : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ialfa : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ibeta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dalfa : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dbeta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "top_design_current_control_0_0,current_control,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "current_control,Vivado 2017.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of U0 : label is 32;
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_current_control
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      da(8 downto 0) => da(8 downto 0),
      dalfa(7 downto 0) => dalfa(7 downto 0),
      db(8 downto 0) => db(8 downto 0),
      dbeta(7 downto 0) => dbeta(7 downto 0),
      dc(8 downto 0) => dc(8 downto 0),
      i_alfa_ref(31 downto 0) => i_alfa_ref(31 downto 0),
      i_beta_ref(31 downto 0) => i_beta_ref(31 downto 0),
      ia(11 downto 0) => ia(11 downto 0),
      ialfa(7 downto 0) => ialfa(7 downto 0),
      ib(11 downto 0) => ib(11 downto 0),
      ibeta(7 downto 0) => ibeta(7 downto 0),
      ic(11 downto 0) => ic(11 downto 0),
      s_axi_AXILiteS_ARADDR(5 downto 0) => s_axi_AXILiteS_ARADDR(5 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(5 downto 0) => s_axi_AXILiteS_AWADDR(5 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
