{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737192945688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737192945692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 10:35:45 2025 " "Processing started: Sat Jan 18 10:35:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737192945692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192945692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192945692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737192945947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737192945948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser_udp_datagrama.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parser_udp_datagrama.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parser_UDP_datagrama-rtl " "Found design unit 1: Parser_UDP_datagrama-rtl" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737192951309 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parser_UDP_datagrama " "Found entity 1: Parser_UDP_datagrama" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737192951309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parser_UDP_datagrama " "Elaborating entity \"Parser_UDP_datagrama\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737192951331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_channel Parser_UDP_datagrama.vhd(33) " "Verilog HDL or VHDL warning at Parser_UDP_datagrama.vhd(33): object \"next_channel\" assigned a value but never read" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737192951332 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udp_payload_length Parser_UDP_datagrama.vhd(48) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(48): signal \"udp_payload_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737192951332 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_channel Parser_UDP_datagrama.vhd(49) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(49): signal \"s_channel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737192951333 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_out_endofpacket Parser_UDP_datagrama.vhd(50) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(50): signal \"s_out_endofpacket\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737192951333 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_counter Parser_UDP_datagrama.vhd(42) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(42): inferring latch(es) for signal or variable \"next_counter\", which holds its previous value in one or more paths through the process" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737192951337 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_data Parser_UDP_datagrama.vhd(215) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(215): inferring latch(es) for signal or variable \"out_data\", which holds its previous value in one or more paths through the process" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737192951340 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[0\] Parser_UDP_datagrama.vhd(215) " "Inferred latch for \"out_data\[0\]\" at Parser_UDP_datagrama.vhd(215)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951346 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[1\] Parser_UDP_datagrama.vhd(215) " "Inferred latch for \"out_data\[1\]\" at Parser_UDP_datagrama.vhd(215)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951346 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[2\] Parser_UDP_datagrama.vhd(215) " "Inferred latch for \"out_data\[2\]\" at Parser_UDP_datagrama.vhd(215)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951346 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[3\] Parser_UDP_datagrama.vhd(215) " "Inferred latch for \"out_data\[3\]\" at Parser_UDP_datagrama.vhd(215)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951346 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[4\] Parser_UDP_datagrama.vhd(215) " "Inferred latch for \"out_data\[4\]\" at Parser_UDP_datagrama.vhd(215)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951346 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[5\] Parser_UDP_datagrama.vhd(215) " "Inferred latch for \"out_data\[5\]\" at Parser_UDP_datagrama.vhd(215)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951346 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[6\] Parser_UDP_datagrama.vhd(215) " "Inferred latch for \"out_data\[6\]\" at Parser_UDP_datagrama.vhd(215)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951346 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[7\] Parser_UDP_datagrama.vhd(215) " "Inferred latch for \"out_data\[7\]\" at Parser_UDP_datagrama.vhd(215)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951346 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[0\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[0\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951350 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[1\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[1\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951350 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[2\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[2\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951350 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[3\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[3\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951350 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[4\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[4\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951350 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[5\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[5\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951350 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[6\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[6\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951350 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[7\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[7\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951350 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[8\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[8\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[9\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[9\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[10\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[10\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[11\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[11\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[12\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[12\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[13\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[13\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[14\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[14\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[15\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[15\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[16\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[16\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[17\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[17\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[18\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[18\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[19\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[19\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[20\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[20\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[21\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[21\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[22\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[22\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[23\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[23\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[24\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[24\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[25\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[25\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[26\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[26\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951351 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[27\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[27\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951352 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[28\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[28\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951352 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[29\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[29\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951352 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[30\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[30\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951352 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[31\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[31\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192951352 "|Parser_UDP_datagrama"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_startofpacket GND " "Pin \"out_startofpacket\" is stuck at GND" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737192951880 "|Parser_UDP_datagrama|out_startofpacket"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737192951880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737192951926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737192952309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737192952309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_endofpacket " "No output dependent on input pin \"in_endofpacket\"" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737192952349 "|Parser_UDP_datagrama|in_endofpacket"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737192952349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "728 " "Implemented 728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737192952349 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737192952349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "606 " "Implemented 606 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737192952349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737192952349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737192952358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 18 10:35:52 2025 " "Processing ended: Sat Jan 18 10:35:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737192952358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737192952358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737192952358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737192952358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737192953353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737192953358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 10:35:53 2025 " "Processing started: Sat Jan 18 10:35:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737192953358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737192953358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737192953358 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737192953445 ""}
{ "Info" "0" "" "Project  = Parser_UDP_datagrama" {  } {  } 0 0 "Project  = Parser_UDP_datagrama" 0 0 "Fitter" 0 0 1737192953446 ""}
{ "Info" "0" "" "Revision = Parser_UDP_datagrama" {  } {  } 0 0 "Revision = Parser_UDP_datagrama" 0 0 "Fitter" 0 0 1737192953446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737192953476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737192953476 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Parser_UDP_datagrama EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design Parser_UDP_datagrama" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1737192953559 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1737192953559 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1737192953578 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1737192953578 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737192953642 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737192953646 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737192953736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737192953736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737192953736 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737192953736 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737192953738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737192953738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737192953738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737192953738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737192953738 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737192953738 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737192953740 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "122 122 " "No exact pin location assignment(s) for 122 pins of 122 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1737192953866 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1737192954039 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Parser_UDP_datagrama.sdc " "Synopsys Design Constraints File file not found: 'Parser_UDP_datagrama.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737192954040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737192954040 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1737192954045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737192954045 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737192954045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737192954085 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737192954085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_state.DATA  " "Automatically promoted node s_state.DATA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~0 " "Destination node channel~0" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~1 " "Destination node channel~1" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~2 " "Destination node channel~2" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~3 " "Destination node channel~3" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~4 " "Destination node channel~4" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~5 " "Destination node channel~5" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~6 " "Destination node channel~6" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~7 " "Destination node channel~7" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~8 " "Destination node channel~8" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~9 " "Destination node channel~9" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1737192954086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737192954086 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737192954086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[0\] " "Destination node counter\[0\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[1\] " "Destination node counter\[1\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[2\] " "Destination node counter\[2\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[3\] " "Destination node counter\[3\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[4\] " "Destination node counter\[4\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[5\] " "Destination node counter\[5\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[6\] " "Destination node counter\[6\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[7\] " "Destination node counter\[7\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[8\] " "Destination node counter\[8\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[9\] " "Destination node counter\[9\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737192954086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1737192954086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737192954086 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737192954086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737192954252 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737192954253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737192954253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737192954254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737192954255 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737192954256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737192954256 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737192954256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737192954277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1737192954278 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737192954278 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "120 unused 2.5V 12 108 0 " "Number of I/O pins in group: 120 (unused VREF, 2.5V VCCIO, 12 input, 108 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1737192954280 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1737192954280 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1737192954280 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737192954280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737192954280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737192954280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737192954280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737192954280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737192954280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737192954280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737192954280 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1737192954280 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1737192954280 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737192954331 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1737192954334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737192954619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737192954677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737192954687 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737192957873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737192957873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737192958092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737192958485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737192958485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737192959287 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737192959287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737192959289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737192959370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737192959378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737192959509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737192959509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737192959615 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737192959902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/output_files/Parser_UDP_datagrama.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/output_files/Parser_UDP_datagrama.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737192960069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6104 " "Peak virtual memory: 6104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737192960264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 18 10:36:00 2025 " "Processing ended: Sat Jan 18 10:36:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737192960264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737192960264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737192960264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737192960264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737192961124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737192961128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 10:36:01 2025 " "Processing started: Sat Jan 18 10:36:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737192961128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737192961128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737192961128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737192961322 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737192961503 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737192961514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737192961594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 18 10:36:01 2025 " "Processing ended: Sat Jan 18 10:36:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737192961594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737192961594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737192961594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737192961594 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737192962175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737192962581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737192962585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 10:36:02 2025 " "Processing started: Sat Jan 18 10:36:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737192962585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737192962585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_sta Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737192962585 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737192962677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737192962788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737192962788 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1737192962814 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1737192962815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1737192962906 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Parser_UDP_datagrama.sdc " "Synopsys Design Constraints File file not found: 'Parser_UDP_datagrama.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1737192962919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192962919 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737192962920 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s_state.DATA s_state.DATA " "create_clock -period 1.000 -name s_state.DATA s_state.DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1737192962920 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737192962920 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1737192962922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737192962922 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737192962923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737192962929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737192962953 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737192962953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.848 " "Worst-case setup slack is -8.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.848           -1110.256 clk  " "   -8.848           -1110.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -1.309 s_state.DATA  " "   -0.170              -1.309 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192962954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 s_state.DATA  " "    0.117               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk  " "    0.356               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192962957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737192962958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737192962959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -222.000 clk  " "   -3.000            -222.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 s_state.DATA  " "    0.429               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192962961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192962961 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737192962991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737192963004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737192963256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737192963288 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737192963293 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737192963293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.833 " "Worst-case setup slack is -7.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.833            -976.620 clk  " "   -7.833            -976.620 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -1.281 s_state.DATA  " "   -0.166              -1.281 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192963295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 s_state.DATA  " "    0.218               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk  " "    0.310               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192963297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737192963299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737192963301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -222.000 clk  " "   -3.000            -222.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 s_state.DATA  " "    0.482               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192963302 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737192963333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737192963385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737192963387 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737192963387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.695 " "Worst-case setup slack is -4.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.695            -547.686 clk  " "   -4.695            -547.686 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 s_state.DATA  " "    0.202               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192963389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 s_state.DATA  " "    0.179               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192963392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737192963394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737192963396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -236.438 clk  " "   -3.000            -236.438 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 s_state.DATA  " "    0.367               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737192963398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737192963398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737192963719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737192963721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737192963762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 18 10:36:03 2025 " "Processing ended: Sat Jan 18 10:36:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737192963762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737192963762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737192963762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737192963762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1737192964660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737192964663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 10:36:04 2025 " "Processing started: Sat Jan 18 10:36:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737192964663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737192964663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737192964663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1737192964965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_6_1200mv_85c_slow.vho C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_6_1200mv_85c_slow.vho in folder \"C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737192965084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_6_1200mv_0c_slow.vho C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_6_1200mv_0c_slow.vho in folder \"C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737192965130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_min_1200mv_0c_fast.vho C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_min_1200mv_0c_fast.vho in folder \"C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737192965177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama.vho C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama.vho in folder \"C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737192965224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_6_1200mv_85c_vhd_slow.sdo C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737192965267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_6_1200mv_0c_vhd_slow.sdo C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737192965311 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_min_1200mv_0c_vhd_fast.sdo C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737192965355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_vhd.sdo C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_vhd.sdo in folder \"C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737192965399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737192965424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 18 10:36:05 2025 " "Processing ended: Sat Jan 18 10:36:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737192965424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737192965424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737192965424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737192965424 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737192966027 ""}
