# Systolic-Array-Multiplier-4bit
Implementation of a systolic array multiplier for two 4-bit numbers in Verilog/VHDL.
This design demonstrates pipelining of partial product computation  across multiple stages of the array.

# Simulation results

<img width="815" height="646" alt="Screenshot 2025-09-14 at 1 01 26 AM" src="https://github.com/user-attachments/assets/93046905-c012-40da-9c46-46d65e894417" />

# RTL Analysis

<img width="1317" height="518" alt="Screenshot 2025-09-14 at 1 03 35 AM" src="https://github.com/user-attachments/assets/e0a6bb8d-e0a4-4313-972f-6fe06b231053" />


