

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28'
================================================================
* Date:           Sun Sep  7 15:34:50 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.240 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_164_2  |        1|        1|         2|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%move_type = alloca i32 1" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 5 'alloca' 'move_type' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 6 'alloca' 'row2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln164_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln164_1"   --->   Operation 8 'read' 'sext_ln164_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idxprom4_i12_i_i_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %idxprom4_i12_i_i_i"   --->   Operation 9 'read' 'idxprom4_i12_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln164_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln164_1"   --->   Operation 10 'read' 'zext_ln164_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln164_1_cast = sext i32 %sext_ln164_1_read"   --->   Operation 11 'sext' 'sext_ln164_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln164_1_cast = zext i32 %zext_ln164_1_read"   --->   Operation 12 'zext' 'zext_ln164_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%store_ln164 = store i34 %zext_ln164_1_cast, i34 %r" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 13 'store' 'store_ln164' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln157 = store i32 4294967295, i32 %row2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 14 'store' 'store_ln157' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln157 = store i32 0, i32 %move_type" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 15 'store' 'store_ln157' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body17.i.i.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_1 = load i34 %r" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 17 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i34 %r_1" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 18 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln166, i8 0" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = trunc i34 %r_1" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'trunc' 'trunc_ln166_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln166_1, i6 0" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.02ns)   --->   "%add_ln166 = add i35 %p_shl, i35 %p_shl5" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'add' 'add_ln166' <Predicate = true> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln166_2 = trunc i35 %add_ln166" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'trunc' 'trunc_ln166_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln166_1 = add i17 %trunc_ln166_2, i17 %idxprom4_i12_i_i_i_read" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 24 'add' 'add_ln166_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i17 %add_ln166_1" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln166" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'getelementptr' 'M_e_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.41ns)   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'load' 'v' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i34 %r_1" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.98ns)   --->   "%add_ln164 = add i34 %r_1, i34 17179869183" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'add' 'add_ln164' <Predicate = true> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.98ns)   --->   "%icmp_ln164 = icmp_sgt  i34 %add_ln164, i34 %sext_ln164_1_cast" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.13>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%move_type_1 = load i32 %move_type" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'load' 'move_type_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row2_1 = load i32 %row2" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'load' 'row2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln165 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:165->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'specpipeline' 'specpipeline_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln157 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] ( I:2.41ns O:2.41ns )   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'load' 'v' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%icmp_ln167 = icmp_eq  i32 %v, i32 0" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.65ns)   --->   "%move_type_2 = select i1 %icmp_ln167, i32 %move_type_1, i32 %v" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'select' 'move_type_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.65ns)   --->   "%row2_2 = select i1 %icmp_ln167, i32 %row2_1, i32 %trunc_ln167" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'select' 'row2_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.71ns)   --->   "%or_cond285_i = and i1 %icmp_ln167, i1 %icmp_ln164" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'and' 'or_cond285_i' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%store_ln164 = store i34 %add_ln164, i34 %r" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'store' 'store_ln164' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%store_ln157 = store i32 %row2_2, i32 %row2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'store' 'store_ln157' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%store_ln157 = store i32 %move_type_2, i32 %move_type" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'store' 'store_ln157' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %or_cond285_i, void %cleanup36.i.i.i.i.loopexit.exitStub, void %for.body17.i.i.i.i" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %move_type_4_out, i32 %move_type_2" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 45 'write' 'write_ln167' <Predicate = (!or_cond285_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row2_4_out, i32 %row2_2" [fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 46 'write' 'write_ln167' <Predicate = (!or_cond285_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (!or_cond285_i)> <Delay = 1.14>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.240ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln164', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of variable 'zext_ln164_1_cast' on local variable 'r', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [15]  (1.146 ns)
	'load' operation 34 bit ('r', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on local variable 'r', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [22]  (0.000 ns)
	'add' operation 35 bit ('add_ln166', fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [27]  (2.023 ns)
	'add' operation 17 bit ('add_ln166_1', fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [29]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr', fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [31]  (0.000 ns)
	'load' operation 32 bit ('v', fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on array 'M_e' [35]  (2.417 ns)

 <State 2>: 6.133ns
The critical path consists of the following:
	'load' operation 32 bit ('v', fmm_hls_greedy_potential.cpp:166->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on array 'M_e' [35]  (2.417 ns)
	'icmp' operation 1 bit ('icmp_ln167', fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [36]  (1.916 ns)
	'select' operation 32 bit ('row2', fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [39]  (0.654 ns)
	'store' operation 0 bit ('store_ln157', fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of variable 'row2', fmm_hls_greedy_potential.cpp:167->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 on local variable 'row2', fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [44]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
