library ieee;
use ieee.std_logic_1164.all;

entity multiplier is
	port (A,B:in std_logic_vector(3 downto 0); C:out std_logic_vector(15 downto 0));
end entity;

architecture struct of multiplier is

	component add_sub_4 is
		port(A,B: std_logic_vector(3 downto 0); M: in std_logic; Cout: out std_logic; S: out std_logic_vector(3 downto 0));
	end component add_sub_4;
	
	--signal a0b0,a0b1,a0b2,a0b3,a1b0,a1b1,a1b2,a1b3,a2b0,a2b1,a2b2,a2b3,a3b0,a3b1,a3b2,a3b3:std_logic;
	signal ab:array (3 downto 0, 3 downto 0) of STD_LOGIC;
	
begin
	
	ni:for i in 3 downto 0 generate
		nj: for j in 3 downto 0 generate
			ab(i,j)<=A(i) and B(j);
		end generate nj;
	end generate ni;
	
	C(0)<=ab(0,0);
end struct;