// Seed: 1544720876
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_3 ^ id_3;
  assign id_3 = id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    output tri id_6,
    output tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    output wire id_11,
    output supply0 id_12,
    output wor id_13,
    output tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wand id_17
);
  assign id_6 = (id_5);
  assign (highz1, weak0) id_3 = 1;
  always id_11 -= id_9;
  wire id_19;
  wire id_20, id_21, id_22, id_23, id_24, id_25;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_19
  );
  always_comb id_6 = id_0;
  wire id_26;
endmodule
